VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {DLX_WIDTH32}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {min}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.100}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 fF}
  {resistance unit} {1.000 MOhm}
  {TOOL} {v17.11-s080_1 ((64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5))}
  {DATE} {September 16, 2020}
END_BANNER
PATH 1
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DP/FU/RS2_ID_reg[1]} {CK}
  ENDPT {DP/FU/RS2_ID_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.268}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.275}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.008} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.005} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.043} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.043} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.122} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.127} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.153} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.154} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.175} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.175} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.190} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.190} {} {} {} 
    INST {FE_OFC31_RST} {A} {v} {ZN} {^} {} {INV_X4} {0.076} {0.000} {0.069} {} {0.274} {0.266} {} {40} {(88.60, 134.72) (88.78, 135.09)} 
    NET {} {} {} {} {} {FE_OFN31_RST} {} {0.001} {0.000} {0.069} {118.019} {0.275} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.008} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DP/FU/RS1_ID_reg[3]} {CK}
  ENDPT {DP/FU/RS1_ID_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.268}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.275}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.008} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.005} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.043} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.043} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.122} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.127} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.153} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.154} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.175} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.175} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.190} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.190} {} {} {} 
    INST {FE_OFC31_RST} {A} {v} {ZN} {^} {} {INV_X4} {0.076} {0.000} {0.069} {} {0.274} {0.266} {} {40} {(88.60, 134.72) (88.78, 135.09)} 
    NET {} {} {} {} {} {FE_OFN31_RST} {} {0.001} {0.000} {0.069} {118.019} {0.275} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.008} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DP/FU/RS2_ID_reg[2]} {CK}
  ENDPT {DP/FU/RS2_ID_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.268}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.275}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.008} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.005} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.043} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.043} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.122} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.126} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.152} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.154} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.174} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.174} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.190} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.190} {} {} {} 
    INST {FE_OFC31_RST} {A} {v} {ZN} {^} {} {INV_X4} {0.076} {0.000} {0.069} {} {0.274} {0.266} {} {40} {(88.60, 134.72) (88.78, 135.09)} 
    NET {} {} {} {} {} {FE_OFN31_RST} {} {0.001} {0.000} {0.069} {118.019} {0.275} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.008} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DP/FU/RS2_ID_reg[4]} {CK}
  ENDPT {DP/FU/RS2_ID_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.268}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.276}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.008} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.005} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.042} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.042} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.122} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.126} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.152} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.153} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.174} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.174} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.189} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.189} {} {} {} 
    INST {FE_OFC31_RST} {A} {v} {ZN} {^} {} {INV_X4} {0.076} {0.000} {0.069} {} {0.274} {0.266} {} {40} {(88.60, 134.72) (88.78, 135.09)} 
    NET {} {} {} {} {} {FE_OFN31_RST} {} {0.002} {0.000} {0.069} {118.019} {0.276} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.008} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DP/FU/RS1_ID_reg[0]} {CK}
  ENDPT {DP/FU/RS1_ID_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.284}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.284}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.292}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.008} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.005} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.042} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.042} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.122} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.126} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.152} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.153} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.174} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.174} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.189} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.189} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.282} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.002} {0.000} {0.082} {71.383} {0.292} {0.284} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.008} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DP/FU/RS1_ID_reg[2]} {CK}
  ENDPT {DP/FU/RS1_ID_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.284}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.284}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.292}
    {} {Slack Time} {0.008}
  END_SLK_CLC
  SLK 0.008
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.008} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.005} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.042} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.042} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.122} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.126} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.152} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.153} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.174} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.174} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.189} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.189} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.282} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.002} {0.000} {0.082} {71.383} {0.292} {0.284} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.008} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DP/FU/RS2_ID_reg[3]} {CK}
  ENDPT {DP/FU/RS2_ID_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.268}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.277}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.009} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.006} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.041} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.041} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.121} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.125} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.151} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.152} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.173} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.173} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.189} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.189} {} {} {} 
    INST {FE_OFC31_RST} {A} {v} {ZN} {^} {} {INV_X4} {0.076} {0.000} {0.069} {} {0.274} {0.265} {} {40} {(88.60, 134.72) (88.78, 135.09)} 
    NET {} {} {} {} {} {FE_OFN31_RST} {} {0.003} {0.000} {0.069} {118.019} {0.277} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.009} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DP/FU/RS1_ID_reg[1]} {CK}
  ENDPT {DP/FU/RS1_ID_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.284}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.284}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.295}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.011} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.008} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.040} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.040} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.119} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.124} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.150} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.151} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.172} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.172} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.187} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.187} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.280} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.005} {0.000} {0.083} {71.383} {0.295} {0.284} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.011} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DP/FU/RS1_ID_reg[4]} {CK}
  ENDPT {DP/FU/RS1_ID_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.284}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.284}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.295}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.011} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.008} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.040} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.040} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.119} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.124} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.150} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.151} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.172} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.172} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.187} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.187} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.280} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.005} {0.000} {0.083} {71.383} {0.295} {0.284} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.011} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {DP/FU/RS2_ID_reg[0]} {CK}
  ENDPT {DP/FU/RS2_ID_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.268}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.279}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.011} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.008} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.039} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.039} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.119} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.123} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.149} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.150} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.171} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.171} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.186} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.186} {} {} {} 
    INST {FE_OFC31_RST} {A} {v} {ZN} {^} {} {INV_X4} {0.076} {0.000} {0.069} {} {0.274} {0.263} {} {40} {(88.60, 134.72) (88.78, 135.09)} 
    NET {} {} {} {} {} {FE_OFN31_RST} {} {0.005} {0.000} {0.069} {118.019} {0.279} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.011} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[8]} {CK}
  ENDPT {CU/cw3_reg[8]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.285}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.285}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.300}
    {} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.016} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.013} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.034} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.034} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.114} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.118} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.144} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.145} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.166} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.166} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.182} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.182} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.274} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.010} {0.000} {0.083} {71.383} {0.300} {0.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.016} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[3]} {CK}
  ENDPT {CU/cw3_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.285}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.285}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.301}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.017} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.014} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.034} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.034} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.113} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.117} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.143} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.145} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.165} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.165} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.181} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.181} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.274} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.011} {0.000} {0.083} {71.383} {0.301} {0.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.017} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[3]} {CK}
  ENDPT {CU/cw2_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.285}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.285}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.303}
    {} {Slack Time} {0.018}
  END_SLK_CLC
  SLK 0.018
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.018} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.015} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.032} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.032} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.112} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.116} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.142} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.143} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.164} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.164} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.179} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.179} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.272} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.018} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[12]} {CK}
  ENDPT {CU/cw2_reg[12]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.285}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.285}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.303}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.019} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.016} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.032} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.032} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.111} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.115} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.141} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.142} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.163} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.163} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.179} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.179} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.271} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.013} {0.000} {0.083} {71.383} {0.303} {0.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.019} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[14]} {CK}
  ENDPT {CU/cw3_reg[14]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.268}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.268}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.287}
    {} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.019} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.016} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {0.031} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {0.031} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.111} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.115} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.141} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.142} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.163} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.163} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.179} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.179} {} {} {} 
    INST {FE_OFC31_RST} {A} {v} {ZN} {^} {} {INV_X4} {0.076} {0.000} {0.069} {} {0.274} {0.255} {} {40} {(88.60, 134.72) (88.78, 135.09)} 
    NET {} {} {} {} {} {FE_OFN31_RST} {} {0.013} {0.000} {0.070} {118.019} {0.287} {0.268} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.019} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[8]} {CK}
  ENDPT {IR/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[8]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.023}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[8]} {v} {} {} {IRAM_DATA[8]} {} {} {} {0.002} {7.094} {0.000} {-0.022} {} {1} {(182.59, 133.21) } 
    NET {} {} {} {} {} {IRAM_DATA[8]} {} {0.001} {0.000} {0.002} {7.094} {0.001} {-0.021} {} {} {} 
    INST {IR/U26} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.010} {-0.012} {} {1} {(115.39, 131.91) (115.56, 132.29)} 
    NET {} {} {} {} {} {IR/n286} {} {0.000} {0.000} {0.006} {1.630} {0.010} {-0.012} {} {} {} 
    INST {IR/U25} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.023} {0.002} {} {1} {(115.77, 131.91) (116.15, 132.05)} 
    NET {} {} {} {} {} {IR/n91} {} {0.000} {0.000} {0.005} {1.258} {0.023} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.022} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[5]} {CK}
  ENDPT {IR/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[5]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.023}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[5]} {v} {} {} {IRAM_DATA[5]} {} {} {} {0.002} {8.399} {0.000} {-0.022} {} {1} {(182.59, 150.57) } 
    NET {} {} {} {} {} {IRAM_DATA[5]} {} {0.001} {0.000} {0.002} {8.399} {0.001} {-0.021} {} {} {} 
    INST {IR/U20} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.010} {-0.012} {} {1} {(97.91, 151.52) (98.08, 151.89)} 
    NET {} {} {} {} {} {IR/n289} {} {0.000} {0.000} {0.006} {1.630} {0.010} {-0.012} {} {} {} 
    INST {IR/U19} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.023} {0.002} {} {1} {(98.29, 151.52) (98.67, 151.65)} 
    NET {} {} {} {} {} {IR/n94} {} {0.000} {0.000} {0.005} {1.290} {0.023} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.022} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[7]} {CK}
  ENDPT {IR/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[7]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.023}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[7]} {v} {} {} {IRAM_DATA[7]} {} {} {} {0.002} {7.120} {0.000} {-0.022} {} {1} {(182.59, 138.95) } 
    NET {} {} {} {} {} {IRAM_DATA[7]} {} {0.001} {0.000} {0.002} {7.120} {0.001} {-0.021} {} {} {} 
    INST {IR/U24} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.010} {-0.012} {} {1} {(115.39, 134.72) (115.56, 135.09)} 
    NET {} {} {} {} {} {IR/n287} {} {0.000} {0.000} {0.006} {1.630} {0.010} {-0.012} {} {} {} 
    INST {IR/U23} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.013} {0.000} {0.005} {} {0.023} {0.002} {} {1} {(115.77, 134.72) (116.15, 134.85)} 
    NET {} {} {} {} {} {IR/n92} {} {0.000} {0.000} {0.005} {1.264} {0.023} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.022} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[9]} {CK}
  ENDPT {IR/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[9]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.023}
    {} {Slack Time} {0.022}
  END_SLK_CLC
  SLK 0.022
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[9]} {v} {} {} {IRAM_DATA[9]} {} {} {} {0.002} {7.221} {0.000} {-0.022} {} {1} {(182.59, 127.47) } 
    NET {} {} {} {} {} {IRAM_DATA[9]} {} {0.001} {0.000} {0.002} {7.221} {0.001} {-0.021} {} {} {} 
    INST {IR/U28} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.010} {-0.012} {} {1} {(117.48, 135.77) (117.65, 135.39)} 
    NET {} {} {} {} {} {IR/n285} {} {0.000} {0.000} {0.006} {1.822} {0.010} {-0.012} {} {} {} 
    INST {IR/U27} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.023} {0.002} {} {1} {(116.60, 137.52) (116.22, 137.65)} 
    NET {} {} {} {} {} {IR/n90} {} {0.000} {0.000} {0.005} {1.240} {0.023} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.022} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.022} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[10]} {CK}
  ENDPT {IR/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[10]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.024}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[10]} {v} {} {} {IRAM_DATA[10]} {} {} {} {0.002} {8.956} {0.000} {-0.023} {} {1} {(182.59, 121.73) } 
    NET {} {} {} {} {} {IRAM_DATA[10]} {} {0.001} {0.000} {0.002} {8.956} {0.001} {-0.021} {} {} {} 
    INST {IR/U46} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.010} {-0.012} {} {1} {(117.48, 138.56) (117.65, 138.19)} 
    NET {} {} {} {} {} {IR/n284} {} {0.000} {0.000} {0.006} {1.834} {0.010} {-0.012} {} {} {} 
    INST {IR/U45} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.024} {0.002} {} {1} {(116.41, 140.31) (116.03, 140.45)} 
    NET {} {} {} {} {} {IR/n89} {} {0.000} {0.000} {0.005} {1.235} {0.024} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[6]} {CK}
  ENDPT {IR/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[6]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.024}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[6]} {v} {} {} {IRAM_DATA[6]} {} {} {} {0.002} {7.472} {0.000} {-0.023} {} {1} {(182.59, 144.83) } 
    NET {} {} {} {} {} {IRAM_DATA[6]} {} {0.001} {0.000} {0.002} {7.472} {0.001} {-0.021} {} {} {} 
    INST {IR/U22} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.010} {-0.012} {} {1} {(113.11, 141.37) (113.28, 140.99)} 
    NET {} {} {} {} {} {IR/n288} {} {0.000} {0.000} {0.006} {1.761} {0.010} {-0.012} {} {} {} 
    INST {IR/U21} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.024} {0.002} {} {1} {(113.30, 143.12) (113.68, 143.25)} 
    NET {} {} {} {} {} {IR/n93} {} {0.000} {0.000} {0.006} {1.351} {0.024} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[3]} {CK}
  ENDPT {IR/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[3]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.024}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[3]} {v} {} {} {IRAM_DATA[3]} {} {} {} {0.002} {9.509} {0.000} {-0.023} {} {1} {(182.59, 162.19) } 
    NET {} {} {} {} {} {IRAM_DATA[3]} {} {0.002} {-0.000} {0.002} {9.509} {0.002} {-0.021} {} {} {} 
    INST {IR/U16} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(91.83, 152.56) (92.00, 152.19)} 
    NET {} {} {} {} {} {IR/n291} {} {0.000} {0.000} {0.006} {1.630} {0.011} {-0.012} {} {} {} 
    INST {IR/U15} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.013} {0.000} {0.005} {} {0.024} {0.002} {} {1} {(92.21, 152.56) (92.59, 152.43)} 
    NET {} {} {} {} {} {IR/n96} {} {0.000} {0.000} {0.005} {1.222} {0.024} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[15]} {CK}
  ENDPT {IR/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[15]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.024}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[15]} {v} {} {} {IRAM_DATA[15]} {} {} {} {0.002} {12.885} {0.000} {-0.023} {} {1} {(182.59, 92.75) } 
    NET {} {} {} {} {} {IRAM_DATA[15]} {} {0.002} {0.000} {0.002} {12.885} {0.002} {-0.021} {} {} {} 
    INST {IR/U56} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(108.36, 149.77) (108.53, 149.39)} 
    NET {} {} {} {} {} {IR/n279} {} {0.000} {0.000} {0.006} {1.630} {0.011} {-0.012} {} {} {} 
    INST {IR/U55} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.013} {0.000} {0.005} {} {0.024} {0.002} {} {1} {(108.74, 149.77) (109.12, 149.63)} 
    NET {} {} {} {} {} {IR/n84} {} {0.000} {0.000} {0.005} {1.187} {0.024} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[16]} {CK}
  ENDPT {IR/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[16]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[16]} {v} {} {} {IRAM_DATA[16]} {} {} {} {0.002} {12.184} {0.000} {-0.023} {} {1} {(182.59, 87.01) } 
    NET {} {} {} {} {} {IRAM_DATA[16]} {} {0.002} {0.000} {0.002} {12.184} {0.002} {-0.021} {} {} {} 
    INST {IR/U58} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(103.23, 134.72) (103.40, 135.09)} 
    NET {} {} {} {} {} {IR/n278} {} {0.000} {0.000} {0.006} {1.664} {0.011} {-0.012} {} {} {} 
    INST {IR/U57} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.025} {0.002} {} {1} {(103.99, 134.72) (104.37, 134.85)} 
    NET {} {} {} {} {} {IR/n83} {} {0.000} {0.000} {0.005} {1.249} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[12]} {CK}
  ENDPT {IR/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[12]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[12]} {v} {} {} {IRAM_DATA[12]} {} {} {} {0.002} {10.865} {0.000} {-0.023} {} {1} {(182.59, 110.11) } 
    NET {} {} {} {} {} {IRAM_DATA[12]} {} {0.002} {-0.000} {0.002} {10.865} {0.002} {-0.021} {} {} {} 
    INST {IR/U50} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(112.73, 146.97) (112.90, 146.59)} 
    NET {} {} {} {} {} {IR/n282} {} {0.000} {0.000} {0.006} {1.762} {0.011} {-0.012} {} {} {} 
    INST {IR/U49} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.025} {0.002} {} {1} {(112.80, 145.91) (112.42, 146.05)} 
    NET {} {} {} {} {} {IR/n87} {} {0.000} {0.000} {0.006} {1.345} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[20]} {CK}
  ENDPT {IR/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[20]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[20]} {v} {} {} {IRAM_DATA[20]} {} {} {} {0.002} {14.109} {0.000} {-0.023} {} {1} {(182.59, 63.91) } 
    NET {} {} {} {} {} {IRAM_DATA[20]} {} {0.002} {-0.000} {0.002} {14.109} {0.002} {-0.021} {} {} {} 
    INST {IR/U66} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(107.41, 134.72) (107.58, 135.09)} 
    NET {} {} {} {} {} {IR/n274} {} {0.000} {0.000} {0.006} {1.748} {0.011} {-0.012} {} {} {} 
    INST {IR/U65} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.025} {0.002} {} {1} {(107.67, 132.97) (107.29, 132.83)} 
    NET {} {} {} {} {} {IR/n79} {} {0.000} {0.000} {0.005} {1.284} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[13]} {CK}
  ENDPT {IR/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[13]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[13]} {v} {} {} {IRAM_DATA[13]} {} {} {} {0.002} {11.887} {0.000} {-0.023} {} {1} {(182.59, 104.37) } 
    NET {} {} {} {} {} {IRAM_DATA[13]} {} {0.002} {0.000} {0.002} {11.887} {0.002} {-0.021} {} {} {} 
    INST {IR/U52} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(110.64, 149.77) (110.81, 149.39)} 
    NET {} {} {} {} {} {IR/n281} {} {0.000} {0.000} {0.006} {1.660} {0.011} {-0.012} {} {} {} 
    INST {IR/U51} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.025} {0.002} {} {1} {(111.40, 149.77) (111.78, 149.63)} 
    NET {} {} {} {} {} {IR/n86} {} {0.000} {0.000} {0.006} {1.479} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[14]} {CK}
  ENDPT {IR/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[14]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[14]} {v} {} {} {IRAM_DATA[14]} {} {} {} {0.002} {12.159} {0.000} {-0.023} {} {1} {(182.59, 98.49) } 
    NET {} {} {} {} {} {IRAM_DATA[14]} {} {0.002} {0.000} {0.002} {12.159} {0.002} {-0.021} {} {} {} 
    INST {IR/U54} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(108.17, 146.97) (108.34, 146.59)} 
    NET {} {} {} {} {} {IR/n280} {} {0.000} {0.000} {0.006} {1.705} {0.011} {-0.012} {} {} {} 
    INST {IR/U53} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.025} {0.002} {} {1} {(109.50, 146.97) (109.88, 146.83)} 
    NET {} {} {} {} {} {IR/n85} {} {0.000} {0.000} {0.006} {1.354} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[17]} {CK}
  ENDPT {IR/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[17]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[17]} {v} {} {} {IRAM_DATA[17]} {} {} {} {0.002} {12.393} {0.000} {-0.023} {} {1} {(182.59, 81.27) } 
    NET {} {} {} {} {} {IRAM_DATA[17]} {} {0.002} {-0.000} {0.002} {12.393} {0.002} {-0.021} {} {} {} 
    INST {IR/U60} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(109.69, 131.91) (109.86, 132.29)} 
    NET {} {} {} {} {} {IR/n277} {} {0.000} {0.000} {0.006} {1.722} {0.011} {-0.012} {} {} {} 
    INST {IR/U59} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.025} {0.002} {} {1} {(109.88, 132.97) (110.26, 132.83)} 
    NET {} {} {} {} {} {IR/n82} {} {0.000} {0.000} {0.006} {1.351} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[28]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[28]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[28]} {v} {} {} {DRAM_DATA_IN[28]} {} {} {} {0.002} {12.362} {0.000} {-0.023} {} {1} {(0.00, 161.91) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[28]} {} {0.002} {0.000} {0.003} {12.362} {0.002} {-0.021} {} {} {} 
    INST {DP/RegLMD/U69} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(141.23, 165.52) (141.40, 165.89)} 
    NET {} {} {} {} {} {DP/RegLMD/n268} {} {0.000} {0.000} {0.006} {1.688} {0.011} {-0.012} {} {} {} 
    INST {DP/RegLMD/U68} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.025} {0.002} {} {1} {(142.37, 165.52) (142.75, 165.65)} 
    NET {} {} {} {} {} {DP/RegLMD/n71} {} {0.000} {0.000} {0.005} {1.233} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[2]} {CK}
  ENDPT {IR/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[2]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[2]} {v} {} {} {IRAM_DATA[2]} {} {} {} {0.002} {9.801} {0.000} {-0.023} {} {1} {(182.59, 167.93) } 
    NET {} {} {} {} {} {IRAM_DATA[2]} {} {0.002} {0.000} {0.002} {9.801} {0.002} {-0.021} {} {} {} 
    INST {IR/U14} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(87.84, 155.37) (88.01, 154.99)} 
    NET {} {} {} {} {} {IR/n292} {} {0.000} {0.000} {0.006} {1.704} {0.011} {-0.012} {} {} {} 
    INST {IR/U13} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.025} {0.002} {} {1} {(89.17, 155.37) (89.55, 155.23)} 
    NET {} {} {} {} {} {IR/n97} {} {0.000} {0.000} {0.005} {1.291} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[18]} {CK}
  ENDPT {IR/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[18]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[18]} {v} {} {} {IRAM_DATA[18]} {} {} {} {0.002} {13.383} {0.000} {-0.023} {} {1} {(182.59, 75.39) } 
    NET {} {} {} {} {} {IRAM_DATA[18]} {} {0.002} {-0.001} {0.002} {13.383} {0.002} {-0.022} {} {} {} 
    INST {IR/U62} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(108.17, 134.72) (108.34, 135.09)} 
    NET {} {} {} {} {} {IR/n276} {} {0.000} {0.000} {0.006} {1.784} {0.011} {-0.012} {} {} {} 
    INST {IR/U61} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.025} {0.002} {} {1} {(108.43, 135.77) (108.05, 135.63)} 
    NET {} {} {} {} {} {IR/n81} {} {0.000} {0.000} {0.006} {1.460} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[19]} {CK}
  ENDPT {IR/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[19]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[19]} {v} {} {} {IRAM_DATA[19]} {} {} {} {0.002} {14.419} {0.000} {-0.023} {} {1} {(182.59, 69.65) } 
    NET {} {} {} {} {} {IRAM_DATA[19]} {} {0.002} {-0.001} {0.003} {14.419} {0.002} {-0.022} {} {} {} 
    INST {IR/U64} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(102.66, 132.97) (102.83, 132.59)} 
    NET {} {} {} {} {} {IR/n275} {} {0.000} {0.000} {0.006} {1.743} {0.011} {-0.012} {} {} {} 
    INST {IR/U63} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.025} {0.002} {} {1} {(104.37, 132.97) (104.75, 132.83)} 
    NET {} {} {} {} {} {IR/n80} {} {0.000} {0.000} {0.006} {1.437} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.023} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[11]} {CK}
  ENDPT {IR/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[11]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[11]} {v} {} {} {IRAM_DATA[11]} {} {} {} {0.002} {9.962} {0.000} {-0.024} {} {1} {(182.59, 115.85) } 
    NET {} {} {} {} {} {IRAM_DATA[11]} {} {0.002} {0.000} {0.002} {9.962} {0.002} {-0.022} {} {} {} 
    INST {IR/U48} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.011} {-0.012} {} {1} {(108.17, 143.12) (108.34, 143.49)} 
    NET {} {} {} {} {} {IR/n283} {} {0.000} {0.000} {0.006} {1.949} {0.011} {-0.012} {} {} {} 
    INST {IR/U47} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.025} {0.002} {} {1} {(110.07, 144.16) (110.45, 144.03)} 
    NET {} {} {} {} {} {IR/n88} {} {0.000} {0.000} {0.005} {1.242} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.024} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[21]} {CK}
  ENDPT {IR/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[21]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[21]} {v} {} {} {IRAM_DATA[21]} {} {} {} {0.002} {17.413} {0.000} {-0.024} {} {1} {(182.59, 58.03) } 
    NET {} {} {} {} {} {IRAM_DATA[21]} {} {0.002} {-0.001} {0.003} {17.413} {0.002} {-0.021} {} {} {} 
    INST {IR/U44} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.012} {-0.012} {} {1} {(83.85, 138.56) (84.02, 138.19)} 
    NET {} {} {} {} {} {IR/n273} {} {0.000} {0.000} {0.006} {1.630} {0.012} {-0.012} {} {} {} 
    INST {IR/U43} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.025} {0.002} {} {1} {(84.23, 138.56) (84.61, 138.43)} 
    NET {} {} {} {} {} {IR/n78} {} {0.000} {0.000} {0.006} {1.313} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.024} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[0]} {CK}
  ENDPT {IR/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[0]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.025}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[0]} {v} {} {} {IRAM_DATA[0]} {} {} {} {0.002} {11.050} {0.000} {-0.024} {} {1} {(182.59, 179.13) } 
    NET {} {} {} {} {} {IRAM_DATA[0]} {} {0.002} {-0.001} {0.004} {11.050} {0.002} {-0.021} {} {} {} 
    INST {IR/U10} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.012} {-0.012} {} {1} {(88.41, 158.16) (88.58, 157.79)} 
    NET {} {} {} {} {} {IR/n294} {} {0.000} {0.000} {0.006} {1.645} {0.012} {-0.012} {} {} {} 
    INST {IR/U9} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.013} {0.000} {0.005} {} {0.025} {0.002} {} {1} {(88.98, 158.16) (89.36, 158.03)} 
    NET {} {} {} {} {} {IR/n99} {} {0.000} {0.000} {0.005} {1.243} {0.025} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.024} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[1]} {CK}
  ENDPT {IR/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[1]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.026}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[1]} {v} {} {} {IRAM_DATA[1]} {} {} {} {0.002} {10.596} {0.000} {-0.024} {} {1} {(182.59, 173.67) } 
    NET {} {} {} {} {} {IRAM_DATA[1]} {} {0.002} {-0.000} {0.003} {10.596} {0.002} {-0.022} {} {} {} 
    INST {IR/U12} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.012} {-0.012} {} {1} {(86.13, 152.56) (86.30, 152.19)} 
    NET {} {} {} {} {} {IR/n293} {} {0.000} {0.000} {0.006} {1.817} {0.012} {-0.012} {} {} {} 
    INST {IR/U11} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.026} {0.002} {} {1} {(87.65, 151.52) (88.03, 151.65)} 
    NET {} {} {} {} {} {IR/n98} {} {0.000} {0.000} {0.005} {1.248} {0.026} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.024} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[29]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[29]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.026}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[29]} {v} {} {} {DRAM_DATA_IN[29]} {} {} {} {0.002} {12.200} {0.000} {-0.024} {} {1} {(0.00, 167.65) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[29]} {} {0.003} {0.000} {0.003} {12.200} {0.003} {-0.021} {} {} {} 
    INST {DP/RegLMD/U71} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.012} {-0.012} {} {1} {(138.00, 168.31) (138.17, 168.69)} 
    NET {} {} {} {} {} {DP/RegLMD/n267} {} {0.000} {0.000} {0.006} {1.630} {0.012} {-0.012} {} {} {} 
    INST {DP/RegLMD/U70} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.026} {0.002} {} {1} {(138.38, 168.31) (138.76, 168.45)} 
    NET {} {} {} {} {} {DP/RegLMD/n70} {} {0.000} {0.000} {0.005} {1.291} {0.026} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.024} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[4]} {CK}
  ENDPT {IR/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[4]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.026}
    {} {Slack Time} {0.024}
  END_SLK_CLC
  SLK 0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[4]} {v} {} {} {IRAM_DATA[4]} {} {} {} {0.002} {8.855} {0.000} {-0.024} {} {1} {(182.59, 156.31) } 
    NET {} {} {} {} {} {IRAM_DATA[4]} {} {0.002} {0.000} {0.002} {8.855} {0.002} {-0.022} {} {} {} 
    INST {IR/U18} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.007} {} {0.012} {-0.012} {} {1} {(90.31, 151.52) (90.48, 151.89)} 
    NET {} {} {} {} {} {IR/n290} {} {0.000} {0.000} {0.007} {2.153} {0.012} {-0.012} {} {} {} 
    INST {IR/U17} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.026} {0.002} {} {1} {(95.06, 152.56) (95.44, 152.43)} 
    NET {} {} {} {} {} {IR/n95} {} {0.000} {0.000} {0.005} {1.189} {0.026} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.024} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[24]} {CK}
  ENDPT {IR/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[24]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.026}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[24]} {v} {} {} {IRAM_DATA[24]} {} {} {} {0.002} {18.416} {0.000} {-0.025} {} {1} {(182.59, 40.81) } 
    NET {} {} {} {} {} {IRAM_DATA[24]} {} {0.003} {-0.001} {0.003} {18.416} {0.003} {-0.022} {} {} {} 
    INST {IR/U42} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.012} {-0.012} {} {1} {(85.18, 132.97) (85.35, 132.59)} 
    NET {} {} {} {} {} {IR/n270} {} {0.000} {0.000} {0.006} {1.758} {0.012} {-0.012} {} {} {} 
    INST {IR/U41} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.026} {0.002} {} {1} {(85.18, 134.72) (85.56, 134.85)} 
    NET {} {} {} {} {} {IR/n75} {} {0.000} {0.000} {0.006} {1.359} {0.026} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[23]} {CK}
  ENDPT {IR/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[23]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[23]} {v} {} {} {IRAM_DATA[23]} {} {} {} {0.002} {18.505} {0.000} {-0.025} {} {1} {(182.59, 46.55) } 
    NET {} {} {} {} {} {IRAM_DATA[23]} {} {0.003} {-0.000} {0.003} {18.505} {0.003} {-0.022} {} {} {} 
    INST {IR/U36} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.013} {-0.012} {} {1} {(86.51, 145.91) (86.68, 146.29)} 
    NET {} {} {} {} {} {IR/n271} {} {0.000} {0.000} {0.006} {1.779} {0.013} {-0.012} {} {} {} 
    INST {IR/U35} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.027} {0.002} {} {1} {(86.70, 144.16) (87.08, 144.03)} 
    NET {} {} {} {} {} {IR/n76} {} {0.000} {0.000} {0.006} {1.346} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[14]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[14]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[14]} {v} {} {} {DRAM_DATA_IN[14]} {} {} {} {0.002} {17.627} {0.000} {-0.025} {} {1} {(0.00, 80.99) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[14]} {} {0.004} {-0.000} {0.003} {17.627} {0.003} {-0.022} {} {} {} 
    INST {DP/RegLMD/U41} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.013} {-0.012} {} {1} {(129.64, 162.72) (129.81, 163.09)} 
    NET {} {} {} {} {} {DP/RegLMD/n282} {} {0.000} {0.000} {0.006} {1.630} {0.013} {-0.012} {} {} {} 
    INST {DP/RegLMD/U40} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.027} {0.002} {} {1} {(130.02, 162.72) (130.40, 162.85)} 
    NET {} {} {} {} {} {DP/RegLMD/n85} {} {0.000} {0.000} {0.006} {1.416} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[22]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[22]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[22]} {v} {} {} {DRAM_DATA_IN[22]} {} {} {} {0.002} {19.275} {0.000} {-0.025} {} {1} {(0.00, 127.19) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[22]} {} {0.003} {-0.000} {0.003} {19.275} {0.003} {-0.022} {} {} {} 
    INST {DP/RegLMD/U57} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.013} {-0.012} {} {1} {(161.94, 173.91) (162.11, 174.29)} 
    NET {} {} {} {} {} {DP/RegLMD/n274} {} {0.000} {0.000} {0.006} {1.780} {0.013} {-0.012} {} {} {} 
    INST {DP/RegLMD/U56} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.027} {0.002} {} {1} {(161.82, 172.16) (161.44, 172.03)} 
    NET {} {} {} {} {} {DP/RegLMD/n77} {} {0.000} {0.000} {0.006} {1.335} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[12]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[12]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[12]} {v} {} {} {DRAM_DATA_IN[12]} {} {} {} {0.002} {21.473} {0.000} {-0.025} {} {1} {(0.00, 69.51) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[12]} {} {0.004} {-0.000} {0.004} {21.473} {0.004} {-0.021} {} {} {} 
    INST {DP/RegLMD/U37} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.013} {-0.012} {} {1} {(133.63, 173.91) (133.80, 174.29)} 
    NET {} {} {} {} {} {DP/RegLMD/n284} {} {0.000} {0.000} {0.006} {1.702} {0.013} {-0.012} {} {} {} 
    INST {DP/RegLMD/U36} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.027} {0.002} {} {1} {(134.96, 173.91) (135.34, 174.05)} 
    NET {} {} {} {} {} {DP/RegLMD/n87} {} {0.000} {0.000} {0.005} {1.234} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[17]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[17]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[17]} {v} {} {} {DRAM_DATA_IN[17]} {} {} {} {0.002} {20.838} {0.000} {-0.025} {} {1} {(0.00, 98.35) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[17]} {} {0.003} {-0.001} {0.004} {20.838} {0.003} {-0.022} {} {} {} 
    INST {DP/RegLMD/U47} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.013} {-0.012} {} {1} {(151.68, 171.12) (151.85, 171.49)} 
    NET {} {} {} {} {} {DP/RegLMD/n279} {} {0.000} {0.000} {0.006} {1.660} {0.013} {-0.012} {} {} {} 
    INST {DP/RegLMD/U46} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.027} {0.002} {} {1} {(152.44, 171.12) (152.82, 171.25)} 
    NET {} {} {} {} {} {DP/RegLMD/n82} {} {0.000} {0.000} {0.006} {1.406} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[26]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[26]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[26]} {v} {} {} {DRAM_DATA_IN[26]} {} {} {} {0.002} {15.907} {0.000} {-0.025} {} {1} {(0.00, 150.29) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[26]} {} {0.004} {-0.000} {0.004} {15.907} {0.004} {-0.021} {} {} {} 
    INST {DP/RegLMD/U65} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.013} {-0.012} {} {1} {(157.76, 172.16) (157.93, 171.79)} 
    NET {} {} {} {} {} {DP/RegLMD/n270} {} {0.000} {0.000} {0.006} {1.690} {0.013} {-0.012} {} {} {} 
    INST {DP/RegLMD/U64} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.027} {0.002} {} {1} {(158.90, 172.16) (159.28, 172.03)} 
    NET {} {} {} {} {} {DP/RegLMD/n73} {} {0.000} {0.000} {0.005} {1.243} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[31]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[31]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[31]} {v} {} {} {DRAM_DATA_IN[31]} {} {} {} {0.002} {13.342} {0.000} {-0.025} {} {1} {(0.00, 179.27) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[31]} {} {0.003} {-0.002} {0.005} {13.342} {0.003} {-0.022} {} {} {} 
    INST {DP/RegLMD/U75} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.013} {-0.012} {} {1} {(141.61, 173.91) (141.78, 174.29)} 
    NET {} {} {} {} {} {DP/RegLMD/n265} {} {0.000} {0.000} {0.006} {1.660} {0.013} {-0.012} {} {} {} 
    INST {DP/RegLMD/U74} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.027} {0.002} {} {1} {(142.37, 173.91) (142.75, 174.05)} 
    NET {} {} {} {} {} {DP/RegLMD/n68} {} {0.000} {0.000} {0.005} {1.222} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[26]} {CK}
  ENDPT {IR/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[26]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[26]} {v} {} {} {IRAM_DATA[26]} {} {} {} {0.002} {18.710} {0.000} {-0.025} {} {1} {(182.59, 29.19) } 
    NET {} {} {} {} {} {IRAM_DATA[26]} {} {0.004} {-0.000} {0.003} {18.710} {0.003} {-0.022} {} {} {} 
    INST {IR/U68} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.013} {-0.012} {} {1} {(116.72, 173.91) (116.89, 174.29)} 
    NET {} {} {} {} {} {IR/n268} {} {0.000} {0.000} {0.006} {1.826} {0.013} {-0.012} {} {} {} 
    INST {IR/U67} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.027} {0.002} {} {1} {(115.27, 173.91) (114.89, 174.05)} 
    NET {} {} {} {} {} {IR/n73} {} {0.000} {0.000} {0.005} {1.250} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[11]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[11]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[11]} {v} {} {} {DRAM_DATA_IN[11]} {} {} {} {0.002} {21.265} {0.000} {-0.025} {} {1} {(0.00, 63.63) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[11]} {} {0.004} {-0.000} {0.004} {21.265} {0.004} {-0.022} {} {} {} 
    INST {DP/RegLMD/U35} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.013} {-0.012} {} {1} {(126.79, 165.52) (126.96, 165.89)} 
    NET {} {} {} {} {} {DP/RegLMD/n285} {} {0.000} {0.000} {0.006} {1.716} {0.013} {-0.012} {} {} {} 
    INST {DP/RegLMD/U34} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.027} {0.002} {} {1} {(128.31, 165.52) (128.69, 165.65)} 
    NET {} {} {} {} {} {DP/RegLMD/n88} {} {0.000} {0.000} {0.005} {1.236} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[18]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[18]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[18]} {v} {} {} {DRAM_DATA_IN[18]} {} {} {} {0.002} {20.217} {0.000} {-0.025} {} {1} {(0.00, 104.09) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[18]} {} {0.004} {-0.000} {0.004} {20.217} {0.004} {-0.022} {} {} {} 
    INST {DP/RegLMD/U49} {A} {v} {ZN} {^} {} {INV_X1} {0.009} {0.000} {0.006} {} {0.013} {-0.012} {} {1} {(159.09, 169.37) (159.26, 168.99)} 
    NET {} {} {} {} {} {DP/RegLMD/n278} {} {0.000} {0.000} {0.006} {1.660} {0.013} {-0.012} {} {} {} 
    INST {DP/RegLMD/U48} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.027} {0.002} {} {1} {(159.85, 169.37) (160.23, 169.23)} 
    NET {} {} {} {} {} {DP/RegLMD/n81} {} {0.000} {0.000} {0.006} {1.432} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[27]} {CK}
  ENDPT {IR/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[27]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[27]} {v} {} {} {IRAM_DATA[27]} {} {} {} {0.002} {20.532} {0.000} {-0.025} {} {1} {(182.59, 23.45) } 
    NET {} {} {} {} {} {IRAM_DATA[27]} {} {0.003} {-0.001} {0.004} {20.532} {0.003} {-0.022} {} {} {} 
    INST {IR/U70} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.013} {-0.012} {} {1} {(117.48, 171.12) (117.65, 171.49)} 
    NET {} {} {} {} {} {IR/n267} {} {0.000} {0.000} {0.006} {1.839} {0.013} {-0.012} {} {} {} 
    INST {IR/U69} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.027} {0.002} {} {1} {(116.03, 171.12) (115.65, 171.25)} 
    NET {} {} {} {} {} {IR/n72} {} {0.000} {0.000} {0.005} {1.277} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.025} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[30]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[30]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[30]} {v} {} {} {DRAM_DATA_IN[30]} {} {} {} {0.002} {13.356} {0.000} {-0.026} {} {1} {(0.00, 173.39) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[30]} {} {0.003} {-0.002} {0.005} {13.356} {0.003} {-0.022} {} {} {} 
    INST {DP/RegLMD/U73} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.014} {-0.012} {} {1} {(141.04, 171.12) (141.21, 171.49)} 
    NET {} {} {} {} {} {DP/RegLMD/n266} {} {0.000} {0.000} {0.006} {1.705} {0.014} {-0.012} {} {} {} 
    INST {DP/RegLMD/U72} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.027} {0.002} {} {1} {(142.37, 171.12) (142.75, 171.25)} 
    NET {} {} {} {} {} {DP/RegLMD/n69} {} {0.000} {0.000} {0.006} {1.327} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.026} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[10]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[10]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[10]} {v} {} {} {DRAM_DATA_IN[10]} {} {} {} {0.002} {20.106} {0.000} {-0.026} {} {1} {(0.00, 57.89) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[10]} {} {0.004} {-0.000} {0.004} {20.106} {0.004} {-0.022} {} {} {} 
    INST {DP/RegLMD/U33} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.014} {-0.012} {} {1} {(126.79, 163.77) (126.96, 163.39)} 
    NET {} {} {} {} {} {DP/RegLMD/n286} {} {0.000} {0.000} {0.006} {1.781} {0.014} {-0.012} {} {} {} 
    INST {DP/RegLMD/U32} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.027} {0.002} {} {1} {(127.74, 162.72) (128.12, 162.85)} 
    NET {} {} {} {} {} {DP/RegLMD/n89} {} {0.000} {0.000} {0.005} {1.297} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.026} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[22]} {CK}
  ENDPT {IR/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[22]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.027}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[22]} {v} {} {} {IRAM_DATA[22]} {} {} {} {0.002} {17.381} {0.000} {-0.026} {} {1} {(182.59, 52.29) } 
    NET {} {} {} {} {} {IRAM_DATA[22]} {} {0.004} {0.000} {0.003} {17.381} {0.004} {-0.022} {} {} {} 
    INST {IR/U40} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.014} {-0.012} {} {1} {(84.23, 144.16) (84.40, 143.79)} 
    NET {} {} {} {} {} {IR/n272} {} {0.000} {0.000} {0.006} {1.840} {0.014} {-0.012} {} {} {} 
    INST {IR/U39} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.027} {0.002} {} {1} {(84.80, 141.37) (85.18, 141.23)} 
    NET {} {} {} {} {} {IR/n77} {} {0.000} {0.000} {0.006} {1.312} {0.027} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.026} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[30]} {CK}
  ENDPT {IR/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[30]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.028}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[30]} {v} {} {} {IRAM_DATA[30]} {} {} {} {0.002} {22.040} {0.000} {-0.026} {} {1} {(182.59, 6.09) } 
    NET {} {} {} {} {} {IRAM_DATA[30]} {} {0.004} {-0.001} {0.004} {22.040} {0.004} {-0.022} {} {} {} 
    INST {IR/U72} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.014} {-0.012} {} {1} {(112.73, 173.91) (112.90, 174.29)} 
    NET {} {} {} {} {} {IR/n264} {} {0.000} {0.000} {0.006} {1.835} {0.014} {-0.012} {} {} {} 
    INST {IR/U71} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.028} {0.002} {} {1} {(111.28, 173.91) (110.90, 174.05)} 
    NET {} {} {} {} {} {IR/n69} {} {0.000} {0.000} {0.005} {1.289} {0.028} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.026} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[13]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[13]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.028}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[13]} {v} {} {} {DRAM_DATA_IN[13]} {} {} {} {0.002} {19.939} {0.000} {-0.026} {} {1} {(0.00, 75.25) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[13]} {} {0.004} {-0.000} {0.004} {19.939} {0.004} {-0.022} {} {} {} 
    INST {DP/RegLMD/U39} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.014} {-0.012} {} {1} {(133.63, 169.37) (133.80, 168.99)} 
    NET {} {} {} {} {} {DP/RegLMD/n283} {} {0.000} {0.000} {0.006} {1.752} {0.014} {-0.012} {} {} {} 
    INST {DP/RegLMD/U38} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.028} {0.002} {} {1} {(134.08, 171.12) (133.70, 171.25)} 
    NET {} {} {} {} {} {DP/RegLMD/n86} {} {0.000} {0.000} {0.006} {1.439} {0.028} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.026} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[25]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[25]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.028}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[25]} {v} {} {} {DRAM_DATA_IN[25]} {} {} {} {0.002} {16.341} {0.000} {-0.026} {} {1} {(0.00, 144.55) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[25]} {} {0.004} {0.000} {0.004} {16.341} {0.004} {-0.022} {} {} {} 
    INST {DP/RegLMD/U63} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.014} {-0.012} {} {1} {(163.27, 173.91) (163.44, 174.29)} 
    NET {} {} {} {} {} {DP/RegLMD/n271} {} {0.000} {0.000} {0.006} {1.780} {0.014} {-0.012} {} {} {} 
    INST {DP/RegLMD/U62} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.028} {0.002} {} {1} {(163.08, 172.16) (163.46, 172.03)} 
    NET {} {} {} {} {} {DP/RegLMD/n74} {} {0.000} {0.000} {0.005} {1.240} {0.028} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.026} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[29]} {CK}
  ENDPT {IR/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[29]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.028}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[29]} {v} {} {} {IRAM_DATA[29]} {} {} {} {0.002} {22.963} {0.000} {-0.026} {} {1} {(182.59, 11.83) } 
    NET {} {} {} {} {} {IRAM_DATA[29]} {} {0.004} {-0.001} {0.004} {22.963} {0.004} {-0.022} {} {} {} 
    INST {IR/U30} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.014} {-0.012} {} {1} {(103.99, 173.91) (104.16, 174.29)} 
    NET {} {} {} {} {} {IR/n265} {} {0.000} {0.000} {0.006} {1.704} {0.014} {-0.012} {} {} {} 
    INST {IR/U29} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.028} {0.002} {} {1} {(105.32, 173.91) (105.70, 174.05)} 
    NET {} {} {} {} {} {IR/n70} {} {0.000} {0.000} {0.006} {1.439} {0.028} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.026} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[20]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[20]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.028}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[20]} {v} {} {} {DRAM_DATA_IN[20]} {} {} {} {0.002} {18.531} {0.000} {-0.026} {} {1} {(0.00, 115.71) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[20]} {} {0.004} {-0.001} {0.004} {18.531} {0.004} {-0.022} {} {} {} 
    INST {DP/RegLMD/U53} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.014} {-0.012} {} {1} {(157.76, 162.72) (157.93, 163.09)} 
    NET {} {} {} {} {} {DP/RegLMD/n276} {} {0.000} {0.000} {0.006} {1.760} {0.014} {-0.012} {} {} {} 
    INST {DP/RegLMD/U52} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.028} {0.002} {} {1} {(158.40, 163.77) (158.02, 163.63)} 
    NET {} {} {} {} {} {DP/RegLMD/n79} {} {0.000} {0.000} {0.005} {1.269} {0.028} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.026} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[25]} {CK}
  ENDPT {IR/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[25]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.028}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[25]} {v} {} {} {IRAM_DATA[25]} {} {} {} {0.002} {19.139} {0.000} {-0.026} {} {1} {(182.59, 34.93) } 
    NET {} {} {} {} {} {IRAM_DATA[25]} {} {0.004} {0.000} {0.003} {19.139} {0.004} {-0.023} {} {} {} 
    INST {IR/U32} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.014} {-0.013} {} {1} {(83.66, 141.37) (83.83, 140.99)} 
    NET {} {} {} {} {} {IR/n269} {} {0.000} {0.000} {0.006} {1.939} {0.014} {-0.013} {} {} {} 
    INST {IR/U31} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.028} {0.002} {} {1} {(85.18, 138.56) (85.56, 138.43)} 
    NET {} {} {} {} {} {IR/n74} {} {0.000} {0.000} {0.006} {1.407} {0.028} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.026} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[6]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[6]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.028}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[6]} {v} {} {} {DRAM_DATA_IN[6]} {} {} {} {0.002} {24.697} {0.000} {-0.026} {} {1} {(0.00, 34.79) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[6]} {} {0.004} {-0.001} {0.005} {24.697} {0.004} {-0.022} {} {} {} 
    INST {DP/RegLMD/U25} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.014} {-0.012} {} {1} {(141.61, 162.72) (141.78, 163.09)} 
    NET {} {} {} {} {} {DP/RegLMD/n290} {} {0.000} {0.000} {0.006} {1.788} {0.014} {-0.012} {} {} {} 
    INST {DP/RegLMD/U24} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.028} {0.002} {} {1} {(142.06, 160.97) (141.68, 160.83)} 
    NET {} {} {} {} {} {DP/RegLMD/n93} {} {0.000} {0.000} {0.005} {1.282} {0.028} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.026} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[28]} {CK}
  ENDPT {IR/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[28]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.028}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[28]} {v} {} {} {IRAM_DATA[28]} {} {} {} {0.002} {22.832} {0.000} {-0.027} {} {1} {(182.59, 17.57) } 
    NET {} {} {} {} {} {IRAM_DATA[28]} {} {0.005} {-0.001} {0.004} {22.832} {0.005} {-0.022} {} {} {} 
    INST {IR/U38} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.014} {-0.012} {} {1} {(96.77, 173.91) (96.94, 174.29)} 
    NET {} {} {} {} {} {IR/n266} {} {0.000} {0.000} {0.006} {1.630} {0.014} {-0.012} {} {} {} 
    INST {IR/U37} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.028} {0.002} {} {1} {(97.15, 173.91) (97.53, 174.05)} 
    NET {} {} {} {} {} {IR/n71} {} {0.000} {0.000} {0.006} {1.391} {0.028} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.027} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[21]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[21]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.028}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[21]} {v} {} {} {DRAM_DATA_IN[21]} {} {} {} {0.002} {18.646} {0.000} {-0.027} {} {1} {(0.00, 121.45) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[21]} {} {0.004} {0.000} {0.004} {18.646} {0.004} {-0.023} {} {} {} 
    INST {DP/RegLMD/U55} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.007} {} {0.015} {-0.012} {} {1} {(157.95, 168.31) (158.12, 168.69)} 
    NET {} {} {} {} {} {DP/RegLMD/n275} {} {0.000} {0.000} {0.007} {1.988} {0.015} {-0.012} {} {} {} 
    INST {DP/RegLMD/U54} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.028} {0.002} {} {1} {(160.99, 166.56) (161.37, 166.43)} 
    NET {} {} {} {} {} {DP/RegLMD/n78} {} {0.000} {0.000} {0.005} {1.250} {0.028} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.027} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {IR/DOUT_reg[31]} {CK}
  ENDPT {IR/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {IRAM_DATA[31]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.028}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {IRAM_DATA[31]} {v} {} {} {IRAM_DATA[31]} {} {} {} {0.002} {24.414} {0.000} {-0.027} {} {1} {(182.59, 0.35) } 
    NET {} {} {} {} {} {IRAM_DATA[31]} {} {0.005} {-0.001} {0.005} {24.414} {0.005} {-0.022} {} {} {} 
    INST {IR/U34} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.015} {-0.012} {} {1} {(99.81, 173.91) (99.98, 174.29)} 
    NET {} {} {} {} {} {IR/n263} {} {0.000} {0.000} {0.006} {1.719} {0.015} {-0.012} {} {} {} 
    INST {IR/U33} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.028} {0.002} {} {1} {(101.33, 173.91) (101.71, 174.05)} 
    NET {} {} {} {} {} {IR/n68} {} {0.000} {0.000} {0.005} {1.225} {0.028} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.027} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[23]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[23]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.029}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[23]} {v} {} {} {DRAM_DATA_IN[23]} {} {} {} {0.002} {17.844} {0.000} {-0.027} {} {1} {(0.00, 132.93) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[23]} {} {0.005} {0.000} {0.004} {17.844} {0.005} {-0.022} {} {} {} 
    INST {DP/RegLMD/U59} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.015} {-0.012} {} {1} {(163.27, 168.31) (163.44, 168.69)} 
    NET {} {} {} {} {} {DP/RegLMD/n273} {} {0.000} {0.000} {0.006} {1.729} {0.015} {-0.012} {} {} {} 
    INST {DP/RegLMD/U58} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.029} {0.002} {} {1} {(163.46, 169.37) (163.84, 169.23)} 
    NET {} {} {} {} {} {DP/RegLMD/n76} {} {0.000} {0.000} {0.006} {1.419} {0.029} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.027} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[9]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[9]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.029}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[9]} {v} {} {} {DRAM_DATA_IN[9]} {} {} {} {0.002} {21.160} {0.000} {-0.027} {} {1} {(0.00, 52.15) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[9]} {} {0.004} {-0.000} {0.004} {21.160} {0.004} {-0.023} {} {} {} 
    INST {DP/RegLMD/U31} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.015} {-0.013} {} {1} {(135.53, 163.77) (135.70, 163.39)} 
    NET {} {} {} {} {} {DP/RegLMD/n287} {} {0.000} {0.000} {0.006} {1.904} {0.015} {-0.013} {} {} {} 
    INST {DP/RegLMD/U30} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.029} {0.002} {} {1} {(135.53, 162.72) (135.91, 162.85)} 
    NET {} {} {} {} {} {DP/RegLMD/n90} {} {0.000} {0.000} {0.006} {1.489} {0.029} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.027} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[8]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[8]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.029}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[8]} {v} {} {} {DRAM_DATA_IN[8]} {} {} {} {0.002} {21.658} {0.000} {-0.027} {} {1} {(0.00, 46.41) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[8]} {} {0.005} {0.000} {0.004} {21.658} {0.005} {-0.022} {} {} {} 
    INST {DP/RegLMD/U29} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.015} {-0.012} {} {1} {(139.71, 160.97) (139.88, 160.59)} 
    NET {} {} {} {} {} {DP/RegLMD/n288} {} {0.000} {0.000} {0.006} {1.760} {0.015} {-0.012} {} {} {} 
    INST {DP/RegLMD/U28} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.029} {0.002} {} {1} {(140.16, 162.72) (139.78, 162.85)} 
    NET {} {} {} {} {} {DP/RegLMD/n91} {} {0.000} {0.000} {0.006} {1.333} {0.029} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.027} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[16]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[16]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.029}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[16]} {v} {} {} {DRAM_DATA_IN[16]} {} {} {} {0.002} {20.780} {0.000} {-0.027} {} {1} {(0.00, 92.61) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[16]} {} {0.004} {-0.001} {0.005} {20.780} {0.004} {-0.023} {} {} {} 
    INST {DP/RegLMD/U45} {A} {v} {ZN} {^} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.015} {-0.013} {} {1} {(151.87, 173.91) (152.04, 174.29)} 
    NET {} {} {} {} {} {DP/RegLMD/n280} {} {0.000} {0.000} {0.006} {1.786} {0.015} {-0.013} {} {} {} 
    INST {DP/RegLMD/U44} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.029} {0.002} {} {1} {(152.32, 172.16) (151.94, 172.03)} 
    NET {} {} {} {} {} {DP/RegLMD/n83} {} {0.000} {0.000} {0.006} {1.453} {0.029} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.027} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[5]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[5]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.029}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[5]} {v} {} {} {DRAM_DATA_IN[5]} {} {} {} {0.002} {23.673} {0.000} {-0.027} {} {1} {(0.00, 29.05) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[5]} {} {0.005} {-0.000} {0.005} {23.673} {0.005} {-0.022} {} {} {} 
    INST {DP/RegLMD/U23} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.016} {-0.012} {} {1} {(138.00, 171.12) (138.17, 171.49)} 
    NET {} {} {} {} {} {DP/RegLMD/n291} {} {0.000} {0.000} {0.006} {1.691} {0.016} {-0.012} {} {} {} 
    INST {DP/RegLMD/U22} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.029} {0.002} {} {1} {(139.14, 171.12) (139.52, 171.25)} 
    NET {} {} {} {} {} {DP/RegLMD/n94} {} {0.000} {0.000} {0.005} {1.203} {0.029} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.027} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[7]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[7]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.029}
    {} {Slack Time} {0.027}
  END_SLK_CLC
  SLK 0.027
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[7]} {v} {} {} {DRAM_DATA_IN[7]} {} {} {} {0.002} {23.518} {0.000} {-0.027} {} {1} {(0.00, 40.53) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[7]} {} {0.005} {-0.001} {0.005} {23.518} {0.005} {-0.022} {} {} {} 
    INST {DP/RegLMD/U27} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.015} {-0.012} {} {1} {(131.54, 173.91) (131.71, 174.29)} 
    NET {} {} {} {} {} {DP/RegLMD/n289} {} {0.000} {0.000} {0.006} {1.764} {0.015} {-0.012} {} {} {} 
    INST {DP/RegLMD/U26} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.029} {0.002} {} {1} {(131.61, 172.16) (131.23, 172.03)} 
    NET {} {} {} {} {} {DP/RegLMD/n92} {} {0.000} {0.000} {0.005} {1.226} {0.029} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.027} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[3]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[3]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.029}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[3]} {v} {} {} {DRAM_DATA_IN[3]} {} {} {} {0.002} {26.165} {0.000} {-0.028} {} {1} {(0.00, 17.43) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[3]} {} {0.005} {-0.001} {0.005} {26.165} {0.005} {-0.022} {} {} {} 
    INST {DP/RegLMD/U19} {A} {v} {ZN} {^} {} {INV_X1} {0.010} {0.000} {0.006} {} {0.016} {-0.012} {} {1} {(144.46, 162.72) (144.63, 163.09)} 
    NET {} {} {} {} {} {DP/RegLMD/n293} {} {0.000} {0.000} {0.006} {1.761} {0.016} {-0.012} {} {} {} 
    INST {DP/RegLMD/U18} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.029} {0.002} {} {1} {(143.77, 162.72) (143.39, 162.85)} 
    NET {} {} {} {} {} {DP/RegLMD/n96} {} {0.000} {0.000} {0.005} {1.225} {0.029} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.028} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[27]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[27]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.030}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[27]} {v} {} {} {DRAM_DATA_IN[27]} {} {} {} {0.002} {15.356} {0.000} {-0.028} {} {1} {(0.00, 156.03) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[27]} {} {0.005} {-0.001} {0.006} {15.356} {0.005} {-0.023} {} {} {} 
    INST {DP/RegLMD/U67} {A} {v} {ZN} {^} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.016} {-0.012} {} {1} {(156.43, 173.91) (156.60, 174.29)} 
    NET {} {} {} {} {} {DP/RegLMD/n269} {} {0.000} {0.000} {0.006} {1.798} {0.016} {-0.012} {} {} {} 
    INST {DP/RegLMD/U66} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.030} {0.002} {} {1} {(156.12, 172.16) (155.74, 172.03)} 
    NET {} {} {} {} {} {DP/RegLMD/n72} {} {0.000} {0.000} {0.005} {1.242} {0.030} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.028} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[24]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[24]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.030}
    {} {Slack Time} {0.028}
  END_SLK_CLC
  SLK 0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[24]} {v} {} {} {DRAM_DATA_IN[24]} {} {} {} {0.002} {16.038} {0.000} {-0.028} {} {1} {(0.00, 138.81) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[24]} {} {0.005} {-0.001} {0.006} {16.038} {0.005} {-0.023} {} {} {} 
    INST {DP/RegLMD/U61} {A} {v} {ZN} {^} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.016} {-0.012} {} {1} {(145.03, 173.91) (145.20, 174.29)} 
    NET {} {} {} {} {} {DP/RegLMD/n272} {} {0.000} {0.000} {0.006} {1.818} {0.016} {-0.012} {} {} {} 
    INST {DP/RegLMD/U60} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.030} {0.002} {} {1} {(146.36, 172.16) (146.74, 172.03)} 
    NET {} {} {} {} {} {DP/RegLMD/n75} {} {0.000} {0.000} {0.005} {1.249} {0.030} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.028} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[19]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[19]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.030}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[19]} {v} {} {} {DRAM_DATA_IN[19]} {} {} {} {0.002} {17.930} {0.000} {-0.029} {} {1} {(0.00, 109.83) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[19]} {} {0.006} {-0.000} {0.005} {17.930} {0.006} {-0.023} {} {} {} 
    INST {DP/RegLMD/U51} {A} {v} {ZN} {^} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.016} {-0.012} {} {1} {(158.52, 165.52) (158.69, 165.89)} 
    NET {} {} {} {} {} {DP/RegLMD/n277} {} {0.000} {0.000} {0.006} {1.745} {0.016} {-0.012} {} {} {} 
    INST {DP/RegLMD/U50} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.030} {0.002} {} {1} {(158.52, 166.56) (158.90, 166.43)} 
    NET {} {} {} {} {} {DP/RegLMD/n80} {} {0.000} {0.000} {0.006} {1.395} {0.030} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.029} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[4]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[4]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.030}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[4]} {v} {} {} {DRAM_DATA_IN[4]} {} {} {} {0.002} {24.090} {0.000} {-0.029} {} {1} {(0.00, 23.31) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[4]} {} {0.006} {0.000} {0.005} {24.090} {0.006} {-0.023} {} {} {} 
    INST {DP/RegLMD/U21} {A} {v} {ZN} {^} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.017} {-0.012} {} {1} {(147.31, 171.12) (147.48, 171.49)} 
    NET {} {} {} {} {} {DP/RegLMD/n292} {} {0.000} {0.000} {0.006} {1.832} {0.017} {-0.012} {} {} {} 
    INST {DP/RegLMD/U20} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.030} {0.002} {} {1} {(148.83, 172.16) (149.21, 172.03)} 
    NET {} {} {} {} {} {DP/RegLMD/n95} {} {0.000} {0.000} {0.006} {1.308} {0.030} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.029} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[2]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[2]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.031}
    {} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[2]} {v} {} {} {DRAM_DATA_IN[2]} {} {} {} {0.002} {24.954} {0.000} {-0.029} {} {1} {(0.00, 11.69) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[2]} {} {0.006} {-0.000} {0.005} {24.954} {0.006} {-0.023} {} {} {} 
    INST {DP/RegLMD/U17} {A} {v} {ZN} {^} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.017} {-0.012} {} {1} {(148.45, 166.56) (148.62, 166.19)} 
    NET {} {} {} {} {} {DP/RegLMD/n294} {} {0.000} {0.000} {0.006} {1.870} {0.017} {-0.012} {} {} {} 
    INST {DP/RegLMD/U16} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.031} {0.002} {} {1} {(147.19, 166.56) (146.81, 166.43)} 
    NET {} {} {} {} {} {DP/RegLMD/n97} {} {0.000} {0.000} {0.006} {1.395} {0.031} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.029} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.029} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[15]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[15]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.033}
    {} {Slack Time} {0.031}
  END_SLK_CLC
  SLK 0.031
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[15]} {v} {} {} {DRAM_DATA_IN[15]} {} {} {} {0.002} {18.677} {0.000} {-0.031} {} {1} {(0.00, 86.73) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[15]} {} {0.007} {-0.001} {0.007} {18.677} {0.007} {-0.024} {} {} {} 
    INST {DP/RegLMD/U43} {A} {v} {ZN} {^} {} {INV_X1} {0.012} {0.000} {0.006} {} {0.019} {-0.012} {} {1} {(137.43, 173.91) (137.60, 174.29)} 
    NET {} {} {} {} {} {DP/RegLMD/n281} {} {0.000} {0.000} {0.006} {1.730} {0.019} {-0.012} {} {} {} 
    INST {DP/RegLMD/U42} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.033} {0.002} {} {1} {(139.14, 173.91) (139.52, 174.05)} 
    NET {} {} {} {} {} {DP/RegLMD/n84} {} {0.000} {0.000} {0.006} {1.319} {0.033} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.031} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[1]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[1]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.036}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[1]} {v} {} {} {DRAM_DATA_IN[1]} {} {} {} {0.002} {26.575} {0.000} {-0.034} {} {1} {(0.00, 5.95) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[1]} {} {0.009} {-0.000} {0.009} {26.575} {0.009} {-0.026} {} {} {} 
    INST {DP/RegLMD/U15} {A} {v} {ZN} {^} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.022} {-0.013} {} {1} {(148.45, 162.72) (148.62, 163.09)} 
    NET {} {} {} {} {} {DP/RegLMD/n295} {} {0.000} {0.000} {0.007} {1.875} {0.022} {-0.013} {} {} {} 
    INST {DP/RegLMD/U14} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.036} {0.002} {} {1} {(148.45, 165.52) (148.83, 165.65)} 
    NET {} {} {} {} {} {DP/RegLMD/n98} {} {0.000} {0.000} {0.006} {1.423} {0.036} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.034} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegLMD/DOUT_reg[0]} {CK}
  ENDPT {DP/RegLMD/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {DRAM_DATA_IN[0]} {} {v} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.038}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {DRAM_DATA_IN[0]} {v} {} {} {DRAM_DATA_IN[0]} {} {} {} {0.002} {28.495} {0.000} {-0.036} {} {1} {(0.00, 0.21) } 
    NET {} {} {} {} {} {DRAM_DATA_IN[0]} {} {0.010} {-0.001} {0.011} {28.495} {0.010} {-0.026} {} {} {} 
    INST {DP/RegLMD/U13} {A} {v} {ZN} {^} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.023} {-0.013} {} {1} {(144.65, 171.12) (144.82, 171.49)} 
    NET {} {} {} {} {} {DP/RegLMD/n296} {} {0.000} {0.000} {0.007} {1.691} {0.023} {-0.013} {} {} {} 
    INST {DP/RegLMD/U12} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.006} {} {0.038} {0.002} {} {1} {(145.79, 171.12) (146.17, 171.25)} 
    NET {} {} {} {} {} {DP/RegLMD/n99} {} {0.000} {0.000} {0.006} {1.515} {0.038} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.036} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[9]} {CK}
  ENDPT {CU/cw2_reg[9]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[9]} {Q} {SDFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.070}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.064} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[9]} {CK} {^} {Q} {^} {} {SDFFR_X1} {0.070} {0.000} {0.009} {} {0.070} {0.006} {} {1} {(118.12, 168.18) (119.45, 168.66)} 
    NET {} {} {} {} {} {CU/cw1[9]} {} {0.000} {0.000} {0.009} {1.532} {0.070} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.064} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[19]} {CK}
  ENDPT {CU/cw2_reg[19]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[19]} {Q} {SDFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.070}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.064} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[19]} {CK} {^} {Q} {^} {} {SDFFR_X1} {0.070} {0.000} {0.009} {} {0.070} {0.006} {} {1} {(86.32, 162.58) (84.98, 163.06)} 
    NET {} {} {} {} {} {CU/cw1[19]} {} {0.000} {0.000} {0.009} {1.579} {0.070} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.064} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[15]} {CK}
  ENDPT {CU/cw2_reg[15]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[15]} {Q} {SDFFR_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.072}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.065} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[15]} {CK} {^} {Q} {^} {} {SDFFR_X1} {0.071} {0.000} {0.011} {} {0.071} {0.006} {} {1} {(110.71, 159.78) (112.05, 160.25)} 
    NET {} {} {} {} {} {CU/cw1[15]} {} {0.000} {0.000} {0.011} {2.050} {0.072} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.065} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[27]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(156.71, 152.57) (155.55, 152.30)} 
    NET {} {} {} {} {} {DP/RegNPC3/n63} {} {0.000} {0.000} {0.010} {1.826} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U64} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.073} {0.002} {} {1} {(155.99, 151.52) (156.12, 151.65)} 
    NET {} {} {} {} {} {DP/RegNPC3/n72} {} {0.000} {0.000} {0.005} {1.300} {0.073} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[24]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(104.92, 95.51) (106.08, 95.78)} 
    NET {} {} {} {} {} {DP/RegIMM/n60} {} {0.000} {0.000} {0.010} {1.880} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U58} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.073} {0.002} {} {1} {(105.08, 96.56) (104.94, 96.43)} 
    NET {} {} {} {} {} {DP/RegIMM/n77} {} {0.000} {0.000} {0.005} {1.255} {0.073} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[21]} {CK}
  ENDPT {DP/RegB/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.073}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(97.13, 90.97) (98.29, 90.70)} 
    NET {} {} {} {} {} {DP/RegB/n57} {} {0.000} {0.000} {0.010} {1.879} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U52} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.073} {0.002} {} {1} {(97.09, 89.92) (96.96, 90.05)} 
    NET {} {} {} {} {} {DP/RegB/n78} {} {0.000} {0.000} {0.005} {1.250} {0.073} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[26]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(153.48, 157.11) (152.32, 157.38)} 
    NET {} {} {} {} {} {DP/RegALU4/n62} {} {0.000} {0.000} {0.010} {1.813} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U64} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(152.38, 155.37) (152.51, 155.23)} 
    NET {} {} {} {} {} {DP/RegALU4/n73} {} {0.000} {0.000} {0.006} {1.377} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[13]} {CK}
  ENDPT {DP/RegME/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(112.90, 79.77) (114.06, 79.50)} 
    NET {} {} {} {} {} {DP/RegME/n49} {} {0.000} {0.000} {0.010} {1.824} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U36} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(113.62, 78.72) (113.49, 78.85)} 
    NET {} {} {} {} {} {DP/RegME/n86} {} {0.000} {0.000} {0.006} {1.366} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[26]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(146.15, 85.37) (147.31, 85.10)} 
    NET {} {} {} {} {} {DP/RegALU3/n62} {} {0.000} {0.000} {0.010} {1.829} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U58} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(147.06, 84.31) (146.93, 84.45)} 
    NET {} {} {} {} {} {DP/RegALU3/n73} {} {0.000} {0.000} {0.006} {1.364} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[29]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(171.42, 159.91) (172.58, 160.18)} 
    NET {} {} {} {} {} {DP/RegNPC1/n65} {} {0.000} {0.000} {0.010} {1.858} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U32} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(171.96, 160.97) (171.82, 160.83)} 
    NET {} {} {} {} {} {DP/RegNPC1/n70} {} {0.000} {0.000} {0.006} {1.311} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[30]} {CK}
  ENDPT {DP/RegA/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(104.35, 101.11) (105.51, 101.38)} 
    NET {} {} {} {} {} {DP/RegA/n66} {} {0.000} {0.000} {0.010} {1.876} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U70} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(104.70, 102.17) (104.56, 102.03)} 
    NET {} {} {} {} {} {DP/RegA/n69} {} {0.000} {0.000} {0.005} {1.278} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[2]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(167.35, 120.71) (166.19, 120.98)} 
    NET {} {} {} {} {} {DP/RegNPC1/n38} {} {0.000} {0.000} {0.010} {1.876} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U44} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(167.00, 121.77) (167.14, 121.63)} 
    NET {} {} {} {} {} {DP/RegNPC1/n97} {} {0.000} {0.000} {0.005} {1.285} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[27]} {CK}
  ENDPT {DP/RegME/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(112.33, 99.37) (113.49, 99.10)} 
    NET {} {} {} {} {} {DP/RegME/n63} {} {0.000} {0.000} {0.010} {1.849} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U64} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(112.87, 98.31) (112.73, 98.45)} 
    NET {} {} {} {} {} {DP/RegME/n72} {} {0.000} {0.000} {0.005} {1.319} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[30]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(105.11, 84.31) (106.27, 84.58)} 
    NET {} {} {} {} {} {DP/RegIMM/n66} {} {0.000} {0.000} {0.010} {1.838} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U70} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(105.64, 85.36) (105.51, 85.23)} 
    NET {} {} {} {} {} {DP/RegIMM/n83} {} {0.000} {0.000} {0.005} {1.308} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[24]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(136.76, 146.97) (135.60, 146.70)} 
    NET {} {} {} {} {} {DP/RegNPC4/n60} {} {0.000} {0.000} {0.010} {1.891} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U60} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(136.80, 145.91) (136.93, 146.05)} 
    NET {} {} {} {} {} {DP/RegNPC4/n75} {} {0.000} {0.000} {0.005} {1.255} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[21]} {CK}
  ENDPT {DP/RegME/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(115.56, 99.37) (116.72, 99.10)} 
    NET {} {} {} {} {} {DP/RegME/n57} {} {0.000} {0.000} {0.010} {1.897} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U52} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(115.14, 98.31) (115.01, 98.45)} 
    NET {} {} {} {} {} {DP/RegME/n78} {} {0.000} {0.000} {0.005} {1.198} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[25]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(142.92, 85.37) (144.08, 85.10)} 
    NET {} {} {} {} {} {DP/RegALU3/n61} {} {0.000} {0.000} {0.010} {1.913} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U46} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(142.88, 84.31) (142.75, 84.45)} 
    NET {} {} {} {} {} {DP/RegALU3/n74} {} {0.000} {0.000} {0.005} {1.229} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[0]} {CK}
  ENDPT {DP/RegB/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(95.99, 88.17) (97.15, 87.90)} 
    NET {} {} {} {} {} {DP/RegB/n36} {} {0.000} {0.000} {0.010} {1.920} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U10} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(95.39, 87.11) (95.25, 87.25)} 
    NET {} {} {} {} {} {DP/RegB/n99} {} {0.000} {0.000} {0.005} {1.180} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[5]} {CK}
  ENDPT {DP/RegA/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(96.94, 102.17) (98.10, 101.90)} 
    NET {} {} {} {} {} {DP/RegA/n41} {} {0.000} {0.000} {0.010} {1.911} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U20} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(96.53, 103.92) (96.39, 104.05)} 
    NET {} {} {} {} {} {DP/RegA/n94} {} {0.000} {0.000} {0.005} {1.197} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[31]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(162.41, 154.31) (161.25, 154.58)} 
    NET {} {} {} {} {} {DP/RegNPC1/n67} {} {0.000} {0.000} {0.010} {1.914} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U16} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(162.83, 155.37) (162.96, 155.23)} 
    NET {} {} {} {} {} {DP/RegNPC1/n68} {} {0.000} {0.000} {0.005} {1.217} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[1]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(157.09, 115.11) (155.93, 115.38)} 
    NET {} {} {} {} {} {DP/RegNPC2/n37} {} {0.000} {0.000} {0.010} {1.948} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U12} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(157.69, 116.17) (157.83, 116.03)} 
    NET {} {} {} {} {} {DP/RegNPC2/n98} {} {0.000} {0.000} {0.005} {1.162} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[10]} {CK}
  ENDPT {DP/RegB/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(100.55, 76.97) (101.71, 76.70)} 
    NET {} {} {} {} {} {DP/RegB/n46} {} {0.000} {0.000} {0.010} {1.920} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U30} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(99.95, 78.72) (99.81, 78.85)} 
    NET {} {} {} {} {} {DP/RegB/n89} {} {0.000} {0.000} {0.005} {1.168} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[10]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(131.90, 132.97) (133.06, 132.70)} 
    NET {} {} {} {} {} {DP/RegALU4/n46} {} {0.000} {0.000} {0.010} {1.835} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U32} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(132.62, 131.91) (132.49, 132.05)} 
    NET {} {} {} {} {} {DP/RegALU4/n89} {} {0.000} {0.000} {0.006} {1.372} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[17]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(145.58, 135.77) (146.74, 135.50)} 
    NET {} {} {} {} {} {DP/RegALU4/n53} {} {0.000} {0.000} {0.010} {1.828} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U46} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(147.06, 134.72) (146.93, 134.85)} 
    NET {} {} {} {} {} {DP/RegALU4/n82} {} {0.000} {0.000} {0.006} {1.391} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[25]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(148.81, 152.57) (149.97, 152.30)} 
    NET {} {} {} {} {} {DP/RegALU4/n61} {} {0.000} {0.000} {0.010} {1.840} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U62} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(149.72, 151.52) (149.59, 151.65)} 
    NET {} {} {} {} {} {DP/RegALU4/n74} {} {0.000} {0.000} {0.006} {1.361} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[29]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(133.72, 151.51) (132.56, 151.78)} 
    NET {} {} {} {} {} {DP/RegNPC4/n65} {} {0.000} {0.000} {0.010} {1.840} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U70} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(132.81, 149.77) (132.94, 149.63)} 
    NET {} {} {} {} {} {DP/RegNPC4/n70} {} {0.000} {0.000} {0.006} {1.355} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[0]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(144.44, 121.77) (145.60, 121.50)} 
    NET {} {} {} {} {} {DP/RegNPC3/n36} {} {0.000} {0.000} {0.010} {1.836} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U10} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(144.97, 120.72) (144.84, 120.85)} 
    NET {} {} {} {} {} {DP/RegNPC3/n99} {} {0.000} {0.000} {0.006} {1.341} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[0]} {CK}
  ENDPT {DP/RegME/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(112.71, 102.17) (113.87, 101.90)} 
    NET {} {} {} {} {} {DP/RegME/n36} {} {0.000} {0.000} {0.010} {1.830} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U10} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(114.00, 101.12) (113.87, 101.25)} 
    NET {} {} {} {} {} {DP/RegME/n99} {} {0.000} {0.000} {0.006} {1.337} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[17]} {CK}
  ENDPT {DP/RegME/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(111.95, 107.77) (113.11, 107.50)} 
    NET {} {} {} {} {} {DP/RegME/n53} {} {0.000} {0.000} {0.010} {1.850} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U44} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(112.67, 106.72) (112.54, 106.85)} 
    NET {} {} {} {} {} {DP/RegME/n82} {} {0.000} {0.000} {0.006} {1.357} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[24]} {CK}
  ENDPT {DP/RegME/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(110.24, 95.51) (111.40, 95.78)} 
    NET {} {} {} {} {} {DP/RegME/n60} {} {0.000} {0.000} {0.010} {1.853} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U58} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(110.78, 93.77) (110.64, 93.63)} 
    NET {} {} {} {} {} {DP/RegME/n75} {} {0.000} {0.000} {0.006} {1.332} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[0]} {CK}
  ENDPT {PC/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(155.00, 123.51) (153.84, 123.78)} 
    NET {} {} {} {} {} {PC/n36} {} {0.000} {0.000} {0.010} {1.851} {0.063} {-0.009} {} {} {} 
    INST {PC/U25} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(154.47, 124.56) (154.34, 124.43)} 
    NET {} {} {} {} {} {PC/n99} {} {0.000} {0.000} {0.006} {1.357} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[13]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(126.31, 131.91) (125.15, 132.18)} 
    NET {} {} {} {} {} {DP/RegNPC4/n49} {} {0.000} {0.000} {0.010} {1.910} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U38} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(126.34, 132.97) (126.48, 132.83)} 
    NET {} {} {} {} {} {DP/RegNPC4/n86} {} {0.000} {0.000} {0.005} {1.285} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[19]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(154.05, 140.31) (152.89, 140.58)} 
    NET {} {} {} {} {} {DP/RegNPC3/n55} {} {0.000} {0.000} {0.010} {1.915} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U48} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(153.90, 138.56) (154.03, 138.43)} 
    NET {} {} {} {} {} {DP/RegNPC3/n80} {} {0.000} {0.000} {0.005} {1.286} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[5]} {CK}
  ENDPT {DP/RegME/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(110.24, 92.71) (111.40, 92.98)} 
    NET {} {} {} {} {} {DP/RegME/n41} {} {0.000} {0.000} {0.010} {1.890} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U20} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(110.59, 90.97) (110.45, 90.83)} 
    NET {} {} {} {} {} {DP/RegME/n94} {} {0.000} {0.000} {0.005} {1.285} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[19]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(141.59, 92.71) (142.75, 92.98)} 
    NET {} {} {} {} {} {DP/RegALU3/n55} {} {0.000} {0.000} {0.010} {1.909} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U38} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(141.94, 90.97) (141.80, 90.83)} 
    NET {} {} {} {} {} {DP/RegALU3/n80} {} {0.000} {0.000} {0.005} {1.278} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[27]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(147.48, 88.17) (148.64, 87.90)} 
    NET {} {} {} {} {} {DP/RegALU3/n63} {} {0.000} {0.000} {0.010} {1.910} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U60} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(147.63, 87.11) (147.50, 87.25)} 
    NET {} {} {} {} {} {DP/RegALU3/n72} {} {0.000} {0.000} {0.005} {1.265} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[31]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(139.31, 79.77) (140.47, 79.50)} 
    NET {} {} {} {} {} {DP/RegALU3/n67} {} {0.000} {0.000} {0.010} {1.916} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U66} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(139.47, 78.72) (139.33, 78.85)} 
    NET {} {} {} {} {} {DP/RegALU3/n68} {} {0.000} {0.000} {0.005} {1.266} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[15]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(159.75, 143.11) (158.59, 143.38)} 
    NET {} {} {} {} {} {DP/RegNPC2/n51} {} {0.000} {0.000} {0.010} {1.914} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U40} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(159.78, 144.16) (159.92, 144.03)} 
    NET {} {} {} {} {} {DP/RegNPC2/n84} {} {0.000} {0.000} {0.005} {1.278} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[20]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(167.35, 140.31) (166.19, 140.58)} 
    NET {} {} {} {} {} {DP/RegNPC2/n56} {} {0.000} {0.000} {0.010} {1.890} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U50} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(167.19, 141.37) (167.33, 141.23)} 
    NET {} {} {} {} {} {DP/RegNPC2/n79} {} {0.000} {0.000} {0.005} {1.291} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[28]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(171.72, 151.51) (170.56, 151.78)} 
    NET {} {} {} {} {} {DP/RegNPC2/n64} {} {0.000} {0.000} {0.010} {1.920} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U66} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(171.56, 152.56) (171.70, 152.43)} 
    NET {} {} {} {} {} {DP/RegNPC2/n71} {} {0.000} {0.000} {0.005} {1.276} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[26]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(106.25, 90.97) (107.41, 90.70)} 
    NET {} {} {} {} {} {DP/RegIMM/n62} {} {0.000} {0.000} {0.010} {1.911} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U62} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(106.41, 89.92) (106.27, 90.05)} 
    NET {} {} {} {} {} {DP/RegIMM/n79} {} {0.000} {0.000} {0.005} {1.278} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[27]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(104.73, 93.77) (105.89, 93.50)} 
    NET {} {} {} {} {} {DP/RegIMM/n63} {} {0.000} {0.000} {0.010} {1.897} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U64} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(104.89, 92.72) (104.75, 92.85)} 
    NET {} {} {} {} {} {DP/RegIMM/n80} {} {0.000} {0.000} {0.005} {1.259} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[7]} {CK}
  ENDPT {DP/RegB/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(99.79, 92.71) (100.95, 92.98)} 
    NET {} {} {} {} {} {DP/RegB/n43} {} {0.000} {0.000} {0.010} {1.899} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U24} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(100.14, 90.97) (100.00, 90.83)} 
    NET {} {} {} {} {} {DP/RegB/n92} {} {0.000} {0.000} {0.005} {1.284} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[24]} {CK}
  ENDPT {DP/RegB/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(92.76, 93.77) (93.92, 93.50)} 
    NET {} {} {} {} {} {DP/RegB/n60} {} {0.000} {0.000} {0.010} {1.918} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U58} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(92.92, 92.72) (92.78, 92.85)} 
    NET {} {} {} {} {} {DP/RegB/n75} {} {0.000} {0.000} {0.005} {1.261} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[3]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(170.85, 120.71) (172.01, 120.98)} 
    NET {} {} {} {} {} {DP/RegNPC1/n39} {} {0.000} {0.000} {0.010} {1.877} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U46} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(171.19, 121.77) (171.06, 121.63)} 
    NET {} {} {} {} {} {DP/RegNPC1/n96} {} {0.000} {0.000} {0.005} {1.304} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[16]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(173.43, 131.91) (172.27, 132.18)} 
    NET {} {} {} {} {} {DP/RegNPC1/n52} {} {0.000} {0.000} {0.010} {1.894} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U68} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(173.28, 132.97) (173.41, 132.83)} 
    NET {} {} {} {} {} {DP/RegNPC1/n83} {} {0.000} {0.000} {0.005} {1.276} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[21]} {CK}
  ENDPT {PC/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(170.47, 146.97) (171.63, 146.70)} 
    NET {} {} {} {} {} {PC/n57} {} {0.000} {0.000} {0.010} {1.898} {0.063} {-0.009} {} {} {} 
    INST {PC/U31} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(170.62, 145.91) (170.49, 146.05)} 
    NET {} {} {} {} {} {PC/n86} {} {0.000} {0.000} {0.005} {1.283} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[19]} {CK}
  ENDPT {PC/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(170.28, 141.37) (171.44, 141.10)} 
    NET {} {} {} {} {} {PC/n55} {} {0.000} {0.000} {0.010} {1.903} {0.063} {-0.009} {} {} {} 
    INST {PC/U15} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(170.44, 140.31) (170.30, 140.45)} 
    NET {} {} {} {} {} {PC/n89} {} {0.000} {0.000} {0.005} {1.269} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[20]} {CK}
  ENDPT {PC/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(170.47, 144.17) (171.63, 143.90)} 
    NET {} {} {} {} {} {PC/n56} {} {0.000} {0.000} {0.010} {1.899} {0.063} {-0.009} {} {} {} 
    INST {PC/U47} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(170.44, 143.12) (170.30, 143.25)} 
    NET {} {} {} {} {} {PC/n87} {} {0.000} {0.000} {0.005} {1.275} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[25]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(164.69, 148.71) (163.53, 148.98)} 
    NET {} {} {} {} {} {DP/RegNPC2/n61} {} {0.000} {0.000} {0.010} {1.918} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U60} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(164.72, 149.77) (164.86, 149.63)} 
    NET {} {} {} {} {} {DP/RegNPC2/n74} {} {0.000} {0.000} {0.005} {1.245} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[20]} {CK}
  ENDPT {DP/RegA/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(102.83, 118.97) (103.99, 118.70)} 
    NET {} {} {} {} {} {DP/RegA/n56} {} {0.000} {0.000} {0.010} {1.910} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U50} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(102.98, 117.92) (102.85, 118.05)} 
    NET {} {} {} {} {} {DP/RegA/n79} {} {0.000} {0.000} {0.005} {1.254} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[0]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(157.17, 120.71) (158.33, 120.98)} 
    NET {} {} {} {} {} {DP/RegNPC1/n36} {} {0.000} {0.000} {0.010} {1.900} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U40} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(157.33, 121.77) (157.19, 121.63)} 
    NET {} {} {} {} {} {DP/RegNPC1/n99} {} {0.000} {0.000} {0.005} {1.247} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[24]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(168.30, 154.31) (167.14, 154.58)} 
    NET {} {} {} {} {} {DP/RegNPC1/n60} {} {0.000} {0.000} {0.010} {1.914} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U20} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(168.34, 155.37) (168.47, 155.23)} 
    NET {} {} {} {} {} {DP/RegNPC1/n75} {} {0.000} {0.000} {0.005} {1.248} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[18]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(144.44, 138.57) (145.60, 138.30)} 
    NET {} {} {} {} {} {DP/RegALU4/n54} {} {0.000} {0.000} {0.010} {1.932} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U48} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(144.03, 137.52) (143.89, 137.65)} 
    NET {} {} {} {} {} {DP/RegALU4/n81} {} {0.000} {0.000} {0.005} {1.223} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[9]} {CK}
  ENDPT {DP/RegME/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(115.94, 84.31) (117.10, 84.58)} 
    NET {} {} {} {} {} {DP/RegME/n45} {} {0.000} {0.000} {0.010} {1.926} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U28} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(115.91, 85.36) (115.77, 85.23)} 
    NET {} {} {} {} {} {DP/RegME/n90} {} {0.000} {0.000} {0.005} {1.231} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[19]} {CK}
  ENDPT {DP/RegME/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(115.56, 113.37) (116.72, 113.10)} 
    NET {} {} {} {} {} {DP/RegME/n55} {} {0.000} {0.000} {0.010} {1.950} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U48} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(115.14, 112.31) (115.01, 112.45)} 
    NET {} {} {} {} {} {DP/RegME/n80} {} {0.000} {0.000} {0.005} {1.195} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[24]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(142.54, 88.17) (143.70, 87.90)} 
    NET {} {} {} {} {} {DP/RegALU3/n60} {} {0.000} {0.000} {0.010} {1.948} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U56} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(142.12, 87.11) (141.99, 87.25)} 
    NET {} {} {} {} {} {DP/RegALU3/n75} {} {0.000} {0.000} {0.005} {1.206} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[18]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(170.39, 135.77) (169.23, 135.50)} 
    NET {} {} {} {} {} {DP/RegNPC2/n54} {} {0.000} {0.000} {0.010} {1.924} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U46} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(170.43, 134.72) (170.56, 134.85)} 
    NET {} {} {} {} {} {DP/RegNPC2/n81} {} {0.000} {0.000} {0.005} {1.226} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137
PATH 138
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[21]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(166.78, 143.11) (165.62, 143.38)} 
    NET {} {} {} {} {} {DP/RegNPC2/n57} {} {0.000} {0.000} {0.010} {1.933} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U52} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(167.19, 144.16) (167.33, 144.03)} 
    NET {} {} {} {} {} {DP/RegNPC2/n78} {} {0.000} {0.000} {0.005} {1.238} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 138
PATH 139
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[27]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(164.31, 151.51) (163.15, 151.78)} 
    NET {} {} {} {} {} {DP/RegNPC2/n63} {} {0.000} {0.000} {0.010} {1.950} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U64} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(164.91, 152.56) (165.05, 152.43)} 
    NET {} {} {} {} {} {DP/RegNPC2/n72} {} {0.000} {0.000} {0.005} {1.219} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 139
PATH 140
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[28]} {CK}
  ENDPT {DP/RegB/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(100.93, 82.57) (102.09, 82.30)} 
    NET {} {} {} {} {} {DP/RegB/n64} {} {0.000} {0.000} {0.010} {1.926} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U66} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(99.95, 84.31) (99.81, 84.45)} 
    NET {} {} {} {} {} {DP/RegB/n71} {} {0.000} {0.000} {0.005} {1.230} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 140
PATH 141
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[5]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(175.90, 117.91) (174.74, 118.18)} 
    NET {} {} {} {} {} {DP/RegNPC1/n41} {} {0.000} {0.000} {0.010} {1.946} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U50} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(176.12, 118.97) (176.26, 118.83)} 
    NET {} {} {} {} {} {DP/RegNPC1/n94} {} {0.000} {0.000} {0.005} {1.205} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 141
PATH 142
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[14]} {CK}
  ENDPT {PC/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(160.21, 138.57) (161.37, 138.30)} 
    NET {} {} {} {} {} {PC/n50} {} {0.000} {0.000} {0.010} {1.937} {0.063} {-0.009} {} {} {} 
    INST {PC/U11} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(159.99, 137.52) (159.85, 137.65)} 
    NET {} {} {} {} {} {PC/n94} {} {0.000} {0.000} {0.005} {1.205} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 142
PATH 143
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[5]} {CK}
  ENDPT {PC/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(167.24, 129.11) (168.40, 129.38)} 
    NET {} {} {} {} {} {PC/n41} {} {0.000} {0.000} {0.010} {1.924} {0.063} {-0.009} {} {} {} 
    INST {PC/U37} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(167.21, 127.37) (167.07, 127.23)} 
    NET {} {} {} {} {} {PC/n72} {} {0.000} {0.000} {0.005} {1.232} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 143
PATH 144
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[28]} {CK}
  ENDPT {PC/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(160.78, 162.71) (161.94, 162.98)} 
    NET {} {} {} {} {} {PC/n64} {} {0.000} {0.000} {0.010} {1.924} {0.063} {-0.009} {} {} {} 
    INST {PC/U59} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(160.37, 163.77) (160.23, 163.63)} 
    NET {} {} {} {} {} {PC/n79} {} {0.000} {0.000} {0.005} {1.194} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 144
PATH 145
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[17]} {CK}
  ENDPT {PC/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(167.81, 132.97) (168.97, 132.70)} 
    NET {} {} {} {} {} {PC/n53} {} {0.000} {0.000} {0.010} {1.948} {0.063} {-0.009} {} {} {} 
    INST {PC/U17} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(167.78, 134.72) (167.64, 134.85)} 
    NET {} {} {} {} {} {PC/n91} {} {0.000} {0.000} {0.005} {1.218} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 145
PATH 146
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[4]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {7} {(144.82, 84.31) (145.98, 84.58)} 
    NET {} {} {} {} {} {DP/RegALU3/n40} {} {0.000} {0.000} {0.010} {1.850} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U18} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(145.72, 82.56) (145.86, 82.43)} 
    NET {} {} {} {} {} {DP/RegALU3/n95} {} {0.000} {0.000} {0.006} {1.392} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 146
PATH 147
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[17]} {CK}
  ENDPT {DP/RegB/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(96.94, 93.77) (98.10, 93.50)} 
    NET {} {} {} {} {} {DP/RegB/n53} {} {0.000} {0.000} {0.010} {1.847} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U44} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(97.67, 92.72) (97.53, 92.85)} 
    NET {} {} {} {} {} {DP/RegB/n82} {} {0.000} {0.000} {0.006} {1.402} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 147
PATH 148
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[4]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(142.92, 129.11) (144.08, 129.38)} 
    NET {} {} {} {} {} {DP/RegALU4/n40} {} {0.000} {0.000} {0.010} {1.860} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U20} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(143.65, 127.37) (143.51, 127.23)} 
    NET {} {} {} {} {} {DP/RegALU4/n95} {} {0.000} {0.000} {0.006} {1.337} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 148
PATH 149
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[22]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(148.05, 146.97) (149.21, 146.70)} 
    NET {} {} {} {} {} {DP/RegALU4/n58} {} {0.000} {0.000} {0.010} {1.874} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U56} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(148.00, 145.91) (148.14, 146.05)} 
    NET {} {} {} {} {} {DP/RegALU4/n77} {} {0.000} {0.000} {0.006} {1.334} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 149
PATH 150
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[9]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(136.57, 121.77) (135.41, 121.50)} 
    NET {} {} {} {} {} {DP/RegNPC3/n45} {} {0.000} {0.000} {0.010} {1.874} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U28} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(136.22, 120.72) (136.36, 120.85)} 
    NET {} {} {} {} {} {DP/RegNPC3/n90} {} {0.000} {0.000} {0.006} {1.339} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 150
PATH 151
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[22]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(158.61, 146.97) (157.45, 146.70)} 
    NET {} {} {} {} {} {DP/RegNPC3/n58} {} {0.000} {0.000} {0.010} {1.880} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U54} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(158.27, 145.91) (158.40, 146.05)} 
    NET {} {} {} {} {} {DP/RegNPC3/n77} {} {0.000} {0.000} {0.006} {1.346} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 151
PATH 152
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[2]} {CK}
  ENDPT {DP/RegME/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(117.08, 106.71) (118.24, 106.98)} 
    NET {} {} {} {} {} {DP/RegME/n38} {} {0.000} {0.000} {0.010} {1.880} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U14} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(117.42, 107.77) (117.29, 107.63)} 
    NET {} {} {} {} {} {DP/RegME/n97} {} {0.000} {0.000} {0.006} {1.341} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 152
PATH 153
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[9]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(132.28, 89.91) (133.44, 90.18)} 
    NET {} {} {} {} {} {DP/RegALU3/n45} {} {0.000} {0.000} {0.010} {1.880} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U74} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(133.38, 88.17) (133.51, 88.03)} 
    NET {} {} {} {} {} {DP/RegALU3/n90} {} {0.000} {0.000} {0.006} {1.328} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 153
PATH 154
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[4]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(101.31, 124.57) (102.47, 124.30)} 
    NET {} {} {} {} {} {DP/RegIMM/n40} {} {0.000} {0.000} {0.010} {1.872} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U16} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(102.03, 126.31) (101.90, 126.45)} 
    NET {} {} {} {} {} {DP/RegIMM/n94} {} {0.000} {0.000} {0.006} {1.337} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 154
PATH 155
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[18]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(110.54, 113.37) (109.38, 113.10)} 
    NET {} {} {} {} {} {DP/RegIMM/n54} {} {0.000} {0.000} {0.010} {1.860} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U46} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(109.81, 115.12) (109.95, 115.25)} 
    NET {} {} {} {} {} {DP/RegIMM/n71} {} {0.000} {0.000} {0.006} {1.338} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 155
PATH 156
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[19]} {CK}
  ENDPT {DP/RegB/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(92.76, 101.11) (93.92, 101.38)} 
    NET {} {} {} {} {} {DP/RegB/n55} {} {0.000} {0.000} {0.010} {1.874} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U48} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(93.67, 99.37) (93.54, 99.23)} 
    NET {} {} {} {} {} {DP/RegB/n80} {} {0.000} {0.000} {0.006} {1.363} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 156
PATH 157
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[18]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(175.79, 135.77) (176.95, 135.50)} 
    NET {} {} {} {} {} {DP/RegNPC1/n54} {} {0.000} {0.000} {0.010} {1.888} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U36} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(176.52, 137.52) (176.38, 137.65)} 
    NET {} {} {} {} {} {DP/RegNPC1/n81} {} {0.000} {0.000} {0.006} {1.323} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 157
PATH 158
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[28]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(175.14, 159.91) (173.98, 160.18)} 
    NET {} {} {} {} {} {DP/RegNPC1/n64} {} {0.000} {0.000} {0.010} {1.885} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U22} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(174.81, 160.97) (174.67, 160.83)} 
    NET {} {} {} {} {} {DP/RegNPC1/n71} {} {0.000} {0.000} {0.006} {1.324} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 158
PATH 159
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[15]} {CK}
  ENDPT {PC/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(156.98, 138.57) (158.14, 138.30)} 
    NET {} {} {} {} {} {PC/n51} {} {0.000} {0.000} {0.010} {1.872} {0.063} {-0.009} {} {} {} 
    INST {PC/U21} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(157.33, 137.52) (157.19, 137.65)} 
    NET {} {} {} {} {} {PC/n93} {} {0.000} {0.000} {0.006} {1.314} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 159
PATH 160
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[3]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(133.34, 121.77) (132.18, 121.50)} 
    NET {} {} {} {} {} {DP/RegNPC4/n39} {} {0.000} {0.000} {0.010} {1.856} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U18} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(132.62, 123.52) (132.75, 123.65)} 
    NET {} {} {} {} {} {DP/RegNPC4/n96} {} {0.000} {0.000} {0.006} {1.373} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 160
PATH 161
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[7]} {CK}
  ENDPT {DP/RegA/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(99.98, 104.97) (101.14, 104.70)} 
    NET {} {} {} {} {} {DP/RegA/n43} {} {0.000} {0.000} {0.010} {1.858} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U24} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(100.89, 106.72) (100.76, 106.85)} 
    NET {} {} {} {} {} {DP/RegA/n92} {} {0.000} {0.000} {0.006} {1.382} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 161
PATH 162
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[4]} {CK}
  ENDPT {PC/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(173.24, 129.11) (172.08, 129.38)} 
    NET {} {} {} {} {} {PC/n40} {} {0.000} {0.000} {0.010} {1.838} {0.063} {-0.009} {} {} {} 
    INST {PC/U29} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(172.15, 127.37) (172.01, 127.23)} 
    NET {} {} {} {} {} {PC/n73} {} {0.000} {0.000} {0.006} {1.391} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 162
PATH 163
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[4]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(130.68, 123.51) (129.52, 123.78)} 
    NET {} {} {} {} {} {DP/RegNPC4/n40} {} {0.000} {0.000} {0.010} {1.919} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U20} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(130.34, 124.56) (130.47, 124.43)} 
    NET {} {} {} {} {} {DP/RegNPC4/n95} {} {0.000} {0.000} {0.005} {1.296} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 163
PATH 164
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[19]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(130.87, 141.37) (129.71, 141.10)} 
    NET {} {} {} {} {} {DP/RegNPC4/n55} {} {0.000} {0.000} {0.010} {1.929} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U50} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(130.91, 140.31) (131.04, 140.45)} 
    NET {} {} {} {} {} {DP/RegNPC4/n80} {} {0.000} {0.000} {0.005} {1.275} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 164
PATH 165
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[31]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(134.29, 154.31) (133.13, 154.58)} 
    NET {} {} {} {} {} {DP/RegNPC4/n67} {} {0.000} {0.000} {0.010} {1.920} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U74} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(133.94, 152.56) (134.08, 152.43)} 
    NET {} {} {} {} {} {DP/RegNPC4/n68} {} {0.000} {0.000} {0.005} {1.291} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 165
PATH 166
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[29]} {CK}
  ENDPT {DP/RegME/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(110.05, 82.57) (111.21, 82.30)} 
    NET {} {} {} {} {} {DP/RegME/n65} {} {0.000} {0.000} {0.010} {1.946} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U68} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(110.02, 81.52) (109.88, 81.65)} 
    NET {} {} {} {} {} {DP/RegME/n70} {} {0.000} {0.000} {0.005} {1.255} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 166
PATH 167
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[2]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {7} {(150.63, 93.77) (149.47, 93.50)} 
    NET {} {} {} {} {} {DP/RegALU3/n38} {} {0.000} {0.000} {0.010} {1.921} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U14} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(150.47, 92.72) (150.61, 92.85)} 
    NET {} {} {} {} {} {DP/RegALU3/n97} {} {0.000} {0.000} {0.005} {1.285} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 167
PATH 168
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[5]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {7} {(142.84, 82.57) (141.68, 82.30)} 
    NET {} {} {} {} {} {DP/RegALU3/n41} {} {0.000} {0.000} {0.010} {1.934} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U68} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(142.50, 81.52) (142.63, 81.65)} 
    NET {} {} {} {} {} {DP/RegALU3/n94} {} {0.000} {0.000} {0.005} {1.281} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 168
PATH 169
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[3]} {CK}
  ENDPT {DP/RegB/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(95.99, 101.11) (97.15, 101.38)} 
    NET {} {} {} {} {} {DP/RegB/n39} {} {0.000} {0.000} {0.010} {1.935} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U16} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(96.14, 99.37) (96.01, 99.23)} 
    NET {} {} {} {} {} {DP/RegB/n96} {} {0.000} {0.000} {0.005} {1.278} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 169
PATH 170
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[23]} {CK}
  ENDPT {DP/RegA/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(100.17, 121.77) (101.33, 121.50)} 
    NET {} {} {} {} {} {DP/RegA/n59} {} {0.000} {0.000} {0.010} {1.921} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U56} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(100.14, 120.72) (100.00, 120.85)} 
    NET {} {} {} {} {} {DP/RegA/n76} {} {0.000} {0.000} {0.005} {1.265} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 170
PATH 171
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[8]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(164.50, 121.77) (163.34, 121.50)} 
    NET {} {} {} {} {} {DP/RegNPC1/n44} {} {0.000} {0.000} {0.010} {1.923} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U56} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(164.16, 123.52) (164.29, 123.65)} 
    NET {} {} {} {} {} {DP/RegNPC1/n91} {} {0.000} {0.000} {0.005} {1.289} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 171
PATH 172
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[14]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(161.84, 141.37) (160.68, 141.10)} 
    NET {} {} {} {} {} {DP/RegNPC1/n50} {} {0.000} {0.000} {0.010} {1.923} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U70} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(161.88, 140.31) (162.01, 140.45)} 
    NET {} {} {} {} {} {DP/RegNPC1/n85} {} {0.000} {0.000} {0.005} {1.275} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 172
PATH 173
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[21]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(175.90, 146.97) (174.74, 146.70)} 
    NET {} {} {} {} {} {DP/RegNPC1/n57} {} {0.000} {0.000} {0.010} {1.945} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U28} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(175.94, 148.72) (175.81, 148.85)} 
    NET {} {} {} {} {} {DP/RegNPC1/n78} {} {0.000} {0.000} {0.005} {1.260} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 173
PATH 174
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[23]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(175.71, 154.31) (174.55, 154.58)} 
    NET {} {} {} {} {} {DP/RegNPC1/n59} {} {0.000} {0.000} {0.010} {1.907} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U12} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(175.75, 155.37) (175.88, 155.23)} 
    NET {} {} {} {} {} {DP/RegNPC1/n76} {} {0.000} {0.000} {0.005} {1.296} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 174
PATH 175
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[11]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(125.93, 129.11) (124.77, 129.38)} 
    NET {} {} {} {} {} {DP/RegNPC4/n47} {} {0.000} {0.000} {0.010} {1.941} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U34} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(126.16, 130.16) (126.29, 130.03)} 
    NET {} {} {} {} {} {DP/RegNPC4/n88} {} {0.000} {0.000} {0.005} {1.234} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 175
PATH 176
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[6]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(168.49, 115.11) (167.33, 115.38)} 
    NET {} {} {} {} {} {DP/RegNPC2/n42} {} {0.000} {0.000} {0.010} {1.921} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U22} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(168.53, 116.17) (168.66, 116.03)} 
    NET {} {} {} {} {} {DP/RegNPC2/n93} {} {0.000} {0.000} {0.005} {1.245} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 176
PATH 177
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[20]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(112.33, 115.11) (113.49, 115.38)} 
    NET {} {} {} {} {} {DP/RegIMM/n56} {} {0.000} {0.000} {0.010} {1.947} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U50} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(112.30, 116.17) (112.16, 116.03)} 
    NET {} {} {} {} {} {DP/RegIMM/n73} {} {0.000} {0.000} {0.005} {1.240} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 177
PATH 178
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[21]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(104.54, 98.31) (105.70, 98.58)} 
    NET {} {} {} {} {} {DP/RegIMM/n57} {} {0.000} {0.000} {0.010} {1.926} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U52} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(104.50, 99.37) (104.37, 99.23)} 
    NET {} {} {} {} {} {DP/RegIMM/n74} {} {0.000} {0.000} {0.005} {1.242} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 178
PATH 179
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[22]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(106.82, 117.91) (107.98, 118.18)} 
    NET {} {} {} {} {} {DP/RegIMM/n58} {} {0.000} {0.000} {0.010} {1.928} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U54} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(106.78, 118.97) (106.65, 118.83)} 
    NET {} {} {} {} {} {DP/RegIMM/n75} {} {0.000} {0.000} {0.005} {1.251} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 179
PATH 180
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[22]} {CK}
  ENDPT {PC/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(170.47, 149.77) (171.63, 149.50)} 
    NET {} {} {} {} {} {PC/n58} {} {0.000} {0.000} {0.010} {1.923} {0.063} {-0.009} {} {} {} 
    INST {PC/U33} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(170.44, 148.72) (170.30, 148.85)} 
    NET {} {} {} {} {} {PC/n85} {} {0.000} {0.000} {0.005} {1.248} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 180
PATH 181
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[23]} {CK}
  ENDPT {PC/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(171.23, 155.37) (172.39, 155.10)} 
    NET {} {} {} {} {} {PC/n59} {} {0.000} {0.000} {0.010} {1.930} {0.063} {-0.009} {} {} {} 
    INST {PC/U45} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(171.00, 154.31) (170.87, 154.45)} 
    NET {} {} {} {} {} {PC/n84} {} {0.000} {0.000} {0.005} {1.249} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 181
PATH 182
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[24]} {CK}
  ENDPT {PC/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(160.78, 157.11) (161.94, 157.38)} 
    NET {} {} {} {} {} {PC/n60} {} {0.000} {0.000} {0.010} {1.949} {0.063} {-0.009} {} {} {} 
    INST {PC/U63} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(160.75, 155.37) (160.61, 155.23)} 
    NET {} {} {} {} {} {PC/n83} {} {0.000} {0.000} {0.005} {1.238} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 182
PATH 183
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[1]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(127.83, 116.17) (126.67, 115.90)} 
    NET {} {} {} {} {} {DP/RegNPC4/n37} {} {0.000} {0.000} {0.010} {1.969} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U14} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(128.25, 117.92) (128.38, 118.05)} 
    NET {} {} {} {} {} {DP/RegNPC4/n98} {} {0.000} {0.000} {0.005} {1.189} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 183
PATH 184
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[7]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(130.11, 121.77) (128.95, 121.50)} 
    NET {} {} {} {} {} {DP/RegNPC4/n43} {} {0.000} {0.000} {0.010} {1.966} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U26} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(130.53, 120.72) (130.66, 120.85)} 
    NET {} {} {} {} {} {DP/RegNPC4/n92} {} {0.000} {0.000} {0.005} {1.222} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 184
PATH 185
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[15]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(124.98, 135.77) (123.82, 135.50)} 
    NET {} {} {} {} {} {DP/RegNPC4/n51} {} {0.000} {0.000} {0.010} {1.957} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U42} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(126.92, 135.77) (127.05, 135.63)} 
    NET {} {} {} {} {} {DP/RegNPC4/n84} {} {0.000} {0.000} {0.005} {1.222} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 185
PATH 186
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[21]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(130.68, 144.17) (129.52, 143.90)} 
    NET {} {} {} {} {} {DP/RegNPC4/n57} {} {0.000} {0.000} {0.010} {1.951} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U54} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(131.09, 143.12) (131.23, 143.25)} 
    NET {} {} {} {} {} {DP/RegNPC4/n78} {} {0.000} {0.000} {0.005} {1.189} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 186
PATH 187
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[16]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(151.77, 131.91) (150.61, 132.18)} 
    NET {} {} {} {} {} {DP/RegNPC3/n52} {} {0.000} {0.000} {0.010} {1.976} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U42} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(152.38, 130.16) (152.25, 130.03)} 
    NET {} {} {} {} {} {DP/RegNPC3/n83} {} {0.000} {0.000} {0.005} {1.219} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 187
PATH 188
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[21]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(156.33, 144.17) (155.17, 143.90)} 
    NET {} {} {} {} {} {DP/RegNPC3/n57} {} {0.000} {0.000} {0.010} {1.979} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U52} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(156.94, 143.12) (156.81, 143.25)} 
    NET {} {} {} {} {} {DP/RegNPC3/n78} {} {0.000} {0.000} {0.005} {1.192} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 188
PATH 189
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[7]} {CK}
  ENDPT {DP/RegME/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(115.75, 93.77) (116.91, 93.50)} 
    NET {} {} {} {} {} {DP/RegME/n43} {} {0.000} {0.000} {0.010} {1.950} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U24} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(115.14, 92.72) (115.01, 92.85)} 
    NET {} {} {} {} {} {DP/RegME/n92} {} {0.000} {0.000} {0.005} {1.176} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 189
PATH 190
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[14]} {CK}
  ENDPT {DP/RegME/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(116.51, 78.71) (117.67, 78.98)} 
    NET {} {} {} {} {} {DP/RegME/n50} {} {0.000} {0.000} {0.010} {1.962} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U38} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(115.91, 79.77) (115.77, 79.63)} 
    NET {} {} {} {} {} {DP/RegME/n85} {} {0.000} {0.000} {0.005} {1.208} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 190
PATH 191
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[16]} {CK}
  ENDPT {DP/RegME/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(116.13, 102.17) (117.29, 101.90)} 
    NET {} {} {} {} {} {DP/RegME/n52} {} {0.000} {0.000} {0.010} {1.951} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U42} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(115.72, 101.12) (115.58, 101.25)} 
    NET {} {} {} {} {} {DP/RegME/n83} {} {0.000} {0.000} {0.005} {1.204} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 191
PATH 192
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[9]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(162.03, 115.11) (160.87, 115.38)} 
    NET {} {} {} {} {} {DP/RegNPC2/n45} {} {0.000} {0.000} {0.010} {1.971} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U28} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(162.44, 116.17) (162.58, 116.03)} 
    NET {} {} {} {} {} {DP/RegNPC2/n90} {} {0.000} {0.000} {0.005} {1.214} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 192
PATH 193
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[23]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(167.16, 146.97) (166.00, 146.70)} 
    NET {} {} {} {} {} {DP/RegNPC2/n59} {} {0.000} {0.000} {0.010} {1.977} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U56} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(167.58, 148.72) (167.71, 148.85)} 
    NET {} {} {} {} {} {DP/RegNPC2/n76} {} {0.000} {0.000} {0.005} {1.217} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 193
PATH 194
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[31]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(161.65, 145.91) (160.49, 146.18)} 
    NET {} {} {} {} {} {DP/RegNPC2/n67} {} {0.000} {0.000} {0.010} {1.954} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U72} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(161.88, 146.97) (162.01, 146.83)} 
    NET {} {} {} {} {} {DP/RegNPC2/n68} {} {0.000} {0.000} {0.005} {1.223} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 194
PATH 195
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[8]} {CK}
  ENDPT {DP/RegB/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(94.47, 82.57) (95.63, 82.30)} 
    NET {} {} {} {} {} {DP/RegB/n44} {} {0.000} {0.000} {0.010} {1.975} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U26} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(93.67, 81.52) (93.54, 81.65)} 
    NET {} {} {} {} {} {DP/RegB/n91} {} {0.000} {0.000} {0.005} {1.215} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 195
PATH 196
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[25]} {CK}
  ENDPT {DP/RegB/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(95.80, 85.37) (96.96, 85.10)} 
    NET {} {} {} {} {} {DP/RegB/n61} {} {0.000} {0.000} {0.010} {1.970} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U60} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(95.39, 84.31) (95.25, 84.45)} 
    NET {} {} {} {} {} {DP/RegB/n74} {} {0.000} {0.000} {0.005} {1.190} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 196
PATH 197
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[30]} {CK}
  ENDPT {DP/RegB/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(95.23, 79.77) (96.39, 79.50)} 
    NET {} {} {} {} {} {DP/RegB/n66} {} {0.000} {0.000} {0.010} {1.965} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U70} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(94.44, 78.72) (94.30, 78.85)} 
    NET {} {} {} {} {} {DP/RegB/n69} {} {0.000} {0.000} {0.005} {1.189} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 197
PATH 198
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[31]} {CK}
  ENDPT {DP/RegB/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(95.80, 75.91) (96.96, 76.18)} 
    NET {} {} {} {} {} {DP/RegB/n67} {} {0.000} {0.000} {0.010} {1.966} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U72} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(95.00, 76.97) (94.87, 76.83)} 
    NET {} {} {} {} {} {DP/RegB/n68} {} {0.000} {0.000} {0.005} {1.211} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 198
PATH 199
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[13]} {CK}
  ENDPT {DP/RegA/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(94.09, 117.91) (95.25, 118.18)} 
    NET {} {} {} {} {} {DP/RegA/n49} {} {0.000} {0.000} {0.010} {1.951} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U36} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(93.86, 118.97) (93.73, 118.83)} 
    NET {} {} {} {} {} {DP/RegA/n86} {} {0.000} {0.000} {0.005} {1.214} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 199
PATH 200
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[10]} {CK}
  ENDPT {PC/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(154.13, 127.37) (155.29, 127.10)} 
    NET {} {} {} {} {} {PC/n46} {} {0.000} {0.000} {0.010} {1.954} {0.063} {-0.009} {} {} {} 
    INST {PC/U13} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(153.91, 129.12) (153.77, 129.25)} 
    NET {} {} {} {} {} {PC/n98} {} {0.000} {0.000} {0.005} {1.220} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 200
PATH 201
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[27]} {CK}
  ENDPT {PC/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(160.78, 160.97) (161.94, 160.70)} 
    NET {} {} {} {} {} {PC/n63} {} {0.000} {0.000} {0.010} {1.951} {0.063} {-0.009} {} {} {} 
    INST {PC/U67} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(160.18, 159.91) (160.04, 160.05)} 
    NET {} {} {} {} {} {PC/n80} {} {0.000} {0.000} {0.005} {1.215} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 201
PATH 202
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[8]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(138.74, 123.51) (139.90, 123.78)} 
    NET {} {} {} {} {} {DP/RegNPC3/n44} {} {0.000} {0.000} {0.010} {1.889} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U26} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(139.28, 121.77) (139.14, 121.63)} 
    NET {} {} {} {} {} {DP/RegNPC3/n91} {} {0.000} {0.000} {0.006} {1.411} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 202
PATH 203
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[1]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(148.43, 130.17) (149.59, 129.90)} 
    NET {} {} {} {} {} {DP/RegALU4/n37} {} {0.000} {0.000} {0.010} {1.906} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U14} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(148.78, 129.12) (148.64, 129.25)} 
    NET {} {} {} {} {} {DP/RegALU4/n98} {} {0.000} {0.000} {0.006} {1.321} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 203
PATH 204
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[13]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(138.09, 141.37) (136.93, 141.10)} 
    NET {} {} {} {} {} {DP/RegALU4/n49} {} {0.000} {0.000} {0.010} {1.909} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U38} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(137.94, 140.31) (137.81, 140.45)} 
    NET {} {} {} {} {} {DP/RegALU4/n86} {} {0.000} {0.000} {0.006} {1.314} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 204
PATH 205
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[6]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(141.51, 118.97) (140.35, 118.70)} 
    NET {} {} {} {} {} {DP/RegNPC3/n42} {} {0.000} {0.000} {0.010} {1.920} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U22} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(141.56, 117.92) (141.42, 118.05)} 
    NET {} {} {} {} {} {DP/RegNPC3/n93} {} {0.000} {0.000} {0.006} {1.320} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 205
PATH 206
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[13]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(130.76, 81.51) (131.92, 81.78)} 
    NET {} {} {} {} {} {DP/RegALU3/n49} {} {0.000} {0.000} {0.010} {1.912} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U28} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(131.30, 79.77) (131.16, 79.63)} 
    NET {} {} {} {} {} {DP/RegALU3/n86} {} {0.000} {0.000} {0.006} {1.323} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 206
PATH 207
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[22]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(146.34, 98.31) (147.50, 98.58)} 
    NET {} {} {} {} {} {DP/RegALU3/n58} {} {0.000} {0.000} {0.010} {1.891} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U42} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(147.06, 96.56) (146.93, 96.43)} 
    NET {} {} {} {} {} {DP/RegALU3/n77} {} {0.000} {0.000} {0.006} {1.319} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 207
PATH 208
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[30]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(139.50, 82.57) (140.66, 82.30)} 
    NET {} {} {} {} {} {DP/RegALU3/n66} {} {0.000} {0.000} {0.010} {1.909} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U64} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(139.84, 81.52) (139.97, 81.65)} 
    NET {} {} {} {} {} {DP/RegALU3/n69} {} {0.000} {0.000} {0.006} {1.307} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 208
PATH 209
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[23]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(107.20, 113.37) (108.36, 113.10)} 
    NET {} {} {} {} {} {DP/RegIMM/n59} {} {0.000} {0.000} {0.010} {1.896} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U56} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(107.73, 115.12) (107.60, 115.25)} 
    NET {} {} {} {} {} {DP/RegIMM/n76} {} {0.000} {0.000} {0.006} {1.320} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 209
PATH 210
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[7]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(138.85, 120.71) (137.69, 120.98)} 
    NET {} {} {} {} {} {DP/RegNPC3/n43} {} {0.000} {0.000} {0.010} {1.922} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U24} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(138.90, 118.97) (138.76, 118.83)} 
    NET {} {} {} {} {} {DP/RegNPC3/n92} {} {0.000} {0.000} {0.005} {1.300} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 210
PATH 211
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[1]} {CK}
  ENDPT {DP/RegME/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(113.66, 104.97) (114.82, 104.70)} 
    NET {} {} {} {} {} {DP/RegME/n37} {} {0.000} {0.000} {0.010} {1.958} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U12} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(113.81, 103.92) (113.68, 104.05)} 
    NET {} {} {} {} {} {DP/RegME/n98} {} {0.000} {0.000} {0.005} {1.270} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 211
PATH 212
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[6]} {CK}
  ENDPT {DP/RegME/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(115.37, 90.97) (116.53, 90.70)} 
    NET {} {} {} {} {} {DP/RegME/n42} {} {0.000} {0.000} {0.010} {1.927} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U22} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(115.14, 89.92) (115.01, 90.05)} 
    NET {} {} {} {} {} {DP/RegME/n93} {} {0.000} {0.000} {0.005} {1.292} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 212
PATH 213
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[12]} {CK}
  ENDPT {DP/RegME/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(116.32, 75.91) (117.48, 76.18)} 
    NET {} {} {} {} {} {DP/RegME/n48} {} {0.000} {0.000} {0.010} {1.961} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U34} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(116.28, 76.97) (116.15, 76.83)} 
    NET {} {} {} {} {} {DP/RegME/n87} {} {0.000} {0.000} {0.005} {1.246} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 213
PATH 214
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[8]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(135.62, 89.91) (134.46, 90.18)} 
    NET {} {} {} {} {} {DP/RegALU3/n44} {} {0.000} {0.000} {0.010} {1.978} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U72} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(135.66, 88.17) (135.79, 88.03)} 
    NET {} {} {} {} {} {DP/RegALU3/n91} {} {0.000} {0.000} {0.005} {1.263} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 214
PATH 215
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[18]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(144.82, 92.71) (145.98, 92.98)} 
    NET {} {} {} {} {} {DP/RegALU3/n54} {} {0.000} {0.000} {0.010} {1.949} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U52} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(144.97, 90.97) (144.84, 90.83)} 
    NET {} {} {} {} {} {DP/RegALU3/n81} {} {0.000} {0.000} {0.005} {1.294} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 215
PATH 216
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[29]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(168.49, 151.51) (167.33, 151.78)} 
    NET {} {} {} {} {} {DP/RegNPC2/n65} {} {0.000} {0.000} {0.010} {1.967} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U68} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(168.53, 152.56) (168.66, 152.43)} 
    NET {} {} {} {} {} {DP/RegNPC2/n70} {} {0.000} {0.000} {0.005} {1.256} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 216
PATH 217
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[11]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(108.53, 127.37) (109.69, 127.10)} 
    NET {} {} {} {} {} {DP/RegIMM/n47} {} {0.000} {0.000} {0.010} {1.929} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U32} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(108.69, 129.12) (108.55, 129.25)} 
    NET {} {} {} {} {} {DP/RegIMM/n88} {} {0.000} {0.000} {0.005} {1.293} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 217
PATH 218
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[17]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(109.48, 116.17) (110.64, 115.90)} 
    NET {} {} {} {} {} {DP/RegIMM/n53} {} {0.000} {0.000} {0.010} {1.974} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U44} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(109.45, 117.92) (109.31, 118.05)} 
    NET {} {} {} {} {} {DP/RegIMM/n70} {} {0.000} {0.000} {0.005} {1.247} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 218
PATH 219
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[2]} {CK}
  ENDPT {DP/RegB/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(97.13, 98.31) (98.29, 98.58)} 
    NET {} {} {} {} {} {DP/RegB/n38} {} {0.000} {0.000} {0.010} {1.978} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U14} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(97.09, 96.56) (96.96, 96.43)} 
    NET {} {} {} {} {} {DP/RegB/n97} {} {0.000} {0.000} {0.005} {1.248} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 219
PATH 220
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[9]} {CK}
  ENDPT {DP/RegB/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(97.70, 82.57) (98.86, 82.30)} 
    NET {} {} {} {} {} {DP/RegB/n45} {} {0.000} {0.000} {0.010} {1.958} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U28} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(97.67, 81.52) (97.53, 81.65)} 
    NET {} {} {} {} {} {DP/RegB/n90} {} {0.000} {0.000} {0.005} {1.265} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 220
PATH 221
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[27]} {CK}
  ENDPT {DP/RegB/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(94.85, 95.51) (96.01, 95.78)} 
    NET {} {} {} {} {} {DP/RegB/n63} {} {0.000} {0.000} {0.010} {1.967} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U64} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(95.00, 93.77) (94.87, 93.63)} 
    NET {} {} {} {} {} {DP/RegB/n72} {} {0.000} {0.000} {0.005} {1.252} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 221
PATH 222
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[2]} {CK}
  ENDPT {DP/RegA/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(99.79, 107.77) (100.95, 107.50)} 
    NET {} {} {} {} {} {DP/RegA/n38} {} {0.000} {0.000} {0.010} {1.960} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U14} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(99.75, 109.52) (99.62, 109.65)} 
    NET {} {} {} {} {} {DP/RegA/n97} {} {0.000} {0.000} {0.005} {1.266} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 222
PATH 223
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[27]} {CK}
  ENDPT {DP/RegA/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(96.94, 110.57) (98.10, 110.30)} 
    NET {} {} {} {} {} {DP/RegA/n63} {} {0.000} {0.000} {0.010} {1.977} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U64} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(95.77, 112.31) (95.63, 112.45)} 
    NET {} {} {} {} {} {DP/RegA/n72} {} {0.000} {0.000} {0.005} {1.260} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 223
PATH 224
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[20]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(175.71, 143.11) (174.55, 143.38)} 
    NET {} {} {} {} {} {DP/RegNPC1/n56} {} {0.000} {0.000} {0.010} {1.976} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U18} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(176.13, 144.16) (176.00, 144.03)} 
    NET {} {} {} {} {} {DP/RegNPC1/n79} {} {0.000} {0.000} {0.005} {1.258} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 224
PATH 225
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[22]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(175.90, 149.77) (174.74, 149.50)} 
    NET {} {} {} {} {} {DP/RegNPC1/n58} {} {0.000} {0.000} {0.010} {1.973} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U26} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(176.13, 151.52) (176.00, 151.65)} 
    NET {} {} {} {} {} {DP/RegNPC1/n77} {} {0.000} {0.000} {0.005} {1.255} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 225
PATH 226
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[27]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(175.14, 163.77) (173.98, 163.50)} 
    NET {} {} {} {} {} {DP/RegNPC1/n63} {} {0.000} {0.000} {0.010} {1.959} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U14} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(175.19, 162.72) (175.05, 162.85)} 
    NET {} {} {} {} {} {DP/RegNPC1/n72} {} {0.000} {0.000} {0.005} {1.272} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 226
PATH 227
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[17]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(128.97, 138.57) (127.81, 138.30)} 
    NET {} {} {} {} {} {DP/RegNPC4/n53} {} {0.000} {0.000} {0.010} {2.003} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U46} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(129.38, 137.52) (129.52, 137.65)} 
    NET {} {} {} {} {} {DP/RegNPC4/n82} {} {0.000} {0.000} {0.005} {1.207} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 227
PATH 228
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[20]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(127.07, 143.11) (125.91, 143.38)} 
    NET {} {} {} {} {} {DP/RegNPC4/n56} {} {0.000} {0.000} {0.010} {1.951} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U52} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(129.00, 143.12) (129.14, 143.25)} 
    NET {} {} {} {} {} {DP/RegNPC4/n79} {} {0.000} {0.000} {0.005} {1.229} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 228
PATH 229
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[27]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(133.34, 148.71) (132.18, 148.98)} 
    NET {} {} {} {} {} {DP/RegNPC4/n63} {} {0.000} {0.000} {0.010} {1.996} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U66} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(133.75, 149.77) (133.89, 149.63)} 
    NET {} {} {} {} {} {DP/RegNPC4/n72} {} {0.000} {0.000} {0.005} {1.188} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 229
PATH 230
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[10]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(136.19, 117.91) (135.03, 118.18)} 
    NET {} {} {} {} {} {DP/RegNPC3/n46} {} {0.000} {0.000} {0.010} {1.974} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U30} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(136.43, 118.97) (136.29, 118.83)} 
    NET {} {} {} {} {} {DP/RegNPC3/n89} {} {0.000} {0.000} {0.005} {1.229} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 230
PATH 231
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[28]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(138.85, 149.77) (137.69, 149.50)} 
    NET {} {} {} {} {} {DP/RegNPC3/n64} {} {0.000} {0.000} {0.010} {1.987} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U66} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(139.08, 148.72) (139.21, 148.85)} 
    NET {} {} {} {} {} {DP/RegNPC3/n71} {} {0.000} {0.000} {0.005} {1.214} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 231
PATH 232
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[10]} {CK}
  ENDPT {DP/RegME/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(116.13, 82.57) (117.29, 82.30)} 
    NET {} {} {} {} {} {DP/RegME/n46} {} {0.000} {0.000} {0.010} {1.998} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U30} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(115.72, 81.52) (115.58, 81.65)} 
    NET {} {} {} {} {} {DP/RegME/n89} {} {0.000} {0.000} {0.005} {1.191} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 232
PATH 233
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[25]} {CK}
  ENDPT {DP/RegME/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(112.71, 96.57) (113.87, 96.30)} 
    NET {} {} {} {} {} {DP/RegME/n61} {} {0.000} {0.000} {0.010} {1.962} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U60} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(112.48, 95.52) (112.35, 95.65)} 
    NET {} {} {} {} {} {DP/RegME/n74} {} {0.000} {0.000} {0.005} {1.235} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 233
PATH 234
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[16]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(140.64, 89.91) (141.80, 90.18)} 
    NET {} {} {} {} {} {DP/RegALU3/n52} {} {0.000} {0.000} {0.010} {1.983} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U34} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(140.22, 88.17) (140.09, 88.03)} 
    NET {} {} {} {} {} {DP/RegALU3/n83} {} {0.000} {0.000} {0.005} {1.189} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 234
PATH 235
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[17]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(170.20, 131.91) (169.04, 132.18)} 
    NET {} {} {} {} {} {DP/RegNPC2/n53} {} {0.000} {0.000} {0.010} {1.953} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U44} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(170.62, 132.97) (170.75, 132.83)} 
    NET {} {} {} {} {} {DP/RegNPC2/n82} {} {0.000} {0.000} {0.005} {1.226} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 235
PATH 236
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[1]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(104.54, 124.57) (105.70, 124.30)} 
    NET {} {} {} {} {} {DP/RegIMM/n37} {} {0.000} {0.000} {0.010} {1.990} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U10} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(104.31, 126.31) (104.18, 126.45)} 
    NET {} {} {} {} {} {DP/RegIMM/n91} {} {0.000} {0.000} {0.005} {1.199} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 236
PATH 237
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[18]} {CK}
  ENDPT {DP/RegA/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(100.17, 116.17) (101.33, 115.90)} 
    NET {} {} {} {} {} {DP/RegA/n54} {} {0.000} {0.000} {0.010} {2.003} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U46} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(99.56, 115.12) (99.43, 115.25)} 
    NET {} {} {} {} {} {DP/RegA/n81} {} {0.000} {0.000} {0.005} {1.189} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 237
PATH 238
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[19]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(175.71, 138.57) (174.55, 138.30)} 
    NET {} {} {} {} {} {DP/RegNPC1/n55} {} {0.000} {0.000} {0.010} {1.994} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U10} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(175.94, 140.31) (176.07, 140.45)} 
    NET {} {} {} {} {} {DP/RegNPC1/n80} {} {0.000} {0.000} {0.005} {1.207} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 238
PATH 239
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[25]} {CK}
  ENDPT {PC/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(157.55, 158.17) (158.71, 157.90)} 
    NET {} {} {} {} {} {PC/n61} {} {0.000} {0.000} {0.010} {1.970} {0.063} {-0.009} {} {} {} 
    INST {PC/U69} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(157.13, 157.12) (157.00, 157.25)} 
    NET {} {} {} {} {} {PC/n82} {} {0.000} {0.000} {0.005} {1.240} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 239
PATH 240
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[9]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(131.52, 130.17) (132.68, 129.90)} 
    NET {} {} {} {} {} {DP/RegALU4/n45} {} {0.000} {0.000} {0.010} {1.910} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U30} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(132.24, 129.12) (132.37, 129.25)} 
    NET {} {} {} {} {} {DP/RegALU4/n90} {} {0.000} {0.000} {0.006} {1.378} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 240
PATH 241
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[31]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {3} {(145.31, 148.71) (144.15, 148.98)} 
    NET {} {} {} {} {} {DP/RegNPC3/n67} {} {0.000} {0.000} {0.010} {1.861} {0.063} {-0.010} {} {} {} 
    INST {DP/RegNPC3/U72} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(144.59, 146.97) (144.72, 146.83)} 
    NET {} {} {} {} {} {DP/RegNPC3/n68} {} {0.000} {0.000} {0.006} {1.433} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 241
PATH 242
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[15]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(130.95, 87.11) (132.11, 87.38)} 
    NET {} {} {} {} {} {DP/RegALU3/n51} {} {0.000} {0.000} {0.010} {1.902} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U32} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(131.68, 85.36) (131.54, 85.23)} 
    NET {} {} {} {} {} {DP/RegALU3/n84} {} {0.000} {0.000} {0.006} {1.380} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 242
PATH 243
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[1]} {CK}
  ENDPT {PC/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {3} {(156.90, 129.11) (155.74, 129.38)} 
    NET {} {} {} {} {} {PC/n37} {} {0.000} {0.000} {0.010} {1.861} {0.063} {-0.010} {} {} {} 
    INST {PC/U39} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(154.85, 129.12) (154.72, 129.25)} 
    NET {} {} {} {} {} {PC/n88} {} {0.000} {0.000} {0.006} {1.444} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 243
PATH 244
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[23]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(133.91, 145.91) (132.75, 146.18)} 
    NET {} {} {} {} {} {DP/RegNPC4/n59} {} {0.000} {0.000} {0.010} {1.922} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U58} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(133.56, 146.97) (133.70, 146.83)} 
    NET {} {} {} {} {} {DP/RegNPC4/n76} {} {0.000} {0.000} {0.006} {1.309} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 244
PATH 245
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[4]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(150.06, 123.51) (148.90, 123.78)} 
    NET {} {} {} {} {} {DP/RegNPC3/n40} {} {0.000} {0.000} {0.010} {1.928} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U18} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(149.53, 121.77) (149.66, 121.63)} 
    NET {} {} {} {} {} {DP/RegNPC3/n95} {} {0.000} {0.000} {0.006} {1.331} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 245
PATH 246
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[30]} {CK}
  ENDPT {DP/RegME/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(109.67, 79.77) (110.83, 79.50)} 
    NET {} {} {} {} {} {DP/RegME/n66} {} {0.000} {0.000} {0.010} {1.896} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U70} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(109.83, 78.72) (109.69, 78.85)} 
    NET {} {} {} {} {} {DP/RegME/n69} {} {0.000} {0.000} {0.006} {1.350} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 246
PATH 247
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[4]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(173.32, 118.97) (174.48, 118.70)} 
    NET {} {} {} {} {} {DP/RegNPC1/n40} {} {0.000} {0.000} {0.010} {1.940} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U48} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(173.66, 120.72) (173.79, 120.85)} 
    NET {} {} {} {} {} {DP/RegNPC1/n95} {} {0.000} {0.000} {0.006} {1.325} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 247
PATH 248
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[13]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(164.69, 132.97) (163.53, 132.70)} 
    NET {} {} {} {} {} {DP/RegNPC1/n49} {} {0.000} {0.000} {0.010} {1.920} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U74} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(164.16, 134.72) (164.03, 134.85)} 
    NET {} {} {} {} {} {DP/RegNPC1/n86} {} {0.000} {0.000} {0.006} {1.346} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 248
PATH 249
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[14]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(135.62, 138.57) (134.46, 138.30)} 
    NET {} {} {} {} {} {DP/RegALU4/n50} {} {0.000} {0.000} {0.010} {1.974} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U40} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(135.47, 137.52) (135.60, 137.65)} 
    NET {} {} {} {} {} {DP/RegALU4/n85} {} {0.000} {0.000} {0.005} {1.285} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 249
PATH 250
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[20]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(149.19, 140.31) (150.35, 140.58)} 
    NET {} {} {} {} {} {DP/RegALU4/n56} {} {0.000} {0.000} {0.010} {1.987} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U52} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(148.77, 138.56) (148.90, 138.43)} 
    NET {} {} {} {} {} {DP/RegALU4/n79} {} {0.000} {0.000} {0.005} {1.261} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 250
PATH 251
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[23]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(148.43, 149.77) (149.59, 149.50)} 
    NET {} {} {} {} {} {DP/RegALU4/n59} {} {0.000} {0.000} {0.010} {1.961} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U58} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(148.00, 148.72) (148.14, 148.85)} 
    NET {} {} {} {} {} {DP/RegALU4/n76} {} {0.000} {0.000} {0.005} {1.275} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 251
PATH 252
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[18]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(127.64, 141.37) (126.48, 141.10)} 
    NET {} {} {} {} {} {DP/RegNPC4/n54} {} {0.000} {0.000} {0.010} {2.002} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U48} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(128.62, 140.31) (128.76, 140.45)} 
    NET {} {} {} {} {} {DP/RegNPC4/n81} {} {0.000} {0.000} {0.005} {1.248} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 252
PATH 253
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[26]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(130.11, 148.71) (128.95, 148.98)} 
    NET {} {} {} {} {} {DP/RegNPC4/n62} {} {0.000} {0.000} {0.010} {1.986} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U64} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(131.09, 149.77) (131.23, 149.63)} 
    NET {} {} {} {} {} {DP/RegNPC4/n73} {} {0.000} {0.000} {0.005} {1.248} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 253
PATH 254
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[15]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(140.75, 140.31) (139.59, 140.58)} 
    NET {} {} {} {} {} {DP/RegNPC3/n51} {} {0.000} {0.000} {0.010} {1.971} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U40} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(140.99, 141.37) (140.85, 141.23)} 
    NET {} {} {} {} {} {DP/RegNPC3/n84} {} {0.000} {0.000} {0.005} {1.276} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 254
PATH 255
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[29]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(143.03, 149.77) (141.87, 149.50)} 
    NET {} {} {} {} {} {DP/RegNPC3/n65} {} {0.000} {0.000} {0.010} {1.988} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U68} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(143.27, 148.72) (143.13, 148.85)} 
    NET {} {} {} {} {} {DP/RegNPC3/n70} {} {0.000} {0.000} {0.005} {1.232} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 255
PATH 256
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[8]} {CK}
  ENDPT {DP/RegME/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(114.80, 87.11) (115.96, 87.38)} 
    NET {} {} {} {} {} {DP/RegME/n44} {} {0.000} {0.000} {0.010} {1.955} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U26} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(114.95, 85.36) (114.82, 85.23)} 
    NET {} {} {} {} {} {DP/RegME/n91} {} {0.000} {0.000} {0.005} {1.293} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 256
PATH 257
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[23]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(151.09, 98.31) (152.25, 98.58)} 
    NET {} {} {} {} {} {DP/RegALU3/n59} {} {0.000} {0.000} {0.010} {1.965} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U44} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(151.25, 96.56) (151.11, 96.43)} 
    NET {} {} {} {} {} {DP/RegALU3/n76} {} {0.000} {0.000} {0.005} {1.303} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 257
PATH 258
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[4]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(170.77, 116.17) (169.61, 115.90)} 
    NET {} {} {} {} {} {DP/RegNPC2/n40} {} {0.000} {0.000} {0.010} {2.009} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U18} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(171.94, 117.92) (172.08, 118.05)} 
    NET {} {} {} {} {} {DP/RegNPC2/n95} {} {0.000} {0.000} {0.005} {1.257} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 258
PATH 259
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[10]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(159.56, 113.37) (158.40, 113.10)} 
    NET {} {} {} {} {} {DP/RegNPC2/n46} {} {0.000} {0.000} {0.010} {1.994} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U30} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(159.78, 115.12) (159.92, 115.25)} 
    NET {} {} {} {} {} {DP/RegNPC2/n89} {} {0.000} {0.000} {0.005} {1.229} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 259
PATH 260
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[31]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(104.16, 82.57) (105.32, 82.30)} 
    NET {} {} {} {} {} {DP/RegIMM/n67} {} {0.000} {0.000} {0.010} {1.957} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U74} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(102.80, 84.31) (102.66, 84.45)} 
    NET {} {} {} {} {} {DP/RegIMM/n84} {} {0.000} {0.000} {0.005} {1.276} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 260
PATH 261
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[4]} {CK}
  ENDPT {DP/RegB/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(99.79, 95.51) (100.95, 95.78)} 
    NET {} {} {} {} {} {DP/RegB/n40} {} {0.000} {0.000} {0.010} {1.988} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U18} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(99.75, 93.77) (99.62, 93.63)} 
    NET {} {} {} {} {} {DP/RegB/n95} {} {0.000} {0.000} {0.005} {1.236} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 261
PATH 262
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[15]} {CK}
  ENDPT {DP/RegB/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(99.03, 75.91) (100.19, 76.18)} 
    NET {} {} {} {} {} {DP/RegB/n51} {} {0.000} {0.000} {0.010} {1.994} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U40} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(98.05, 76.97) (97.91, 76.83)} 
    NET {} {} {} {} {} {DP/RegB/n84} {} {0.000} {0.000} {0.005} {1.235} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 262
PATH 263
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[23]} {CK}
  ENDPT {DP/RegB/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(93.90, 89.91) (95.06, 90.18)} 
    NET {} {} {} {} {} {DP/RegB/n59} {} {0.000} {0.000} {0.010} {1.998} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U56} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(93.67, 88.17) (93.54, 88.03)} 
    NET {} {} {} {} {} {DP/RegB/n76} {} {0.000} {0.000} {0.005} {1.256} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 263
PATH 264
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[6]} {CK}
  ENDPT {DP/RegA/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(103.21, 104.97) (104.37, 104.70)} 
    NET {} {} {} {} {} {DP/RegA/n42} {} {0.000} {0.000} {0.010} {2.006} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U22} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(102.98, 103.92) (102.85, 104.05)} 
    NET {} {} {} {} {} {DP/RegA/n93} {} {0.000} {0.000} {0.005} {1.256} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 264
PATH 265
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[16]} {CK}
  ENDPT {PC/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(165.15, 135.77) (166.31, 135.50)} 
    NET {} {} {} {} {} {PC/n52} {} {0.000} {0.000} {0.010} {1.966} {0.063} {-0.009} {} {} {} 
    INST {PC/U9} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(165.12, 134.72) (164.98, 134.85)} 
    NET {} {} {} {} {} {PC/n92} {} {0.000} {0.000} {0.005} {1.295} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 265
PATH 266
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[30]} {CK}
  ENDPT {PC/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(157.36, 160.97) (158.52, 160.70)} 
    NET {} {} {} {} {} {PC/n66} {} {0.000} {0.000} {0.010} {1.991} {0.063} {-0.009} {} {} {} 
    INST {PC/U61} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(157.33, 159.91) (157.19, 160.05)} 
    NET {} {} {} {} {} {PC/n76} {} {0.000} {0.000} {0.005} {1.255} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 266
PATH 267
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[13]} {CK}
  ENDPT {PC/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(156.22, 135.77) (157.38, 135.50)} 
    NET {} {} {} {} {} {PC/n49} {} {0.000} {0.000} {0.010} {1.996} {0.063} {-0.009} {} {} {} 
    INST {PC/U43} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(156.38, 134.72) (156.24, 134.85)} 
    NET {} {} {} {} {} {PC/n102} {} {0.000} {0.000} {0.005} {1.249} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 267
PATH 268
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[31]} {CK}
  ENDPT {PC/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(163.06, 159.91) (164.22, 160.18)} 
    NET {} {} {} {} {} {PC/n67} {} {0.000} {0.000} {0.010} {2.005} {0.063} {-0.009} {} {} {} 
    INST {PC/U71} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(162.65, 158.16) (162.51, 158.03)} 
    NET {} {} {} {} {} {PC/n75} {} {0.000} {0.000} {0.005} {1.233} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 268
PATH 269
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[29]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(139.61, 155.37) (138.45, 155.10)} 
    NET {} {} {} {} {} {DP/RegALU4/n65} {} {0.000} {0.000} {0.010} {1.996} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U70} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(140.03, 154.31) (139.90, 154.45)} 
    NET {} {} {} {} {} {DP/RegALU4/n70} {} {0.000} {0.000} {0.005} {1.217} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 269
PATH 270
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[28]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(128.40, 149.77) (127.24, 149.50)} 
    NET {} {} {} {} {} {DP/RegNPC4/n64} {} {0.000} {0.000} {0.010} {1.990} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U68} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(129.19, 151.52) (129.33, 151.65)} 
    NET {} {} {} {} {} {DP/RegNPC4/n71} {} {0.000} {0.000} {0.005} {1.218} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 270
PATH 271
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[3]} {CK}
  ENDPT {DP/RegME/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(115.18, 107.77) (116.34, 107.50)} 
    NET {} {} {} {} {} {DP/RegME/n39} {} {0.000} {0.000} {0.010} {1.994} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U16} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(114.58, 106.72) (114.44, 106.85)} 
    NET {} {} {} {} {} {DP/RegME/n96} {} {0.000} {0.000} {0.005} {1.215} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 271
PATH 272
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[5]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(172.29, 115.11) (171.13, 115.38)} 
    NET {} {} {} {} {} {DP/RegNPC2/n41} {} {0.000} {0.000} {0.010} {1.990} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U20} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(172.71, 116.17) (172.84, 116.03)} 
    NET {} {} {} {} {} {DP/RegNPC2/n94} {} {0.000} {0.000} {0.005} {1.215} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 272
PATH 273
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[0]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(103.40, 121.77) (104.56, 121.50)} 
    NET {} {} {} {} {} {DP/RegIMM/n36} {} {0.000} {0.000} {0.010} {2.015} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U30} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(103.17, 123.52) (103.04, 123.65)} 
    NET {} {} {} {} {} {DP/RegIMM/n89} {} {0.000} {0.000} {0.005} {1.201} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 273
PATH 274
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[12]} {CK}
  ENDPT {DP/RegB/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(104.35, 78.71) (105.51, 78.98)} 
    NET {} {} {} {} {} {DP/RegB/n48} {} {0.000} {0.000} {0.010} {1.984} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U34} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(101.84, 78.72) (101.71, 78.85)} 
    NET {} {} {} {} {} {DP/RegB/n87} {} {0.000} {0.000} {0.005} {1.237} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 274
PATH 275
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[20]} {CK}
  ENDPT {DP/RegB/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(99.22, 101.11) (100.38, 101.38)} 
    NET {} {} {} {} {} {DP/RegB/n56} {} {0.000} {0.000} {0.010} {2.013} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U50} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(98.62, 99.37) (98.48, 99.23)} 
    NET {} {} {} {} {} {DP/RegB/n79} {} {0.000} {0.000} {0.005} {1.187} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 275
PATH 276
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[26]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(168.87, 160.97) (167.71, 160.70)} 
    NET {} {} {} {} {} {DP/RegNPC1/n62} {} {0.000} {0.000} {0.010} {2.026} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U34} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(169.30, 162.72) (169.16, 162.85)} 
    NET {} {} {} {} {} {DP/RegNPC1/n73} {} {0.000} {0.000} {0.005} {1.202} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 276
PATH 277
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[12]} {CK}
  ENDPT {PC/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(159.45, 135.77) (160.61, 135.50)} 
    NET {} {} {} {} {} {PC/n48} {} {0.000} {0.000} {0.010} {2.012} {0.063} {-0.009} {} {} {} 
    INST {PC/U19} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(158.84, 134.72) (158.71, 134.85)} 
    NET {} {} {} {} {} {PC/n96} {} {0.000} {0.000} {0.005} {1.173} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 277
PATH 278
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[11]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {3} {(134.56, 124.57) (135.72, 124.30)} 
    NET {} {} {} {} {} {DP/RegNPC3/n47} {} {0.000} {0.000} {0.010} {1.895} {0.063} {-0.010} {} {} {} 
    INST {DP/RegNPC3/U32} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(136.62, 123.52) (136.48, 123.65)} 
    NET {} {} {} {} {} {DP/RegNPC3/n88} {} {0.000} {0.000} {0.006} {1.418} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 278
PATH 279
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[24]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(144.74, 145.91) (143.58, 146.18)} 
    NET {} {} {} {} {} {DP/RegNPC3/n60} {} {0.000} {0.000} {0.010} {1.933} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U58} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(144.02, 144.16) (144.15, 144.03)} 
    NET {} {} {} {} {} {DP/RegNPC3/n75} {} {0.000} {0.000} {0.006} {1.369} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 279
PATH 280
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[21]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {6} {(145.58, 95.51) (146.74, 95.78)} 
    NET {} {} {} {} {} {DP/RegALU3/n57} {} {0.000} {0.000} {0.010} {1.891} {0.063} {-0.010} {} {} {} 
    INST {DP/RegALU3/U40} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(146.50, 93.77) (146.36, 93.63)} 
    NET {} {} {} {} {} {DP/RegALU3/n78} {} {0.000} {0.000} {0.006} {1.443} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 280
PATH 281
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[12]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(164.50, 130.17) (163.34, 129.90)} 
    NET {} {} {} {} {} {DP/RegNPC1/n48} {} {0.000} {0.000} {0.010} {1.934} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U66} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(163.78, 131.91) (163.65, 132.05)} 
    NET {} {} {} {} {} {DP/RegNPC1/n87} {} {0.000} {0.000} {0.006} {1.383} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 281
PATH 282
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[16]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(148.92, 135.77) (147.76, 135.50)} 
    NET {} {} {} {} {} {DP/RegALU4/n52} {} {0.000} {0.000} {0.010} {1.969} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U44} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(148.78, 134.72) (148.64, 134.85)} 
    NET {} {} {} {} {} {DP/RegALU4/n83} {} {0.000} {0.000} {0.006} {1.327} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 282
PATH 283
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[28]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(137.41, 154.31) (138.57, 154.58)} 
    NET {} {} {} {} {} {DP/RegALU4/n64} {} {0.000} {0.000} {0.010} {1.961} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U68} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(137.75, 152.56) (137.62, 152.43)} 
    NET {} {} {} {} {} {DP/RegALU4/n71} {} {0.000} {0.000} {0.006} {1.329} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 283
PATH 284
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[8]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(129.16, 127.37) (128.00, 127.10)} 
    NET {} {} {} {} {} {DP/RegNPC4/n44} {} {0.000} {0.000} {0.010} {1.939} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U28} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(128.81, 129.12) (128.95, 129.25)} 
    NET {} {} {} {} {} {DP/RegNPC4/n91} {} {0.000} {0.000} {0.006} {1.355} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 284
PATH 285
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[2]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(152.34, 121.77) (151.18, 121.50)} 
    NET {} {} {} {} {} {DP/RegNPC3/n38} {} {0.000} {0.000} {0.010} {1.977} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U14} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(152.00, 120.72) (152.13, 120.85)} 
    NET {} {} {} {} {} {DP/RegNPC3/n97} {} {0.000} {0.000} {0.006} {1.313} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 285
PATH 286
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[3]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {7} {(148.54, 89.91) (147.38, 90.18)} 
    NET {} {} {} {} {} {DP/RegALU3/n39} {} {0.000} {0.000} {0.010} {1.941} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U16} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(148.77, 90.97) (148.90, 90.83)} 
    NET {} {} {} {} {} {DP/RegALU3/n96} {} {0.000} {0.000} {0.006} {1.353} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 286
PATH 287
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[24]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(159.37, 149.77) (158.21, 149.50)} 
    NET {} {} {} {} {} {DP/RegNPC2/n60} {} {0.000} {0.000} {0.010} {1.943} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U58} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(162.06, 149.77) (162.20, 149.63)} 
    NET {} {} {} {} {} {DP/RegNPC2/n75} {} {0.000} {0.000} {0.006} {1.332} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 287
PATH 288
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[18]} {CK}
  ENDPT {DP/RegB/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(93.90, 98.31) (95.06, 98.58)} 
    NET {} {} {} {} {} {DP/RegB/n54} {} {0.000} {0.000} {0.010} {1.955} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U46} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(94.25, 96.56) (94.11, 96.43)} 
    NET {} {} {} {} {} {DP/RegB/n81} {} {0.000} {0.000} {0.006} {1.312} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 288
PATH 289
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[1]} {CK}
  ENDPT {DP/RegA/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(102.64, 109.51) (103.80, 109.78)} 
    NET {} {} {} {} {} {DP/RegA/n37} {} {0.000} {0.000} {0.010} {1.978} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U12} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(102.80, 107.77) (102.66, 107.63)} 
    NET {} {} {} {} {} {DP/RegA/n98} {} {0.000} {0.000} {0.006} {1.314} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 289
PATH 290
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[2]} {CK}
  ENDPT {PC/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {5} {(167.05, 124.57) (168.21, 124.30)} 
    NET {} {} {} {} {} {PC/n38} {} {0.000} {0.000} {0.010} {1.966} {0.063} {-0.009} {} {} {} 
    INST {PC/U41} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(167.21, 126.31) (167.07, 126.45)} 
    NET {} {} {} {} {} {PC/n77} {} {0.000} {0.000} {0.006} {1.306} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 290
PATH 291
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[2]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(151.39, 129.11) (150.23, 129.38)} 
    NET {} {} {} {} {} {DP/RegALU4/n38} {} {0.000} {0.000} {0.010} {1.999} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U16} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(151.25, 127.37) (151.11, 127.23)} 
    NET {} {} {} {} {} {DP/RegALU4/n97} {} {0.000} {0.000} {0.005} {1.284} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 291
PATH 292
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[6]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(139.80, 129.11) (138.64, 129.38)} 
    NET {} {} {} {} {} {DP/RegALU4/n42} {} {0.000} {0.000} {0.010} {1.997} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U24} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(139.66, 127.37) (139.52, 127.23)} 
    NET {} {} {} {} {} {DP/RegALU4/n93} {} {0.000} {0.000} {0.005} {1.300} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 292
PATH 293
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[8]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(134.67, 129.11) (133.51, 129.38)} 
    NET {} {} {} {} {} {DP/RegALU4/n44} {} {0.000} {0.000} {0.010} {1.992} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U28} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(134.91, 127.37) (134.77, 127.23)} 
    NET {} {} {} {} {} {DP/RegALU4/n91} {} {0.000} {0.000} {0.005} {1.294} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 293
PATH 294
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[9]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(124.98, 127.37) (123.82, 127.10)} 
    NET {} {} {} {} {} {DP/RegNPC4/n45} {} {0.000} {0.000} {0.010} {1.990} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U30} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(126.92, 127.37) (127.05, 127.23)} 
    NET {} {} {} {} {} {DP/RegNPC4/n90} {} {0.000} {0.000} {0.005} {1.304} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 294
PATH 295
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[17]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(153.48, 134.71) (152.32, 134.98)} 
    NET {} {} {} {} {} {DP/RegNPC3/n53} {} {0.000} {0.000} {0.010} {1.991} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U44} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(153.52, 132.97) (153.65, 132.83)} 
    NET {} {} {} {} {} {DP/RegNPC3/n82} {} {0.000} {0.000} {0.005} {1.263} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 295
PATH 296
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[30]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(141.51, 145.91) (140.35, 146.18)} 
    NET {} {} {} {} {} {DP/RegNPC3/n66} {} {0.000} {0.000} {0.010} {1.990} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U70} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(141.56, 144.16) (141.42, 144.03)} 
    NET {} {} {} {} {} {DP/RegNPC3/n69} {} {0.000} {0.000} {0.005} {1.268} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 296
PATH 297
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[11]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(134.10, 81.51) (132.94, 81.78)} 
    NET {} {} {} {} {} {DP/RegALU3/n47} {} {0.000} {0.000} {0.010} {1.981} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U24} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(133.94, 79.77) (134.08, 79.63)} 
    NET {} {} {} {} {} {DP/RegALU3/n88} {} {0.000} {0.000} {0.005} {1.279} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 297
PATH 298
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[7]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(112.14, 117.91) (113.30, 118.18)} 
    NET {} {} {} {} {} {DP/RegIMM/n43} {} {0.000} {0.000} {0.010} {2.010} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U22} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(112.09, 118.97) (112.23, 118.83)} 
    NET {} {} {} {} {} {DP/RegIMM/n97} {} {0.000} {0.000} {0.005} {1.268} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 298
PATH 299
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[25]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(165.91, 155.37) (167.07, 155.10)} 
    NET {} {} {} {} {} {DP/RegNPC1/n61} {} {0.000} {0.000} {0.010} {1.996} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U30} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(165.87, 157.12) (166.00, 157.25)} 
    NET {} {} {} {} {} {DP/RegNPC1/n74} {} {0.000} {0.000} {0.005} {1.275} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 299
PATH 300
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[8]} {CK}
  ENDPT {PC/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(164.50, 126.31) (163.34, 126.58)} 
    NET {} {} {} {} {} {PC/n44} {} {0.000} {0.000} {0.010} {1.996} {0.063} {-0.009} {} {} {} 
    INST {PC/U49} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(164.74, 127.37) (164.60, 127.23)} 
    NET {} {} {} {} {} {PC/n69} {} {0.000} {0.000} {0.005} {1.263} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 300
PATH 301
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[15]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(138.28, 144.17) (137.12, 143.90)} 
    NET {} {} {} {} {} {DP/RegALU4/n51} {} {0.000} {0.000} {0.010} {2.023} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U42} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(138.71, 143.12) (138.57, 143.25)} 
    NET {} {} {} {} {} {DP/RegALU4/n84} {} {0.000} {0.000} {0.005} {1.254} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 301
PATH 302
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[11]} {CK}
  ENDPT {DP/RegME/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(109.48, 89.91) (110.64, 90.18)} 
    NET {} {} {} {} {} {DP/RegME/n47} {} {0.000} {0.000} {0.010} {2.024} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U32} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(109.25, 88.17) (109.12, 88.03)} 
    NET {} {} {} {} {} {DP/RegME/n88} {} {0.000} {0.000} {0.005} {1.242} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 302
PATH 303
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[31]} {CK}
  ENDPT {DP/RegME/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(107.96, 76.97) (109.12, 76.70)} 
    NET {} {} {} {} {} {DP/RegME/n67} {} {0.000} {0.000} {0.010} {2.017} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U72} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(107.73, 78.72) (107.60, 78.85)} 
    NET {} {} {} {} {} {DP/RegME/n68} {} {0.000} {0.000} {0.005} {1.247} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 303
PATH 304
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[28]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(108.34, 87.11) (109.50, 87.38)} 
    NET {} {} {} {} {} {DP/RegIMM/n64} {} {0.000} {0.000} {0.010} {2.037} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U66} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(106.41, 87.11) (106.27, 87.25)} 
    NET {} {} {} {} {} {DP/RegIMM/n81} {} {0.000} {0.000} {0.005} {1.236} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 304
PATH 305
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[0]} {CK}
  ENDPT {DP/RegA/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(106.25, 106.71) (107.41, 106.98)} 
    NET {} {} {} {} {} {DP/RegA/n36} {} {0.000} {0.000} {0.010} {2.026} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U10} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(104.31, 106.72) (104.18, 106.85)} 
    NET {} {} {} {} {} {DP/RegA/n99} {} {0.000} {0.000} {0.005} {1.232} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 305
PATH 306
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[15]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(163.36, 143.11) (162.20, 143.38)} 
    NET {} {} {} {} {} {DP/RegNPC1/n51} {} {0.000} {0.000} {0.010} {2.025} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U62} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(163.78, 141.37) (163.91, 141.23)} 
    NET {} {} {} {} {} {DP/RegNPC1/n84} {} {0.000} {0.000} {0.005} {1.226} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 306
PATH 307
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[31]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(144.55, 155.37) (143.39, 155.10)} 
    NET {} {} {} {} {} {DP/RegALU4/n67} {} {0.000} {0.000} {0.010} {2.033} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U74} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(144.78, 154.31) (144.65, 154.45)} 
    NET {} {} {} {} {} {DP/RegALU4/n68} {} {0.000} {0.000} {0.005} {1.224} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 307
PATH 308
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[28]} {CK}
  ENDPT {DP/RegME/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(111.57, 87.11) (112.73, 87.38)} 
    NET {} {} {} {} {} {DP/RegME/n64} {} {0.000} {0.000} {0.010} {2.045} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U66} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(111.16, 85.36) (111.02, 85.23)} 
    NET {} {} {} {} {} {DP/RegME/n71} {} {0.000} {0.000} {0.005} {1.188} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 308
PATH 309
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[14]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(131.06, 84.31) (129.90, 84.58)} 
    NET {} {} {} {} {} {DP/RegALU3/n50} {} {0.000} {0.000} {0.010} {2.014} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U30} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(131.66, 82.56) (131.80, 82.43)} 
    NET {} {} {} {} {} {DP/RegALU3/n85} {} {0.000} {0.000} {0.005} {1.214} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 309
PATH 310
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[16]} {CK}
  ENDPT {DP/RegB/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(100.36, 98.31) (101.52, 98.58)} 
    NET {} {} {} {} {} {DP/RegB/n52} {} {0.000} {0.000} {0.010} {2.025} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U42} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(99.38, 96.56) (99.24, 96.43)} 
    NET {} {} {} {} {} {DP/RegB/n83} {} {0.000} {0.000} {0.005} {1.209} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 310
PATH 311
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[11]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(161.84, 127.37) (160.68, 127.10)} 
    NET {} {} {} {} {} {DP/RegNPC1/n47} {} {0.000} {0.000} {0.010} {2.069} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U60} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(162.65, 129.12) (162.51, 129.25)} 
    NET {} {} {} {} {} {DP/RegNPC1/n88} {} {0.000} {0.000} {0.005} {1.182} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 311
PATH 312
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[30]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(165.45, 158.17) (164.29, 157.90)} 
    NET {} {} {} {} {} {DP/RegNPC1/n66} {} {0.000} {0.000} {0.010} {2.018} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC1/U24} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(166.06, 159.91) (166.19, 160.05)} 
    NET {} {} {} {} {} {DP/RegNPC1/n69} {} {0.000} {0.000} {0.005} {1.209} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.072} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 312
PATH 313
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[21]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {2} {(148.43, 144.17) (149.59, 143.90)} 
    NET {} {} {} {} {} {DP/RegALU4/n57} {} {0.000} {0.000} {0.010} {1.898} {0.063} {-0.010} {} {} {} 
    INST {DP/RegALU4/U54} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(149.16, 141.37) (149.02, 141.23)} 
    NET {} {} {} {} {} {DP/RegALU4/n78} {} {0.000} {0.000} {0.006} {1.451} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 313
PATH 314
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[26]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {3} {(158.99, 154.31) (157.83, 154.58)} 
    NET {} {} {} {} {} {DP/RegNPC3/n62} {} {0.000} {0.000} {0.010} {1.906} {0.063} {-0.010} {} {} {} 
    INST {DP/RegNPC3/U62} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(158.27, 151.52) (158.40, 151.65)} 
    NET {} {} {} {} {} {DP/RegNPC3/n73} {} {0.000} {0.000} {0.006} {1.474} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 314
PATH 315
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[4]} {CK}
  ENDPT {DP/RegME/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {2} {(110.05, 101.11) (111.21, 101.38)} 
    NET {} {} {} {} {} {DP/RegME/n40} {} {0.000} {0.000} {0.010} {1.906} {0.063} {-0.010} {} {} {} 
    INST {DP/RegME/U18} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(111.16, 98.31) (111.02, 98.45)} 
    NET {} {} {} {} {} {DP/RegME/n95} {} {0.000} {0.000} {0.006} {1.469} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 315
PATH 316
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[9]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(114.72, 118.97) (113.56, 118.70)} 
    NET {} {} {} {} {} {DP/RegIMM/n45} {} {0.000} {0.000} {0.010} {1.971} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U26} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(114.58, 120.72) (114.44, 120.85)} 
    NET {} {} {} {} {} {DP/RegIMM/n99} {} {0.000} {0.000} {0.006} {1.365} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 316
PATH 317
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[12]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(114.34, 126.31) (113.18, 126.58)} 
    NET {} {} {} {} {} {DP/RegIMM/n48} {} {0.000} {0.000} {0.010} {1.954} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U34} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(114.00, 127.37) (113.87, 127.23)} 
    NET {} {} {} {} {} {DP/RegIMM/n87} {} {0.000} {0.000} {0.006} {1.367} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 317
PATH 318
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[20]} {CK}
  ENDPT {DP/RegME/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(116.32, 109.51) (117.48, 109.78)} 
    NET {} {} {} {} {} {DP/RegME/n56} {} {0.000} {0.000} {0.010} {2.039} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U50} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(114.77, 110.56) (114.63, 110.43)} 
    NET {} {} {} {} {} {DP/RegME/n79} {} {0.000} {0.000} {0.006} {1.290} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 318
PATH 319
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[10]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(134.29, 87.11) (133.13, 87.38)} 
    NET {} {} {} {} {} {DP/RegALU3/n46} {} {0.000} {0.000} {0.010} {1.993} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U22} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(133.94, 85.36) (134.08, 85.23)} 
    NET {} {} {} {} {} {DP/RegALU3/n89} {} {0.000} {0.000} {0.006} {1.304} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 319
PATH 320
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[12]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(134.29, 84.31) (133.13, 84.58)} 
    NET {} {} {} {} {} {DP/RegALU3/n48} {} {0.000} {0.000} {0.010} {2.000} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U26} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(134.13, 82.56) (134.27, 82.43)} 
    NET {} {} {} {} {} {DP/RegALU3/n87} {} {0.000} {0.000} {0.006} {1.306} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 320
PATH 321
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[29]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {6} {(137.22, 81.51) (138.38, 81.78)} 
    NET {} {} {} {} {} {DP/RegALU3/n65} {} {0.000} {0.000} {0.010} {2.014} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU3/U48} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(137.19, 79.77) (137.05, 79.63)} 
    NET {} {} {} {} {} {DP/RegALU3/n70} {} {0.000} {0.000} {0.005} {1.265} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 321
PATH 322
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[8]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(114.53, 116.17) (113.37, 115.90)} 
    NET {} {} {} {} {} {DP/RegIMM/n44} {} {0.000} {0.000} {0.010} {2.021} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U24} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(114.58, 117.92) (114.44, 118.05)} 
    NET {} {} {} {} {} {DP/RegIMM/n98} {} {0.000} {0.000} {0.005} {1.299} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 322
PATH 323
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[10]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(114.53, 121.77) (113.37, 121.50)} 
    NET {} {} {} {} {} {DP/RegIMM/n46} {} {0.000} {0.000} {0.010} {2.030} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U28} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(114.58, 123.52) (114.44, 123.65)} 
    NET {} {} {} {} {} {DP/RegIMM/n90} {} {0.000} {0.000} {0.005} {1.301} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 323
PATH 324
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[29]} {CK}
  ENDPT {DP/RegB/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(101.31, 81.51) (102.47, 81.78)} 
    NET {} {} {} {} {} {DP/RegB/n65} {} {0.000} {0.000} {0.010} {2.034} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U68} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(99.38, 81.52) (99.24, 81.65)} 
    NET {} {} {} {} {} {DP/RegB/n70} {} {0.000} {0.000} {0.005} {1.283} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 324
PATH 325
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[15]} {CK}
  ENDPT {DP/RegA/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(96.94, 121.77) (98.10, 121.50)} 
    NET {} {} {} {} {} {DP/RegA/n51} {} {0.000} {0.000} {0.010} {2.041} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U40} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(95.58, 120.72) (95.44, 120.85)} 
    NET {} {} {} {} {} {DP/RegA/n84} {} {0.000} {0.000} {0.005} {1.280} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 325
PATH 326
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[26]} {CK}
  ENDPT {DP/RegA/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(101.88, 113.37) (103.04, 113.10)} 
    NET {} {} {} {} {} {DP/RegA/n62} {} {0.000} {0.000} {0.010} {2.037} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U62} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(99.75, 113.37) (99.62, 113.23)} 
    NET {} {} {} {} {} {DP/RegA/n73} {} {0.000} {0.000} {0.005} {1.242} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 326
PATH 327
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[27]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(150.14, 157.11) (151.30, 157.38)} 
    NET {} {} {} {} {} {DP/RegALU4/n63} {} {0.000} {0.000} {0.010} {2.050} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U66} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(149.72, 155.37) (149.85, 155.23)} 
    NET {} {} {} {} {} {DP/RegALU4/n72} {} {0.000} {0.000} {0.005} {1.239} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 327
PATH 328
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[0]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(125.36, 117.91) (124.20, 118.18)} 
    NET {} {} {} {} {} {DP/RegNPC4/n36} {} {0.000} {0.000} {0.010} {2.053} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U12} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(126.34, 118.97) (126.48, 118.83)} 
    NET {} {} {} {} {} {DP/RegNPC4/n99} {} {0.000} {0.000} {0.005} {1.230} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 328
PATH 329
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[3]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(166.97, 117.91) (165.81, 118.18)} 
    NET {} {} {} {} {} {DP/RegNPC2/n39} {} {0.000} {0.000} {0.010} {2.061} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U16} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(168.91, 117.92) (169.04, 118.05)} 
    NET {} {} {} {} {} {DP/RegNPC2/n96} {} {0.000} {0.000} {0.005} {1.225} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 329
PATH 330
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[13]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(112.33, 124.57) (113.49, 124.30)} 
    NET {} {} {} {} {} {DP/RegIMM/n49} {} {0.000} {0.000} {0.010} {2.048} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U36} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(111.92, 126.31) (111.78, 126.45)} 
    NET {} {} {} {} {} {DP/RegIMM/n86} {} {0.000} {0.000} {0.005} {1.241} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 330
PATH 331
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[16]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(109.86, 121.77) (111.02, 121.50)} 
    NET {} {} {} {} {} {DP/RegIMM/n52} {} {0.000} {0.000} {0.010} {2.045} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U42} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(109.25, 123.52) (109.12, 123.65)} 
    NET {} {} {} {} {} {DP/RegIMM/n69} {} {0.000} {0.000} {0.005} {1.225} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 331
PATH 332
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[9]} {CK}
  ENDPT {DP/RegA/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(96.94, 109.51) (98.10, 109.78)} 
    NET {} {} {} {} {} {DP/RegA/n45} {} {0.000} {0.000} {0.010} {2.065} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U28} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(95.77, 107.77) (95.63, 107.63)} 
    NET {} {} {} {} {} {DP/RegA/n90} {} {0.000} {0.000} {0.005} {1.228} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 332
PATH 333
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[0]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(155.76, 116.17) (154.60, 115.90)} 
    NET {} {} {} {} {} {DP/RegNPC2/n36} {} {0.000} {0.000} {0.010} {2.067} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U10} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(156.56, 117.92) (156.69, 118.05)} 
    NET {} {} {} {} {} {DP/RegNPC2/n99} {} {0.000} {0.000} {0.005} {1.208} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 333
PATH 334
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[3]} {CK}
  ENDPT {PC/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {4} {(171.34, 130.17) (170.18, 129.90)} 
    NET {} {} {} {} {} {PC/n39} {} {0.000} {0.000} {0.010} {1.920} {0.063} {-0.010} {} {} {} 
    INST {PC/U51} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(169.87, 127.37) (169.73, 127.23)} 
    NET {} {} {} {} {} {PC/n74} {} {0.000} {0.000} {0.006} {1.516} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 334
PATH 335
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[5]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(141.13, 130.17) (139.97, 129.90)} 
    NET {} {} {} {} {} {DP/RegALU4/n41} {} {0.000} {0.000} {0.010} {2.003} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U22} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(141.35, 127.37) (141.49, 127.23)} 
    NET {} {} {} {} {} {DP/RegALU4/n94} {} {0.000} {0.000} {0.006} {1.357} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 335
PATH 336
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[25]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {2} {(102.26, 96.57) (103.42, 96.30)} 
    NET {} {} {} {} {} {DP/RegIMM/n61} {} {0.000} {0.000} {0.010} {1.962} {0.063} {-0.010} {} {} {} 
    INST {DP/RegIMM/U60} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(102.42, 93.77) (102.28, 93.63)} 
    NET {} {} {} {} {} {DP/RegIMM/n78} {} {0.000} {0.000} {0.006} {1.395} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 336
PATH 337
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[20]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(154.24, 143.11) (153.08, 143.38)} 
    NET {} {} {} {} {} {DP/RegNPC3/n56} {} {0.000} {0.000} {0.010} {1.991} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U50} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(154.09, 141.37) (153.96, 141.23)} 
    NET {} {} {} {} {} {DP/RegNPC3/n79} {} {0.000} {0.000} {0.006} {1.316} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 337
PATH 338
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[11]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(131.82, 137.51) (130.66, 137.78)} 
    NET {} {} {} {} {} {DP/RegALU4/n47} {} {0.000} {0.000} {0.010} {2.052} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U34} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(133.75, 137.52) (133.89, 137.65)} 
    NET {} {} {} {} {} {DP/RegALU4/n88} {} {0.000} {0.000} {0.005} {1.270} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 338
PATH 339
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[3]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(152.15, 126.31) (150.99, 126.58)} 
    NET {} {} {} {} {} {DP/RegNPC3/n39} {} {0.000} {0.000} {0.010} {2.048} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U16} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(152.19, 124.56) (152.32, 124.43)} 
    NET {} {} {} {} {} {DP/RegNPC3/n96} {} {0.000} {0.000} {0.005} {1.259} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 339
PATH 340
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[23]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(154.81, 146.97) (153.65, 146.70)} 
    NET {} {} {} {} {} {DP/RegNPC3/n59} {} {0.000} {0.000} {0.010} {2.066} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U56} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(156.18, 148.72) (156.31, 148.85)} 
    NET {} {} {} {} {} {DP/RegNPC3/n76} {} {0.000} {0.000} {0.005} {1.278} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 340
PATH 341
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[18]} {CK}
  ENDPT {DP/RegME/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(112.90, 112.31) (114.06, 112.58)} 
    NET {} {} {} {} {} {DP/RegME/n54} {} {0.000} {0.000} {0.010} {2.052} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U46} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(113.06, 110.56) (112.92, 110.43)} 
    NET {} {} {} {} {} {DP/RegME/n81} {} {0.000} {0.000} {0.005} {1.275} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 341
PATH 342
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[15]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(109.10, 124.57) (110.26, 124.30)} 
    NET {} {} {} {} {} {DP/RegIMM/n51} {} {0.000} {0.000} {0.010} {2.046} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U40} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(109.06, 126.31) (108.93, 126.45)} 
    NET {} {} {} {} {} {DP/RegIMM/n68} {} {0.000} {0.000} {0.005} {1.283} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 342
PATH 343
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[1]} {CK}
  ENDPT {DP/RegB/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(99.03, 85.37) (100.19, 85.10)} 
    NET {} {} {} {} {} {DP/RegB/n37} {} {0.000} {0.000} {0.010} {2.052} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U12} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(97.48, 84.31) (97.34, 84.45)} 
    NET {} {} {} {} {} {DP/RegB/n98} {} {0.000} {0.000} {0.005} {1.273} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 343
PATH 344
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[14]} {CK}
  ENDPT {DP/RegB/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(98.84, 79.77) (100.00, 79.50)} 
    NET {} {} {} {} {} {DP/RegB/n50} {} {0.000} {0.000} {0.010} {2.065} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U38} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(97.67, 78.72) (97.53, 78.85)} 
    NET {} {} {} {} {} {DP/RegB/n85} {} {0.000} {0.000} {0.005} {1.268} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 344
PATH 345
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[8]} {CK}
  ENDPT {DP/RegA/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(96.75, 104.97) (97.91, 104.70)} 
    NET {} {} {} {} {} {DP/RegA/n44} {} {0.000} {0.000} {0.010} {2.046} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U26} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(95.58, 103.92) (95.44, 104.05)} 
    NET {} {} {} {} {} {DP/RegA/n91} {} {0.000} {0.000} {0.005} {1.277} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 345
PATH 346
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[31]} {CK}
  ENDPT {DP/RegA/DOUT_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(106.44, 104.97) (107.60, 104.70)} 
    NET {} {} {} {} {} {DP/RegA/n67} {} {0.000} {0.000} {0.010} {2.047} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U72} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(105.08, 103.92) (104.94, 104.05)} 
    NET {} {} {} {} {} {DP/RegA/n68} {} {0.000} {0.000} {0.005} {1.286} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 346
PATH 347
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[29]} {CK}
  ENDPT {PC/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(163.63, 163.77) (164.79, 163.50)} 
    NET {} {} {} {} {} {PC/n65} {} {0.000} {0.000} {0.010} {2.063} {0.063} {-0.009} {} {} {} 
    INST {PC/U65} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(163.22, 160.97) (163.08, 160.83)} 
    NET {} {} {} {} {} {PC/n78} {} {0.000} {0.000} {0.005} {1.275} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 347
PATH 348
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[14]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {2} {(111.76, 127.37) (112.92, 127.10)} 
    NET {} {} {} {} {} {DP/RegIMM/n50} {} {0.000} {0.000} {0.010} {2.093} {0.064} {-0.009} {} {} {} 
    INST {DP/RegIMM/U38} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(111.16, 129.12) (111.02, 129.25)} 
    NET {} {} {} {} {} {DP/RegIMM/n85} {} {0.000} {0.000} {0.005} {1.223} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 348
PATH 349
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[30]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {2} {(141.78, 157.11) (142.94, 157.38)} 
    NET {} {} {} {} {} {DP/RegALU4/n66} {} {0.000} {0.000} {0.010} {2.005} {0.063} {-0.010} {} {} {} 
    INST {DP/RegALU4/U72} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(142.12, 154.31) (141.99, 154.45)} 
    NET {} {} {} {} {} {DP/RegALU4/n69} {} {0.000} {0.000} {0.006} {1.410} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 349
PATH 350
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[17]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {6} {(145.01, 89.91) (146.17, 90.18)} 
    NET {} {} {} {} {} {DP/RegALU3/n53} {} {0.000} {0.000} {0.010} {2.003} {0.063} {-0.010} {} {} {} 
    INST {DP/RegALU3/U36} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(145.16, 87.11) (145.03, 87.25)} 
    NET {} {} {} {} {} {DP/RegALU3/n82} {} {0.000} {0.000} {0.006} {1.390} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 350
PATH 351
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[30]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {3} {(164.12, 144.17) (162.96, 143.90)} 
    NET {} {} {} {} {} {DP/RegNPC2/n66} {} {0.000} {0.000} {0.010} {1.998} {0.063} {-0.010} {} {} {} 
    INST {DP/RegNPC2/U70} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(164.16, 146.97) (164.29, 146.83)} 
    NET {} {} {} {} {} {DP/RegNPC2/n69} {} {0.000} {0.000} {0.006} {1.383} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 351
PATH 352
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[17]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {2} {(175.79, 130.17) (176.95, 129.90)} 
    NET {} {} {} {} {} {DP/RegNPC1/n53} {} {0.000} {0.000} {0.010} {1.982} {0.063} {-0.010} {} {} {} 
    INST {DP/RegNPC1/U64} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(176.13, 132.97) (176.00, 132.83)} 
    NET {} {} {} {} {} {DP/RegNPC1/n82} {} {0.000} {0.000} {0.006} {1.413} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 352
PATH 353
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[7]} {CK}
  ENDPT {PC/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {3} {(168.19, 123.51) (169.35, 123.78)} 
    NET {} {} {} {} {} {PC/n43} {} {0.000} {0.000} {0.010} {2.010} {0.063} {-0.010} {} {} {} 
    INST {PC/U55} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(168.72, 126.31) (168.59, 126.45)} 
    NET {} {} {} {} {} {PC/n70} {} {0.000} {0.000} {0.006} {1.391} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 353
PATH 354
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[12]} {CK}
  ENDPT {DP/RegA/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(105.11, 115.11) (106.27, 115.38)} 
    NET {} {} {} {} {} {DP/RegA/n48} {} {0.000} {0.000} {0.010} {2.034} {0.063} {-0.009} {} {} {} 
    INST {DP/RegA/U34} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(103.17, 115.12) (103.04, 115.25)} 
    NET {} {} {} {} {} {DP/RegA/n87} {} {0.000} {0.000} {0.006} {1.328} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 354
PATH 355
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[7]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(137.33, 130.17) (136.17, 129.90)} 
    NET {} {} {} {} {} {DP/RegALU4/n43} {} {0.000} {0.000} {0.010} {2.018} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U26} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(137.18, 127.37) (137.31, 127.23)} 
    NET {} {} {} {} {} {DP/RegALU4/n92} {} {0.000} {0.000} {0.006} {1.314} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 355
PATH 356
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[22]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {4} {(129.73, 146.97) (128.57, 146.70)} 
    NET {} {} {} {} {} {DP/RegNPC4/n58} {} {0.000} {0.000} {0.010} {2.056} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U56} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(131.09, 145.91) (131.23, 146.05)} 
    NET {} {} {} {} {} {DP/RegNPC4/n77} {} {0.000} {0.000} {0.006} {1.302} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 356
PATH 357
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[19]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(168.30, 138.57) (167.14, 138.30)} 
    NET {} {} {} {} {} {DP/RegNPC2/n55} {} {0.000} {0.000} {0.010} {2.029} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U48} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(170.81, 138.56) (170.94, 138.43)} 
    NET {} {} {} {} {} {DP/RegNPC2/n80} {} {0.000} {0.000} {0.006} {1.319} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 357
PATH 358
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[26]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(161.08, 151.51) (159.92, 151.78)} 
    NET {} {} {} {} {} {DP/RegNPC2/n62} {} {0.000} {0.000} {0.010} {2.048} {0.063} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U62} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(162.44, 152.56) (162.58, 152.43)} 
    NET {} {} {} {} {} {DP/RegNPC2/n73} {} {0.000} {0.000} {0.006} {1.298} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 358
PATH 359
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[7]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(165.26, 115.11) (164.10, 115.38)} 
    NET {} {} {} {} {} {DP/RegNPC2/n43} {} {0.000} {0.000} {0.010} {2.092} {0.064} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U24} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(166.62, 116.17) (166.76, 116.03)} 
    NET {} {} {} {} {} {DP/RegNPC2/n92} {} {0.000} {0.000} {0.005} {1.251} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 359
PATH 360
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[17]} {CK}
  ENDPT {DP/RegA/DOUT_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(95.99, 115.11) (97.15, 115.38)} 
    NET {} {} {} {} {} {DP/RegA/n53} {} {0.000} {0.000} {0.010} {2.073} {0.064} {-0.009} {} {} {} 
    INST {DP/RegA/U44} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(93.67, 115.12) (93.54, 115.25)} 
    NET {} {} {} {} {} {DP/RegA/n82} {} {0.000} {0.000} {0.005} {1.245} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 360
PATH 361
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[14]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(140.75, 135.77) (139.59, 135.50)} 
    NET {} {} {} {} {} {DP/RegNPC3/n50} {} {0.000} {0.000} {0.010} {2.110} {0.064} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U38} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.074} {0.002} {} {1} {(141.37, 137.52) (141.23, 137.65)} 
    NET {} {} {} {} {} {DP/RegNPC3/n85} {} {0.000} {0.000} {0.005} {1.191} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 361
PATH 362
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[0]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {7} {(144.06, 93.77) (145.22, 93.50)} 
    NET {} {} {} {} {} {DP/RegALU3/n36} {} {0.000} {0.000} {0.010} {1.974} {0.063} {-0.010} {} {} {} 
    INST {DP/RegALU3/U10} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(147.44, 93.77) (147.57, 93.63)} 
    NET {} {} {} {} {} {DP/RegALU3/n99} {} {0.000} {0.000} {0.006} {1.509} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 362
PATH 363
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[10]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.074}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {2} {(160.40, 118.97) (161.56, 118.70)} 
    NET {} {} {} {} {} {DP/RegNPC1/n46} {} {0.000} {0.000} {0.010} {2.029} {0.063} {-0.010} {} {} {} 
    INST {DP/RegNPC1/U72} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.074} {0.002} {} {1} {(160.94, 121.77) (160.80, 121.63)} 
    NET {} {} {} {} {} {DP/RegNPC1/n89} {} {0.000} {0.000} {0.006} {1.402} {0.074} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 363
PATH 364
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[26]} {CK}
  ENDPT {DP/RegB/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {3} {(95.42, 92.71) (96.58, 92.98)} 
    NET {} {} {} {} {} {DP/RegB/n62} {} {0.000} {0.000} {0.010} {2.042} {0.063} {-0.009} {} {} {} 
    INST {DP/RegB/U62} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(93.67, 90.97) (93.54, 90.83)} 
    NET {} {} {} {} {} {DP/RegB/n73} {} {0.000} {0.000} {0.006} {1.321} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 364
PATH 365
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[0]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(146.26, 129.11) (145.10, 129.38)} 
    NET {} {} {} {} {} {DP/RegALU4/n36} {} {0.000} {0.000} {0.010} {2.045} {0.063} {-0.009} {} {} {} 
    INST {DP/RegALU4/U12} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(146.12, 127.37) (145.98, 127.23)} 
    NET {} {} {} {} {} {DP/RegALU4/n99} {} {0.000} {0.000} {0.006} {1.311} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 365
PATH 366
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[23]} {CK}
  ENDPT {DP/RegME/DOUT_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(117.46, 103.91) (118.62, 104.18)} 
    NET {} {} {} {} {} {DP/RegME/n59} {} {0.000} {0.000} {0.010} {2.062} {0.063} {-0.009} {} {} {} 
    INST {DP/RegME/U56} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(115.53, 103.92) (115.39, 104.05)} 
    NET {} {} {} {} {} {DP/RegME/n76} {} {0.000} {0.000} {0.006} {1.305} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 366
PATH 367
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[8]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(162.03, 117.91) (160.87, 118.18)} 
    NET {} {} {} {} {} {DP/RegNPC2/n44} {} {0.000} {0.000} {0.010} {2.079} {0.064} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U26} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(164.16, 117.92) (164.03, 118.05)} 
    NET {} {} {} {} {} {DP/RegNPC2/n91} {} {0.000} {0.000} {0.006} {1.297} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 367
PATH 368
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[19]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.009} {} {2} {(109.67, 118.97) (110.83, 118.70)} 
    NET {} {} {} {} {} {DP/RegIMM/n55} {} {0.000} {0.000} {0.010} {2.068} {0.063} {-0.009} {} {} {} 
    INST {DP/RegIMM/U48} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(109.64, 120.72) (109.50, 120.85)} 
    NET {} {} {} {} {} {DP/RegIMM/n72} {} {0.000} {0.000} {0.006} {1.311} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 368
PATH 369
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[21]} {CK}
  ENDPT {DP/RegA/DOUT_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(99.41, 117.91) (100.57, 118.18)} 
    NET {} {} {} {} {} {DP/RegA/n57} {} {0.000} {0.000} {0.010} {2.123} {0.064} {-0.009} {} {} {} 
    INST {DP/RegA/U52} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(96.72, 117.92) (96.58, 118.05)} 
    NET {} {} {} {} {} {DP/RegA/n78} {} {0.000} {0.000} {0.006} {1.274} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 369
PATH 370
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[18]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(153.10, 137.51) (151.94, 137.78)} 
    NET {} {} {} {} {} {DP/RegNPC3/n54} {} {0.000} {0.000} {0.010} {2.116} {0.064} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U46} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.075} {0.002} {} {1} {(154.28, 135.77) (154.15, 135.63)} 
    NET {} {} {} {} {} {DP/RegNPC3/n81} {} {0.000} {0.000} {0.005} {1.236} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 370
PATH 371
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[28]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {6} {(137.41, 84.31) (138.57, 84.58)} 
    NET {} {} {} {} {} {DP/RegALU3/n64} {} {0.000} {0.000} {0.010} {2.126} {0.064} {-0.009} {} {} {} 
    INST {DP/RegALU3/U62} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.075} {0.002} {} {1} {(136.62, 82.56) (136.48, 82.43)} 
    NET {} {} {} {} {} {DP/RegALU3/n71} {} {0.000} {0.000} {0.005} {1.228} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 371
PATH 372
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[5]} {CK}
  ENDPT {DP/RegB/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(99.22, 88.17) (100.38, 87.90)} 
    NET {} {} {} {} {} {DP/RegB/n41} {} {0.000} {0.000} {0.010} {2.122} {0.064} {-0.009} {} {} {} 
    INST {DP/RegB/U20} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.075} {0.002} {} {1} {(97.67, 87.11) (97.53, 87.25)} 
    NET {} {} {} {} {} {DP/RegB/n94} {} {0.000} {0.000} {0.005} {1.261} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 372
PATH 373
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[6]} {CK}
  ENDPT {DP/RegB/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(101.88, 87.11) (103.04, 87.38)} 
    NET {} {} {} {} {} {DP/RegB/n42} {} {0.000} {0.000} {0.010} {2.118} {0.064} {-0.009} {} {} {} 
    INST {DP/RegB/U22} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.075} {0.002} {} {1} {(99.75, 87.11) (99.62, 87.25)} 
    NET {} {} {} {} {} {DP/RegB/n93} {} {0.000} {0.000} {0.005} {1.256} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 373
PATH 374
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[12]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {3} {(157.47, 127.37) (156.31, 127.10)} 
    NET {} {} {} {} {} {DP/RegNPC2/n48} {} {0.000} {0.000} {0.010} {2.046} {0.063} {-0.010} {} {} {} 
    INST {DP/RegNPC2/U34} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(159.59, 129.12) (159.73, 129.25)} 
    NET {} {} {} {} {} {DP/RegNPC2/n87} {} {0.000} {0.000} {0.006} {1.371} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 374
PATH 375
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[6]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {2} {(112.14, 120.71) (113.30, 120.98)} 
    NET {} {} {} {} {} {DP/RegIMM/n42} {} {0.000} {0.000} {0.010} {2.056} {0.063} {-0.010} {} {} {} 
    INST {DP/RegIMM/U20} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(111.91, 123.52) (112.04, 123.65)} 
    NET {} {} {} {} {} {DP/RegIMM/n96} {} {0.000} {0.000} {0.006} {1.358} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 375
PATH 376
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[25]} {CK}
  ENDPT {DP/RegA/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {3} {(95.99, 113.37) (97.15, 113.10)} 
    NET {} {} {} {} {} {DP/RegA/n61} {} {0.000} {0.000} {0.010} {2.053} {0.063} {-0.010} {} {} {} 
    INST {DP/RegA/U60} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(93.67, 113.37) (93.54, 113.23)} 
    NET {} {} {} {} {} {DP/RegA/n74} {} {0.000} {0.000} {0.006} {1.351} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 376
PATH 377
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[9]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {2} {(162.68, 120.71) (163.84, 120.98)} 
    NET {} {} {} {} {} {DP/RegNPC1/n45} {} {0.000} {0.000} {0.010} {2.062} {0.063} {-0.010} {} {} {} 
    INST {DP/RegNPC1/U58} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(162.46, 123.52) (162.32, 123.65)} 
    NET {} {} {} {} {} {DP/RegNPC1/n90} {} {0.000} {0.000} {0.006} {1.385} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 377
PATH 378
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[30]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(127.83, 152.57) (126.67, 152.30)} 
    NET {} {} {} {} {} {DP/RegNPC4/n66} {} {0.000} {0.000} {0.010} {2.078} {0.064} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U72} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(130.34, 152.56) (130.47, 152.43)} 
    NET {} {} {} {} {} {DP/RegNPC4/n69} {} {0.000} {0.000} {0.006} {1.342} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 378
PATH 379
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[22]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(165.26, 145.91) (164.10, 146.18)} 
    NET {} {} {} {} {} {DP/RegNPC2/n58} {} {0.000} {0.000} {0.010} {2.081} {0.064} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U54} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(167.96, 145.91) (168.09, 146.05)} 
    NET {} {} {} {} {} {DP/RegNPC2/n77} {} {0.000} {0.000} {0.006} {1.330} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 379
PATH 380
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[3]} {CK}
  ENDPT {DP/RegA/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(98.08, 106.71) (99.24, 106.98)} 
    NET {} {} {} {} {} {DP/RegA/n39} {} {0.000} {0.000} {0.010} {2.089} {0.064} {-0.009} {} {} {} 
    INST {DP/RegA/U16} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(95.77, 106.72) (95.63, 106.85)} 
    NET {} {} {} {} {} {DP/RegA/n96} {} {0.000} {0.000} {0.006} {1.317} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 380
PATH 381
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[11]} {CK}
  ENDPT {DP/RegA/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(105.30, 116.17) (106.46, 115.90)} 
    NET {} {} {} {} {} {DP/RegA/n47} {} {0.000} {0.000} {0.010} {2.086} {0.064} {-0.009} {} {} {} 
    INST {DP/RegA/U32} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(103.17, 116.17) (103.04, 116.03)} 
    NET {} {} {} {} {} {DP/RegA/n88} {} {0.000} {0.000} {0.006} {1.315} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 381
PATH 382
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[2]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(127.07, 120.71) (125.91, 120.98)} 
    NET {} {} {} {} {} {DP/RegNPC4/n38} {} {0.000} {0.000} {0.010} {2.104} {0.064} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U16} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(128.44, 118.97) (128.57, 118.83)} 
    NET {} {} {} {} {} {DP/RegNPC4/n97} {} {0.000} {0.000} {0.006} {1.279} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 382
PATH 383
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[6]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {4} {(124.22, 124.57) (123.06, 124.30)} 
    NET {} {} {} {} {} {DP/RegNPC4/n42} {} {0.000} {0.000} {0.010} {2.074} {0.064} {-0.009} {} {} {} 
    INST {DP/RegNPC4/U24} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(126.34, 124.56) (126.48, 124.43)} 
    NET {} {} {} {} {} {DP/RegNPC4/n93} {} {0.000} {0.000} {0.006} {1.309} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 383
PATH 384
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[26]} {CK}
  ENDPT {DP/RegME/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {2} {(115.37, 95.51) (116.53, 95.78)} 
    NET {} {} {} {} {} {DP/RegME/n62} {} {0.000} {0.000} {0.010} {2.076} {0.064} {-0.009} {} {} {} 
    INST {DP/RegME/U62} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(113.44, 95.52) (113.30, 95.65)} 
    NET {} {} {} {} {} {DP/RegME/n73} {} {0.000} {0.000} {0.006} {1.311} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 384
PATH 385
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[10]} {CK}
  ENDPT {DP/RegA/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(107.77, 112.31) (108.93, 112.58)} 
    NET {} {} {} {} {} {DP/RegA/n46} {} {0.000} {0.000} {0.010} {2.104} {0.064} {-0.009} {} {} {} 
    INST {DP/RegA/U30} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(105.27, 112.31) (105.13, 112.45)} 
    NET {} {} {} {} {} {DP/RegA/n89} {} {0.000} {0.000} {0.006} {1.291} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 385
PATH 386
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[6]} {CK}
  ENDPT {PC/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {4} {(172.56, 126.31) (173.72, 126.58)} 
    NET {} {} {} {} {} {PC/n42} {} {0.000} {0.000} {0.010} {2.080} {0.064} {-0.009} {} {} {} 
    INST {PC/U53} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(169.87, 126.31) (169.73, 126.45)} 
    NET {} {} {} {} {} {PC/n71} {} {0.000} {0.000} {0.006} {1.318} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 386
PATH 387
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[7]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {2} {(168.19, 118.97) (169.35, 118.70)} 
    NET {} {} {} {} {} {DP/RegNPC1/n43} {} {0.000} {0.000} {0.010} {2.014} {0.063} {-0.010} {} {} {} 
    INST {DP/RegNPC1/U54} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(169.09, 121.77) (169.23, 121.63)} 
    NET {} {} {} {} {} {DP/RegNPC1/n92} {} {0.000} {0.000} {0.006} {1.507} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 387
PATH 388
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[3]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {2} {(106.63, 121.77) (107.79, 121.50)} 
    NET {} {} {} {} {} {DP/RegIMM/n39} {} {0.000} {0.000} {0.010} {2.067} {0.063} {-0.010} {} {} {} 
    INST {DP/RegIMM/U14} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(106.78, 124.56) (106.65, 124.43)} 
    NET {} {} {} {} {} {DP/RegIMM/n93} {} {0.000} {0.000} {0.006} {1.407} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 388
PATH 389
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[12]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {2} {(128.40, 130.17) (127.24, 129.90)} 
    NET {} {} {} {} {} {DP/RegNPC4/n48} {} {0.000} {0.000} {0.010} {2.088} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC4/U36} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(129.00, 132.97) (129.14, 132.83)} 
    NET {} {} {} {} {} {DP/RegNPC4/n87} {} {0.000} {0.000} {0.006} {1.359} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 389
PATH 390
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[2]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(164.69, 116.17) (163.53, 115.90)} 
    NET {} {} {} {} {} {DP/RegNPC2/n38} {} {0.000} {0.000} {0.010} {2.096} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC2/U14} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(165.69, 118.97) (165.55, 118.83)} 
    NET {} {} {} {} {} {DP/RegNPC2/n97} {} {0.000} {0.000} {0.006} {1.335} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 390
PATH 391
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[13]} {CK}
  ENDPT {DP/RegB/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(104.54, 79.77) (105.70, 79.50)} 
    NET {} {} {} {} {} {DP/RegB/n49} {} {0.000} {0.000} {0.010} {2.072} {0.064} {-0.010} {} {} {} 
    INST {DP/RegB/U36} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(101.84, 79.77) (101.71, 79.63)} 
    NET {} {} {} {} {} {DP/RegB/n86} {} {0.000} {0.000} {0.006} {1.359} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 391
PATH 392
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[20]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {6} {(149.76, 99.37) (150.92, 99.10)} 
    NET {} {} {} {} {} {DP/RegALU3/n56} {} {0.000} {0.000} {0.010} {2.105} {0.064} {-0.009} {} {} {} 
    INST {DP/RegALU3/U54} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(149.34, 96.56) (149.21, 96.43)} 
    NET {} {} {} {} {} {DP/RegALU3/n79} {} {0.000} {0.000} {0.006} {1.325} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 392
PATH 393
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[16]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(166.59, 131.91) (165.43, 132.18)} 
    NET {} {} {} {} {} {DP/RegNPC2/n52} {} {0.000} {0.000} {0.010} {2.120} {0.064} {-0.009} {} {} {} 
    INST {DP/RegNPC2/U42} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(168.72, 130.16) (168.85, 130.03)} 
    NET {} {} {} {} {} {DP/RegNPC2/n83} {} {0.000} {0.000} {0.006} {1.315} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 393
PATH 394
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[3]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {2} {(146.64, 131.91) (145.48, 132.18)} 
    NET {} {} {} {} {} {DP/RegALU4/n39} {} {0.000} {0.000} {0.010} {2.144} {0.064} {-0.009} {} {} {} 
    INST {DP/RegALU4/U18} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(148.78, 131.91) (148.64, 132.05)} 
    NET {} {} {} {} {} {DP/RegALU4/n96} {} {0.000} {0.000} {0.006} {1.277} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 394
PATH 395
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[22]} {CK}
  ENDPT {DP/RegB/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(101.12, 102.17) (102.28, 101.90)} 
    NET {} {} {} {} {} {DP/RegB/n58} {} {0.000} {0.000} {0.010} {2.125} {0.064} {-0.009} {} {} {} 
    INST {DP/RegB/U54} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(100.70, 99.37) (100.57, 99.23)} 
    NET {} {} {} {} {} {DP/RegB/n77} {} {0.000} {0.000} {0.006} {1.304} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 395
PATH 396
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[1]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.009} {} {3} {(146.83, 123.51) (145.67, 123.78)} 
    NET {} {} {} {} {} {DP/RegNPC3/n37} {} {0.000} {0.000} {0.010} {2.166} {0.064} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U12} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.075} {0.002} {} {1} {(147.44, 121.77) (147.31, 121.63)} 
    NET {} {} {} {} {} {DP/RegNPC3/n98} {} {0.000} {0.000} {0.005} {1.222} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 396
PATH 397
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[25]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {4} {(136.57, 148.71) (135.41, 148.98)} 
    NET {} {} {} {} {} {DP/RegNPC4/n61} {} {0.000} {0.000} {0.010} {2.017} {0.063} {-0.010} {} {} {} 
    INST {DP/RegNPC4/U62} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.012} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(135.84, 145.91) (135.98, 146.05)} 
    NET {} {} {} {} {} {DP/RegNPC4/n74} {} {0.000} {0.000} {0.006} {1.550} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 397
PATH 398
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[1]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {7} {(148.92, 95.51) (147.76, 95.78)} 
    NET {} {} {} {} {} {DP/RegALU3/n37} {} {0.000} {0.000} {0.010} {2.047} {0.063} {-0.010} {} {} {} 
    INST {DP/RegALU3/U12} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(148.58, 92.72) (148.71, 92.85)} 
    NET {} {} {} {} {} {DP/RegALU3/n98} {} {0.000} {0.000} {0.006} {1.473} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 398
PATH 399
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[6]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {2} {(175.60, 116.17) (176.76, 115.90)} 
    NET {} {} {} {} {} {DP/RegNPC1/n42} {} {0.000} {0.000} {0.010} {2.081} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC1/U52} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(176.13, 120.72) (176.00, 120.85)} 
    NET {} {} {} {} {} {DP/RegNPC1/n93} {} {0.000} {0.000} {0.006} {1.419} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 399
PATH 400
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[10]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {4} {(127.26, 126.31) (126.10, 126.58)} 
    NET {} {} {} {} {} {DP/RegNPC4/n46} {} {0.000} {0.000} {0.010} {2.121} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC4/U32} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(129.57, 126.31) (129.71, 126.45)} 
    NET {} {} {} {} {} {DP/RegNPC4/n89} {} {0.000} {0.000} {0.006} {1.336} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 400
PATH 401
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[14]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {4} {(127.45, 134.71) (126.29, 134.98)} 
    NET {} {} {} {} {} {DP/RegNPC4/n50} {} {0.000} {0.000} {0.010} {2.104} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC4/U40} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(129.57, 134.72) (129.71, 134.85)} 
    NET {} {} {} {} {} {DP/RegNPC4/n85} {} {0.000} {0.000} {0.006} {1.337} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 401
PATH 402
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[12]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(139.23, 134.71) (138.07, 134.98)} 
    NET {} {} {} {} {} {DP/RegNPC3/n48} {} {0.000} {0.000} {0.010} {2.106} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC3/U34} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(141.37, 132.97) (141.23, 132.83)} 
    NET {} {} {} {} {} {DP/RegNPC3/n87} {} {0.000} {0.000} {0.006} {1.342} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 402
PATH 403
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[25]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(153.67, 148.71) (152.51, 148.98)} 
    NET {} {} {} {} {} {DP/RegNPC3/n61} {} {0.000} {0.000} {0.010} {2.119} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC3/U60} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(156.00, 149.77) (155.86, 149.63)} 
    NET {} {} {} {} {} {DP/RegNPC3/n74} {} {0.000} {0.000} {0.006} {1.345} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 403
PATH 404
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[19]} {CK}
  ENDPT {DP/RegA/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(102.45, 112.31) (103.61, 112.58)} 
    NET {} {} {} {} {} {DP/RegA/n55} {} {0.000} {0.000} {0.010} {2.129} {0.064} {-0.010} {} {} {} 
    INST {DP/RegA/U48} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(99.75, 112.31) (99.62, 112.45)} 
    NET {} {} {} {} {} {DP/RegA/n80} {} {0.000} {0.000} {0.006} {1.363} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 404
PATH 405
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[18]} {CK}
  ENDPT {PC/DOUT_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(170.66, 137.51) (171.82, 137.78)} 
    NET {} {} {} {} {} {PC/n54} {} {0.000} {0.000} {0.010} {2.134} {0.064} {-0.010} {} {} {} 
    INST {PC/U23} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(168.16, 137.52) (168.02, 137.65)} 
    NET {} {} {} {} {} {PC/n90} {} {0.000} {0.000} {0.006} {1.358} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 405
PATH 406
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[15]} {CK}
  ENDPT {DP/RegME/DOUT_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.011} {} {0.064} {-0.009} {} {2} {(112.14, 76.97) (113.30, 76.70)} 
    NET {} {} {} {} {} {DP/RegME/n51} {} {0.000} {0.000} {0.011} {2.192} {0.064} {-0.009} {} {} {} 
    INST {DP/RegME/U40} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(110.78, 78.72) (110.64, 78.85)} 
    NET {} {} {} {} {} {DP/RegME/n84} {} {0.000} {0.000} {0.006} {1.269} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 406
PATH 407
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[13]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.011} {} {0.064} {-0.009} {} {3} {(142.46, 134.71) (141.30, 134.98)} 
    NET {} {} {} {} {} {DP/RegNPC3/n49} {} {0.000} {0.000} {0.011} {2.203} {0.064} {-0.009} {} {} {} 
    INST {DP/RegNPC3/U36} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.075} {0.002} {} {1} {(143.08, 132.97) (142.94, 132.83)} 
    NET {} {} {} {} {} {DP/RegNPC3/n86} {} {0.000} {0.000} {0.005} {1.221} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 407
PATH 408
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC3/DOUT_reg[5]} {CK}
  ENDPT {DP/RegNPC3/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC3/DOUT_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC3/DOUT_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.010} {} {3} {(142.08, 123.51) (140.92, 123.78)} 
    NET {} {} {} {} {} {DP/RegNPC3/n41} {} {0.000} {0.000} {0.010} {2.056} {0.063} {-0.010} {} {} {} 
    INST {DP/RegNPC3/U20} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.012} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(141.75, 120.72) (141.61, 120.85)} 
    NET {} {} {} {} {} {DP/RegNPC3/n94} {} {0.000} {0.000} {0.006} {1.514} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 408
PATH 409
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC1/DOUT_reg[1]} {CK}
  ENDPT {DP/RegNPC1/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC1/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC1/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {2} {(158.69, 117.91) (159.85, 118.18)} 
    NET {} {} {} {} {} {DP/RegNPC1/n37} {} {0.000} {0.000} {0.010} {2.081} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC1/U42} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(159.22, 121.77) (159.09, 121.63)} 
    NET {} {} {} {} {} {DP/RegNPC1/n98} {} {0.000} {0.000} {0.006} {1.497} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 409
PATH 410
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[12]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {2} {(135.81, 143.11) (134.65, 143.38)} 
    NET {} {} {} {} {} {DP/RegALU4/n48} {} {0.000} {0.000} {0.010} {2.119} {0.064} {-0.010} {} {} {} 
    INST {DP/RegALU4/U36} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(135.66, 140.31) (135.53, 140.45)} 
    NET {} {} {} {} {} {DP/RegALU4/n87} {} {0.000} {0.000} {0.006} {1.424} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 410
PATH 411
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[5]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {2} {(106.82, 123.51) (107.98, 123.78)} 
    NET {} {} {} {} {} {DP/RegIMM/n41} {} {0.000} {0.000} {0.010} {2.132} {0.064} {-0.010} {} {} {} 
    INST {DP/RegIMM/U18} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(106.59, 126.31) (106.46, 126.45)} 
    NET {} {} {} {} {} {DP/RegIMM/n95} {} {0.000} {0.000} {0.006} {1.388} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 411
PATH 412
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[16]} {CK}
  ENDPT {DP/RegA/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(108.34, 110.57) (109.50, 110.30)} 
    NET {} {} {} {} {} {DP/RegA/n52} {} {0.000} {0.000} {0.010} {2.115} {0.064} {-0.010} {} {} {} 
    INST {DP/RegA/U42} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(105.45, 110.56) (105.32, 110.43)} 
    NET {} {} {} {} {} {DP/RegA/n83} {} {0.000} {0.000} {0.006} {1.389} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 412
PATH 413
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[19]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {2} {(143.68, 143.11) (144.84, 143.38)} 
    NET {} {} {} {} {} {DP/RegALU4/n55} {} {0.000} {0.000} {0.010} {2.150} {0.064} {-0.010} {} {} {} 
    INST {DP/RegALU4/U50} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(143.63, 140.31) (143.77, 140.45)} 
    NET {} {} {} {} {} {DP/RegALU4/n80} {} {0.000} {0.000} {0.006} {1.361} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 413
PATH 414
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[11]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(157.09, 124.57) (155.93, 124.30)} 
    NET {} {} {} {} {} {DP/RegNPC2/n47} {} {0.000} {0.000} {0.010} {2.146} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC2/U32} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(159.41, 124.56) (159.54, 124.43)} 
    NET {} {} {} {} {} {DP/RegNPC2/n88} {} {0.000} {0.000} {0.006} {1.362} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 414
PATH 415
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[24]} {CK}
  ENDPT {DP/RegA/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(102.45, 110.57) (103.61, 110.30)} 
    NET {} {} {} {} {} {DP/RegA/n60} {} {0.000} {0.000} {0.010} {2.147} {0.064} {-0.010} {} {} {} 
    INST {DP/RegA/U58} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(99.75, 110.56) (99.62, 110.43)} 
    NET {} {} {} {} {} {DP/RegA/n75} {} {0.000} {0.000} {0.006} {1.331} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 415
PATH 416
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[28]} {CK}
  ENDPT {DP/RegA/DOUT_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(107.58, 107.77) (108.74, 107.50)} 
    NET {} {} {} {} {} {DP/RegA/n64} {} {0.000} {0.000} {0.010} {2.135} {0.064} {-0.010} {} {} {} 
    INST {DP/RegA/U66} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(105.27, 107.77) (105.13, 107.63)} 
    NET {} {} {} {} {} {DP/RegA/n71} {} {0.000} {0.000} {0.006} {1.353} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 416
PATH 417
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[11]} {CK}
  ENDPT {PC/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {2} {(156.79, 130.17) (157.95, 129.90)} 
    NET {} {} {} {} {} {PC/n47} {} {0.000} {0.000} {0.010} {2.158} {0.064} {-0.010} {} {} {} 
    INST {PC/U27} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(155.05, 131.91) (154.91, 132.05)} 
    NET {} {} {} {} {} {PC/n97} {} {0.000} {0.000} {0.006} {1.319} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 417
PATH 418
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegB/DOUT_reg[11]} {CK}
  ENDPT {DP/RegB/DOUT_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegB/DOUT_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegB/DOUT_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(101.69, 89.91) (102.85, 90.18)} 
    NET {} {} {} {} {} {DP/RegB/n47} {} {0.000} {0.000} {0.010} {2.136} {0.064} {-0.010} {} {} {} 
    INST {DP/RegB/U32} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(99.19, 89.92) (99.05, 90.05)} 
    NET {} {} {} {} {} {DP/RegB/n88} {} {0.000} {0.000} {0.006} {1.379} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 418
PATH 419
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[9]} {CK}
  ENDPT {PC/DOUT_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(157.93, 126.31) (159.09, 126.58)} 
    NET {} {} {} {} {} {PC/n45} {} {0.000} {0.000} {0.010} {2.136} {0.064} {-0.010} {} {} {} 
    INST {PC/U35} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(154.85, 126.31) (154.72, 126.45)} 
    NET {} {} {} {} {} {PC/n68} {} {0.000} {0.000} {0.006} {1.394} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 419
PATH 420
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegME/DOUT_reg[22]} {CK}
  ENDPT {DP/RegME/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegME/DOUT_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegME/DOUT_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {2} {(118.41, 104.97) (119.57, 104.70)} 
    NET {} {} {} {} {} {DP/RegME/n58} {} {0.000} {0.000} {0.010} {2.169} {0.064} {-0.010} {} {} {} 
    INST {DP/RegME/U54} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(116.28, 104.97) (116.15, 104.83)} 
    NET {} {} {} {} {} {DP/RegME/n77} {} {0.000} {0.000} {0.006} {1.330} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 420
PATH 421
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[29]} {CK}
  ENDPT {DP/RegA/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(107.77, 109.51) (108.93, 109.78)} 
    NET {} {} {} {} {} {DP/RegA/n65} {} {0.000} {0.000} {0.010} {2.172} {0.064} {-0.010} {} {} {} 
    INST {DP/RegA/U68} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(105.27, 109.52) (105.13, 109.65)} 
    NET {} {} {} {} {} {DP/RegA/n70} {} {0.000} {0.000} {0.006} {1.347} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 421
PATH 422
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[2]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.011} {} {0.064} {-0.009} {} {2} {(105.30, 127.37) (106.46, 127.10)} 
    NET {} {} {} {} {} {DP/RegIMM/n38} {} {0.000} {0.000} {0.011} {2.228} {0.064} {-0.009} {} {} {} 
    INST {DP/RegIMM/U12} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(103.94, 129.12) (103.80, 129.25)} 
    NET {} {} {} {} {} {DP/RegIMM/n92} {} {0.000} {0.000} {0.006} {1.281} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 422
PATH 423
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU4/DOUT_reg[24]} {CK}
  ENDPT {DP/RegALU4/DOUT_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU4/DOUT_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU4/DOUT_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {2} {(146.53, 157.11) (147.69, 157.38)} 
    NET {} {} {} {} {} {DP/RegALU4/n60} {} {0.000} {0.000} {0.010} {2.136} {0.064} {-0.010} {} {} {} 
    INST {DP/RegALU4/U60} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.012} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(147.44, 154.31) (147.31, 154.45)} 
    NET {} {} {} {} {} {DP/RegALU4/n75} {} {0.000} {0.000} {0.006} {1.512} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 423
PATH 424
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[7]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {6} {(137.90, 90.97) (136.74, 90.70)} 
    NET {} {} {} {} {} {DP/RegALU3/n43} {} {0.000} {0.000} {0.010} {2.140} {0.064} {-0.010} {} {} {} 
    INST {DP/RegALU3/U20} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(137.94, 88.17) (137.81, 88.03)} 
    NET {} {} {} {} {} {DP/RegALU3/n92} {} {0.000} {0.000} {0.006} {1.443} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 424
PATH 425
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[13]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.011} {} {0.064} {-0.010} {} {3} {(156.90, 132.97) (155.74, 132.70)} 
    NET {} {} {} {} {} {DP/RegNPC2/n49} {} {0.000} {0.000} {0.011} {2.193} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC2/U36} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(159.59, 132.97) (159.73, 132.83)} 
    NET {} {} {} {} {} {DP/RegNPC2/n86} {} {0.000} {0.000} {0.006} {1.361} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 425
PATH 426
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[14]} {CK}
  ENDPT {DP/RegA/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(96.37, 116.17) (97.53, 115.90)} 
    NET {} {} {} {} {} {DP/RegA/n50} {} {0.000} {0.000} {0.010} {2.170} {0.064} {-0.010} {} {} {} 
    INST {DP/RegA/U38} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(93.11, 116.17) (92.97, 116.03)} 
    NET {} {} {} {} {} {DP/RegA/n85} {} {0.000} {0.000} {0.006} {1.386} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 426
PATH 427
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[22]} {CK}
  ENDPT {DP/RegA/DOUT_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(99.03, 118.97) (100.19, 118.70)} 
    NET {} {} {} {} {} {DP/RegA/n58} {} {0.000} {0.000} {0.010} {2.169} {0.064} {-0.010} {} {} {} 
    INST {DP/RegA/U54} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(95.58, 118.97) (95.44, 118.83)} 
    NET {} {} {} {} {} {DP/RegA/n77} {} {0.000} {0.000} {0.006} {1.389} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 427
PATH 428
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegIMM/DOUT_reg[29]} {CK}
  ENDPT {DP/RegIMM/DOUT_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegIMM/DOUT_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegIMM/DOUT_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {2} {(104.54, 81.51) (105.70, 81.78)} 
    NET {} {} {} {} {} {DP/RegIMM/n65} {} {0.000} {0.000} {0.010} {2.173} {0.064} {-0.010} {} {} {} 
    INST {DP/RegIMM/U68} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(104.12, 85.36) (103.99, 85.23)} 
    NET {} {} {} {} {} {DP/RegIMM/n82} {} {0.000} {0.000} {0.006} {1.365} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 428
PATH 429
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[16]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.011} {} {0.064} {-0.010} {} {4} {(126.12, 137.51) (124.96, 137.78)} 
    NET {} {} {} {} {} {DP/RegNPC4/n52} {} {0.000} {0.000} {0.011} {2.203} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC4/U44} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(127.87, 135.77) (128.00, 135.63)} 
    NET {} {} {} {} {} {DP/RegNPC4/n83} {} {0.000} {0.000} {0.006} {1.344} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 429
PATH 430
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC2/DOUT_reg[14]} {CK}
  ENDPT {DP/RegNPC2/DOUT_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC2/DOUT_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC2/DOUT_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.011} {} {0.064} {-0.010} {} {3} {(156.14, 141.37) (154.98, 141.10)} 
    NET {} {} {} {} {} {DP/RegNPC2/n50} {} {0.000} {0.000} {0.011} {2.198} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC2/U38} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(158.08, 141.37) (158.21, 141.23)} 
    NET {} {} {} {} {} {DP/RegNPC2/n85} {} {0.000} {0.000} {0.006} {1.314} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.073} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 430
PATH 431
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {PC/DOUT_reg[26]} {CK}
  ENDPT {PC/DOUT_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {PC/DOUT_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {PC/DOUT_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.010} {} {3} {(164.58, 166.57) (165.74, 166.30)} 
    NET {} {} {} {} {} {PC/n62} {} {0.000} {0.000} {0.010} {2.170} {0.064} {-0.010} {} {} {} 
    INST {PC/U57} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(164.35, 162.72) (164.22, 162.85)} 
    NET {} {} {} {} {} {PC/n81} {} {0.000} {0.000} {0.006} {1.426} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 431
PATH 432
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegA/DOUT_reg[4]} {CK}
  ENDPT {DP/RegA/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegA/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegA/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.011} {} {0.064} {-0.010} {} {3} {(100.36, 103.91) (101.52, 104.18)} 
    NET {} {} {} {} {} {DP/RegA/n40} {} {0.000} {0.000} {0.011} {2.228} {0.064} {-0.010} {} {} {} 
    INST {DP/RegA/U18} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.075} {0.002} {} {1} {(98.23, 103.92) (98.10, 104.05)} 
    NET {} {} {} {} {} {DP/RegA/n95} {} {0.000} {0.000} {0.006} {1.385} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 432
PATH 433
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD4/DOUT_reg[3]} {CK}
  ENDPT {DP/RegRD4/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD4/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD4/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {11} {(89.34, 145.91) (90.50, 146.18)} 
    NET {} {} {} {} {} {DP/RegRD4/n12} {} {0.000} {0.000} {0.010} {1.820} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD4/U12} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(90.45, 146.97) (90.31, 146.72)} 
    NET {} {} {} {} {} {DP/RegRD4/n15} {} {0.000} {0.000} {0.005} {1.391} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 433
PATH 434
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD2/DOUT_reg[3]} {CK}
  ENDPT {DP/RegRD2/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD2/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.075}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD2/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {2} {(101.61, 144.17) (100.45, 143.90)} 
    NET {} {} {} {} {} {DP/RegRD2/n12} {} {0.000} {0.000} {0.010} {1.876} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD2/U12} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.075} {0.002} {} {1} {(101.28, 143.12) (101.14, 143.35)} 
    NET {} {} {} {} {} {DP/RegRD2/n15} {} {0.000} {0.000} {0.005} {1.275} {0.075} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 434
PATH 435
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD4/DOUT_reg[4]} {CK}
  ENDPT {DP/RegRD4/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD4/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD4/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {8} {(89.72, 149.77) (90.88, 149.50)} 
    NET {} {} {} {} {} {DP/RegRD4/n13} {} {0.000} {0.000} {0.010} {1.864} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD4/U4} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(90.06, 148.72) (89.93, 148.96)} 
    NET {} {} {} {} {} {DP/RegRD4/n14} {} {0.000} {0.000} {0.005} {1.311} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 435
PATH 436
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD4/DOUT_reg[0]} {CK}
  ENDPT {DP/RegRD4/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD4/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD4/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {10} {(89.15, 144.17) (90.31, 143.90)} 
    NET {} {} {} {} {} {DP/RegRD4/n9} {} {0.000} {0.000} {0.010} {1.876} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD4/U8} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(91.20, 144.16) (91.07, 143.93)} 
    NET {} {} {} {} {} {DP/RegRD4/n18} {} {0.000} {0.000} {0.005} {1.328} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 436
PATH 437
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD2/DOUT_reg[0]} {CK}
  ENDPT {DP/RegRD2/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD2/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD2/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {2} {(99.60, 140.31) (100.76, 140.58)} 
    NET {} {} {} {} {} {DP/RegRD2/n9} {} {0.000} {0.000} {0.010} {1.862} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD2/U6} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(100.33, 138.56) (100.19, 138.33)} 
    NET {} {} {} {} {} {DP/RegRD2/n18} {} {0.000} {0.000} {0.005} {1.307} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 437
PATH 438
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD3/DOUT_reg[2]} {CK}
  ENDPT {DP/RegRD3/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD3/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD3/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {5} {(96.56, 149.77) (97.72, 149.50)} 
    NET {} {} {} {} {} {DP/RegRD3/n11} {} {0.000} {0.000} {0.010} {1.874} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD3/U10} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(99.00, 149.77) (98.86, 149.53)} 
    NET {} {} {} {} {} {DP/RegRD3/n16} {} {0.000} {0.000} {0.005} {1.410} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 438
PATH 439
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD4/DOUT_reg[2]} {CK}
  ENDPT {DP/RegRD4/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD4/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD4/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {12} {(93.90, 151.51) (95.06, 151.78)} 
    NET {} {} {} {} {} {DP/RegRD4/n11} {} {0.000} {0.000} {0.010} {1.947} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD4/U6} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(93.86, 149.77) (93.73, 149.53)} 
    NET {} {} {} {} {} {DP/RegRD4/n16} {} {0.000} {0.000} {0.005} {1.244} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 439
PATH 440
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD3/DOUT_reg[3]} {CK}
  ENDPT {DP/RegRD3/DOUT_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD3/DOUT_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD3/DOUT_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {5} {(98.19, 146.97) (97.03, 146.70)} 
    NET {} {} {} {} {} {DP/RegRD3/n12} {} {0.000} {0.000} {0.010} {1.959} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD3/U12} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(98.42, 145.91) (98.29, 146.16)} 
    NET {} {} {} {} {} {DP/RegRD3/n15} {} {0.000} {0.000} {0.005} {1.258} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 440
PATH 441
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegNPC4/DOUT_reg[5]} {CK}
  ENDPT {DP/RegNPC4/DOUT_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegNPC4/DOUT_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegNPC4/DOUT_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.011} {} {0.064} {-0.010} {} {4} {(126.88, 121.77) (125.72, 121.50)} 
    NET {} {} {} {} {} {DP/RegNPC4/n41} {} {0.000} {0.000} {0.011} {2.334} {0.064} {-0.010} {} {} {} 
    INST {DP/RegNPC4/U22} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.012} {0.000} {0.006} {} {0.076} {0.002} {} {1} {(128.44, 124.56) (128.57, 124.43)} 
    NET {} {} {} {} {} {DP/RegNPC4/n94} {} {0.000} {0.000} {0.006} {1.464} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 441
PATH 442
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD3/DOUT_reg[0]} {CK}
  ENDPT {DP/RegRD3/DOUT_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD3/DOUT_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD3/DOUT_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {5} {(98.57, 143.11) (97.41, 143.38)} 
    NET {} {} {} {} {} {DP/RegRD3/n9} {} {0.000} {0.000} {0.010} {1.944} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD3/U6} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(98.62, 144.16) (98.48, 143.93)} 
    NET {} {} {} {} {} {DP/RegRD3/n18} {} {0.000} {0.000} {0.005} {1.283} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 442
PATH 443
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD2/DOUT_reg[1]} {CK}
  ENDPT {DP/RegRD2/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD2/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD2/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {2} {(101.42, 141.37) (100.26, 141.10)} 
    NET {} {} {} {} {} {DP/RegRD2/n10} {} {0.000} {0.000} {0.010} {1.985} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD2/U8} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(101.66, 140.31) (101.52, 140.56)} 
    NET {} {} {} {} {} {DP/RegRD2/n17} {} {0.000} {0.000} {0.005} {1.256} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 443
PATH 444
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD3/DOUT_reg[4]} {CK}
  ENDPT {DP/RegRD3/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD3/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD3/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {5} {(94.96, 146.97) (93.80, 146.70)} 
    NET {} {} {} {} {} {DP/RegRD3/n13} {} {0.000} {0.000} {0.010} {2.032} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD3/U14} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(95.75, 148.72) (95.89, 148.96)} 
    NET {} {} {} {} {} {DP/RegRD3/n14} {} {0.000} {0.000} {0.005} {1.194} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 444
PATH 445
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD2/DOUT_reg[4]} {CK}
  ENDPT {DP/RegRD2/DOUT_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD2/DOUT_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD2/DOUT_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {2} {(103.51, 148.71) (102.35, 148.98)} 
    NET {} {} {} {} {} {DP/RegRD2/n13} {} {0.000} {0.000} {0.010} {2.051} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD2/U14} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(103.94, 146.97) (103.80, 146.72)} 
    NET {} {} {} {} {} {DP/RegRD2/n14} {} {0.000} {0.000} {0.005} {1.233} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 445
PATH 446
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegALU3/DOUT_reg[6]} {CK}
  ENDPT {DP/RegALU3/DOUT_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegALU3/DOUT_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegALU3/DOUT_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.011} {} {0.064} {-0.010} {} {6} {(138.47, 92.71) (137.31, 92.98)} 
    NET {} {} {} {} {} {DP/RegALU3/n42} {} {0.000} {0.000} {0.011} {2.383} {0.065} {-0.010} {} {} {} 
    INST {DP/RegALU3/U70} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.012} {0.000} {0.006} {} {0.076} {0.002} {} {1} {(139.46, 87.11) (139.59, 87.25)} 
    NET {} {} {} {} {} {DP/RegALU3/n93} {} {0.000} {0.000} {0.006} {1.523} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.074} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 446
PATH 447
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD2/DOUT_reg[2]} {CK}
  ENDPT {DP/RegRD2/DOUT_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD2/DOUT_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD2/DOUT_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {2} {(102.56, 149.77) (101.40, 149.50)} 
    NET {} {} {} {} {} {DP/RegRD2/n11} {} {0.000} {0.000} {0.010} {1.936} {0.063} {-0.012} {} {} {} 
    INST {DP/RegRD2/U10} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(102.03, 146.97) (101.90, 146.72)} 
    NET {} {} {} {} {} {DP/RegRD2/n16} {} {0.000} {0.000} {0.005} {1.460} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 447
PATH 448
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD3/DOUT_reg[1]} {CK}
  ENDPT {DP/RegRD3/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD3/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.076}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD3/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.011} {} {5} {(95.72, 145.91) (94.56, 146.18)} 
    NET {} {} {} {} {} {DP/RegRD3/n10} {} {0.000} {0.000} {0.010} {2.012} {0.063} {-0.011} {} {} {} 
    INST {DP/RegRD3/U8} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.076} {0.002} {} {1} {(95.95, 144.16) (96.08, 143.93)} 
    NET {} {} {} {} {} {DP/RegRD3/n17} {} {0.000} {0.000} {0.005} {1.310} {0.076} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 448
PATH 449
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(27.13, 48.97) (25.97, 48.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9991} {} {0.000} {0.000} {0.010} {1.839} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2308} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(26.47, 47.91) (26.66, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2753} {} {0.000} {0.000} {0.005} {1.293} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 449
PATH 450
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(16.38, 23.77) (17.54, 23.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n9934} {} {0.000} {0.000} {0.010} {1.821} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2305} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(17.80, 25.52) (17.61, 25.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2737} {} {0.000} {0.000} {0.005} {1.337} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 450
PATH 451
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(15.62, 85.37) (16.78, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n9940} {} {0.000} {0.000} {0.010} {1.834} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2315} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(16.28, 84.31) (16.09, 84.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2863} {} {0.000} {0.000} {0.005} {1.305} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 451
PATH 452
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(29.60, 12.57) (28.44, 12.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n9951} {} {0.000} {0.000} {0.010} {1.829} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2330} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(28.94, 11.52) (29.13, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2994} {} {0.000} {0.000} {0.005} {1.322} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 452
PATH 453
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(62.66, 138.57) (61.50, 138.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n9977} {} {0.000} {0.000} {0.010} {1.830} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2357} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(61.81, 137.52) (62.00, 137.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3596} {} {0.000} {0.000} {0.005} {1.335} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 453
PATH 454
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(50.50, 61.91) (49.34, 62.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n9925} {} {0.000} {0.000} {0.010} {1.853} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2292} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(50.03, 62.97) (50.22, 62.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2608} {} {0.000} {0.000} {0.005} {1.301} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 454
PATH 455
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(84.13, 19.91) (82.97, 20.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n9936} {} {0.000} {0.000} {0.010} {1.885} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2311} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(84.42, 20.96) (84.61, 20.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2859} {} {0.000} {0.000} {0.005} {1.220} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 455
PATH 456
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(34.81, 45.11) (35.97, 45.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n9931} {} {0.000} {0.000} {0.010} {1.832} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2302} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(36.73, 45.12) (36.92, 45.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2734} {} {0.000} {0.000} {0.005} {1.365} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 456
PATH 457
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(32.91, 117.91) (34.07, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n9957} {} {0.000} {0.000} {0.010} {1.831} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2337} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(33.95, 118.97) (33.76, 118.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3120} {} {0.000} {0.000} {0.005} {1.360} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 457
PATH 458
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(12.01, 43.37) (13.17, 43.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n9923} {} {0.000} {0.000} {0.010} {1.867} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2290} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(12.48, 42.31) (12.29, 42.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2606} {} {0.000} {0.000} {0.005} {1.310} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 458
PATH 459
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(31.20, 106.71) (32.36, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n9965} {} {0.000} {0.000} {0.010} {1.871} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2345} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(31.67, 107.77) (31.48, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3248} {} {0.000} {0.000} {0.005} {1.320} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 459
PATH 460
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegRD4/DOUT_reg[1]} {CK}
  ENDPT {DP/RegRD4/DOUT_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegRD4/DOUT_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegRD4/DOUT_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.012} {} {12} {(92.87, 143.11) (91.71, 143.38)} 
    NET {} {} {} {} {} {DP/RegRD4/n10} {} {0.000} {0.000} {0.010} {2.070} {0.064} {-0.012} {} {} {} 
    INST {DP/RegRD4/U10} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(92.34, 145.91) (92.21, 146.16)} 
    NET {} {} {} {} {} {DP/RegRD4/n17} {} {0.000} {0.000} {0.005} {1.407} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 460
PATH 461
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(23.98, 135.77) (25.14, 135.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n9983} {} {0.000} {0.000} {0.010} {1.833} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2363} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(24.83, 134.72) (24.64, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3602} {} {0.000} {0.000} {0.005} {1.345} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 461
PATH 462
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(57.61, 46.17) (58.77, 45.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n9929} {} {0.000} {0.000} {0.010} {1.900} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2300} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(57.89, 45.12) (57.70, 45.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2732} {} {0.000} {0.000} {0.005} {1.291} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 462
PATH 463
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(32.53, 48.97) (33.69, 48.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9933} {} {0.000} {0.000} {0.010} {1.900} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2304} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(32.81, 47.91) (32.62, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2736} {} {0.000} {0.000} {0.005} {1.255} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 463
PATH 464
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(35.00, 76.97) (36.16, 76.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9990} {} {0.000} {0.000} {0.010} {1.883} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2365} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(35.47, 75.92) (35.28, 76.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2752} {} {0.000} {0.000} {0.005} {1.293} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 464
PATH 465
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(85.65, 48.97) (84.49, 48.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9937} {} {0.000} {0.000} {0.010} {1.887} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2312} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(85.37, 47.91) (85.56, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2860} {} {0.000} {0.000} {0.005} {1.266} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 465
PATH 466
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(85.65, 56.31) (84.49, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n9938} {} {0.000} {0.000} {0.010} {1.886} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2313} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(85.56, 57.37) (85.75, 57.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2861} {} {0.000} {0.000} {0.005} {1.278} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 466
PATH 467
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(9.54, 101.11) (10.70, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n9966} {} {0.000} {0.000} {0.010} {1.897} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2346} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(9.82, 102.17) (9.63, 102.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3249} {} {0.000} {0.000} {0.005} {1.256} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 467
PATH 468
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(32.07, 155.37) (30.91, 155.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n9973} {} {0.000} {0.000} {0.010} {1.885} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2353} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(31.98, 154.31) (32.17, 154.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3472} {} {0.000} {0.000} {0.005} {1.257} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 468
PATH 469
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(21.43, 132.97) (20.27, 132.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9980} {} {0.000} {0.000} {0.010} {1.903} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2360} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(21.34, 134.72) (21.53, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3599} {} {0.000} {0.000} {0.005} {1.291} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 469
PATH 470
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(31.50, 135.77) (30.34, 135.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n9981} {} {0.000} {0.000} {0.010} {1.888} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2361} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(31.22, 134.72) (31.41, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3600} {} {0.000} {0.000} {0.005} {1.277} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 470
PATH 471
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(27.13, 29.37) (25.97, 29.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n9935} {} {0.000} {0.000} {0.010} {1.860} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2306} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(26.66, 28.32) (26.85, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2738} {} {0.000} {0.000} {0.005} {1.350} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 471
PATH 472
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(46.89, 23.77) (45.73, 23.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n9997} {} {0.000} {0.000} {0.010} {1.871} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2321} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(46.42, 22.71) (46.61, 22.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2882} {} {0.000} {0.000} {0.005} {1.348} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 472
PATH 473
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(51.26, 39.51) (50.10, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n9987} {} {0.000} {0.000} {0.010} {1.866} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2297} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(50.98, 40.56) (51.17, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2626} {} {0.000} {0.000} {0.005} {1.330} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 473
PATH 474
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(18.09, 47.91) (19.25, 48.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n9993} {} {0.000} {0.000} {0.010} {1.882} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2310} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(18.56, 48.97) (18.37, 48.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2755} {} {0.000} {0.000} {0.005} {1.298} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 474
PATH 475
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(28.08, 131.91) (26.92, 132.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n9959} {} {0.000} {0.000} {0.010} {1.896} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2339} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(27.99, 132.97) (28.18, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3122} {} {0.000} {0.000} {0.005} {1.295} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 475
PATH 476
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(10.30, 22.71) (11.46, 22.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n9926} {} {0.000} {0.000} {0.010} {1.914} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2293} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(10.39, 23.77) (10.20, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2609} {} {0.000} {0.000} {0.005} {1.254} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 476
PATH 477
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(12.20, 48.97) (13.36, 48.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9986} {} {0.000} {0.000} {0.010} {1.910} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2296} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(12.48, 47.91) (12.29, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2625} {} {0.000} {0.000} {0.005} {1.276} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 477
PATH 478
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(60.38, 51.77) (59.22, 51.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n9930} {} {0.000} {0.000} {0.010} {1.909} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2301} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(60.29, 53.52) (60.48, 53.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2733} {} {0.000} {0.000} {0.005} {1.248} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 478
PATH 479
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(24.36, 116.17) (25.52, 115.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n9955} {} {0.000} {0.000} {0.010} {1.936} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2335} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(24.45, 117.92) (24.26, 118.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3118} {} {0.000} {0.000} {0.005} {1.247} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 479
PATH 480
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(23.71, 106.71) (22.55, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n9967} {} {0.000} {0.000} {0.010} {1.924} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2347} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(23.43, 107.77) (23.62, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3250} {} {0.000} {0.000} {0.005} {1.259} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 480
PATH 481
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(29.60, 154.31) (28.44, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n9971} {} {0.000} {0.000} {0.010} {1.908} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2351} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(29.32, 152.56) (29.51, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3470} {} {0.000} {0.000} {0.005} {1.282} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 481
PATH 482
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(29.30, 137.51) (30.46, 137.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n9979} {} {0.000} {0.000} {0.010} {1.926} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2359} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(29.58, 135.77) (29.39, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3598} {} {0.000} {0.000} {0.005} {1.278} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 482
PATH 483
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(11.82, 54.57) (12.98, 54.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n9988} {} {0.000} {0.000} {0.010} {1.903} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2298} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(11.91, 56.31) (11.72, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2627} {} {0.000} {0.000} {0.005} {1.325} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 483
PATH 484
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(58.29, 33.91) (57.13, 34.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n9989} {} {0.000} {0.000} {0.010} {1.895} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2307} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(58.01, 34.97) (58.20, 34.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2751} {} {0.000} {0.000} {0.005} {1.334} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 484
PATH 485
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(71.21, 50.71) (70.05, 50.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n9946} {} {0.000} {0.000} {0.010} {1.894} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2325} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(70.93, 51.77) (71.12, 51.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2989} {} {0.000} {0.000} {0.005} {1.314} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 485
PATH 486
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(61.03, 106.71) (62.19, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n9961} {} {0.000} {0.000} {0.010} {1.895} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2341} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(61.50, 107.77) (61.31, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3244} {} {0.000} {0.000} {0.005} {1.319} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 486
PATH 487
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(6.88, 163.77) (8.04, 163.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n9974} {} {0.000} {0.000} {0.010} {1.884} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2354} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(7.35, 162.72) (7.16, 162.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3473} {} {0.000} {0.000} {0.005} {1.320} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 487
PATH 488
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(6.69, 130.17) (7.85, 129.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n9982} {} {0.000} {0.000} {0.010} {1.905} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2362} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(7.35, 131.91) (7.16, 132.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3601} {} {0.000} {0.000} {0.005} {1.326} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 488
PATH 489
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(43.28, 54.57) (42.12, 54.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n9996} {} {0.000} {0.000} {0.010} {1.944} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2320} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(42.81, 56.31) (43.00, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2881} {} {0.000} {0.000} {0.005} {1.259} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 489
PATH 490
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(52.02, 118.97) (50.86, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9954} {} {0.000} {0.000} {0.010} {1.958} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2334} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(52.31, 120.72) (52.50, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3117} {} {0.000} {0.000} {0.005} {1.235} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 490
PATH 491
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(44.31, 31.11) (45.47, 31.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n9992} {} {0.000} {0.000} {0.010} {1.976} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2309} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(44.02, 32.16) (43.83, 32.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2754} {} {0.000} {0.000} {0.005} {1.212} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 491
PATH 492
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(21.62, 118.97) (20.46, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9956} {} {0.000} {0.000} {0.010} {1.895} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2336} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(20.96, 120.72) (21.15, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3119} {} {0.000} {0.000} {0.005} {1.387} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 492
PATH 493
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(9.54, 78.71) (10.70, 78.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n9924} {} {0.000} {0.000} {0.010} {1.928} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2291} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(10.01, 76.97) (9.82, 76.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2607} {} {0.000} {0.000} {0.005} {1.313} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 493
PATH 494
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(26.75, 78.71) (25.59, 78.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n9932} {} {0.000} {0.000} {0.010} {1.919} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2303} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(26.47, 76.97) (26.66, 76.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2735} {} {0.000} {0.000} {0.005} {1.308} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 494
PATH 495
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(60.08, 118.97) (61.24, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9953} {} {0.000} {0.000} {0.010} {1.907} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2333} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(60.74, 120.72) (60.55, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3116} {} {0.000} {0.000} {0.005} {1.334} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 495
PATH 496
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(28.73, 104.97) (29.89, 104.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9963} {} {0.000} {0.000} {0.010} {1.938} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2343} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(29.20, 106.72) (29.01, 106.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3246} {} {0.000} {0.000} {0.005} {1.302} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 496
PATH 497
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(24.66, 154.31) (23.50, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n9975} {} {0.000} {0.000} {0.010} {1.909} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2355} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(24.19, 152.56) (24.38, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3474} {} {0.000} {0.000} {0.005} {1.308} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 497
PATH 498
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(70.34, 20.97) (71.50, 20.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9920} {} {0.000} {0.000} {0.010} {1.973} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2287} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(70.24, 22.71) (70.05, 22.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2603} {} {0.000} {0.000} {0.005} {1.259} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 498
PATH 499
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(74.44, 46.17) (73.28, 45.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n9921} {} {0.000} {0.000} {0.010} {1.975} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2288} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(74.35, 47.91) (74.54, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2604} {} {0.000} {0.000} {0.005} {1.262} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 499
PATH 500
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(85.08, 36.71) (83.92, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n9994} {} {0.000} {0.000} {0.010} {1.976} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2319} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(85.18, 34.97) (85.37, 34.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2879} {} {0.000} {0.000} {0.005} {1.234} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 500
PATH 501
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(74.82, 121.77) (73.66, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n9952} {} {0.000} {0.000} {0.010} {1.989} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2332} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(75.56, 123.52) (75.37, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3115} {} {0.000} {0.000} {0.005} {1.232} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 501
PATH 502
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(59.51, 25.51) (60.67, 25.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n9928} {} {0.000} {0.000} {0.010} {1.887} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2299} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.077} {0.002} {} {1} {(61.81, 25.52) (62.00, 25.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2731} {} {0.000} {0.000} {0.006} {1.428} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 502
PATH 503
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(18.66, 106.71) (19.82, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n9964} {} {0.000} {0.000} {0.010} {1.929} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2344} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(19.13, 107.77) (18.94, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3247} {} {0.000} {0.000} {0.005} {1.371} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 503
PATH 504
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(55.63, 107.77) (54.47, 107.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n9962} {} {0.000} {0.000} {0.010} {1.993} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2342} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(55.16, 109.52) (55.35, 109.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3245} {} {0.000} {0.000} {0.005} {1.297} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 504
PATH 505
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(19.23, 19.91) (20.39, 20.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n9943} {} {0.000} {0.000} {0.010} {1.960} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2318} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(19.51, 20.96) (19.32, 20.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2866} {} {0.000} {0.000} {0.005} {1.310} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 505
PATH 506
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(79.38, 101.11) (78.22, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n9960} {} {0.000} {0.000} {0.010} {1.937} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2340} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(78.91, 99.37) (79.10, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3243} {} {0.000} {0.000} {0.005} {1.314} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 506
PATH 507
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(76.72, 53.51) (75.56, 53.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n9922} {} {0.000} {0.000} {0.010} {1.968} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2289} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(76.25, 51.77) (76.44, 51.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2605} {} {0.000} {0.000} {0.005} {1.296} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 507
PATH 508
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(74.44, 43.37) (73.28, 43.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n9984} {} {0.000} {0.000} {0.010} {2.006} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2295} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(74.35, 45.12) (74.54, 45.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2623} {} {0.000} {0.000} {0.005} {1.221} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 508
PATH 509
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(36.90, 56.31) (38.06, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n9947} {} {0.000} {0.000} {0.010} {2.021} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2326} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(36.61, 54.56) (36.42, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2990} {} {0.000} {0.000} {0.005} {1.220} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.075} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 509
PATH 510
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(21.51, 84.31) (22.67, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n9948} {} {0.000} {0.000} {0.010} {1.916} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2327} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.077} {0.002} {} {1} {(23.62, 84.31) (23.81, 84.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2991} {} {0.000} {0.000} {0.006} {1.465} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 510
PATH 511
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(75.85, 162.71) (77.01, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n9968} {} {0.000} {0.000} {0.010} {1.958} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2348} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(74.04, 162.72) (73.85, 162.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3467} {} {0.000} {0.000} {0.005} {1.338} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 511
PATH 512
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(73.30, 9.77) (72.14, 9.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n9944} {} {0.000} {0.000} {0.010} {1.971} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2323} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(73.02, 11.52) (73.21, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2987} {} {0.000} {0.000} {0.005} {1.319} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 512
PATH 513
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(68.93, 46.17) (67.77, 45.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n9945} {} {0.000} {0.000} {0.010} {1.984} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2324} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(68.84, 47.91) (69.03, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2988} {} {0.000} {0.000} {0.005} {1.312} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 513
PATH 514
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(49.74, 67.51) (48.58, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n9985} {} {0.000} {0.000} {0.010} {2.025} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2364} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(49.65, 68.56) (49.84, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2624} {} {0.000} {0.000} {0.005} {1.277} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 514
PATH 515
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(9.92, 32.17) (11.08, 31.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n9927} {} {0.000} {0.000} {0.010} {2.048} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2294} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(9.63, 33.91) (9.44, 34.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2610} {} {0.000} {0.000} {0.005} {1.220} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 515
PATH 516
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(75.66, 140.31) (76.82, 140.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n9976} {} {0.000} {0.000} {0.010} {1.976} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2356} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(76.13, 138.56) (75.94, 138.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3595} {} {0.000} {0.000} {0.005} {1.334} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 516
PATH 517
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(35.11, 12.57) (33.95, 12.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n9950} {} {0.000} {0.000} {0.010} {2.059} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2329} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(36.35, 11.52) (36.54, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2993} {} {0.000} {0.000} {0.005} {1.283} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 517
PATH 518
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.012} {} {3} {(54.30, 137.51) (53.14, 137.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n9978} {} {0.000} {0.000} {0.010} {2.071} {0.064} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2358} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(54.78, 135.77) (54.97, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3597} {} {0.000} {0.000} {0.005} {1.199} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 518
PATH 519
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(32.91, 54.57) (34.07, 54.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n9949} {} {0.000} {0.000} {0.010} {1.945} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2328} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.077} {0.002} {} {1} {(35.21, 54.56) (35.40, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2992} {} {0.000} {0.000} {0.006} {1.492} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 519
PATH 520
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.012} {} {3} {(43.85, 48.97) (42.69, 48.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9939} {} {0.000} {0.000} {0.010} {2.087} {0.064} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2314} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(43.95, 50.72) (44.14, 50.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2862} {} {0.000} {0.000} {0.005} {1.236} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 520
PATH 521
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.012} {} {3} {(45.37, 56.31) (44.21, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n9941} {} {0.000} {0.000} {0.010} {2.061} {0.064} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2316} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.077} {0.002} {} {1} {(45.47, 54.56) (45.66, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2864} {} {0.000} {0.000} {0.005} {1.266} {0.077} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 521
PATH 522
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(54.68, 159.91) (53.52, 160.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n9970} {} {0.000} {0.000} {0.010} {2.002} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2350} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.078} {0.002} {} {1} {(54.02, 157.12) (54.21, 157.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3469} {} {0.000} {0.000} {0.006} {1.417} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 522
PATH 523
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.012} {} {3} {(63.61, 158.17) (62.45, 157.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n9969} {} {0.000} {0.000} {0.010} {2.036} {0.063} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2349} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.078} {0.002} {} {1} {(63.71, 155.37) (63.90, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3468} {} {0.000} {0.000} {0.005} {1.323} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 523
PATH 524
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(27.51, 18.17) (26.35, 17.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n9942} {} {0.000} {0.000} {0.010} {2.030} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2317} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.078} {0.002} {} {1} {(27.23, 20.96) (27.42, 20.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2865} {} {0.000} {0.000} {0.006} {1.396} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 524
PATH 525
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(45.18, 87.11) (44.02, 87.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n9995} {} {0.000} {0.000} {0.010} {2.055} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2366} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.078} {0.002} {} {1} {(44.90, 84.31) (45.09, 84.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2880} {} {0.000} {0.000} {0.006} {1.398} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 525
PATH 526
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.012} {} {3} {(18.58, 115.11) (17.42, 115.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n9958} {} {0.000} {0.000} {0.010} {2.139} {0.064} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2338} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.078} {0.002} {} {1} {(20.77, 115.12) (20.96, 115.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3121} {} {0.000} {0.000} {0.005} {1.250} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 526
PATH 527
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.012} {} {3} {(17.14, 159.91) (18.30, 160.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n9972} {} {0.000} {0.000} {0.010} {2.153} {0.064} {-0.012} {} {} {} 
    INST {DP/RegFILE/U2352} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.078} {0.002} {} {1} {(16.66, 158.16) (16.47, 158.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3471} {} {0.000} {0.000} {0.005} {1.227} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 527
PATH 528
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[5]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.013} {} {2} {(81.55, 102.17) (82.71, 101.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n4177} {} {0.000} {0.000} {0.010} {1.742} {0.062} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2718} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(81.89, 103.92) (81.36, 103.59)} 
    NET {} {} {} {} {} {DP/RegFILE/n2576} {} {0.000} {0.000} {0.009} {1.196} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 528
PATH 529
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(72.24, 36.71) (73.40, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11870} {} {0.000} {0.000} {0.010} {1.675} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2021} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(73.97, 36.72) (74.35, 36.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2622} {} {0.000} {0.000} {0.007} {1.331} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 529
PATH 530
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(59.13, 70.31) (60.29, 70.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11799} {} {0.000} {0.000} {0.010} {1.675} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1950} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(60.86, 70.31) (61.24, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2747} {} {0.000} {0.000} {0.007} {1.364} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 530
PATH 531
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.013} {} {3} {(21.32, 159.91) (22.48, 160.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11769} {} {0.000} {0.000} {0.010} {1.748} {0.062} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2432} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(22.36, 160.97) (21.98, 160.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3462} {} {0.000} {0.000} {0.007} {1.275} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 531
PATH 532
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[19]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(84.02, 109.51) (85.18, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n4191} {} {0.000} {0.000} {0.010} {1.733} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2770} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(84.56, 107.77) (84.03, 108.09)} 
    NET {} {} {} {} {} {DP/RegFILE/n2590} {} {0.000} {0.000} {0.008} {1.229} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 532
PATH 533
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[30]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.009} {} {0.062} {-0.014} {} {2} {(84.02, 101.11) (85.18, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n4202} {} {0.000} {0.000} {0.009} {1.680} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1605} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(84.94, 102.17) (84.41, 102.49)} 
    NET {} {} {} {} {} {DP/RegFILE/n2601} {} {0.000} {0.000} {0.008} {1.329} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 533
PATH 534
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[28]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(80.41, 84.31) (81.57, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n4168} {} {0.000} {0.000} {0.010} {1.731} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1565} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(80.75, 85.36) (80.23, 85.69)} 
    NET {} {} {} {} {} {DP/RegFILE/n2567} {} {0.000} {0.000} {0.009} {1.256} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 534
PATH 535
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[8]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(86.30, 103.91) (87.46, 104.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n4180} {} {0.000} {0.000} {0.010} {1.751} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2730} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(86.64, 104.97) (86.11, 105.29)} 
    NET {} {} {} {} {} {DP/RegFILE/n2579} {} {0.000} {0.000} {0.009} {1.221} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 535
PATH 536
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(18.77, 166.57) (17.61, 166.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11664} {} {0.000} {0.000} {0.010} {1.675} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2247} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(17.04, 166.56) (16.66, 166.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3439} {} {0.000} {0.000} {0.007} {1.410} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 536
PATH 537
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(22.08, 78.71) (23.24, 78.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11884} {} {0.000} {0.000} {0.010} {1.675} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2035} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(23.81, 78.72) (24.19, 78.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2758} {} {0.000} {0.000} {0.007} {1.400} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 537
PATH 538
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(61.90, 135.77) (60.74, 135.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11694} {} {0.000} {0.000} {0.010} {1.722} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2277} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(60.86, 134.72) (61.24, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3575} {} {0.000} {0.000} {0.007} {1.344} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 538
PATH 539
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(61.03, 102.17) (62.19, 101.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11639} {} {0.000} {0.000} {0.010} {1.743} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2222} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(61.69, 101.12) (61.31, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3276} {} {0.000} {0.000} {0.007} {1.298} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 539
PATH 540
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(57.34, 163.77) (56.18, 163.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11773} {} {0.000} {0.000} {0.010} {1.751} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2436} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(56.11, 165.52) (56.49, 165.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3466} {} {0.000} {0.000} {0.007} {1.299} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 540
PATH 541
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(55.90, 158.17) (57.06, 157.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11839} {} {0.000} {0.000} {0.010} {1.742} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1990} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(56.75, 157.12) (56.37, 157.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3498} {} {0.000} {0.000} {0.007} {1.293} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 541
PATH 542
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(66.54, 102.17) (67.70, 101.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11657} {} {0.000} {0.000} {0.010} {1.762} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2240} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(67.20, 101.12) (66.82, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3294} {} {0.000} {0.000} {0.007} {1.256} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 542
PATH 543
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[20]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(79.27, 117.91) (80.43, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n4192} {} {0.000} {0.000} {0.010} {1.725} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2774} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(79.81, 116.17) (79.28, 116.49)} 
    NET {} {} {} {} {} {DP/RegFILE/n2591} {} {0.000} {0.000} {0.008} {1.292} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 543
PATH 544
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[10]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(86.49, 76.97) (87.65, 76.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n4150} {} {0.000} {0.000} {0.010} {1.755} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1537} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(86.64, 78.72) (86.11, 78.39)} 
    NET {} {} {} {} {} {DP/RegFILE/n2549} {} {0.000} {0.000} {0.008} {1.205} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 544
PATH 545
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[7]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(89.15, 90.97) (90.31, 90.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n4147} {} {0.000} {0.000} {0.010} {1.751} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1525} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(89.31, 89.92) (88.78, 89.59)} 
    NET {} {} {} {} {} {DP/RegFILE/n2546} {} {0.000} {0.000} {0.009} {1.266} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 545
PATH 546
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[21]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(86.87, 88.17) (88.03, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n4161} {} {0.000} {0.000} {0.010} {1.747} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1653} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(87.22, 89.92) (86.69, 89.59)} 
    NET {} {} {} {} {} {DP/RegFILE/n2560} {} {0.000} {0.000} {0.009} {1.243} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 546
PATH 547
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[8]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(86.87, 79.77) (88.03, 79.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n4148} {} {0.000} {0.000} {0.010} {1.789} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1529} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(87.03, 81.52) (86.50, 81.19)} 
    NET {} {} {} {} {} {DP/RegFILE/n2547} {} {0.000} {0.000} {0.009} {1.226} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 547
PATH 548
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[11]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {2} {(82.69, 117.91) (83.85, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n4183} {} {0.000} {0.000} {0.010} {1.803} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2750} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(82.66, 116.17) (82.12, 116.49)} 
    NET {} {} {} {} {} {DP/RegFILE/n2582} {} {0.000} {0.000} {0.009} {1.185} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 548
PATH 549
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[23]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(80.98, 118.97) (82.14, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n4195} {} {0.000} {0.000} {0.010} {1.773} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1581} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(81.33, 120.72) (80.80, 120.39)} 
    NET {} {} {} {} {} {DP/RegFILE/n2594} {} {0.000} {0.000} {0.009} {1.227} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 549
PATH 550
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[26]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(82.69, 113.37) (83.85, 113.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n4198} {} {0.000} {0.000} {0.010} {1.776} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1589} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(82.66, 115.12) (82.12, 114.79)} 
    NET {} {} {} {} {} {DP/RegFILE/n2597} {} {0.000} {0.000} {0.009} {1.225} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 550
PATH 551
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[28]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(81.17, 107.77) (82.33, 107.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n4200} {} {0.000} {0.000} {0.010} {1.797} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1597} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(81.14, 109.52) (80.61, 109.19)} 
    NET {} {} {} {} {} {DP/RegFILE/n2599} {} {0.000} {0.000} {0.009} {1.202} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 551
PATH 552
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(63.69, 143.11) (64.85, 143.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11702} {} {0.000} {0.000} {0.010} {1.675} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2285} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(65.42, 143.12) (65.80, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3583} {} {0.000} {0.000} {0.007} {1.476} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 552
PATH 553
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[29]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(80.79, 81.51) (81.95, 81.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n4169} {} {0.000} {0.000} {0.010} {1.755} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1569} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(81.14, 82.56) (80.61, 82.89)} 
    NET {} {} {} {} {} {DP/RegFILE/n2568} {} {0.000} {0.000} {0.009} {1.253} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 553
PATH 554
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(10.68, 67.51) (11.84, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11709} {} {0.000} {0.000} {0.010} {1.730} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2372} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(11.53, 68.56) (11.15, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2662} {} {0.000} {0.000} {0.007} {1.337} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 554
PATH 555
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(61.90, 17.11) (60.74, 17.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11880} {} {0.000} {0.000} {0.010} {1.751} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2031} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(60.67, 18.16) (61.05, 18.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2749} {} {0.000} {0.000} {0.007} {1.341} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 555
PATH 556
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(17.71, 53.51) (18.87, 53.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11726} {} {0.000} {0.000} {0.010} {1.753} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2389} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(18.56, 54.56) (18.18, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2915} {} {0.000} {0.000} {0.007} {1.339} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 556
PATH 557
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(27.32, 57.37) (26.16, 57.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11738} {} {0.000} {0.000} {0.010} {1.736} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2401} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(26.28, 56.31) (26.66, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3045} {} {0.000} {0.000} {0.007} {1.325} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 557
PATH 558
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(46.59, 131.91) (47.75, 132.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11745} {} {0.000} {0.000} {0.010} {1.753} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2408} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(47.63, 132.97) (47.25, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3170} {} {0.000} {0.000} {0.007} {1.336} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 558
PATH 559
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(53.35, 106.71) (52.19, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11924} {} {0.000} {0.000} {0.010} {1.725} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2075} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(52.31, 107.77) (52.69, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3255} {} {0.000} {0.000} {0.007} {1.382} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 559
PATH 560
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(34.54, 106.71) (33.38, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11926} {} {0.000} {0.000} {0.010} {1.732} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2077} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(33.69, 107.77) (34.07, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3257} {} {0.000} {0.000} {0.007} {1.338} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 560
PATH 561
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(46.02, 101.11) (47.18, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11659} {} {0.000} {0.000} {0.010} {1.741} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2242} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(47.06, 99.37) (46.68, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3296} {} {0.000} {0.000} {0.007} {1.337} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 561
PATH 562
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(44.99, 155.37) (43.83, 155.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11833} {} {0.000} {0.000} {0.010} {1.744} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1984} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(43.95, 154.31) (44.33, 154.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3492} {} {0.000} {0.000} {0.007} {1.336} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 562
PATH 563
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(11.74, 28.31) (10.58, 28.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11867} {} {0.000} {0.000} {0.010} {1.785} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2018} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(11.27, 26.57) (11.65, 26.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2611} {} {0.000} {0.000} {0.007} {1.292} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 563
PATH 564
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(32.53, 25.51) (33.69, 25.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11796} {} {0.000} {0.000} {0.010} {1.779} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1947} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(33.19, 26.57) (32.81, 26.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2744} {} {0.000} {0.000} {0.007} {1.292} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 564
PATH 565
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(58.56, 17.11) (59.72, 17.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11879} {} {0.000} {0.000} {0.010} {1.750} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2030} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(59.22, 18.16) (58.84, 18.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2748} {} {0.000} {0.000} {0.007} {1.313} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 565
PATH 566
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(42.90, 71.37) (41.74, 71.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11885} {} {0.000} {0.000} {0.010} {1.782} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2036} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(42.24, 73.11) (42.62, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2759} {} {0.000} {0.000} {0.007} {1.289} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 566
PATH 567
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(57.99, 54.57) (59.15, 54.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11552} {} {0.000} {0.000} {0.010} {1.747} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2135} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(58.65, 53.52) (58.27, 53.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2765} {} {0.000} {0.000} {0.007} {1.318} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 567
PATH 568
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(29.79, 26.57) (28.63, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11559} {} {0.000} {0.000} {0.010} {1.759} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2142} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(29.13, 25.52) (29.51, 25.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2772} {} {0.000} {0.000} {0.007} {1.294} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 568
PATH 569
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(47.08, 29.37) (45.92, 29.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11715} {} {0.000} {0.000} {0.010} {1.756} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2378} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(46.42, 28.32) (46.80, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2786} {} {0.000} {0.000} {0.007} {1.304} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 569
PATH 570
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(21.81, 64.71) (20.65, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11894} {} {0.000} {0.000} {0.010} {1.756} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2045} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(21.15, 65.77) (21.53, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2885} {} {0.000} {0.000} {0.007} {1.295} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 570
PATH 571
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(13.15, 84.31) (14.31, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11576} {} {0.000} {0.000} {0.010} {1.779} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2159} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(13.81, 82.56) (13.43, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2895} {} {0.000} {0.000} {0.007} {1.295} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 571
PATH 572
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(26.75, 22.71) (25.59, 22.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11578} {} {0.000} {0.000} {0.010} {1.781} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2161} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(26.09, 23.77) (26.47, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2897} {} {0.000} {0.000} {0.007} {1.294} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 572
PATH 573
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(17.90, 8.71) (19.06, 8.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11602} {} {0.000} {0.000} {0.010} {1.775} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2185} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(18.56, 9.77) (18.18, 9.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3027} {} {0.000} {0.000} {0.007} {1.296} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 573
PATH 574
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(66.46, 36.71) (65.30, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11614} {} {0.000} {0.000} {0.010} {1.774} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2197} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(65.80, 37.77) (66.18, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3039} {} {0.000} {0.000} {0.007} {1.297} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 574
PATH 575
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(17.33, 101.11) (18.49, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11642} {} {0.000} {0.000} {0.010} {1.751} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2225} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(18.18, 99.37) (17.80, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3279} {} {0.000} {0.000} {0.007} {1.309} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 575
PATH 576
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(32.07, 101.11) (30.91, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11643} {} {0.000} {0.000} {0.010} {1.777} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2226} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(31.41, 99.37) (31.79, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3280} {} {0.000} {0.000} {0.007} {1.291} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 576
PATH 577
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(37.01, 102.17) (35.85, 101.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11651} {} {0.000} {0.000} {0.010} {1.772} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2234} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(35.97, 101.12) (36.35, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3288} {} {0.000} {0.000} {0.007} {1.302} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 577
PATH 578
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(77.18, 165.51) (78.34, 165.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11660} {} {0.000} {0.000} {0.010} {1.783} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2243} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(77.84, 166.56) (77.46, 166.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3435} {} {0.000} {0.000} {0.007} {1.302} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 578
PATH 579
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(6.69, 165.51) (7.85, 165.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11666} {} {0.000} {0.000} {0.010} {1.759} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2249} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(7.54, 166.56) (7.16, 166.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3441} {} {0.000} {0.000} {0.007} {1.293} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 579
PATH 580
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(24.66, 159.91) (23.50, 160.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11667} {} {0.000} {0.000} {0.010} {1.740} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2250} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(23.81, 160.97) (24.19, 160.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3442} {} {0.000} {0.000} {0.007} {1.313} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 580
PATH 581
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(37.01, 162.71) (35.85, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11673} {} {0.000} {0.000} {0.010} {1.764} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2256} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(36.16, 163.77) (36.54, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3448} {} {0.000} {0.000} {0.007} {1.302} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 581
PATH 582
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(66.84, 162.71) (65.68, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11680} {} {0.000} {0.000} {0.010} {1.765} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2263} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(66.18, 163.77) (66.56, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3455} {} {0.000} {0.000} {0.007} {1.294} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 582
PATH 583
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(61.33, 157.11) (60.17, 157.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11861} {} {0.000} {0.000} {0.010} {1.770} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2012} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(60.67, 155.37) (61.05, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3477} {} {0.000} {0.000} {0.007} {1.293} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 583
PATH 584
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(37.01, 157.11) (35.85, 157.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11937} {} {0.000} {0.000} {0.010} {1.767} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2088} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(36.35, 155.37) (36.73, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3480} {} {0.000} {0.000} {0.007} {1.294} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 584
PATH 585
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(40.24, 157.11) (39.08, 157.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11939} {} {0.000} {0.000} {0.010} {1.753} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2090} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(39.20, 155.37) (39.58, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3482} {} {0.000} {0.000} {0.007} {1.319} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 585
PATH 586
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(67.98, 143.11) (66.82, 143.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11701} {} {0.000} {0.000} {0.010} {1.746} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2284} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(67.13, 144.16) (67.51, 144.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3582} {} {0.000} {0.000} {0.007} {1.321} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 586
PATH 587
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(80.52, 137.51) (79.36, 137.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11782} {} {0.000} {0.000} {0.010} {1.785} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2445} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(79.86, 138.56) (80.24, 138.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3593} {} {0.000} {0.000} {0.007} {1.301} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 587
PATH 588
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(27.32, 135.77) (26.16, 135.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11866} {} {0.000} {0.000} {0.010} {1.747} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2017} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(26.66, 134.72) (27.04, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3606} {} {0.000} {0.000} {0.007} {1.314} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 588
PATH 589
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(51.83, 138.57) (50.67, 138.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11959} {} {0.000} {0.000} {0.010} {1.773} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2110} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(51.36, 137.52) (51.74, 137.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3618} {} {0.000} {0.000} {0.007} {1.291} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 589
PATH 590
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(22.19, 137.51) (21.03, 137.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11843} {} {0.000} {0.000} {0.010} {1.778} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1994} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(21.34, 135.77) (21.72, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3622} {} {0.000} {0.000} {0.007} {1.299} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 590
PATH 591
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(11.06, 71.37) (12.22, 71.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11539} {} {0.000} {0.000} {0.010} {1.767} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2122} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(11.53, 70.31) (11.15, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2646} {} {0.000} {0.000} {0.007} {1.277} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 591
PATH 592
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(17.71, 51.77) (18.87, 51.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11883} {} {0.000} {0.000} {0.010} {1.767} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2034} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(18.18, 50.72) (17.80, 50.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2757} {} {0.000} {0.000} {0.007} {1.279} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 592
PATH 593
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(55.52, 85.37) (56.68, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11897} {} {0.000} {0.000} {0.010} {1.771} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2048} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(55.99, 84.31) (55.61, 84.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2888} {} {0.000} {0.000} {0.007} {1.280} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 593
PATH 594
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(53.05, 131.91) (54.21, 132.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11912} {} {0.000} {0.000} {0.010} {1.764} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2063} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(53.52, 132.97) (53.14, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3127} {} {0.000} {0.000} {0.007} {1.284} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 594
PATH 595
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(42.22, 104.97) (43.38, 104.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11825} {} {0.000} {0.000} {0.010} {1.768} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1976} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(43.07, 106.72) (42.69, 106.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3268} {} {0.000} {0.000} {0.007} {1.286} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 595
PATH 596
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(49.36, 101.11) (48.20, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11761} {} {0.000} {0.000} {0.010} {1.764} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2424} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(48.51, 99.37) (48.89, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3304} {} {0.000} {0.000} {0.007} {1.285} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 596
PATH 597
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(33.67, 162.71) (34.83, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11674} {} {0.000} {0.000} {0.010} {1.760} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2257} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(34.52, 163.77) (34.14, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3449} {} {0.000} {0.000} {0.007} {1.275} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 597
PATH 598
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(18.66, 155.37) (19.82, 155.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11832} {} {0.000} {0.000} {0.010} {1.762} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1983} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(19.51, 154.31) (19.13, 154.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3491} {} {0.000} {0.000} {0.007} {1.267} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 598
PATH 599
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(36.14, 39.51) (37.30, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11788} {} {0.000} {0.000} {0.010} {1.792} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U1939} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(36.61, 40.56) (36.23, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2616} {} {0.000} {0.000} {0.007} {1.256} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 599
PATH 600
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(19.61, 22.71) (20.77, 22.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11579} {} {0.000} {0.000} {0.010} {1.788} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2162} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(19.89, 23.77) (19.51, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2898} {} {0.000} {0.000} {0.007} {1.249} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 600
PATH 601
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(43.93, 26.57) (45.09, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11725} {} {0.000} {0.000} {0.010} {1.812} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2388} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(44.21, 25.52) (43.83, 25.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2914} {} {0.000} {0.000} {0.007} {1.230} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 601
PATH 602
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[30]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(84.02, 78.71) (85.18, 78.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n4170} {} {0.000} {0.000} {0.010} {1.769} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1573} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(83.98, 79.77) (83.45, 80.09)} 
    NET {} {} {} {} {} {DP/RegFILE/n2569} {} {0.000} {0.000} {0.008} {1.272} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 602
PATH 603
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[0]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(87.63, 101.11) (88.79, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n4172} {} {0.000} {0.000} {0.010} {1.766} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2698} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(87.78, 102.17) (87.25, 102.49)} 
    NET {} {} {} {} {} {DP/RegFILE/n2571} {} {0.000} {0.000} {0.008} {1.250} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 603
PATH 604
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[9]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(86.87, 107.77) (88.03, 107.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n4181} {} {0.000} {0.000} {0.010} {1.767} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2734} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(87.03, 106.72) (86.50, 106.39)} 
    NET {} {} {} {} {} {DP/RegFILE/n2580} {} {0.000} {0.000} {0.009} {1.292} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 604
PATH 605
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[11]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {2} {(79.65, 88.17) (80.81, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n4151} {} {0.000} {0.000} {0.010} {1.743} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1613} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(80.00, 89.92) (79.47, 89.59)} 
    NET {} {} {} {} {} {DP/RegFILE/n2550} {} {0.000} {0.000} {0.009} {1.278} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 605
PATH 606
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[22]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(83.45, 121.77) (84.61, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n4194} {} {0.000} {0.000} {0.010} {1.796} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2742} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(83.42, 120.72) (82.89, 120.39)} 
    NET {} {} {} {} {} {DP/RegFILE/n2593} {} {0.000} {0.000} {0.009} {1.254} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 606
PATH 607
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[5]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {2} {(82.88, 88.17) (84.04, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n4145} {} {0.000} {0.000} {0.010} {1.852} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U1517} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(82.66, 89.92) (82.12, 89.59)} 
    NET {} {} {} {} {} {DP/RegFILE/n2544} {} {0.000} {0.000} {0.009} {1.170} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 607
PATH 608
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(37.28, 36.71) (38.44, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11541} {} {0.000} {0.000} {0.010} {1.753} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2124} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(39.20, 36.72) (39.58, 36.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2648} {} {0.000} {0.000} {0.007} {1.375} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 608
PATH 609
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(53.43, 76.97) (54.59, 76.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11886} {} {0.000} {0.000} {0.010} {1.752} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2037} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(55.54, 76.97) (55.92, 76.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2760} {} {0.000} {0.000} {0.007} {1.396} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 609
PATH 610
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(38.61, 117.91) (39.77, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11817} {} {0.000} {0.000} {0.010} {1.747} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1968} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(39.84, 118.97) (39.46, 118.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3140} {} {0.000} {0.000} {0.007} {1.366} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 610
PATH 611
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(38.04, 115.11) (39.20, 115.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11747} {} {0.000} {0.000} {0.010} {1.754} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2410} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(38.89, 116.17) (38.51, 116.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3172} {} {0.000} {0.000} {0.007} {1.397} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 611
PATH 612
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(50.01, 106.71) (51.17, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11935} {} {0.000} {0.000} {0.010} {1.772} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2086} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(50.86, 107.77) (50.48, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3266} {} {0.000} {0.000} {0.007} {1.321} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 612
PATH 613
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(33.67, 157.11) (34.83, 157.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11938} {} {0.000} {0.000} {0.010} {1.785} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2089} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(34.90, 155.37) (34.52, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3481} {} {0.000} {0.000} {0.007} {1.321} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 613
PATH 614
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(53.62, 143.11) (54.78, 143.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11684} {} {0.000} {0.000} {0.010} {1.765} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2267} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(54.47, 144.16) (54.09, 144.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3565} {} {0.000} {0.000} {0.007} {1.322} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 614
PATH 615
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(51.45, 144.17) (50.29, 143.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11775} {} {0.000} {0.000} {0.010} {1.785} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2438} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(50.60, 145.91) (50.98, 146.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3586} {} {0.000} {0.000} {0.007} {1.320} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 615
PATH 616
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(34.73, 135.77) (33.57, 135.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11950} {} {0.000} {0.000} {0.010} {1.747} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2101} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(33.69, 134.72) (34.07, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3609} {} {0.000} {0.000} {0.007} {1.374} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 616
PATH 617
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(72.92, 75.91) (71.76, 76.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11707} {} {0.000} {0.000} {0.010} {1.815} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2370} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(72.07, 74.17) (72.45, 74.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2660} {} {0.000} {0.000} {0.007} {1.290} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 617
PATH 618
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(63.99, 31.11) (62.83, 31.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11569} {} {0.000} {0.000} {0.010} {1.800} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2152} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(63.52, 32.16) (63.90, 32.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2782} {} {0.000} {0.000} {0.007} {1.298} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 618
PATH 619
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(35.00, 74.17) (36.16, 73.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11571} {} {0.000} {0.000} {0.010} {1.782} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2154} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(35.66, 73.11) (35.28, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2784} {} {0.000} {0.000} {0.007} {1.310} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 619
PATH 620
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(51.72, 74.17) (52.88, 73.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11721} {} {0.000} {0.000} {0.010} {1.807} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2384} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(51.81, 73.11) (51.43, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2792} {} {0.000} {0.000} {0.007} {1.290} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 620
PATH 621
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(81.55, 40.57) (82.71, 40.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11584} {} {0.000} {0.000} {0.010} {1.792} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2167} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(82.40, 42.31) (82.02, 42.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2903} {} {0.000} {0.000} {0.007} {1.287} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 621
PATH 622
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(79.57, 18.17) (78.41, 17.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11589} {} {0.000} {0.000} {0.010} {1.771} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2172} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(78.91, 19.91) (79.29, 20.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2908} {} {0.000} {0.000} {0.007} {1.317} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 622
PATH 623
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(39.37, 14.31) (40.53, 14.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11813} {} {0.000} {0.000} {0.010} {1.814} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1964} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(39.65, 12.56) (39.27, 12.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3001} {} {0.000} {0.000} {0.007} {1.285} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 623
PATH 624
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(40.81, 84.31) (39.65, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11910} {} {0.000} {0.000} {0.010} {1.805} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2061} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(40.34, 82.56) (40.72, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3015} {} {0.000} {0.000} {0.007} {1.289} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 624
PATH 625
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(66.46, 45.11) (65.30, 45.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11595} {} {0.000} {0.000} {0.010} {1.776} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2178} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(65.61, 46.16) (65.99, 46.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3020} {} {0.000} {0.000} {0.007} {1.314} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 625
PATH 626
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(50.12, 15.37) (48.96, 15.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11609} {} {0.000} {0.000} {0.010} {1.796} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2192} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(49.65, 17.12) (50.03, 17.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3034} {} {0.000} {0.000} {0.007} {1.297} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 626
PATH 627
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(26.64, 88.17) (27.80, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11739} {} {0.000} {0.000} {0.010} {1.799} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2402} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(27.11, 87.11) (26.73, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3046} {} {0.000} {0.000} {0.007} {1.300} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 627
PATH 628
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(68.93, 56.31) (67.77, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11743} {} {0.000} {0.000} {0.010} {1.786} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2406} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(68.27, 54.56) (68.65, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3050} {} {0.000} {0.000} {0.007} {1.287} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 628
PATH 629
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(52.86, 135.77) (54.02, 135.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11628} {} {0.000} {0.000} {0.010} {1.805} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2211} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(53.33, 134.72) (52.95, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3159} {} {0.000} {0.000} {0.007} {1.289} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 629
PATH 630
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(9.16, 98.31) (10.32, 98.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11856} {} {0.000} {0.000} {0.010} {1.787} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2007} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(9.82, 99.37) (9.44, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3252} {} {0.000} {0.000} {0.007} {1.298} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 630
PATH 631
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(57.80, 106.71) (58.96, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11831} {} {0.000} {0.000} {0.010} {1.773} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1982} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(58.84, 107.77) (58.46, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3274} {} {0.000} {0.000} {0.007} {1.305} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 631
PATH 632
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(33.67, 102.17) (34.83, 101.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11652} {} {0.000} {0.000} {0.010} {1.768} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2235} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(34.71, 101.12) (34.33, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3289} {} {0.000} {0.000} {0.007} {1.313} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 632
PATH 633
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(50.77, 163.77) (51.93, 163.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11765} {} {0.000} {0.000} {0.010} {1.796} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2428} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(51.81, 165.52) (51.43, 165.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3458} {} {0.000} {0.000} {0.007} {1.304} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 633
PATH 634
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(42.14, 162.71) (40.98, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11770} {} {0.000} {0.000} {0.010} {1.785} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2433} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(41.48, 163.77) (41.86, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3463} {} {0.000} {0.000} {0.007} {1.314} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 634
PATH 635
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(69.12, 157.11) (67.96, 157.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11943} {} {0.000} {0.000} {0.010} {1.767} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2094} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(68.46, 155.37) (68.84, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3486} {} {0.000} {0.000} {0.007} {1.319} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 635
PATH 636
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(60.19, 143.11) (59.03, 143.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11692} {} {0.000} {0.000} {0.010} {1.759} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2275} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(59.15, 144.16) (59.53, 144.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3573} {} {0.000} {0.000} {0.007} {1.317} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 636
PATH 637
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(73.49, 143.11) (72.33, 143.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11700} {} {0.000} {0.000} {0.010} {1.798} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2283} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(73.02, 144.16) (73.40, 144.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3581} {} {0.000} {0.000} {0.007} {1.292} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 637
PATH 638
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(42.71, 141.37) (41.55, 141.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11777} {} {0.000} {0.000} {0.010} {1.765} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2440} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(41.29, 143.12) (41.67, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3588} {} {0.000} {0.000} {0.007} {1.306} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 638
PATH 639
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(67.11, 138.57) (68.27, 138.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11955} {} {0.000} {0.000} {0.010} {1.770} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2106} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(68.15, 137.52) (67.77, 137.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3614} {} {0.000} {0.000} {0.007} {1.318} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 639
PATH 640
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(63.80, 28.31) (62.64, 28.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11560} {} {0.000} {0.000} {0.010} {1.838} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2143} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(63.52, 29.37) (63.90, 29.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2773} {} {0.000} {0.000} {0.007} {1.236} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 640
PATH 641
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(46.89, 85.37) (45.73, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11896} {} {0.000} {0.000} {0.010} {1.842} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2047} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(46.80, 84.31) (47.18, 84.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2887} {} {0.000} {0.000} {0.007} {1.204} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 641
PATH 642
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(38.04, 22.71) (39.20, 22.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11585} {} {0.000} {0.000} {0.010} {1.820} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2168} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(38.32, 23.77) (37.94, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2904} {} {0.000} {0.000} {0.007} {1.225} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 642
PATH 643
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(29.87, 22.71) (31.03, 22.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11586} {} {0.000} {0.000} {0.010} {1.844} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2169} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(30.15, 23.77) (29.77, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2905} {} {0.000} {0.000} {0.007} {1.225} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 643
PATH 644
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(74.82, 6.97) (73.66, 6.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11900} {} {0.000} {0.000} {0.010} {1.840} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2051} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(74.73, 8.71) (75.11, 8.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3004} {} {0.000} {0.000} {0.007} {1.229} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 644
PATH 645
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(36.25, 8.71) (35.09, 8.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11600} {} {0.000} {0.000} {0.010} {1.831} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2183} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(36.16, 9.77) (36.54, 9.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3025} {} {0.000} {0.000} {0.007} {1.209} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 645
PATH 646
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(66.16, 5.91) (67.32, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11611} {} {0.000} {0.000} {0.010} {1.817} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2194} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(66.44, 6.96) (66.06, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3036} {} {0.000} {0.000} {0.007} {1.230} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 646
PATH 647
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(41.76, 130.17) (40.60, 129.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11631} {} {0.000} {0.000} {0.010} {1.821} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2214} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(41.48, 131.91) (41.86, 132.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3162} {} {0.000} {0.000} {0.007} {1.213} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 647
PATH 648
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(63.61, 162.71) (62.45, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11661} {} {0.000} {0.000} {0.010} {1.840} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2244} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(63.52, 163.77) (63.90, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3436} {} {0.000} {0.000} {0.007} {1.205} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 648
PATH 649
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(12.96, 132.97) (14.12, 132.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11864} {} {0.000} {0.000} {0.010} {1.828} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2015} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(13.05, 131.91) (12.67, 132.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3604} {} {0.000} {0.000} {0.007} {1.237} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 649
PATH 650
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(77.10, 56.31) (75.94, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11876} {} {0.000} {0.000} {0.010} {1.810} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2027} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(76.63, 57.37) (77.01, 57.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2633} {} {0.000} {0.000} {0.007} {1.260} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 650
PATH 651
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(47.27, 61.91) (46.11, 62.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11533} {} {0.000} {0.000} {0.010} {1.801} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2116} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(46.99, 60.16) (47.37, 60.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2640} {} {0.000} {0.000} {0.007} {1.264} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 651
PATH 652
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(32.34, 29.37) (33.50, 29.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11797} {} {0.000} {0.000} {0.010} {1.806} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1948} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(32.81, 28.32) (32.43, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2745} {} {0.000} {0.000} {0.007} {1.269} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 652
PATH 653
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(58.56, 31.11) (59.72, 31.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11881} {} {0.000} {0.000} {0.010} {1.804} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2032} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(59.03, 32.16) (58.65, 32.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2750} {} {0.000} {0.000} {0.007} {1.284} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 653
PATH 654
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(60.57, 39.51) (59.41, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11562} {} {0.000} {0.000} {0.010} {1.805} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2145} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(60.10, 40.56) (60.48, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2775} {} {0.000} {0.000} {0.007} {1.261} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 654
PATH 655
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(64.18, 23.77) (63.02, 23.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11567} {} {0.000} {0.000} {0.010} {1.815} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2150} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(63.90, 22.71) (64.28, 22.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2780} {} {0.000} {0.000} {0.007} {1.271} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 655
PATH 656
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(43.36, 20.97) (44.52, 20.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11806} {} {0.000} {0.000} {0.010} {1.802} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1957} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(43.64, 19.91) (43.26, 20.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2874} {} {0.000} {0.000} {0.007} {1.270} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 656
PATH 657
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(85.84, 64.71) (84.68, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11899} {} {0.000} {0.000} {0.010} {1.797} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2050} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(85.37, 65.77) (85.75, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2890} {} {0.000} {0.000} {0.007} {1.268} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 657
PATH 658
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(16.00, 81.51) (17.16, 81.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11583} {} {0.000} {0.000} {0.010} {1.812} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2166} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(16.28, 82.56) (15.90, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2902} {} {0.000} {0.000} {0.007} {1.253} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 658
PATH 659
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(83.37, 70.31) (82.21, 70.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11588} {} {0.000} {0.000} {0.010} {1.793} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2171} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(82.90, 68.56) (83.28, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2907} {} {0.000} {0.000} {0.007} {1.279} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 659
PATH 660
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(82.61, 33.91) (81.45, 34.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11591} {} {0.000} {0.000} {0.010} {1.797} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2174} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(82.14, 34.97) (82.52, 34.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2910} {} {0.000} {0.000} {0.007} {1.264} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 660
PATH 661
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(26.37, 12.57) (25.21, 12.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11808} {} {0.000} {0.000} {0.010} {1.811} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1959} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(26.28, 11.52) (26.66, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2996} {} {0.000} {0.000} {0.007} {1.239} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 661
PATH 662
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(68.55, 42.31) (67.39, 42.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11811} {} {0.000} {0.000} {0.010} {1.800} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1962} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(68.27, 40.56) (68.65, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2999} {} {0.000} {0.000} {0.007} {1.274} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 662
PATH 663
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(39.37, 8.71) (40.53, 8.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11812} {} {0.000} {0.000} {0.010} {1.803} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1963} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(39.84, 9.77) (39.46, 9.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3000} {} {0.000} {0.000} {0.007} {1.286} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 663
PATH 664
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(67.03, 81.51) (65.87, 81.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11907} {} {0.000} {0.000} {0.010} {1.804} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2058} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(66.56, 82.56) (66.94, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3012} {} {0.000} {0.000} {0.007} {1.282} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 664
PATH 665
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(33.86, 57.37) (35.02, 57.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11599} {} {0.000} {0.000} {0.010} {1.808} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2182} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(34.33, 56.31) (33.95, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3024} {} {0.000} {0.000} {0.007} {1.280} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 665
PATH 666
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(23.41, 88.17) (24.57, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11605} {} {0.000} {0.000} {0.010} {1.798} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2188} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(23.88, 87.11) (23.50, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3030} {} {0.000} {0.000} {0.007} {1.272} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 666
PATH 667
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(45.37, 8.71) (44.21, 8.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11608} {} {0.000} {0.000} {0.010} {1.802} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2191} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(44.90, 9.77) (45.28, 9.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3033} {} {0.000} {0.000} {0.007} {1.268} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 667
PATH 668
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(24.09, 57.37) (22.93, 57.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11736} {} {0.000} {0.000} {0.010} {1.800} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2399} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(23.81, 56.31) (24.19, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3043} {} {0.000} {0.000} {0.007} {1.267} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 668
PATH 669
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(60.27, 121.77) (61.43, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11617} {} {0.000} {0.000} {0.010} {1.791} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2200} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(60.74, 123.52) (60.36, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3148} {} {0.000} {0.000} {0.007} {1.278} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 669
PATH 670
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(52.10, 102.17) (53.26, 101.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11650} {} {0.000} {0.000} {0.010} {1.804} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2233} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(52.57, 101.12) (52.19, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3287} {} {0.000} {0.000} {0.007} {1.274} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 670
PATH 671
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(22.00, 155.37) (20.84, 155.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11835} {} {0.000} {0.000} {0.010} {1.786} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1986} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(21.34, 154.31) (21.72, 154.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3494} {} {0.000} {0.000} {0.007} {1.275} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 671
PATH 672
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(6.69, 137.51) (7.85, 137.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11688} {} {0.000} {0.000} {0.010} {1.791} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2271} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(7.16, 135.77) (6.78, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3569} {} {0.000} {0.000} {0.007} {1.273} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 672
PATH 673
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(22.19, 141.37) (21.03, 141.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11779} {} {0.000} {0.000} {0.010} {1.803} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2442} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(21.72, 143.12) (22.10, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3590} {} {0.000} {0.000} {0.007} {1.274} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 673
PATH 674
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(9.35, 138.57) (10.51, 138.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11958} {} {0.000} {0.000} {0.010} {1.810} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2109} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(9.82, 137.52) (9.44, 137.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3617} {} {0.000} {0.000} {0.007} {1.245} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 674
PATH 675
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(57.99, 99.37) (59.15, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11648} {} {0.000} {0.000} {0.010} {1.831} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2231} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.006} {} {0.078} {0.002} {} {1} {(57.70, 98.31) (57.32, 98.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3285} {} {0.000} {0.000} {0.006} {1.194} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 675
PATH 676
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[25]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(83.83, 84.31) (84.99, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n4165} {} {0.000} {0.000} {0.010} {1.795} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1553} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(83.61, 85.36) (83.08, 85.69)} 
    NET {} {} {} {} {} {DP/RegFILE/n2564} {} {0.000} {0.000} {0.008} {1.228} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 676
PATH 677
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[16]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(86.87, 110.57) (88.03, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n4188} {} {0.000} {0.000} {0.010} {1.796} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2758} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(87.03, 112.31) (86.50, 111.99)} 
    NET {} {} {} {} {} {DP/RegFILE/n2587} {} {0.000} {0.000} {0.008} {1.232} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 677
PATH 678
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[3]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(86.11, 96.57) (87.27, 96.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n4143} {} {0.000} {0.000} {0.010} {1.820} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1509} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(85.70, 98.31) (85.17, 97.99)} 
    NET {} {} {} {} {} {DP/RegFILE/n2542} {} {0.000} {0.000} {0.009} {1.234} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 678
PATH 679
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[13]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(87.63, 118.97) (88.79, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n4185} {} {0.000} {0.000} {0.010} {1.813} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1657} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(87.78, 120.72) (87.25, 120.39)} 
    NET {} {} {} {} {} {DP/RegFILE/n2584} {} {0.000} {0.000} {0.009} {1.234} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 679
PATH 680
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(61.14, 56.31) (59.98, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11888} {} {0.000} {0.000} {0.010} {1.675} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2039} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(59.41, 56.31) (59.03, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2762} {} {0.000} {0.000} {0.007} {1.544} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 680
PATH 681
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[21]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(84.21, 118.97) (85.37, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n4193} {} {0.000} {0.000} {0.010} {1.815} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2778} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(84.56, 120.72) (84.03, 120.39)} 
    NET {} {} {} {} {} {DP/RegFILE/n2592} {} {0.000} {0.000} {0.009} {1.233} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 681
PATH 682
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(78.24, 104.97) (77.08, 104.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11830} {} {0.000} {0.000} {0.010} {1.748} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1981} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(77.01, 106.72) (77.39, 106.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3273} {} {0.000} {0.000} {0.007} {1.437} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 682
PATH 683
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(78.05, 159.91) (76.89, 160.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11676} {} {0.000} {0.000} {0.010} {1.740} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2259} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(76.51, 160.97) (76.13, 160.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3451} {} {0.000} {0.000} {0.007} {1.431} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 683
PATH 684
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(15.35, 43.37) (14.19, 43.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11531} {} {0.000} {0.000} {0.010} {1.766} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2114} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(14.31, 42.31) (14.69, 42.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2638} {} {0.000} {0.000} {0.007} {1.375} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 684
PATH 685
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(15.54, 29.37) (14.38, 29.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11536} {} {0.000} {0.000} {0.010} {1.758} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2119} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(14.69, 31.12) (15.07, 31.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2643} {} {0.000} {0.000} {0.007} {1.350} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 685
PATH 686
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(70.91, 33.91) (72.07, 34.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11547} {} {0.000} {0.000} {0.010} {1.762} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2130} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(71.57, 34.97) (71.19, 34.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2654} {} {0.000} {0.000} {0.007} {1.333} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 686
PATH 687
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(38.04, 28.31) (39.20, 28.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11798} {} {0.000} {0.000} {0.010} {1.765} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1949} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(39.08, 29.37) (38.70, 29.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2746} {} {0.000} {0.000} {0.007} {1.371} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 687
PATH 688
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(60.76, 47.91) (59.60, 48.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11551} {} {0.000} {0.000} {0.010} {1.785} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2134} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(59.91, 46.16) (60.29, 46.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2764} {} {0.000} {0.000} {0.007} {1.352} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 688
PATH 689
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(27.51, 73.11) (26.35, 73.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11554} {} {0.000} {0.000} {0.010} {1.793} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2137} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(27.04, 71.36) (27.42, 71.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2767} {} {0.000} {0.000} {0.007} {1.320} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 689
PATH 690
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(12.58, 18.17) (13.74, 17.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11889} {} {0.000} {0.000} {0.010} {1.781} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2040} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(13.62, 19.91) (13.24, 20.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2867} {} {0.000} {0.000} {0.007} {1.339} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 690
PATH 691
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(82.23, 14.31) (81.07, 14.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11890} {} {0.000} {0.000} {0.010} {1.767} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2041} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(81.38, 15.37) (81.76, 15.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2876} {} {0.000} {0.000} {0.007} {1.324} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 691
PATH 692
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(84.89, 40.57) (83.73, 40.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11592} {} {0.000} {0.000} {0.010} {1.780} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2175} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(83.66, 42.31) (84.04, 42.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2911} {} {0.000} {0.000} {0.007} {1.366} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 692
PATH 693
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(51.64, 14.31) (50.48, 14.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11814} {} {0.000} {0.000} {0.010} {1.796} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1965} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(50.98, 12.56) (51.36, 12.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3002} {} {0.000} {0.000} {0.007} {1.320} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 693
PATH 694
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(29.30, 56.31) (30.46, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11904} {} {0.000} {0.000} {0.010} {1.779} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2055} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(29.96, 54.56) (29.58, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3009} {} {0.000} {0.000} {0.007} {1.364} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 694
PATH 695
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(18.20, 109.51) (17.04, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11625} {} {0.000} {0.000} {0.010} {1.767} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2208} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(17.35, 110.56) (17.73, 110.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3156} {} {0.000} {0.000} {0.007} {1.328} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 695
PATH 696
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(70.45, 131.91) (69.29, 132.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11634} {} {0.000} {0.000} {0.010} {1.780} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2217} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(69.79, 132.97) (70.17, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3165} {} {0.000} {0.000} {0.007} {1.353} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 696
PATH 697
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(44.99, 130.17) (43.83, 129.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11750} {} {0.000} {0.000} {0.010} {1.759} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2413} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(43.95, 131.91) (44.33, 132.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3175} {} {0.000} {0.000} {0.007} {1.362} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 697
PATH 698
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(35.76, 109.51) (36.92, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11925} {} {0.000} {0.000} {0.010} {1.774} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2076} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(36.80, 107.77) (36.42, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3256} {} {0.000} {0.000} {0.007} {1.326} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 698
PATH 699
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(6.69, 102.17) (7.85, 101.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11646} {} {0.000} {0.000} {0.010} {1.771} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2229} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(7.73, 101.12) (7.35, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3283} {} {0.000} {0.000} {0.007} {1.353} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 699
PATH 700
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(26.26, 99.37) (27.42, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11649} {} {0.000} {0.000} {0.010} {1.773} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2232} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(27.11, 98.31) (26.73, 98.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3286} {} {0.000} {0.000} {0.007} {1.329} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 700
PATH 701
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(59.24, 165.51) (58.08, 165.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11672} {} {0.000} {0.000} {0.010} {1.780} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2255} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(58.58, 166.56) (58.96, 166.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3447} {} {0.000} {0.000} {0.007} {1.368} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 701
PATH 702
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(69.50, 160.97) (68.34, 160.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11679} {} {0.000} {0.000} {0.010} {1.773} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2262} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(68.65, 162.72) (69.03, 162.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3454} {} {0.000} {0.000} {0.007} {1.374} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 702
PATH 703
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(45.83, 162.71) (46.99, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11681} {} {0.000} {0.000} {0.010} {1.769} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2264} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(46.87, 163.77) (46.49, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3456} {} {0.000} {0.000} {0.007} {1.325} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 703
PATH 704
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(74.14, 154.31) (75.30, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11838} {} {0.000} {0.000} {0.010} {1.769} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1989} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(74.99, 152.56) (74.61, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3497} {} {0.000} {0.000} {0.007} {1.329} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 704
PATH 705
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(56.96, 143.11) (55.80, 143.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11783} {} {0.000} {0.000} {0.010} {1.776} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2446} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(56.11, 144.16) (56.49, 144.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3594} {} {0.000} {0.000} {0.007} {1.343} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 705
PATH 706
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(36.33, 137.51) (37.49, 137.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11949} {} {0.000} {0.000} {0.010} {1.775} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2100} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(37.37, 135.77) (36.99, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3608} {} {0.000} {0.000} {0.007} {1.330} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 706
PATH 707
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(46.40, 135.77) (47.56, 135.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11957} {} {0.000} {0.000} {0.010} {1.769} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2108} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(47.82, 134.72) (47.44, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3616} {} {0.000} {0.000} {0.007} {1.369} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 707
PATH 708
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(56.77, 138.57) (55.61, 138.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11847} {} {0.000} {0.000} {0.010} {1.777} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1998} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(55.92, 137.52) (56.30, 137.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3626} {} {0.000} {0.000} {0.007} {1.340} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 708
PATH 709
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(15.35, 36.71) (14.19, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11784} {} {0.000} {0.000} {0.010} {1.837} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1935} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(14.88, 37.77) (15.26, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2612} {} {0.000} {0.000} {0.007} {1.281} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 709
PATH 710
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(71.86, 45.11) (73.02, 45.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11787} {} {0.000} {0.000} {0.010} {1.836} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1938} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(72.33, 43.37) (71.95, 43.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2615} {} {0.000} {0.000} {0.007} {1.291} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 710
PATH 711
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(11.44, 59.11) (12.60, 59.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11708} {} {0.000} {0.000} {0.010} {1.817} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2371} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(11.91, 57.37) (11.53, 57.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2661} {} {0.000} {0.000} {0.007} {1.287} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 711
PATH 712
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(22.84, 130.17) (24.00, 129.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11819} {} {0.000} {0.000} {0.010} {1.838} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1970} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(23.31, 131.91) (22.93, 132.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3142} {} {0.000} {0.000} {0.007} {1.282} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 712
PATH 713
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(9.92, 103.91) (11.08, 104.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11855} {} {0.000} {0.000} {0.010} {1.830} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2006} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(10.01, 104.97) (9.63, 104.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3251} {} {0.000} {0.000} {0.007} {1.289} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 713
PATH 714
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(74.90, 64.71) (76.06, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11877} {} {0.000} {0.000} {0.010} {1.800} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2028} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(75.56, 65.77) (75.18, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2634} {} {0.000} {0.000} {0.007} {1.312} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 714
PATH 715
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(9.92, 75.91) (11.08, 76.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11532} {} {0.000} {0.000} {0.010} {1.801} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2115} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(10.77, 74.17) (10.39, 74.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2639} {} {0.000} {0.000} {0.007} {1.313} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 715
PATH 716
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(67.03, 74.17) (65.87, 73.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11711} {} {0.000} {0.000} {0.010} {1.786} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2374} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(66.37, 73.11) (66.75, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2664} {} {0.000} {0.000} {0.007} {1.316} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 716
PATH 717
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(32.26, 75.91) (31.10, 76.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11794} {} {0.000} {0.000} {0.010} {1.812} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1945} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(31.79, 76.97) (32.17, 76.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2742} {} {0.000} {0.000} {0.007} {1.294} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 717
PATH 718
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(64.94, 19.91) (63.78, 20.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11568} {} {0.000} {0.000} {0.010} {1.806} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2151} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(64.47, 20.96) (64.85, 20.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2781} {} {0.000} {0.000} {0.007} {1.303} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 718
PATH 719
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(29.98, 50.71) (28.82, 50.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11714} {} {0.000} {0.000} {0.010} {1.807} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2377} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(29.51, 51.77) (29.89, 51.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2785} {} {0.000} {0.000} {0.007} {1.293} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 719
PATH 720
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(66.35, 11.51) (67.51, 11.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11594} {} {0.000} {0.000} {0.010} {1.804} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2177} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(66.44, 12.56) (66.06, 12.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3019} {} {0.000} {0.000} {0.007} {1.312} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 720
PATH 721
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(32.45, 11.51) (31.29, 11.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11601} {} {0.000} {0.000} {0.010} {1.793} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2184} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(31.79, 9.77) (32.17, 9.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3026} {} {0.000} {0.000} {0.007} {1.303} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 721
PATH 722
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(40.70, 87.11) (41.86, 87.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11740} {} {0.000} {0.000} {0.010} {1.796} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2403} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(41.36, 85.36) (40.98, 85.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3047} {} {0.000} {0.000} {0.007} {1.319} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 722
PATH 723
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(61.79, 131.91) (62.95, 132.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11919} {} {0.000} {0.000} {0.010} {1.803} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2070} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(62.45, 132.97) (62.07, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3134} {} {0.000} {0.000} {0.007} {1.303} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 723
PATH 724
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(67.41, 134.71) (66.25, 134.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11632} {} {0.000} {0.000} {0.010} {1.786} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2215} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(66.56, 132.97) (66.94, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3163} {} {0.000} {0.000} {0.007} {1.310} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 724
PATH 725
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(45.45, 104.97) (46.61, 104.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11933} {} {0.000} {0.000} {0.010} {1.809} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2084} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(45.92, 106.72) (45.54, 106.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3264} {} {0.000} {0.000} {0.007} {1.302} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 725
PATH 726
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(6.69, 99.37) (7.85, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11644} {} {0.000} {0.000} {0.010} {1.788} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2227} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(6.97, 98.31) (6.59, 98.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3281} {} {0.000} {0.000} {0.007} {1.307} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 726
PATH 727
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(72.16, 159.91) (71.00, 160.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11678} {} {0.000} {0.000} {0.010} {1.806} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2261} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(71.69, 160.97) (72.07, 160.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3453} {} {0.000} {0.000} {0.007} {1.301} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 727
PATH 728
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(49.17, 162.71) (48.01, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11771} {} {0.000} {0.000} {0.010} {1.789} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2434} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(48.32, 163.77) (48.70, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3464} {} {0.000} {0.000} {0.007} {1.317} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 728
PATH 729
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(29.98, 141.37) (28.82, 141.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11685} {} {0.000} {0.000} {0.010} {1.793} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2268} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(29.13, 143.12) (29.51, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3566} {} {0.000} {0.000} {0.007} {1.316} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 729
PATH 730
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(44.80, 143.11) (43.64, 143.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11780} {} {0.000} {0.000} {0.010} {1.805} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2443} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(44.33, 144.16) (44.71, 144.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3591} {} {0.000} {0.000} {0.007} {1.296} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 730
PATH 731
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(58.86, 132.97) (57.70, 132.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11948} {} {0.000} {0.000} {0.010} {1.814} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2099} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(58.58, 134.72) (58.96, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3607} {} {0.000} {0.000} {0.007} {1.302} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 731
PATH 732
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(45.94, 42.31) (44.78, 42.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11790} {} {0.000} {0.000} {0.010} {1.835} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1941} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(45.47, 40.56) (45.85, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2618} {} {0.000} {0.000} {0.007} {1.276} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 732
PATH 733
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(66.92, 26.57) (68.08, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11538} {} {0.000} {0.000} {0.010} {1.848} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2121} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(67.20, 28.32) (66.82, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2645} {} {0.000} {0.000} {0.007} {1.226} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 733
PATH 734
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(41.46, 39.51) (42.62, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11543} {} {0.000} {0.000} {0.010} {1.817} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2126} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(41.93, 37.77) (41.55, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2650} {} {0.000} {0.000} {0.007} {1.252} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 734
PATH 735
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(59.32, 78.71) (60.48, 78.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11882} {} {0.000} {0.000} {0.010} {1.831} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2033} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(59.79, 76.97) (59.41, 76.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2756} {} {0.000} {0.000} {0.007} {1.274} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 735
PATH 736
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(63.80, 26.57) (62.64, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11550} {} {0.000} {0.000} {0.010} {1.827} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2133} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(63.52, 25.52) (63.90, 25.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2763} {} {0.000} {0.000} {0.007} {1.262} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 736
PATH 737
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(35.76, 53.51) (36.92, 53.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11553} {} {0.000} {0.000} {0.010} {1.843} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2136} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(36.23, 51.77) (35.85, 51.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2766} {} {0.000} {0.000} {0.007} {1.268} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 737
PATH 738
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(31.88, 74.17) (30.72, 73.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11561} {} {0.000} {0.000} {0.010} {1.835} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2144} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(31.79, 73.11) (32.17, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2774} {} {0.000} {0.000} {0.007} {1.243} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 738
PATH 739
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(85.08, 45.11) (83.92, 45.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11803} {} {0.000} {0.000} {0.010} {1.831} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1954} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(84.99, 46.16) (85.37, 46.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2871} {} {0.000} {0.000} {0.007} {1.242} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 739
PATH 740
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(36.71, 20.97) (37.87, 20.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11804} {} {0.000} {0.000} {0.010} {1.818} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1955} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(36.99, 19.91) (36.61, 20.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2872} {} {0.000} {0.000} {0.007} {1.251} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 740
PATH 741
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(33.78, 18.17) (32.62, 17.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11805} {} {0.000} {0.000} {0.010} {1.842} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1956} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(33.50, 19.91) (33.88, 20.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2873} {} {0.000} {0.000} {0.007} {1.258} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 741
PATH 742
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(85.84, 73.11) (84.68, 73.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11807} {} {0.000} {0.000} {0.010} {1.834} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1958} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(85.75, 74.17) (86.13, 74.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2875} {} {0.000} {0.000} {0.007} {1.248} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 742
PATH 743
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(84.32, 29.37) (83.16, 29.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11892} {} {0.000} {0.000} {0.010} {1.864} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2043} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(84.42, 28.32) (84.80, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2878} {} {0.000} {0.000} {0.007} {1.201} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 743
PATH 744
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(85.84, 60.17) (84.68, 59.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11898} {} {0.000} {0.000} {0.010} {1.823} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2049} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(85.56, 59.12) (85.94, 59.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2889} {} {0.000} {0.000} {0.007} {1.259} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 744
PATH 745
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(83.07, 53.51) (84.23, 53.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11574} {} {0.000} {0.000} {0.010} {1.839} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2157} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(83.54, 51.77) (83.16, 51.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2893} {} {0.000} {0.000} {0.007} {1.271} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 745
PATH 746
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(8.97, 18.17) (10.13, 17.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11580} {} {0.000} {0.000} {0.010} {1.826} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2163} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(9.44, 19.91) (9.06, 20.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2899} {} {0.000} {0.000} {0.007} {1.267} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 746
PATH 747
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(82.42, 26.57) (81.26, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11582} {} {0.000} {0.000} {0.010} {1.851} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2165} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(82.33, 28.32) (82.71, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2901} {} {0.000} {0.000} {0.007} {1.234} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 747
PATH 748
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(75.47, 82.57) (76.63, 82.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11727} {} {0.000} {0.000} {0.010} {1.849} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2390} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(75.56, 81.52) (75.18, 81.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2916} {} {0.000} {0.000} {0.007} {1.230} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 748
PATH 749
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(16.57, 74.17) (17.73, 73.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11729} {} {0.000} {0.000} {0.010} {1.844} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2392} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(16.85, 73.11) (16.47, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2918} {} {0.000} {0.000} {0.007} {1.265} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 749
PATH 750
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(56.01, 81.51) (54.85, 81.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11731} {} {0.000} {0.000} {0.010} {1.821} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2394} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(55.73, 82.56) (56.11, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2920} {} {0.000} {0.000} {0.007} {1.253} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 750
PATH 751
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(83.07, 59.11) (84.23, 59.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11732} {} {0.000} {0.000} {0.010} {1.820} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2395} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(83.54, 57.37) (83.16, 57.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2921} {} {0.000} {0.000} {0.007} {1.273} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 751
PATH 752
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(83.26, 67.51) (84.42, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11733} {} {0.000} {0.000} {0.010} {1.826} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2396} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(83.73, 65.77) (83.35, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2922} {} {0.000} {0.000} {0.007} {1.269} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 752
PATH 753
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(71.78, 12.57) (70.62, 12.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11809} {} {0.000} {0.000} {0.010} {1.825} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1960} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(71.31, 14.31) (71.69, 14.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2997} {} {0.000} {0.000} {0.007} {1.256} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 753
PATH 754
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(70.26, 67.51) (69.10, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11815} {} {0.000} {0.000} {0.010} {1.833} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1966} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(70.17, 65.77) (70.55, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3003} {} {0.000} {0.000} {0.007} {1.242} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 754
PATH 755
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(20.75, 85.37) (21.91, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11598} {} {0.000} {0.000} {0.010} {1.825} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2181} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(21.41, 87.11) (21.03, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3023} {} {0.000} {0.000} {0.007} {1.274} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 755
PATH 756
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(61.22, 87.11) (62.38, 87.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11741} {} {0.000} {0.000} {0.010} {1.835} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2404} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(61.69, 85.36) (61.31, 85.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3048} {} {0.000} {0.000} {0.007} {1.261} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 756
PATH 757
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(44.12, 118.97) (45.28, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11921} {} {0.000} {0.000} {0.010} {1.829} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2072} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(44.40, 120.72) (44.02, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3136} {} {0.000} {0.000} {0.007} {1.243} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 757
PATH 758
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(49.93, 131.91) (48.77, 132.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11923} {} {0.000} {0.000} {0.010} {1.820} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2074} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(49.65, 132.97) (50.03, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3138} {} {0.000} {0.000} {0.007} {1.259} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 758
PATH 759
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(44.50, 134.71) (45.66, 134.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11820} {} {0.000} {0.000} {0.010} {1.826} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1971} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(44.97, 132.97) (44.59, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3143} {} {0.000} {0.000} {0.007} {1.244} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 759
PATH 760
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(18.01, 116.17) (16.85, 115.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11624} {} {0.000} {0.000} {0.010} {1.826} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2207} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(17.35, 117.92) (17.73, 118.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3155} {} {0.000} {0.000} {0.007} {1.269} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 760
PATH 761
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(56.96, 118.97) (55.80, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11626} {} {0.000} {0.000} {0.010} {1.848} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2209} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(56.87, 120.72) (57.25, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3157} {} {0.000} {0.000} {0.007} {1.234} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 761
PATH 762
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(63.50, 121.77) (64.66, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11636} {} {0.000} {0.000} {0.010} {1.840} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2219} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(63.59, 123.52) (63.21, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3167} {} {0.000} {0.000} {0.007} {1.253} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 762
PATH 763
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(71.97, 106.71) (70.81, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11928} {} {0.000} {0.000} {0.010} {1.864} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2079} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(72.26, 107.77) (72.64, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3259} {} {0.000} {0.000} {0.007} {1.203} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 763
PATH 764
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(72.92, 103.91) (71.76, 104.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11930} {} {0.000} {0.000} {0.010} {1.836} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2081} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(72.64, 104.97) (73.02, 104.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3261} {} {0.000} {0.000} {0.007} {1.263} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 764
PATH 765
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(64.26, 106.71) (65.42, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11932} {} {0.000} {0.000} {0.010} {1.834} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2083} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(64.35, 107.77) (63.97, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3263} {} {0.000} {0.000} {0.007} {1.248} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 765
PATH 766
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(12.01, 106.71) (13.17, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11826} {} {0.000} {0.000} {0.010} {1.822} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1977} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(12.29, 107.77) (11.91, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3269} {} {0.000} {0.000} {0.007} {1.245} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 766
PATH 767
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(21.32, 109.51) (22.48, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11827} {} {0.000} {0.000} {0.010} {1.824} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1978} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(21.79, 107.77) (21.41, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3270} {} {0.000} {0.000} {0.007} {1.238} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 767
PATH 768
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(23.79, 101.11) (24.95, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11645} {} {0.000} {0.000} {0.010} {1.872} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2228} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(23.88, 99.37) (23.50, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3282} {} {0.000} {0.000} {0.007} {1.208} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 768
PATH 769
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(20.56, 101.11) (21.72, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11759} {} {0.000} {0.000} {0.010} {1.828} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2422} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(21.03, 99.37) (20.65, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3302} {} {0.000} {0.000} {0.007} {1.238} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 769
PATH 770
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(41.84, 101.11) (43.00, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11760} {} {0.000} {0.000} {0.010} {1.832} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2423} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(42.12, 99.37) (41.74, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3303} {} {0.000} {0.000} {0.007} {1.280} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 770
PATH 771
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(60.38, 98.31) (59.22, 98.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11763} {} {0.000} {0.000} {0.010} {1.820} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2426} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(60.10, 99.37) (60.48, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3306} {} {0.000} {0.000} {0.007} {1.252} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 771
PATH 772
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(54.11, 163.77) (52.95, 163.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11662} {} {0.000} {0.000} {0.010} {1.825} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2245} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(53.64, 165.52) (54.02, 165.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3437} {} {0.000} {0.000} {0.007} {1.272} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 772
PATH 773
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(9.92, 152.57) (11.08, 152.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11668} {} {0.000} {0.000} {0.010} {1.841} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2251} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(10.20, 154.31) (9.82, 154.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3443} {} {0.000} {0.000} {0.007} {1.254} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 773
PATH 774
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(16.30, 154.31) (15.14, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11859} {} {0.000} {0.000} {0.010} {1.832} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2010} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(15.83, 152.56) (16.21, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3475} {} {0.000} {0.000} {0.007} {1.267} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 774
PATH 775
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(9.54, 162.71) (10.70, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11946} {} {0.000} {0.000} {0.010} {1.839} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2097} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(10.01, 160.97) (9.63, 160.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3489} {} {0.000} {0.000} {0.007} {1.271} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 775
PATH 776
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(79.95, 141.37) (78.79, 141.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11682} {} {0.000} {0.000} {0.010} {1.841} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2265} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(79.86, 140.31) (80.24, 140.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3563} {} {0.000} {0.000} {0.007} {1.258} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 776
PATH 777
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(39.48, 141.37) (38.32, 141.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11697} {} {0.000} {0.000} {0.010} {1.820} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2280} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(39.01, 143.12) (39.39, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3578} {} {0.000} {0.000} {0.007} {1.274} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 777
PATH 778
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(6.69, 140.31) (7.85, 140.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11774} {} {0.000} {0.000} {0.010} {1.821} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2437} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(6.97, 141.37) (6.59, 141.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3585} {} {0.000} {0.000} {0.007} {1.250} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 778
PATH 779
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(64.83, 137.51) (65.99, 137.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11956} {} {0.000} {0.000} {0.010} {1.822} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2107} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(65.30, 135.77) (64.92, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3615} {} {0.000} {0.000} {0.007} {1.242} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 779
PATH 780
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(16.30, 138.57) (15.14, 138.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11842} {} {0.000} {0.000} {0.010} {1.825} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1993} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(16.02, 137.52) (16.40, 137.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3621} {} {0.000} {0.000} {0.007} {1.261} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 780
PATH 781
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(49.74, 135.77) (48.58, 135.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11845} {} {0.000} {0.000} {0.010} {1.835} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1996} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(49.27, 134.72) (49.65, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3624} {} {0.000} {0.000} {0.007} {1.274} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 781
PATH 782
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[17]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(90.10, 115.11) (91.26, 115.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n4189} {} {0.000} {0.000} {0.010} {1.809} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2762} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(88.17, 115.12) (87.64, 114.79)} 
    NET {} {} {} {} {} {DP/RegFILE/n2588} {} {0.000} {0.000} {0.008} {1.240} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 782
PATH 783
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(62.55, 76.97) (63.71, 76.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11875} {} {0.000} {0.000} {0.010} {1.851} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2026} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.006} {} {0.078} {0.002} {} {1} {(62.64, 78.72) (62.26, 78.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2632} {} {0.000} {0.000} {0.006} {1.188} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 783
PATH 784
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(66.35, 99.37) (67.51, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11929} {} {0.000} {0.000} {0.010} {1.852} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2080} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.006} {} {0.078} {0.002} {} {1} {(66.25, 101.12) (65.87, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3260} {} {0.000} {0.000} {0.006} {1.186} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 784
PATH 785
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(67.49, 106.71) (68.65, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11931} {} {0.000} {0.000} {0.010} {1.853} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2082} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.006} {} {0.078} {0.002} {} {1} {(67.20, 107.77) (66.82, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3262} {} {0.000} {0.000} {0.006} {1.178} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 785
PATH 786
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[19]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(88.77, 99.37) (89.93, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n4159} {} {0.000} {0.000} {0.010} {1.842} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1645} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(87.78, 98.31) (87.25, 97.99)} 
    NET {} {} {} {} {} {DP/RegFILE/n2558} {} {0.000} {0.000} {0.008} {1.206} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 786
PATH 787
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[17]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(87.44, 87.11) (88.60, 87.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n4157} {} {0.000} {0.000} {0.010} {1.848} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1637} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(86.27, 85.36) (85.73, 85.69)} 
    NET {} {} {} {} {} {DP/RegFILE/n2556} {} {0.000} {0.000} {0.008} {1.205} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 787
PATH 788
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.013} {} {3} {(69.12, 34.97) (67.96, 34.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n9999} {} {0.000} {0.000} {0.010} {2.155} {0.064} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2331} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.078} {0.002} {} {1} {(69.41, 39.52) (69.60, 39.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3007} {} {0.000} {0.000} {0.006} {1.407} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 788
PATH 789
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.011} {} {0.064} {-0.013} {} {3} {(21.05, 53.51) (19.89, 53.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n9998} {} {0.000} {0.000} {0.011} {2.190} {0.064} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2322} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.078} {0.002} {} {1} {(21.53, 56.31) (21.72, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2883} {} {0.000} {0.000} {0.005} {1.330} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 789
PATH 790
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[22]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(82.31, 99.37) (83.47, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n4162} {} {0.000} {0.000} {0.010} {1.806} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1541} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(82.28, 98.31) (81.75, 97.99)} 
    NET {} {} {} {} {} {DP/RegFILE/n2561} {} {0.000} {0.000} {0.009} {1.299} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 790
PATH 791
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[13]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(84.02, 82.57) (85.18, 82.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n4153} {} {0.000} {0.000} {0.010} {1.859} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1621} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(82.28, 82.56) (81.75, 82.89)} 
    NET {} {} {} {} {} {DP/RegFILE/n2552} {} {0.000} {0.000} {0.009} {1.232} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 791
PATH 792
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[6]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(90.67, 87.11) (91.83, 87.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n4146} {} {0.000} {0.000} {0.010} {1.862} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1521} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(90.06, 88.17) (89.53, 88.49)} 
    NET {} {} {} {} {} {DP/RegFILE/n2545} {} {0.000} {0.000} {0.009} {1.184} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 792
PATH 793
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[9]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(87.25, 82.57) (88.41, 82.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n4149} {} {0.000} {0.000} {0.010} {1.866} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1533} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(87.03, 84.31) (86.50, 83.99)} 
    NET {} {} {} {} {} {DP/RegFILE/n2548} {} {0.000} {0.000} {0.009} {1.169} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 793
PATH 794
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(58.56, 64.71) (59.72, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11722} {} {0.000} {0.000} {0.010} {1.769} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2385} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(60.86, 64.72) (61.24, 64.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2793} {} {0.000} {0.000} {0.007} {1.400} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 794
PATH 795
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(43.55, 82.57) (44.71, 82.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11730} {} {0.000} {0.000} {0.010} {1.738} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2393} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(45.47, 82.56) (45.85, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2919} {} {0.000} {0.000} {0.007} {1.470} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 795
PATH 796
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.062} {0.000} {0.010} {} {0.062} {-0.014} {} {3} {(62.36, 144.17) (63.52, 143.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11683} {} {0.000} {0.000} {0.010} {1.752} {0.062} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2266} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(64.47, 144.16) (64.85, 144.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3564} {} {0.000} {0.000} {0.007} {1.474} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 796
PATH 797
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(25.88, 84.31) (27.04, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11909} {} {0.000} {0.000} {0.010} {1.784} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2060} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(26.92, 82.56) (26.54, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3014} {} {0.000} {0.000} {0.007} {1.392} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 797
PATH 798
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(27.32, 155.37) (26.16, 155.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11862} {} {0.000} {0.000} {0.010} {1.767} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2013} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(26.85, 154.31) (27.23, 154.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3478} {} {0.000} {0.000} {0.007} {1.378} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 798
PATH 799
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(58.56, 28.31) (59.72, 28.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11793} {} {0.000} {0.000} {0.010} {1.806} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1944} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(59.03, 29.37) (58.65, 29.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2741} {} {0.000} {0.000} {0.007} {1.331} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 799
PATH 800
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(34.81, 22.71) (35.97, 22.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11563} {} {0.000} {0.000} {0.010} {1.797} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2146} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(35.47, 23.77) (35.09, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2776} {} {0.000} {0.000} {0.007} {1.371} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 800
PATH 801
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(74.52, 14.31) (75.68, 14.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11891} {} {0.000} {0.000} {0.010} {1.793} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2042} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(76.25, 15.37) (76.63, 15.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2877} {} {0.000} {0.000} {0.007} {1.356} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 801
PATH 802
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(16.57, 11.51) (17.73, 11.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11603} {} {0.000} {0.000} {0.010} {1.804} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2186} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(17.61, 9.77) (17.23, 9.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3028} {} {0.000} {0.000} {0.007} {1.328} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 802
PATH 803
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(66.27, 39.51) (65.11, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11606} {} {0.000} {0.000} {0.010} {1.794} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2189} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(65.80, 40.56) (66.18, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3031} {} {0.000} {0.000} {0.007} {1.332} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 803
PATH 804
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(45.37, 11.51) (44.21, 11.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11607} {} {0.000} {0.000} {0.010} {1.802} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2190} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(44.90, 12.56) (45.28, 12.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3032} {} {0.000} {0.000} {0.007} {1.349} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 804
PATH 805
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(67.03, 85.37) (65.87, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11737} {} {0.000} {0.000} {0.010} {1.791} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2400} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(66.56, 84.31) (66.94, 84.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3044} {} {0.000} {0.000} {0.007} {1.337} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 805
PATH 806
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(47.16, 117.91) (48.32, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11751} {} {0.000} {0.000} {0.010} {1.791} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2414} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(47.63, 118.97) (47.25, 118.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3176} {} {0.000} {0.000} {0.007} {1.333} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 806
PATH 807
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(9.16, 107.77) (10.32, 107.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11934} {} {0.000} {0.000} {0.010} {1.786} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2085} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(9.82, 106.72) (9.44, 106.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3265} {} {0.000} {0.000} {0.007} {1.331} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 807
PATH 808
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(28.73, 101.11) (29.89, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11641} {} {0.000} {0.000} {0.010} {1.815} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2224} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(29.39, 99.37) (29.01, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3278} {} {0.000} {0.000} {0.007} {1.318} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 808
PATH 809
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(51.64, 99.37) (50.48, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11755} {} {0.000} {0.000} {0.010} {1.789} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2418} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(50.98, 98.31) (51.36, 98.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3298} {} {0.000} {0.000} {0.007} {1.345} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 809
PATH 810
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(16.19, 134.71) (17.35, 134.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11686} {} {0.000} {0.000} {0.010} {1.797} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2269} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(17.04, 135.77) (16.66, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3567} {} {0.000} {0.000} {0.007} {1.345} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 810
PATH 811
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(32.34, 143.11) (33.50, 143.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11687} {} {0.000} {0.000} {0.010} {1.793} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2270} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(32.81, 144.16) (32.43, 144.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3568} {} {0.000} {0.000} {0.007} {1.342} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 811
PATH 812
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(26.64, 141.37) (27.80, 141.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11693} {} {0.000} {0.000} {0.010} {1.808} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2276} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(27.49, 143.12) (27.11, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3574} {} {0.000} {0.000} {0.007} {1.334} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 812
PATH 813
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(36.14, 141.37) (37.30, 141.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11695} {} {0.000} {0.000} {0.010} {1.797} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2278} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(37.18, 143.12) (36.80, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3576} {} {0.000} {0.000} {0.007} {1.353} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 813
PATH 814
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(39.67, 137.51) (38.51, 137.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11951} {} {0.000} {0.000} {0.010} {1.794} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2102} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(38.82, 135.77) (39.20, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3610} {} {0.000} {0.000} {0.007} {1.339} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 814
PATH 815
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(57.34, 39.51) (56.18, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11795} {} {0.000} {0.000} {0.010} {1.843} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1946} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(57.06, 40.56) (57.44, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2743} {} {0.000} {0.000} {0.007} {1.292} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 815
PATH 816
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(32.53, 51.77) (33.69, 51.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11555} {} {0.000} {0.000} {0.010} {1.822} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2138} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(33.19, 53.52) (32.81, 53.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2768} {} {0.000} {0.000} {0.007} {1.300} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 816
PATH 817
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(57.99, 57.37) (59.15, 57.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11723} {} {0.000} {0.000} {0.010} {1.825} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2386} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(58.46, 56.31) (58.08, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2794} {} {0.000} {0.000} {0.007} {1.301} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 817
PATH 818
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(41.08, 50.71) (42.24, 50.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11575} {} {0.000} {0.000} {0.010} {1.847} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2158} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(41.55, 48.97) (41.17, 48.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2894} {} {0.000} {0.000} {0.007} {1.291} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 818
PATH 819
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(71.21, 60.17) (70.05, 59.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11850} {} {0.000} {0.000} {0.010} {1.820} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2001} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(70.93, 59.12) (71.31, 59.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3017} {} {0.000} {0.000} {0.007} {1.302} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 819
PATH 820
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(17.25, 120.71) (16.09, 120.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11620} {} {0.000} {0.000} {0.010} {1.824} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2203} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(16.59, 118.97) (16.97, 118.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3151} {} {0.000} {0.000} {0.007} {1.293} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 820
PATH 821
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(29.98, 116.17) (28.82, 115.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11627} {} {0.000} {0.000} {0.010} {1.836} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2210} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(29.51, 117.92) (29.89, 118.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3158} {} {0.000} {0.000} {0.007} {1.293} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 821
PATH 822
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(74.52, 102.17) (75.68, 101.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11762} {} {0.000} {0.000} {0.010} {1.846} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2425} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(74.80, 101.12) (74.42, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3305} {} {0.000} {0.000} {0.007} {1.286} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 822
PATH 823
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(31.20, 160.97) (32.36, 160.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11665} {} {0.000} {0.000} {0.010} {1.836} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2248} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(31.86, 162.72) (31.48, 162.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3440} {} {0.000} {0.000} {0.007} {1.299} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 823
PATH 824
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(16.30, 157.11) (15.14, 157.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11860} {} {0.000} {0.000} {0.010} {1.827} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2011} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(15.83, 155.37) (16.21, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3476} {} {0.000} {0.000} {0.007} {1.298} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 824
PATH 825
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(71.67, 163.77) (72.83, 163.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11941} {} {0.000} {0.000} {0.010} {1.817} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2092} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(72.14, 162.72) (71.76, 162.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3484} {} {0.000} {0.000} {0.007} {1.298} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 825
PATH 826
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(72.62, 134.71) (73.78, 134.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11952} {} {0.000} {0.000} {0.010} {1.826} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2103} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(73.28, 135.77) (72.90, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3611} {} {0.000} {0.000} {0.007} {1.298} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 826
PATH 827
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(18.96, 65.77) (17.80, 65.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11728} {} {0.000} {0.000} {0.010} {1.811} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2391} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(18.30, 67.52) (18.68, 67.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2917} {} {0.000} {0.000} {0.007} {1.312} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 827
PATH 828
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(24.55, 120.71) (25.71, 120.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11854} {} {0.000} {0.000} {0.010} {1.806} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2005} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(25.21, 118.97) (24.83, 118.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3126} {} {0.000} {0.000} {0.007} {1.305} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 828
PATH 829
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(56.28, 131.91) (57.44, 132.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11823} {} {0.000} {0.000} {0.010} {1.811} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1974} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(56.56, 132.97) (56.18, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3146} {} {0.000} {0.000} {0.007} {1.310} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 829
PATH 830
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[25]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(85.92, 113.37) (87.08, 113.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n4197} {} {0.000} {0.000} {0.010} {1.851} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1585} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(85.70, 115.12) (85.17, 114.79)} 
    NET {} {} {} {} {} {DP/RegFILE/n2596} {} {0.000} {0.000} {0.008} {1.212} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 830
PATH 831
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(29.68, 36.71) (30.84, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11789} {} {0.000} {0.000} {0.010} {1.885} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U1940} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(29.20, 37.77) (28.82, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2617} {} {0.000} {0.000} {0.007} {1.210} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 831
PATH 832
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(76.91, 67.51) (75.75, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11791} {} {0.000} {0.000} {0.010} {1.861} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1942} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(76.82, 65.77) (77.20, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2619} {} {0.000} {0.000} {0.007} {1.267} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 832
PATH 833
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(48.60, 74.17) (47.44, 73.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11874} {} {0.000} {0.000} {0.010} {1.849} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2025} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(48.51, 73.11) (48.89, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2631} {} {0.000} {0.000} {0.007} {1.248} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 833
PATH 834
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(71.67, 48.97) (72.83, 48.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11529} {} {0.000} {0.000} {0.010} {1.847} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2112} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(71.95, 47.91) (71.57, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2636} {} {0.000} {0.000} {0.007} {1.255} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 834
PATH 835
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(66.73, 25.51) (67.89, 25.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11545} {} {0.000} {0.000} {0.010} {1.856} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2128} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(67.39, 23.77) (67.01, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2652} {} {0.000} {0.000} {0.007} {1.262} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 835
PATH 836
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(26.56, 26.57) (25.40, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11557} {} {0.000} {0.000} {0.010} {1.860} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2140} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(26.47, 25.52) (26.85, 25.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2770} {} {0.000} {0.000} {0.007} {1.256} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 836
PATH 837
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(23.33, 22.71) (22.17, 22.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11558} {} {0.000} {0.000} {0.010} {1.876} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2141} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(23.62, 23.77) (24.00, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2771} {} {0.000} {0.000} {0.007} {1.200} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 837
PATH 838
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(61.90, 65.77) (60.74, 65.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11566} {} {0.000} {0.000} {0.010} {1.855} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2149} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(61.43, 67.52) (61.81, 67.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2779} {} {0.000} {0.000} {0.007} {1.251} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 838
PATH 839
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(23.90, 48.97) (22.74, 48.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11716} {} {0.000} {0.000} {0.010} {1.871} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2379} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(23.81, 50.72) (24.19, 50.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2787} {} {0.000} {0.000} {0.007} {1.251} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 839
PATH 840
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(14.29, 22.71) (15.45, 22.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11800} {} {0.000} {0.000} {0.010} {1.859} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1951} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(14.57, 20.96) (14.19, 20.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2868} {} {0.000} {0.000} {0.007} {1.251} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 840
PATH 841
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(18.66, 82.57) (19.82, 82.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11802} {} {0.000} {0.000} {0.010} {1.853} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1953} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(18.94, 84.31) (18.56, 84.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2870} {} {0.000} {0.000} {0.007} {1.249} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 841
PATH 842
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(82.61, 46.17) (81.45, 45.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11573} {} {0.000} {0.000} {0.010} {1.874} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2156} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(82.33, 47.91) (82.71, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2892} {} {0.000} {0.000} {0.007} {1.221} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 842
PATH 843
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(41.27, 22.71) (42.43, 22.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11587} {} {0.000} {0.000} {0.010} {1.862} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2170} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(41.36, 23.77) (40.98, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2906} {} {0.000} {0.000} {0.007} {1.230} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 843
PATH 844
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(76.34, 18.17) (75.18, 17.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11590} {} {0.000} {0.000} {0.010} {1.853} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2173} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(76.25, 19.91) (76.63, 20.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2909} {} {0.000} {0.000} {0.007} {1.244} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 844
PATH 845
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(26.56, 53.51) (25.40, 53.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11908} {} {0.000} {0.000} {0.010} {1.859} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2059} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(26.28, 54.56) (26.66, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3013} {} {0.000} {0.000} {0.007} {1.244} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 845
PATH 846
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(61.14, 82.57) (59.98, 82.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11849} {} {0.000} {0.000} {0.010} {1.858} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2000} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(60.86, 84.31) (61.24, 84.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3016} {} {0.000} {0.000} {0.007} {1.242} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 846
PATH 847
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(66.16, 15.37) (67.32, 15.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11604} {} {0.000} {0.000} {0.010} {1.850} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2187} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(66.44, 14.31) (66.06, 14.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3029} {} {0.000} {0.000} {0.007} {1.270} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 847
PATH 848
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(67.49, 62.97) (68.65, 62.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11742} {} {0.000} {0.000} {0.010} {1.855} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2405} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(67.96, 64.72) (67.58, 64.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3049} {} {0.000} {0.000} {0.007} {1.243} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 848
PATH 849
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(31.01, 132.97) (32.17, 132.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11914} {} {0.000} {0.000} {0.010} {1.848} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2065} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(31.29, 131.91) (30.91, 132.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3129} {} {0.000} {0.000} {0.007} {1.259} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 849
PATH 850
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(63.31, 118.97) (64.47, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11920} {} {0.000} {0.000} {0.010} {1.873} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2071} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(63.40, 120.72) (63.02, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3135} {} {0.000} {0.000} {0.007} {1.252} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 850
PATH 851
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(49.06, 121.77) (50.22, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11821} {} {0.000} {0.000} {0.010} {1.877} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U1972} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(48.96, 120.72) (48.58, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3144} {} {0.000} {0.000} {0.007} {1.205} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 851
PATH 852
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(29.60, 120.71) (28.44, 120.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11619} {} {0.000} {0.000} {0.010} {1.875} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2202} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(29.51, 118.97) (29.89, 118.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3150} {} {0.000} {0.000} {0.007} {1.218} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 852
PATH 853
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(17.82, 112.31) (16.66, 112.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11622} {} {0.000} {0.000} {0.010} {1.847} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2205} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(17.54, 113.37) (17.92, 113.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3153} {} {0.000} {0.000} {0.007} {1.251} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 853
PATH 854
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(41.84, 117.91) (43.00, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11637} {} {0.000} {0.000} {0.010} {1.848} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2220} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(42.12, 118.97) (41.74, 118.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3168} {} {0.000} {0.000} {0.007} {1.259} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 854
PATH 855
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(74.06, 118.97) (72.90, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11752} {} {0.000} {0.000} {0.010} {1.850} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2415} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(73.78, 120.72) (74.16, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3177} {} {0.000} {0.000} {0.007} {1.263} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 855
PATH 856
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(18.96, 160.97) (17.80, 160.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11766} {} {0.000} {0.000} {0.010} {1.856} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2429} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(18.68, 162.72) (19.06, 162.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3459} {} {0.000} {0.000} {0.007} {1.253} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 856
PATH 857
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(14.86, 168.31) (16.02, 168.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11768} {} {0.000} {0.000} {0.010} {1.854} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2431} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(14.95, 166.56) (14.57, 166.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3461} {} {0.000} {0.000} {0.007} {1.232} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 857
PATH 858
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(75.09, 157.11) (76.25, 157.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11772} {} {0.000} {0.000} {0.010} {1.856} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2435} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(75.56, 155.37) (75.18, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3465} {} {0.000} {0.000} {0.007} {1.258} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 858
PATH 859
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(8.97, 134.71) (10.13, 134.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11691} {} {0.000} {0.000} {0.010} {1.863} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2274} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(9.25, 135.77) (8.87, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3572} {} {0.000} {0.000} {0.007} {1.252} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 859
PATH 860
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(70.34, 135.77) (71.50, 135.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11698} {} {0.000} {0.000} {0.010} {1.856} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2281} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(70.24, 137.52) (69.86, 137.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3579} {} {0.000} {0.000} {0.007} {1.247} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 860
PATH 861
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(9.92, 130.17) (11.08, 129.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11863} {} {0.000} {0.000} {0.010} {1.859} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2014} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(10.01, 131.91) (9.63, 132.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3603} {} {0.000} {0.000} {0.007} {1.220} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 861
PATH 862
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[2]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(90.29, 98.31) (91.45, 98.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n4142} {} {0.000} {0.000} {0.010} {1.855} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1505} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(89.50, 96.56) (88.97, 96.89)} 
    NET {} {} {} {} {} {DP/RegFILE/n2541} {} {0.000} {0.000} {0.008} {1.221} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 862
PATH 863
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.013} {} {3} {(69.77, 102.17) (70.93, 101.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11654} {} {0.000} {0.000} {0.010} {1.894} {0.063} {-0.013} {} {} {} 
    INST {DP/RegFILE/U2237} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.006} {} {0.078} {0.002} {} {1} {(69.67, 101.12) (69.29, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3291} {} {0.000} {0.000} {0.006} {1.188} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.076} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 863
PATH 864
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[4]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(86.30, 93.77) (87.46, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n4144} {} {0.000} {0.000} {0.010} {1.881} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1513} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(84.56, 93.77) (84.03, 94.09)} 
    NET {} {} {} {} {} {DP/RegFILE/n2543} {} {0.000} {0.000} {0.009} {1.230} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 864
PATH 865
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(46.32, 81.51) (45.16, 81.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11593} {} {0.000} {0.000} {0.010} {1.776} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2176} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(44.21, 81.52) (43.83, 81.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2912} {} {0.000} {0.000} {0.007} {1.477} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 865
PATH 866
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[14]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(90.48, 79.77) (91.64, 79.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n4154} {} {0.000} {0.000} {0.010} {1.880} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1625} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.078} {0.002} {} {1} {(89.88, 81.52) (89.34, 81.19)} 
    NET {} {} {} {} {} {DP/RegFILE/n2553} {} {0.000} {0.000} {0.009} {1.212} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 866
PATH 867
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(15.54, 48.97) (14.38, 48.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11704} {} {0.000} {0.000} {0.010} {1.764} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2367} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(14.31, 47.91) (14.69, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2657} {} {0.000} {0.000} {0.007} {1.435} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 867
PATH 868
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(38.23, 106.71) (39.39, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11927} {} {0.000} {0.000} {0.010} {1.775} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2078} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(39.01, 107.77) (39.39, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3258} {} {0.000} {0.000} {0.007} {1.446} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 868
PATH 869
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(73.68, 138.57) (72.52, 138.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11954} {} {0.000} {0.000} {0.010} {1.790} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2105} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(72.83, 137.52) (73.21, 137.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3613} {} {0.000} {0.000} {0.007} {1.402} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 869
PATH 870
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(14.97, 26.57) (13.81, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11534} {} {0.000} {0.000} {0.010} {1.833} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2117} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(14.50, 28.32) (14.88, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2641} {} {0.000} {0.000} {0.007} {1.355} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 870
PATH 871
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(61.14, 62.97) (59.98, 62.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11887} {} {0.000} {0.000} {0.010} {1.827} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2038} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(60.86, 61.91) (61.24, 62.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2761} {} {0.000} {0.000} {0.007} {1.335} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 871
PATH 872
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(40.13, 75.91) (41.29, 76.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11720} {} {0.000} {0.000} {0.010} {1.829} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2383} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(40.79, 74.17) (40.41, 74.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2791} {} {0.000} {0.000} {0.007} {1.314} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 872
PATH 873
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(18.85, 70.31) (20.01, 70.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11895} {} {0.000} {0.000} {0.010} {1.836} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2046} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(19.89, 68.56) (19.51, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2886} {} {0.000} {0.000} {0.007} {1.323} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 873
PATH 874
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(35.00, 79.77) (36.16, 79.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11903} {} {0.000} {0.000} {0.010} {1.820} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2054} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(36.23, 81.52) (35.85, 81.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3008} {} {0.000} {0.000} {0.007} {1.337} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 874
PATH 875
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(71.59, 120.71) (70.43, 120.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11616} {} {0.000} {0.000} {0.010} {1.828} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2199} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(71.31, 121.77) (71.69, 121.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3147} {} {0.000} {0.000} {0.007} {1.336} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 875
PATH 876
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(72.16, 126.31) (71.00, 126.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11633} {} {0.000} {0.000} {0.010} {1.824} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2216} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(71.69, 127.37) (72.07, 127.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3164} {} {0.000} {0.000} {0.007} {1.333} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 876
PATH 877
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(71.48, 99.37) (72.64, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11656} {} {0.000} {0.000} {0.010} {1.808} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2239} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(71.95, 98.31) (71.57, 98.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3293} {} {0.000} {0.000} {0.007} {1.365} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 877
PATH 878
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(15.24, 102.17) (16.40, 101.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11756} {} {0.000} {0.000} {0.010} {1.845} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2419} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(15.71, 101.12) (15.33, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3299} {} {0.000} {0.000} {0.007} {1.314} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 878
PATH 879
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(39.48, 160.97) (38.32, 160.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11675} {} {0.000} {0.000} {0.010} {1.845} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2258} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(39.20, 162.72) (39.58, 162.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3450} {} {0.000} {0.000} {0.007} {1.326} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 879
PATH 880
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(70.64, 144.17) (69.48, 143.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11699} {} {0.000} {0.000} {0.010} {1.845} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2282} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(69.79, 145.91) (70.17, 146.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3580} {} {0.000} {0.000} {0.007} {1.317} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 880
PATH 881
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(18.85, 141.37) (20.01, 141.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11776} {} {0.000} {0.000} {0.010} {1.817} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2439} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(19.89, 143.12) (19.51, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3587} {} {0.000} {0.000} {0.007} {1.319} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 881
PATH 882
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(18.85, 137.51) (20.01, 137.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11840} {} {0.000} {0.000} {0.010} {1.811} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1991} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(19.51, 135.77) (19.13, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3619} {} {0.000} {0.000} {0.007} {1.367} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 882
PATH 883
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(12.01, 64.71) (13.17, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11873} {} {0.000} {0.000} {0.010} {1.854} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2024} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(12.29, 62.97) (11.91, 62.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2630} {} {0.000} {0.000} {0.007} {1.285} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 883
PATH 884
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(73.38, 53.51) (74.54, 53.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11530} {} {0.000} {0.000} {0.010} {1.825} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2113} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(74.04, 51.77) (73.66, 51.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2637} {} {0.000} {0.000} {0.007} {1.312} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 884
PATH 885
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(11.06, 20.97) (12.22, 20.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11581} {} {0.000} {0.000} {0.010} {1.818} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2164} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(11.72, 19.91) (11.34, 20.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2900} {} {0.000} {0.000} {0.007} {1.309} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 885
PATH 886
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(71.02, 57.37) (69.86, 57.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11911} {} {0.000} {0.000} {0.010} {1.865} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2062} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(70.93, 56.31) (71.31, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3018} {} {0.000} {0.000} {0.007} {1.300} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 886
PATH 887
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(66.35, 50.71) (67.51, 50.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11596} {} {0.000} {0.000} {0.010} {1.827} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2179} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(66.63, 51.77) (66.25, 51.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3021} {} {0.000} {0.000} {0.007} {1.311} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 887
PATH 888
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(74.44, 129.11) (73.28, 129.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11918} {} {0.000} {0.000} {0.010} {1.855} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2069} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(73.97, 127.37) (74.35, 127.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3133} {} {0.000} {0.000} {0.007} {1.278} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 888
PATH 889
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(6.69, 106.71) (7.85, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11758} {} {0.000} {0.000} {0.010} {1.821} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2421} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(7.35, 104.97) (6.97, 104.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3301} {} {0.000} {0.000} {0.007} {1.311} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 889
PATH 890
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(27.02, 160.97) (28.18, 160.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11663} {} {0.000} {0.000} {0.010} {1.865} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2246} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(27.49, 162.72) (27.11, 162.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3438} {} {0.000} {0.000} {0.007} {1.294} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 890
PATH 891
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(9.92, 165.51) (11.08, 165.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11764} {} {0.000} {0.000} {0.010} {1.854} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2427} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(10.01, 166.56) (9.63, 166.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3457} {} {0.000} {0.000} {0.007} {1.289} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 891
PATH 892
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(71.97, 155.37) (70.81, 155.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11942} {} {0.000} {0.000} {0.010} {1.825} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2093} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(71.12, 157.12) (71.50, 157.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3485} {} {0.000} {0.000} {0.007} {1.311} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 892
PATH 893
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(15.73, 162.71) (14.57, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11834} {} {0.000} {0.000} {0.010} {1.827} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1985} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(14.88, 160.97) (15.26, 160.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3493} {} {0.000} {0.000} {0.007} {1.305} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 893
PATH 894
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(42.03, 135.77) (43.19, 135.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11841} {} {0.000} {0.000} {0.010} {1.873} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1992} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(42.12, 134.72) (41.74, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3620} {} {0.000} {0.000} {0.007} {1.303} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 894
PATH 895
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(70.53, 26.57) (71.69, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11785} {} {0.000} {0.000} {0.010} {1.888} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1936} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(69.86, 28.32) (69.48, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2613} {} {0.000} {0.000} {0.007} {1.244} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 895
PATH 896
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(69.96, 25.51) (71.12, 25.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11868} {} {0.000} {0.000} {0.010} {1.891} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2019} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(70.05, 23.77) (69.67, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2620} {} {0.000} {0.000} {0.007} {1.217} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 896
PATH 897
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(69.77, 31.11) (70.93, 31.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11869} {} {0.000} {0.000} {0.010} {1.890} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2020} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(69.86, 29.37) (69.48, 29.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2621} {} {0.000} {0.000} {0.007} {1.227} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 897
PATH 898
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(14.21, 39.51) (13.05, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11537} {} {0.000} {0.000} {0.010} {1.883} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2120} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(14.12, 40.56) (14.50, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2644} {} {0.000} {0.000} {0.007} {1.229} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 898
PATH 899
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(31.20, 39.51) (32.36, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11542} {} {0.000} {0.000} {0.010} {1.897} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2125} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(31.48, 37.77) (31.10, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2649} {} {0.000} {0.000} {0.007} {1.222} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 899
PATH 900
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(73.38, 67.51) (74.54, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11544} {} {0.000} {0.000} {0.010} {1.890} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2127} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(73.28, 65.77) (72.90, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2651} {} {0.000} {0.000} {0.007} {1.237} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 900
PATH 901
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(17.71, 28.31) (18.87, 28.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11878} {} {0.000} {0.000} {0.010} {1.870} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2029} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(18.18, 26.57) (17.80, 26.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2739} {} {0.000} {0.000} {0.007} {1.274} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 901
PATH 902
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(82.04, 20.97) (80.88, 20.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11572} {} {0.000} {0.000} {0.010} {1.884} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2155} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(81.95, 22.71) (82.33, 22.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2891} {} {0.000} {0.000} {0.007} {1.248} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 902
PATH 903
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(40.51, 56.31) (41.67, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11724} {} {0.000} {0.000} {0.010} {1.868} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2387} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(40.98, 54.56) (40.60, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2913} {} {0.000} {0.000} {0.007} {1.273} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 903
PATH 904
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(49.82, 28.31) (50.98, 28.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11905} {} {0.000} {0.000} {0.010} {1.865} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2056} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(50.29, 26.57) (49.91, 26.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3010} {} {0.000} {0.000} {0.007} {1.269} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 904
PATH 905
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(69.77, 5.91) (70.93, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11612} {} {0.000} {0.000} {0.010} {1.899} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2195} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(69.10, 6.96) (68.72, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3037} {} {0.000} {0.000} {0.007} {1.206} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 905
PATH 906
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(30.74, 57.37) (29.58, 57.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11734} {} {0.000} {0.000} {0.010} {1.903} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2397} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(31.22, 56.31) (31.60, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3041} {} {0.000} {0.000} {0.007} {1.215} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 906
PATH 907
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(50.01, 23.77) (51.17, 23.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11735} {} {0.000} {0.000} {0.010} {1.879} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2398} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(50.29, 25.52) (49.91, 25.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3042} {} {0.000} {0.000} {0.007} {1.222} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 907
PATH 908
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(20.67, 123.51) (19.51, 123.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11816} {} {0.000} {0.000} {0.010} {1.890} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1967} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(20.39, 121.77) (20.77, 121.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3139} {} {0.000} {0.000} {0.007} {1.238} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 908
PATH 909
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(29.03, 129.11) (27.87, 129.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11623} {} {0.000} {0.000} {0.010} {1.894} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2206} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(28.94, 127.37) (29.32, 127.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3154} {} {0.000} {0.000} {0.007} {1.269} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 909
PATH 910
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(17.06, 126.31) (15.90, 126.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11744} {} {0.000} {0.000} {0.010} {1.892} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2407} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(17.16, 127.37) (17.54, 127.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3169} {} {0.000} {0.000} {0.007} {1.225} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 910
PATH 911
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(44.61, 99.37) (43.45, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11757} {} {0.000} {0.000} {0.010} {1.876} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2420} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(44.33, 98.31) (44.71, 98.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3300} {} {0.000} {0.000} {0.007} {1.229} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 911
PATH 912
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(74.90, 158.17) (76.06, 157.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11940} {} {0.000} {0.000} {0.010} {1.895} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2091} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(75.18, 159.91) (74.80, 160.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3483} {} {0.000} {0.000} {0.007} {1.243} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 912
PATH 913
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(59.62, 140.31) (58.46, 140.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11865} {} {0.000} {0.000} {0.010} {1.877} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2016} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(59.34, 138.56) (59.72, 138.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3605} {} {0.000} {0.000} {0.007} {1.255} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 913
PATH 914
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(70.45, 138.57) (69.29, 138.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11953} {} {0.000} {0.000} {0.010} {1.894} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2104} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(70.36, 137.52) (70.74, 137.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3612} {} {0.000} {0.000} {0.007} {1.233} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 914
PATH 915
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(75.28, 131.91) (76.44, 132.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11846} {} {0.000} {0.000} {0.010} {1.901} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1997} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(75.37, 132.97) (74.99, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3625} {} {0.000} {0.000} {0.007} {1.226} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 915
PATH 916
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(19.72, 130.17) (18.56, 129.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11748} {} {0.000} {0.000} {0.010} {1.786} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2411} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(17.99, 129.12) (17.61, 129.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3173} {} {0.000} {0.000} {0.007} {1.479} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 916
PATH 917
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(23.41, 126.31) (24.57, 126.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11749} {} {0.000} {0.000} {0.010} {1.769} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2412} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(25.71, 126.31) (26.09, 126.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3174} {} {0.000} {0.000} {0.007} {1.492} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 917
PATH 918
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(37.96, 57.37) (36.80, 57.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11597} {} {0.000} {0.000} {0.010} {1.796} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2180} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(36.61, 59.12) (36.23, 59.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3022} {} {0.000} {0.000} {0.007} {1.462} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 918
PATH 919
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(67.11, 20.97) (68.27, 20.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11528} {} {0.000} {0.000} {0.010} {1.853} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2111} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(67.96, 22.71) (67.58, 22.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2635} {} {0.000} {0.000} {0.007} {1.313} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 919
PATH 920
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(75.39, 124.57) (74.23, 124.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11917} {} {0.000} {0.000} {0.010} {1.828} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2068} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(74.73, 126.31) (75.11, 126.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3132} {} {0.000} {0.000} {0.007} {1.369} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 920
PATH 921
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(13.72, 159.91) (14.88, 160.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11669} {} {0.000} {0.000} {0.010} {1.816} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2252} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(14.38, 158.16) (14.00, 158.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3444} {} {0.000} {0.000} {0.007} {1.374} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 921
PATH 922
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(75.39, 168.31) (74.23, 168.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11677} {} {0.000} {0.000} {0.010} {1.858} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2260} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(74.73, 166.56) (75.11, 166.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3452} {} {0.000} {0.000} {0.007} {1.311} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 922
PATH 923
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(38.61, 101.11) (39.77, 101.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11653} {} {0.000} {0.000} {0.010} {1.860} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2236} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(39.27, 99.37) (38.89, 99.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3290} {} {0.000} {0.000} {0.007} {1.304} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 923
PATH 924
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[1]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(91.24, 82.57) (92.40, 82.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n4141} {} {0.000} {0.000} {0.010} {1.884} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1501} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(89.88, 84.31) (89.34, 83.99)} 
    NET {} {} {} {} {} {DP/RegFILE/n2540} {} {0.000} {0.000} {0.008} {1.240} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 924
PATH 925
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(74.14, 57.37) (75.30, 57.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11712} {} {0.000} {0.000} {0.010} {1.916} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2375} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(73.85, 59.12) (73.47, 59.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2665} {} {0.000} {0.000} {0.007} {1.240} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 925
PATH 926
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(85.65, 26.57) (84.49, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11801} {} {0.000} {0.000} {0.010} {1.897} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1952} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(85.37, 28.32) (85.75, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2869} {} {0.000} {0.000} {0.007} {1.273} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 926
PATH 927
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(67.49, 65.77) (68.65, 65.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11610} {} {0.000} {0.000} {0.010} {1.901} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2193} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(67.77, 67.52) (67.39, 67.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3035} {} {0.000} {0.000} {0.007} {1.266} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 927
PATH 928
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(36.90, 85.37) (38.06, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11615} {} {0.000} {0.000} {0.010} {1.933} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2198} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(36.04, 87.11) (35.66, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3040} {} {0.000} {0.000} {0.007} {1.239} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 928
PATH 929
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(31.69, 130.17) (30.53, 129.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11630} {} {0.000} {0.000} {0.010} {1.905} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2213} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(31.41, 131.91) (31.79, 132.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3161} {} {0.000} {0.000} {0.007} {1.251} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 929
PATH 930
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(64.18, 134.71) (63.02, 134.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11635} {} {0.000} {0.000} {0.010} {1.932} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2218} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(64.66, 132.97) (65.04, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3166} {} {0.000} {0.000} {0.007} {1.204} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 930
PATH 931
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(16.57, 107.77) (17.73, 107.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11824} {} {0.000} {0.000} {0.010} {1.917} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1975} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(16.47, 109.52) (16.09, 109.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3267} {} {0.000} {0.000} {0.007} {1.243} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 931
PATH 932
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(42.22, 109.51) (43.38, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11828} {} {0.000} {0.000} {0.010} {1.917} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1979} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(42.31, 107.77) (41.93, 107.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3271} {} {0.000} {0.000} {0.007} {1.228} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 932
PATH 933
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(63.12, 99.37) (64.28, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11655} {} {0.000} {0.000} {0.010} {1.901} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2238} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(63.59, 101.12) (63.21, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3292} {} {0.000} {0.000} {0.007} {1.262} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 933
PATH 934
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(46.89, 157.11) (45.73, 157.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11945} {} {0.000} {0.000} {0.010} {1.914} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2096} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(46.80, 155.37) (47.18, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3488} {} {0.000} {0.000} {0.007} {1.233} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 934
PATH 935
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(41.76, 155.37) (40.60, 155.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11836} {} {0.000} {0.000} {0.010} {1.923} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1987} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(42.43, 154.31) (42.81, 154.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3495} {} {0.000} {0.000} {0.007} {1.242} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 935
PATH 936
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[0]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(91.24, 85.37) (92.40, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n4140} {} {0.000} {0.000} {0.010} {1.846} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1497} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.078} {0.002} {} {1} {(88.92, 85.36) (88.39, 85.69)} 
    NET {} {} {} {} {} {DP/RegFILE/n2539} {} {0.000} {0.000} {0.008} {1.288} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 936
PATH 937
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[26]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(84.59, 89.91) (85.75, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n4166} {} {0.000} {0.000} {0.010} {1.867} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1557} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.079} {0.002} {} {1} {(83.03, 90.97) (82.50, 91.29)} 
    NET {} {} {} {} {} {DP/RegFILE/n2565} {} {0.000} {0.000} {0.009} {1.294} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 937
PATH 938
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[7]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(91.62, 106.71) (92.78, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n4179} {} {0.000} {0.000} {0.010} {1.913} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2726} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.079} {0.002} {} {1} {(89.50, 106.72) (88.97, 106.39)} 
    NET {} {} {} {} {} {DP/RegFILE/n2578} {} {0.000} {0.000} {0.009} {1.253} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 938
PATH 939
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[14]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(90.10, 116.17) (91.26, 115.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n4186} {} {0.000} {0.000} {0.010} {1.895} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1661} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.079} {0.002} {} {1} {(88.17, 116.17) (87.64, 116.49)} 
    NET {} {} {} {} {} {DP/RegFILE/n2585} {} {0.000} {0.000} {0.009} {1.243} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 939
PATH 940
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[27]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(86.30, 117.91) (87.46, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n4199} {} {0.000} {0.000} {0.010} {1.931} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1593} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.079} {0.002} {} {1} {(85.50, 116.17) (84.98, 116.49)} 
    NET {} {} {} {} {} {DP/RegFILE/n2598} {} {0.000} {0.000} {0.009} {1.197} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 940
PATH 941
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[0][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[0][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[0][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[0][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(42.79, 137.51) (43.95, 137.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11844} {} {0.000} {0.000} {0.010} {1.818} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1995} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(43.95, 135.77) (44.33, 135.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3623} {} {0.000} {0.000} {0.007} {1.411} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 941
PATH 942
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(60.95, 37.77) (59.79, 37.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11570} {} {0.000} {0.000} {0.010} {1.851} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2153} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(60.48, 36.72) (60.86, 36.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2783} {} {0.000} {0.000} {0.007} {1.381} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 942
PATH 943
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(26.75, 103.91) (25.59, 104.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11858} {} {0.000} {0.000} {0.010} {1.856} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2009} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(26.28, 106.72) (26.66, 106.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3254} {} {0.000} {0.000} {0.007} {1.369} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 943
PATH 944
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(74.33, 98.31) (75.49, 98.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11638} {} {0.000} {0.000} {0.010} {1.885} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2221} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(74.61, 96.56) (74.23, 96.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3275} {} {0.000} {0.000} {0.007} {1.317} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 944
PATH 945
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(61.52, 160.97) (60.36, 160.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11670} {} {0.000} {0.000} {0.010} {1.870} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2253} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(61.05, 163.77) (61.43, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3445} {} {0.000} {0.000} {0.007} {1.365} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 945
PATH 946
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[23]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(81.55, 87.11) (82.71, 87.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n4163} {} {0.000} {0.000} {0.010} {1.916} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1545} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(79.81, 87.11) (79.28, 86.79)} 
    NET {} {} {} {} {} {DP/RegFILE/n2562} {} {0.000} {0.000} {0.008} {1.231} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 946
PATH 947
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(70.83, 76.97) (69.67, 76.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11871} {} {0.000} {0.000} {0.010} {1.932} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2022} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(71.69, 78.72) (72.07, 78.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2628} {} {0.000} {0.000} {0.007} {1.275} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 947
PATH 948
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(33.10, 20.97) (34.26, 20.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11564} {} {0.000} {0.000} {0.010} {1.935} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2147} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(33.00, 23.77) (32.62, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2777} {} {0.000} {0.000} {0.007} {1.285} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 948
PATH 949
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(23.14, 12.57) (21.98, 12.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11848} {} {0.000} {0.000} {0.010} {1.936} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1999} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(24.19, 11.52) (24.57, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2995} {} {0.000} {0.000} {0.007} {1.277} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 949
PATH 950
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(17.63, 131.91) (16.47, 132.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11818} {} {0.000} {0.000} {0.010} {1.936} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1969} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(19.63, 131.91) (20.01, 132.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3141} {} {0.000} {0.000} {0.007} {1.296} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 950
PATH 951
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(52.59, 121.77) (51.43, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11618} {} {0.000} {0.000} {0.010} {1.926} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2201} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(54.59, 121.77) (54.97, 121.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3149} {} {0.000} {0.000} {0.007} {1.296} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 951
PATH 952
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(70.26, 17.11) (69.10, 17.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11902} {} {0.000} {0.000} {0.010} {1.938} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2053} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(70.36, 15.37) (70.74, 15.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3006} {} {0.000} {0.000} {0.007} {1.194} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 952
PATH 953
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(54.76, 99.37) (55.92, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11640} {} {0.000} {0.000} {0.010} {1.957} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2223} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.078} {0.002} {} {1} {(54.66, 98.31) (54.28, 98.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3277} {} {0.000} {0.000} {0.007} {1.187} {0.078} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 953
PATH 954
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(22.95, 26.57) (21.79, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11556} {} {0.000} {0.000} {0.010} {1.914} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2139} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(23.81, 25.52) (24.19, 25.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2769} {} {0.000} {0.000} {0.007} {1.258} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 954
PATH 955
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[31]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(91.43, 76.97) (92.59, 76.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n4171} {} {0.000} {0.000} {0.010} {1.911} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1577} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(89.11, 76.97) (88.59, 77.29)} 
    NET {} {} {} {} {} {DP/RegFILE/n2570} {} {0.000} {0.000} {0.008} {1.268} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 955
PATH 956
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[18]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(79.46, 113.37) (80.62, 113.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n4190} {} {0.000} {0.000} {0.010} {1.820} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2766} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(80.38, 110.56) (79.84, 110.89)} 
    NET {} {} {} {} {} {DP/RegFILE/n2589} {} {0.000} {0.000} {0.008} {1.390} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 956
PATH 957
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[24]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(83.64, 112.31) (84.80, 112.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n4196} {} {0.000} {0.000} {0.010} {1.915} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2746} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.079} {0.002} {} {1} {(81.89, 112.31) (81.36, 111.99)} 
    NET {} {} {} {} {} {DP/RegFILE/n2595} {} {0.000} {0.000} {0.009} {1.271} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 957
PATH 958
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[24]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(83.64, 92.71) (84.80, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n4164} {} {0.000} {0.000} {0.010} {1.930} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1549} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.079} {0.002} {} {1} {(82.28, 93.77) (81.75, 94.09)} 
    NET {} {} {} {} {} {DP/RegFILE/n2563} {} {0.000} {0.000} {0.009} {1.222} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 958
PATH 959
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(66.84, 158.17) (65.68, 157.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11944} {} {0.000} {0.000} {0.010} {1.826} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2095} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(65.80, 155.37) (66.18, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3487} {} {0.000} {0.000} {0.007} {1.481} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 959
PATH 960
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[6]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(90.86, 102.17) (92.02, 101.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n4178} {} {0.000} {0.000} {0.010} {1.982} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2722} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.015} {0.000} {0.009} {} {0.079} {0.002} {} {1} {(90.25, 103.92) (89.73, 103.59)} 
    NET {} {} {} {} {} {DP/RegFILE/n2577} {} {0.000} {0.000} {0.009} {1.164} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 960
PATH 961
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(45.83, 73.11) (46.99, 73.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11710} {} {0.000} {0.000} {0.010} {1.841} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2373} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(47.75, 71.36) (48.13, 71.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2663} {} {0.000} {0.000} {0.007} {1.465} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 961
PATH 962
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(55.71, 103.91) (56.87, 104.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11857} {} {0.000} {0.000} {0.010} {1.897} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2008} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(56.18, 106.72) (55.80, 106.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3253} {} {0.000} {0.000} {0.007} {1.347} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 962
PATH 963
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(24.85, 140.31) (23.69, 140.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11689} {} {0.000} {0.000} {0.010} {1.896} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2272} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(24.19, 143.12) (24.57, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3570} {} {0.000} {0.000} {0.007} {1.368} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 963
PATH 964
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(71.67, 42.31) (72.83, 42.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11540} {} {0.000} {0.000} {0.010} {1.965} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2123} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(71.38, 43.37) (71.00, 43.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2647} {} {0.000} {0.000} {0.007} {1.238} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 964
PATH 965
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[23][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[23][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[23][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[23][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(80.90, 78.71) (79.74, 78.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11893} {} {0.000} {0.000} {0.010} {1.944} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2044} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(81.76, 79.77) (82.14, 79.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2884} {} {0.000} {0.000} {0.007} {1.250} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 965
PATH 966
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(19.91, 117.91) (18.75, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11851} {} {0.000} {0.000} {0.010} {1.936} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2002} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(21.53, 117.92) (21.91, 118.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3123} {} {0.000} {0.000} {0.007} {1.262} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 966
PATH 967
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(36.82, 134.71) (35.66, 134.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11913} {} {0.000} {0.000} {0.010} {1.949} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2064} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(37.30, 132.97) (37.68, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3128} {} {0.000} {0.000} {0.007} {1.236} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 967
PATH 968
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(65.02, 131.91) (66.18, 132.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11916} {} {0.000} {0.000} {0.010} {1.993} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2067} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(64.54, 132.97) (64.16, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3131} {} {0.000} {0.000} {0.007} {1.201} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 968
PATH 969
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[11][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[11][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[11][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[11][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(48.68, 104.97) (49.84, 104.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11829} {} {0.000} {0.000} {0.010} {1.967} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1980} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(48.39, 106.72) (48.01, 106.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3272} {} {0.000} {0.000} {0.007} {1.213} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 969
PATH 970
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(6.88, 132.97) (8.04, 132.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11690} {} {0.000} {0.000} {0.010} {1.963} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2273} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(6.14, 134.72) (6.52, 134.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3571} {} {0.000} {0.000} {0.007} {1.235} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 970
PATH 971
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[20]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(85.54, 99.37) (86.70, 99.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n4160} {} {0.000} {0.000} {0.010} {1.936} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1649} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(84.56, 98.31) (84.03, 97.99)} 
    NET {} {} {} {} {} {DP/RegFILE/n2559} {} {0.000} {0.000} {0.008} {1.255} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 971
PATH 972
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[18]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(83.64, 95.51) (84.80, 95.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n4158} {} {0.000} {0.000} {0.010} {1.920} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1641} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(81.89, 95.52) (81.36, 95.19)} 
    NET {} {} {} {} {} {DP/RegFILE/n2557} {} {0.000} {0.000} {0.008} {1.266} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 972
PATH 973
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[15]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(89.34, 123.51) (90.50, 123.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n4187} {} {0.000} {0.000} {0.010} {1.932} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1665} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.079} {0.002} {} {1} {(87.59, 121.77) (87.06, 122.09)} 
    NET {} {} {} {} {} {DP/RegFILE/n2586} {} {0.000} {0.000} {0.009} {1.284} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 973
PATH 974
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(20.29, 126.31) (19.13, 126.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11922} {} {0.000} {0.000} {0.010} {1.869} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2073} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(19.44, 129.12) (19.82, 129.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3137} {} {0.000} {0.000} {0.007} {1.490} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 974
PATH 975
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(35.19, 132.97) (36.35, 132.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11629} {} {0.000} {0.000} {0.010} {1.886} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2212} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(34.90, 131.91) (34.52, 132.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3160} {} {0.000} {0.000} {0.007} {1.405} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 975
PATH 976
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(49.55, 42.31) (48.39, 42.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11705} {} {0.000} {0.000} {0.010} {1.911} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2368} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(49.27, 45.12) (49.65, 45.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2658} {} {0.000} {0.000} {0.007} {1.362} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 976
PATH 977
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(24.09, 75.91) (22.93, 76.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11719} {} {0.000} {0.000} {0.010} {1.914} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2382} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(23.62, 73.11) (24.00, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2790} {} {0.000} {0.000} {0.007} {1.359} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 977
PATH 978
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(73.11, 5.91) (71.95, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11901} {} {0.000} {0.000} {0.010} {1.929} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2052} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(72.64, 8.71) (73.02, 8.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3005} {} {0.000} {0.000} {0.007} {1.353} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 978
PATH 979
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(54.57, 117.91) (55.73, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11853} {} {0.000} {0.000} {0.010} {1.928} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2004} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(55.04, 120.72) (54.66, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3125} {} {0.000} {0.000} {0.007} {1.349} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 979
PATH 980
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(36.25, 113.37) (35.09, 113.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11621} {} {0.000} {0.000} {0.010} {1.928} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2204} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(35.78, 116.17) (36.16, 116.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3152} {} {0.000} {0.000} {0.007} {1.360} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 980
PATH 981
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[29]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(83.64, 110.57) (84.80, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n4201} {} {0.000} {0.000} {0.010} {1.937} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1601} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(81.52, 110.56) (80.98, 110.89)} 
    NET {} {} {} {} {} {DP/RegFILE/n2600} {} {0.000} {0.000} {0.008} {1.276} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 981
PATH 982
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[1]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(91.62, 107.77) (92.78, 107.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n4173} {} {0.000} {0.000} {0.010} {1.971} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2702} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(89.69, 107.77) (89.16, 108.09)} 
    NET {} {} {} {} {} {DP/RegFILE/n2572} {} {0.000} {0.000} {0.008} {1.237} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 982
PATH 983
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[12]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(91.24, 78.71) (92.40, 78.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n4152} {} {0.000} {0.000} {0.010} {1.920} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1617} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(88.92, 78.72) (88.39, 78.39)} 
    NET {} {} {} {} {} {DP/RegFILE/n2551} {} {0.000} {0.000} {0.008} {1.270} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 983
PATH 984
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[2]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(91.62, 109.51) (92.78, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n4174} {} {0.000} {0.000} {0.010} {1.931} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2706} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(89.50, 109.52) (88.97, 109.19)} 
    NET {} {} {} {} {} {DP/RegFILE/n2573} {} {0.000} {0.000} {0.008} {1.259} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 984
PATH 985
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(55.90, 134.71) (57.06, 134.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11753} {} {0.000} {0.000} {0.010} {2.025} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2416} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.015} {0.000} {0.006} {} {0.079} {0.002} {} {1} {(55.61, 132.97) (55.23, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3178} {} {0.000} {0.000} {0.006} {1.176} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 985
PATH 986
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[15]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(91.62, 75.91) (92.78, 76.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n4155} {} {0.000} {0.000} {0.010} {1.933} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1629} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.079} {0.002} {} {1} {(88.92, 75.92) (88.39, 75.59)} 
    NET {} {} {} {} {} {DP/RegFILE/n2554} {} {0.000} {0.000} {0.009} {1.301} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 986
PATH 987
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(63.88, 103.91) (65.04, 104.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11658} {} {0.000} {0.000} {0.010} {1.929} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2241} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(64.54, 101.12) (64.16, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3295} {} {0.000} {0.000} {0.007} {1.406} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 987
PATH 988
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(47.27, 141.37) (46.11, 141.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11703} {} {0.000} {0.000} {0.010} {1.915} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2286} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(46.61, 144.16) (46.99, 144.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3584} {} {0.000} {0.000} {0.007} {1.402} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 988
PATH 989
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(75.39, 117.91) (74.23, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11822} {} {0.000} {0.000} {0.010} {1.927} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1973} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(74.73, 120.72) (75.11, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3145} {} {0.000} {0.000} {0.007} {1.367} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 989
PATH 990
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[22][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[22][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[22][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[22][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(41.46, 57.37) (42.62, 57.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11577} {} {0.000} {0.000} {0.010} {1.897} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2160} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(42.50, 60.16) (42.12, 60.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2896} {} {0.000} {0.000} {0.007} {1.505} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 990
PATH 991
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[14][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[14][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[14][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[14][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(17.44, 121.77) (16.28, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11746} {} {0.000} {0.000} {0.010} {1.956} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2409} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(17.16, 124.56) (17.54, 124.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3171} {} {0.000} {0.000} {0.007} {1.396} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 991
PATH 992
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(44.42, 160.97) (43.26, 160.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11767} {} {0.000} {0.000} {0.010} {1.965} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2430} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(43.76, 163.77) (44.14, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3460} {} {0.000} {0.000} {0.007} {1.397} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 992
PATH 993
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(72.24, 61.91) (73.40, 62.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11713} {} {0.000} {0.000} {0.010} {1.911} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2376} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(72.90, 64.72) (72.52, 64.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2666} {} {0.000} {0.000} {0.007} {1.451} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 993
PATH 994
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(23.98, 85.37) (25.14, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11810} {} {0.000} {0.000} {0.010} {1.926} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1961} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(24.83, 82.56) (24.45, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2998} {} {0.000} {0.000} {0.007} {1.425} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 994
PATH 995
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(13.15, 73.11) (14.31, 73.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11786} {} {0.000} {0.000} {0.010} {1.978} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1937} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(11.53, 73.11) (11.15, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2614} {} {0.000} {0.000} {0.007} {1.325} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 995
PATH 996
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(11.82, 50.71) (12.98, 50.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11706} {} {0.000} {0.000} {0.010} {1.961} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2369} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(12.29, 53.52) (11.91, 53.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2659} {} {0.000} {0.000} {0.007} {1.366} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 996
PATH 997
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[12]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(91.24, 110.57) (92.40, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n4184} {} {0.000} {0.000} {0.010} {1.969} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2754} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(89.50, 110.56) (88.97, 110.89)} 
    NET {} {} {} {} {} {DP/RegFILE/n2583} {} {0.000} {0.000} {0.008} {1.287} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 997
PATH 998
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(46.13, 67.51) (44.97, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11549} {} {0.000} {0.000} {0.010} {2.014} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2132} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(47.18, 65.77) (47.56, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2656} {} {0.000} {0.000} {0.007} {1.294} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 998
PATH 999
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[16]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(89.53, 93.77) (90.69, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n4156} {} {0.000} {0.000} {0.010} {1.939} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1633} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(87.41, 95.52) (86.88, 95.19)} 
    NET {} {} {} {} {} {DP/RegFILE/n2555} {} {0.000} {0.000} {0.008} {1.335} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 999
PATH 1000
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(59.24, 158.17) (58.08, 157.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11936} {} {0.000} {0.000} {0.010} {1.961} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2087} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(58.20, 155.37) (58.58, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3479} {} {0.000} {0.000} {0.007} {1.438} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1000
PATH 1001
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(48.98, 140.31) (47.82, 140.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11781} {} {0.000} {0.000} {0.010} {1.957} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2444} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(48.51, 143.12) (48.89, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3592} {} {0.000} {0.000} {0.007} {1.445} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1001
PATH 1002
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(14.59, 34.97) (13.43, 34.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11535} {} {0.000} {0.000} {0.010} {1.994} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2118} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(14.69, 32.16) (15.07, 32.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2642} {} {0.000} {0.000} {0.007} {1.341} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1002
PATH 1003
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(49.36, 158.17) (48.20, 157.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11837} {} {0.000} {0.000} {0.010} {1.995} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1988} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(49.27, 155.37) (49.65, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3496} {} {0.000} {0.000} {0.007} {1.341} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1003
PATH 1004
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[4]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(83.26, 104.97) (84.42, 104.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n4176} {} {0.000} {0.000} {0.010} {2.021} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2714} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.079} {0.002} {} {1} {(81.33, 104.97) (80.80, 105.29)} 
    NET {} {} {} {} {} {DP/RegFILE/n2575} {} {0.000} {0.000} {0.009} {1.285} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1004
PATH 1005
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(66.73, 29.37) (67.89, 29.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11546} {} {0.000} {0.000} {0.010} {1.944} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2129} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(67.20, 32.16) (66.82, 32.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2653} {} {0.000} {0.000} {0.007} {1.478} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1005
PATH 1006
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(6.69, 103.91) (7.85, 104.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11754} {} {0.000} {0.000} {0.010} {1.942} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2417} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(6.78, 101.12) (6.40, 101.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3297} {} {0.000} {0.000} {0.007} {1.489} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1006
PATH 1007
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[27][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[27][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[27][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[27][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(29.60, 31.11) (28.44, 31.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11792} {} {0.000} {0.000} {0.010} {1.990} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1943} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(29.32, 28.32) (29.70, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2740} {} {0.000} {0.000} {0.007} {1.381} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1007
PATH 1008
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[30][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[30][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[30][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[30][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(71.48, 37.77) (72.64, 37.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11548} {} {0.000} {0.000} {0.010} {2.019} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2131} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(71.57, 40.56) (71.19, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2655} {} {0.000} {0.000} {0.007} {1.340} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1008
PATH 1009
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(56.66, 75.91) (57.82, 76.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11717} {} {0.000} {0.000} {0.010} {2.010} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2380} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(57.13, 73.11) (56.75, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2788} {} {0.000} {0.000} {0.007} {1.363} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1009
PATH 1010
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(20.48, 110.57) (19.32, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11852} {} {0.000} {0.000} {0.010} {2.015} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2003} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(20.01, 113.37) (20.39, 113.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3124} {} {0.000} {0.000} {0.007} {1.344} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1010
PATH 1011
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[10][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[10][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[10][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[10][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(8.97, 95.51) (10.13, 95.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11647} {} {0.000} {0.000} {0.010} {2.019} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2230} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(6.78, 96.56) (6.40, 96.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3284} {} {0.000} {0.000} {0.007} {1.362} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1011
PATH 1012
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[5][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[5][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[5][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[5][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(28.84, 159.91) (27.68, 160.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11671} {} {0.000} {0.000} {0.010} {2.024} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2254} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(28.75, 162.72) (29.13, 162.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3446} {} {0.000} {0.000} {0.007} {1.356} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1012
PATH 1013
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[4][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[4][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[4][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[4][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(51.45, 159.91) (50.29, 160.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11947} {} {0.000} {0.000} {0.010} {2.008} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2098} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(51.55, 157.12) (51.93, 157.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3490} {} {0.000} {0.000} {0.007} {1.325} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1013
PATH 1014
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[31]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(92.00, 104.97) (93.16, 104.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n4203} {} {0.000} {0.000} {0.010} {1.985} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1609} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.008} {} {0.079} {0.002} {} {1} {(89.31, 104.97) (88.78, 105.29)} 
    NET {} {} {} {} {} {DP/RegFILE/n2602} {} {0.000} {0.000} {0.008} {1.333} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1014
PATH 1015
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[3]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {2} {(83.45, 106.71) (84.61, 106.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n4175} {} {0.000} {0.000} {0.010} {2.024} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2710} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.079} {0.002} {} {1} {(80.95, 106.72) (80.42, 106.39)} 
    NET {} {} {} {} {} {DP/RegFILE/n2574} {} {0.000} {0.000} {0.009} {1.332} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1015
PATH 1016
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(41.27, 28.31) (42.43, 28.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11565} {} {0.000} {0.000} {0.010} {2.004} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2148} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(41.55, 25.52) (41.17, 25.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2778} {} {0.000} {0.000} {0.007} {1.415} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1016
PATH 1017
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[31][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[31][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[31][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[31][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.014} {} {3} {(11.25, 60.17) (12.41, 59.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11872} {} {0.000} {0.000} {0.010} {2.033} {0.064} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2023} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(11.34, 62.97) (10.96, 62.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2629} {} {0.000} {0.000} {0.007} {1.345} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1017
PATH 1018
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.014} {} {3} {(34.35, 140.31) (33.19, 140.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11696} {} {0.000} {0.000} {0.010} {2.039} {0.064} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2279} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(34.07, 143.12) (34.45, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3577} {} {0.000} {0.000} {0.007} {1.330} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1018
PATH 1019
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[15][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[15][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[15][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[15][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.014} {} {3} {(39.86, 132.97) (38.70, 132.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11915} {} {0.000} {0.000} {0.010} {2.070} {0.064} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2066} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(41.86, 132.97) (42.24, 132.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3130} {} {0.000} {0.000} {0.007} {1.302} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.077} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1019
PATH 1020
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[19][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[19][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[19][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[19][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.063} {0.000} {0.010} {} {0.063} {-0.014} {} {3} {(23.90, 51.77) (22.74, 51.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11906} {} {0.000} {0.000} {0.010} {2.009} {0.063} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2057} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(23.62, 54.56) (24.00, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3011} {} {0.000} {0.000} {0.007} {1.453} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1020
PATH 1021
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[1][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[1][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[1][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[1][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.014} {} {3} {(14.67, 140.31) (15.83, 140.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11778} {} {0.000} {0.000} {0.010} {2.079} {0.064} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2441} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(14.76, 137.52) (14.38, 137.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3589} {} {0.000} {0.000} {0.007} {1.340} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1021
PATH 1022
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT2_reg[27]} {CK}
  ENDPT {DP/RegFILE/OUT2_reg[27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT2_reg[27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT2_reg[27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.014} {} {2} {(88.58, 92.71) (89.74, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n4167} {} {0.000} {0.000} {0.010} {2.080} {0.064} {-0.014} {} {} {} 
    INST {DP/RegFILE/U1561} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.080} {0.002} {} {1} {(86.08, 90.97) (85.55, 91.29)} 
    NET {} {} {} {} {} {DP/RegFILE/n2566} {} {0.000} {0.000} {0.009} {1.361} {0.080} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1022
PATH 1023
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[26][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[26][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[26][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[26][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.014} {} {3} {(22.19, 47.91) (21.03, 48.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11718} {} {0.000} {0.000} {0.010} {2.118} {0.064} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2381} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.079} {0.002} {} {1} {(23.81, 47.91) (24.19, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2789} {} {0.000} {0.000} {0.007} {1.342} {0.079} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1023
PATH 1024
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[18][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[18][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[18][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[18][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.014} {} {3} {(66.73, 17.11) (67.89, 17.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11613} {} {0.000} {0.000} {0.010} {2.121} {0.064} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2196} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.016} {0.000} {0.007} {} {0.080} {0.002} {} {1} {(64.54, 15.37) (64.16, 15.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3038} {} {0.000} {0.000} {0.007} {1.358} {0.080} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1024
PATH 1025
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/OUT1_reg[10]} {CK}
  ENDPT {DP/RegFILE/OUT1_reg[10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/OUT1_reg[10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/OUT1_reg[10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.064} {0.000} {0.010} {} {0.064} {-0.014} {} {2} {(91.24, 112.31) (92.40, 112.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n4182} {} {0.000} {0.000} {0.010} {2.056} {0.064} {-0.014} {} {} {} 
    INST {DP/RegFILE/U2738} {C1} {^} {ZN} {v} {} {OAI221_X1} {0.016} {0.000} {0.009} {} {0.080} {0.002} {} {1} {(88.92, 113.37) (88.39, 113.69)} 
    NET {} {} {} {} {} {DP/RegFILE/n2581} {} {0.000} {0.000} {0.009} {1.440} {0.080} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.078} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1025
PATH 1026
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[2]} {CK}
  ENDPT {CU/cw4_reg[2]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[2]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[2]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(125.39, 172.06) (128.87, 171.83)} 
    NET {} {} {} {} {} {CU/cw3[2]} {} {0.000} {0.000} {0.006} {1.173} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1026
PATH 1027
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[15]} {CK}
  ENDPT {CU/cw3_reg[15]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[15]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[15]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(119.50, 157.22) (122.98, 157.46)} 
    NET {} {} {} {} {} {CU/cw2[15]} {} {0.000} {0.000} {0.006} {1.211} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1027
PATH 1028
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode3_reg[2]} {CK}
  ENDPT {CU/aluOpcode3_reg[2]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/aluOpcode2_reg[2]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/aluOpcode2_reg[2]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(86.06, 174.02) (89.54, 174.25)} 
    NET {} {} {} {} {} {CU/aluOpcode2[2]} {} {0.000} {0.000} {0.006} {1.196} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1028
PATH 1029
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode3_reg[3]} {CK}
  ENDPT {CU/aluOpcode3_reg[3]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/aluOpcode2_reg[3]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/aluOpcode2_reg[3]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(81.69, 165.62) (85.17, 165.85)} 
    NET {} {} {} {} {} {CU/aluOpcode2[3]} {} {0.000} {0.000} {0.006} {1.190} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1029
PATH 1030
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[0]} {CK}
  ENDPT {CU/cw4_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(121.42, 162.82) (117.94, 163.06)} 
    NET {} {} {} {} {} {CU/cw3[0]} {} {0.000} {0.000} {0.006} {1.213} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1030
PATH 1031
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[7]} {CK}
  ENDPT {CU/cw4_reg[7]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[7]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[7]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(122.16, 174.02) (125.64, 174.25)} 
    NET {} {} {} {} {} {CU/cw3[7]} {} {0.000} {0.000} {0.006} {1.211} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1031
PATH 1032
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[7]} {CK}
  ENDPT {CU/cw3_reg[7]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[7]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[7]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(118.36, 174.02) (121.84, 174.25)} 
    NET {} {} {} {} {} {CU/cw2[7]} {} {0.000} {0.000} {0.006} {1.190} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1032
PATH 1033
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[16]} {CK}
  ENDPT {CU/cw3_reg[16]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[16]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[16]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(122.19, 155.26) (118.70, 155.03)} 
    NET {} {} {} {} {} {CU/cw2[16]} {} {0.000} {0.000} {0.006} {1.212} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1033
PATH 1034
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[0]} {CK}
  ENDPT {CU/cw2_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(114.56, 165.62) (118.04, 165.85)} 
    NET {} {} {} {} {} {CU/cw1[0]} {} {0.000} {0.000} {0.006} {1.193} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1034
PATH 1035
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[2]} {CK}
  ENDPT {CU/cw2_reg[2]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[2]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[2]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(118.36, 171.22) (121.84, 171.46)} 
    NET {} {} {} {} {} {CU/cw1[2]} {} {0.000} {0.000} {0.006} {1.193} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1035
PATH 1036
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[6]} {CK}
  ENDPT {CU/cw2_reg[6]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[6]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[6]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(118.36, 169.26) (121.84, 169.03)} 
    NET {} {} {} {} {} {CU/cw1[6]} {} {0.000} {0.000} {0.006} {1.187} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1036
PATH 1037
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[11]} {CK}
  ENDPT {CU/cw2_reg[11]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[11]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[11]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(121.20, 163.66) (124.69, 163.43)} 
    NET {} {} {} {} {} {CU/cw1[11]} {} {0.000} {0.000} {0.006} {1.215} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1037
PATH 1038
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[18]} {CK}
  ENDPT {CU/cw2_reg[18]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[18]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[18]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(104.30, 157.22) (107.78, 157.46)} 
    NET {} {} {} {} {} {CU/cw1[18]} {} {0.000} {0.000} {0.006} {1.242} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1038
PATH 1039
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode3_reg[0]} {CK}
  ENDPT {CU/aluOpcode3_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/aluOpcode2_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/aluOpcode2_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(84.16, 169.26) (87.64, 169.03)} 
    NET {} {} {} {} {} {CU/aluOpcode2[0]} {} {0.000} {0.000} {0.006} {1.242} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1039
PATH 1040
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode3_reg[1]} {CK}
  ENDPT {CU/aluOpcode3_reg[1]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/aluOpcode2_reg[1]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/aluOpcode2_reg[1]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(85.86, 172.06) (89.35, 171.83)} 
    NET {} {} {} {} {} {CU/aluOpcode2[1]} {} {0.000} {0.000} {0.006} {1.258} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1040
PATH 1041
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode3_reg[4]} {CK}
  ENDPT {CU/aluOpcode3_reg[4]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/aluOpcode2_reg[4]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/aluOpcode2_reg[4]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(78.45, 171.22) (81.94, 171.46)} 
    NET {} {} {} {} {} {CU/aluOpcode2[4]} {} {0.000} {0.000} {0.006} {1.229} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1041
PATH 1042
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[6]} {CK}
  ENDPT {CU/cw4_reg[6]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[6]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[6]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(122.34, 171.22) (125.83, 171.46)} 
    NET {} {} {} {} {} {CU/cw3[6]} {} {0.000} {0.000} {0.006} {1.249} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1042
PATH 1043
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[9]} {CK}
  ENDPT {CU/cw4_reg[9]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[9]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[9]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(124.25, 168.42) (127.73, 168.66)} 
    NET {} {} {} {} {} {CU/cw3_9} {} {0.000} {0.000} {0.006} {1.248} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1043
PATH 1044
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[10]} {CK}
  ENDPT {CU/cw4_reg[10]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[10]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[10]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(85.52, 174.02) (82.03, 174.25)} 
    NET {} {} {} {} {} {CU/cw3_10} {} {0.000} {0.000} {0.006} {1.240} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1044
PATH 1045
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[11]} {CK}
  ENDPT {CU/cw4_reg[11]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[11]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[11]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(122.34, 162.82) (125.83, 163.06)} 
    NET {} {} {} {} {} {CU/cw3_11} {} {0.000} {0.000} {0.006} {1.256} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1045
PATH 1046
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[1]} {CK}
  ENDPT {CU/cw3_reg[1]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[1]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.081} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[1]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(85.30, 160.86) (88.78, 160.62)} 
    NET {} {} {} {} {} {CU/cw2[1]} {} {0.000} {0.000} {0.006} {1.225} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.081} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1046
PATH 1047
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode2_reg[3]} {CK}
  ENDPT {CU/aluOpcode2_reg[3]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/aluOpcode1_reg[3]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/aluOpcode1_reg[3]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(84.95, 166.46) (81.46, 166.22)} 
    NET {} {} {} {} {} {CU/aluOpcode1[3]} {} {0.000} {0.000} {0.006} {1.277} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1047
PATH 1048
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[2]} {CK}
  ENDPT {CU/cw3_reg[2]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[2]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[2]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(121.02, 172.06) (124.50, 171.83)} 
    NET {} {} {} {} {} {CU/cw2[2]} {} {0.000} {0.000} {0.006} {1.282} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1048
PATH 1049
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[3]} {CK}
  ENDPT {CU/cw3_reg[3]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[3]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[3]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(113.61, 157.22) (117.09, 157.46)} 
    NET {} {} {} {} {} {CU/cw2[3]} {} {0.000} {0.000} {0.006} {1.298} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1049
PATH 1050
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[9]} {CK}
  ENDPT {CU/cw3_reg[9]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[9]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[9]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(122.16, 166.46) (125.64, 166.22)} 
    NET {} {} {} {} {} {CU/cw2[9]} {} {0.000} {0.000} {0.006} {1.311} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1050
PATH 1051
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[10]} {CK}
  ENDPT {CU/cw3_reg[10]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[10]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[10]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(80.36, 172.06) (83.84, 171.83)} 
    NET {} {} {} {} {} {CU/cw2[10]} {} {0.000} {0.000} {0.006} {1.298} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1051
PATH 1052
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[3]} {CK}
  ENDPT {CU/cw2_reg[3]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[3]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[3]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(109.42, 158.06) (112.91, 157.83)} 
    NET {} {} {} {} {} {CU/cw1[3]} {} {0.000} {0.000} {0.006} {1.271} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1052
PATH 1053
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[14]} {CK}
  ENDPT {CU/cw2_reg[14]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[14]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[14]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(103.16, 155.26) (106.64, 155.03)} 
    NET {} {} {} {} {} {CU/cw1[14]} {} {0.000} {0.000} {0.006} {1.290} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1053
PATH 1054
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode2_reg[0]} {CK}
  ENDPT {CU/aluOpcode2_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/aluOpcode1_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/aluOpcode1_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(88.94, 166.46) (85.45, 166.22)} 
    NET {} {} {} {} {} {CU/aluOpcode1[0]} {} {0.000} {0.000} {0.006} {1.327} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1054
PATH 1055
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[8]} {CK}
  ENDPT {CU/cw3_reg[8]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[8]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[8]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(111.36, 154.42) (107.87, 154.66)} 
    NET {} {} {} {} {} {CU/cw2[8]} {} {0.000} {0.000} {0.006} {1.328} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1055
PATH 1056
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[1]} {CK}
  ENDPT {CU/cw2_reg[1]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[1]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[1]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(88.75, 163.66) (85.26, 163.43)} 
    NET {} {} {} {} {} {CU/cw1[1]} {} {0.000} {0.000} {0.006} {1.347} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1056
PATH 1057
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[10]} {CK}
  ENDPT {CU/cw2_reg[10]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[10]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[10]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(83.42, 169.26) (79.94, 169.03)} 
    NET {} {} {} {} {} {CU/cw1[10]} {} {0.000} {0.000} {0.006} {1.350} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1057
PATH 1058
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[16]} {CK}
  ENDPT {CU/cw2_reg[16]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[16]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[16]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.006} {} {0.084} {0.003} {} {1} {(118.73, 158.06) (122.22, 157.83)} 
    NET {} {} {} {} {} {CU/cw1[16]} {} {0.000} {0.000} {0.006} {1.332} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1058
PATH 1059
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[1]} {CK}
  ENDPT {CU/cw4_reg[1]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[1]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[1]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.007} {} {0.084} {0.003} {} {1} {(90.08, 160.02) (86.59, 160.25)} 
    NET {} {} {} {} {} {CU/cw3[1]} {} {0.000} {0.000} {0.007} {1.390} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1059
PATH 1060
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[7]} {CK}
  ENDPT {CU/cw2_reg[7]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[7]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.084}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[7]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.084} {0.000} {0.007} {} {0.084} {0.003} {} {1} {(117.22, 172.06) (120.70, 171.83)} 
    NET {} {} {} {} {} {CU/cw1[7]} {} {0.000} {0.000} {0.007} {1.365} {0.084} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1060
PATH 1061
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw5_reg[0]} {CK}
  ENDPT {CU/cw5_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw4_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw4_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(117.98, 160.86) (121.46, 160.62)} 
    NET {} {} {} {} {} {CU/cw4[0]} {} {0.000} {0.000} {0.007} {1.422} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1061
PATH 1062
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[0]} {CK}
  ENDPT {CU/cw3_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[0]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[0]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(118.36, 165.62) (121.84, 165.85)} 
    NET {} {} {} {} {} {CU/cw2[0]} {} {0.000} {0.000} {0.007} {1.433} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1062
PATH 1063
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[8]} {CK}
  ENDPT {CU/cw2_reg[8]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[8]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[8]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(111.55, 157.22) (108.06, 157.46)} 
    NET {} {} {} {} {} {CU/cw1[8]} {} {0.000} {0.000} {0.007} {1.448} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1063
PATH 1064
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode2_reg[2]} {CK}
  ENDPT {CU/aluOpcode2_reg[2]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/aluOpcode1_reg[2]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/aluOpcode1_reg[2]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(93.50, 172.06) (90.01, 171.83)} 
    NET {} {} {} {} {} {CU/aluOpcode1[2]} {} {0.000} {0.000} {0.007} {1.486} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1064
PATH 1065
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[4]} {CK}
  ENDPT {CU/cw4_reg[4]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[4]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[4]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(112.09, 151.62) (115.57, 151.85)} 
    NET {} {} {} {} {} {CU/cw3[4]} {} {0.000} {0.000} {0.007} {1.483} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1065
PATH 1066
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[6]} {CK}
  ENDPT {CU/cw3_reg[6]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[6]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[6]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(122.16, 169.26) (125.64, 169.03)} 
    NET {} {} {} {} {} {CU/cw2[6]} {} {0.000} {0.000} {0.007} {1.458} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1066
PATH 1067
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[11]} {CK}
  ENDPT {CU/cw3_reg[11]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[11]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[11]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(125.61, 165.62) (122.12, 165.85)} 
    NET {} {} {} {} {} {CU/cw2[11]} {} {0.000} {0.000} {0.007} {1.481} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1067
PATH 1068
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[17]} {CK}
  ENDPT {CU/cw2_reg[17]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[17]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[17]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(104.48, 158.06) (107.97, 157.83)} 
    NET {} {} {} {} {} {CU/cw1[17]} {} {0.000} {0.000} {0.007} {1.493} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1068
PATH 1069
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode2_reg[1]} {CK}
  ENDPT {CU/aluOpcode2_reg[1]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/aluOpcode1_reg[1]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/aluOpcode1_reg[1]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(88.75, 168.42) (85.26, 168.66)} 
    NET {} {} {} {} {} {CU/aluOpcode1[1]} {} {0.000} {0.000} {0.007} {1.516} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1069
PATH 1070
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode2_reg[4]} {CK}
  ENDPT {CU/aluOpcode2_reg[4]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/aluOpcode1_reg[4]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/aluOpcode1_reg[4]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(84.95, 168.42) (81.46, 168.66)} 
    NET {} {} {} {} {} {CU/aluOpcode1[4]} {} {0.000} {0.000} {0.007} {1.542} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1070
PATH 1071
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[12]} {CK}
  ENDPT {CU/cw3_reg[12]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[12]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[12]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(122.53, 158.06) (126.02, 157.83)} 
    NET {} {} {} {} {} {CU/cw2[12]} {} {0.000} {0.000} {0.007} {1.523} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1071
PATH 1072
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[21]} {CK}
  ENDPT {CU/cw2_reg[21]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[21]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[21]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(114.37, 158.06) (117.85, 157.83)} 
    NET {} {} {} {} {} {CU/cw1[21]} {} {0.000} {0.000} {0.007} {1.537} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1072
PATH 1073
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[4]} {CK}
  ENDPT {CU/cw3_reg[4]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[4]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[4]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(114.20, 155.26) (110.72, 155.03)} 
    NET {} {} {} {} {} {CU/cw2[4]} {} {0.000} {0.000} {0.007} {1.579} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1073
PATH 1074
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[5]} {CK}
  ENDPT {CU/cw3_reg[5]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[5]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[5]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(114.56, 155.26) (118.04, 155.03)} 
    NET {} {} {} {} {} {CU/cw2[5]} {} {0.000} {0.000} {0.007} {1.595} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1074
PATH 1075
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[13]} {CK}
  ENDPT {CU/cw3_reg[13]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[13]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[13]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(121.39, 160.02) (124.88, 160.25)} 
    NET {} {} {} {} {} {CU/cw2[13]} {} {0.000} {0.000} {0.007} {1.566} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1075
PATH 1076
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[5]} {CK}
  ENDPT {CU/cw2_reg[5]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[5]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[5]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(112.66, 160.02) (116.14, 160.25)} 
    NET {} {} {} {} {} {CU/cw1[5]} {} {0.000} {0.000} {0.007} {1.589} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1076
PATH 1077
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[13]} {CK}
  ENDPT {CU/cw2_reg[13]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[13]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[13]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(118.36, 166.46) (121.84, 166.22)} 
    NET {} {} {} {} {} {CU/cw1[13]} {} {0.000} {0.000} {0.007} {1.557} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1077
PATH 1078
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[20]} {CK}
  ENDPT {CU/cw2_reg[20]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[20]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[20]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(87.42, 158.06) (83.93, 157.83)} 
    NET {} {} {} {} {} {CU/cw1[20]} {} {0.000} {0.000} {0.007} {1.573} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.082} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1078
PATH 1079
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw5_reg[1]} {CK}
  ENDPT {CU/cw5_reg[1]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw4_reg[1]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw4_reg[1]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(87.98, 157.22) (84.50, 157.46)} 
    NET {} {} {} {} {} {CU/cw4[1]} {} {0.000} {0.000} {0.007} {1.694} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1079
PATH 1080
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[3]} {CK}
  ENDPT {CU/cw4_reg[3]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[3]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[3]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(117.06, 154.42) (113.57, 154.66)} 
    NET {} {} {} {} {} {CU/cw3[3]} {} {0.000} {0.000} {0.007} {1.713} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1080
PATH 1081
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[5]} {CK}
  ENDPT {CU/cw4_reg[5]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[5]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[5]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(117.62, 149.66) (114.14, 149.43)} 
    NET {} {} {} {} {} {CU/cw3[5]} {} {0.000} {0.000} {0.007} {1.694} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1081
PATH 1082
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[4]} {CK}
  ENDPT {CU/cw2_reg[4]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[4]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[4]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(112.84, 160.86) (116.33, 160.62)} 
    NET {} {} {} {} {} {CU/cw1[4]} {} {0.000} {0.000} {0.007} {1.722} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1082
PATH 1083
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw2_reg[12]} {CK}
  ENDPT {CU/cw2_reg[12]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw1_reg[12]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.085}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw1_reg[12]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.085} {0.000} {0.007} {} {0.085} {0.003} {} {1} {(117.41, 163.66) (120.89, 163.43)} 
    NET {} {} {} {} {} {CU/cw1[12]} {} {0.000} {0.000} {0.007} {1.783} {0.085} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1083
PATH 1084
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw5_reg[2]} {CK}
  ENDPT {CU/cw5_reg[2]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw4_reg[2]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.086}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw4_reg[2]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.086} {0.000} {0.007} {} {0.086} {0.003} {} {1} {(129.59, 171.22) (126.11, 171.46)} 
    NET {} {} {} {} {} {CU/cw4[2]} {} {0.000} {0.000} {0.007} {2.001} {0.086} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.083} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1084
PATH 1085
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw3_reg[14]} {CK}
  ENDPT {CU/cw3_reg[14]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw2_reg[14]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.087} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.087} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw2_reg[14]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.090} {0.000} {0.009} {} {0.090} {0.002} {} {1} {(107.56, 152.46) (104.07, 152.22)} 
    NET {} {} {} {} {} {CU/cw2[14]} {} {0.000} {0.000} {0.009} {4.373} {0.090} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.087} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1085
PATH 1086
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS2_EX_reg[4]} {CK}
  ENDPT {DP/FU/RS2_EX_reg[4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/FU/RS2_EX_reg[4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/FU/RS2_EX_reg[4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.015} {} {3} {(94.20, 123.51) (93.04, 123.78)} 
    NET {} {} {} {} {} {DP/FU/n83} {} {0.000} {0.000} {0.017} {5.664} {0.073} {-0.015} {} {} {} 
    INST {DP/FU/U29} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.017} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(95.51, 127.37) (95.32, 127.23)} 
    NET {} {} {} {} {} {DP/FU/n85} {} {0.000} {0.000} {0.007} {1.427} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1086
PATH 1087
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(17.71, 171.11) (18.87, 171.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11029} {} {0.000} {0.000} {0.017} {5.337} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1103} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(17.99, 169.37) (17.61, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4364} {} {0.000} {0.000} {0.007} {1.228} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1087
PATH 1088
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(45.37, 123.51) (44.21, 123.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11333} {} {0.000} {0.000} {0.017} {5.334} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1065} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(44.90, 124.56) (45.28, 124.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3239} {} {0.000} {0.000} {0.007} {1.298} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1088
PATH 1089
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(79.95, 59.11) (78.79, 59.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11082} {} {0.000} {0.000} {0.017} {5.373} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U637} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(79.48, 57.37) (79.86, 57.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4498} {} {0.000} {0.000} {0.007} {1.258} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1089
PATH 1090
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(64.45, 64.71) (65.61, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11159} {} {0.000} {0.000} {0.017} {5.363} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U765} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(64.73, 65.77) (64.35, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3067} {} {0.000} {0.000} {0.007} {1.265} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1090
PATH 1091
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(38.99, 109.51) (40.15, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11327} {} {0.000} {0.000} {0.017} {5.337} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1062} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(39.65, 110.56) (39.27, 110.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3236} {} {0.000} {0.000} {0.007} {1.296} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.088} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1091
PATH 1092
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(34.62, 168.31) (35.78, 168.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11002} {} {0.000} {0.000} {0.017} {5.348} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U906} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(36.35, 168.31) (36.73, 168.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4355} {} {0.000} {0.000} {0.007} {1.313} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1092
PATH 1093
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(42.03, 148.71) (43.19, 148.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11039} {} {0.000} {0.000} {0.017} {5.337} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U962} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(42.50, 146.97) (42.12, 146.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4279} {} {0.000} {0.000} {0.007} {1.325} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1093
PATH 1094
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(17.71, 33.91) (18.87, 34.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11110} {} {0.000} {0.000} {0.017} {5.389} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U995} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(18.18, 34.97) (17.80, 34.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4458} {} {0.000} {0.000} {0.007} {1.274} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1094
PATH 1095
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(24.55, 46.17) (25.71, 45.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n10993} {} {0.000} {0.000} {0.017} {5.406} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U673} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(25.02, 45.12) (24.64, 45.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4442} {} {0.000} {0.000} {0.007} {1.256} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1095
PATH 1096
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(54.76, 53.51) (55.92, 53.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11350} {} {0.000} {0.000} {0.017} {5.386} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1001} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(55.23, 54.56) (54.85, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4430} {} {0.000} {0.000} {0.007} {1.257} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1096
PATH 1097
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(63.12, 46.17) (64.28, 45.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11091} {} {0.000} {0.000} {0.017} {5.401} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U750} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(63.59, 47.91) (63.21, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3052} {} {0.000} {0.000} {0.007} {1.262} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1097
PATH 1098
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(63.88, 110.57) (65.04, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11203} {} {0.000} {0.000} {0.017} {5.384} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U835} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(64.16, 109.52) (63.78, 109.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3231} {} {0.000} {0.000} {0.007} {1.238} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1098
PATH 1099
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(32.53, 149.77) (33.69, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11108} {} {0.000} {0.000} {0.017} {5.411} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1124} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(32.81, 148.72) (32.43, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4299} {} {0.000} {0.000} {0.007} {1.250} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1099
PATH 1100
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(25.04, 14.31) (23.88, 14.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11288} {} {0.000} {0.000} {0.017} {5.363} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U733} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(24.19, 15.37) (24.57, 15.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2961} {} {0.000} {0.000} {0.007} {1.328} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1100
PATH 1101
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(37.66, 112.31) (38.82, 112.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11071} {} {0.000} {0.000} {0.017} {5.337} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1052} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(38.70, 113.37) (38.32, 113.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3204} {} {0.000} {0.000} {0.007} {1.377} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1101
PATH 1102
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(69.88, 165.51) (68.72, 165.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11009} {} {0.000} {0.000} {0.017} {5.363} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U913} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(68.65, 163.77) (69.03, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4348} {} {0.000} {0.000} {0.007} {1.325} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1102
PATH 1103
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(15.43, 75.91) (16.59, 76.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11387} {} {0.000} {0.000} {0.017} {5.422} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U738} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(15.14, 76.97) (14.76, 76.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2966} {} {0.000} {0.000} {0.007} {1.228} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1103
PATH 1104
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(64.26, 62.97) (65.42, 62.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11050} {} {0.000} {0.000} {0.017} {5.426} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1037} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(64.35, 61.91) (63.97, 62.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3081} {} {0.000} {0.000} {0.007} {1.232} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1104
PATH 1105
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(41.08, 5.91) (42.24, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11400} {} {0.000} {0.000} {0.017} {5.415} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U784} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(41.55, 6.96) (41.17, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3096} {} {0.000} {0.000} {0.007} {1.253} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1105
PATH 1106
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(61.41, 33.91) (62.57, 34.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11434} {} {0.000} {0.000} {0.017} {5.412} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U791} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(61.50, 34.97) (61.12, 34.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3103} {} {0.000} {0.000} {0.007} {1.253} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1106
PATH 1107
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(25.61, 109.51) (24.45, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11210} {} {0.000} {0.000} {0.017} {5.441} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U818} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(25.52, 110.56) (25.90, 110.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3214} {} {0.000} {0.000} {0.007} {1.223} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1107
PATH 1108
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(24.28, 162.71) (23.12, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11320} {} {0.000} {0.000} {0.017} {5.426} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U898} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(24.00, 163.77) (24.38, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4373} {} {0.000} {0.000} {0.007} {1.252} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1108
PATH 1109
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(73.00, 149.77) (74.16, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11170} {} {0.000} {0.000} {0.017} {5.421} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U955} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(73.28, 148.72) (72.90, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4286} {} {0.000} {0.000} {0.007} {1.227} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1109
PATH 1110
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(9.16, 42.31) (10.32, 42.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11097} {} {0.000} {0.000} {0.017} {5.396} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U972} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(9.82, 43.37) (9.44, 43.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4525} {} {0.000} {0.000} {0.007} {1.287} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1110
PATH 1111
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(80.33, 68.57) (79.17, 68.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11157} {} {0.000} {0.000} {0.017} {5.417} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U623} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(79.67, 70.31) (80.05, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4512} {} {0.000} {0.000} {0.007} {1.284} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1111
PATH 1112
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(42.41, 17.11) (43.57, 17.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11151} {} {0.000} {0.000} {0.017} {5.395} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U720} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(42.88, 18.16) (42.50, 18.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2938} {} {0.000} {0.000} {0.007} {1.298} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1112
PATH 1113
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(13.91, 56.31) (15.07, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11036} {} {0.000} {0.000} {0.017} {5.414} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1011} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(14.38, 57.37) (14.00, 57.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2947} {} {0.000} {0.000} {0.007} {1.273} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1113
PATH 1114
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(33.29, 65.77) (34.45, 65.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11363} {} {0.000} {0.000} {0.017} {5.383} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U776} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(33.76, 64.72) (33.38, 64.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3088} {} {0.000} {0.000} {0.007} {1.284} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1114
PATH 1115
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(52.78, 34.97) (51.62, 34.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11446} {} {0.000} {0.000} {0.017} {5.408} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1040} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(52.31, 33.91) (52.69, 34.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3106} {} {0.000} {0.000} {0.007} {1.273} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1115
PATH 1116
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(17.63, 146.97) (16.47, 146.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11104} {} {0.000} {0.000} {0.017} {5.416} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1123} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(16.97, 145.91) (17.35, 146.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4300} {} {0.000} {0.000} {0.007} {1.288} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1116
PATH 1117
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(37.47, 18.17) (38.63, 17.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11141} {} {0.000} {0.000} {0.017} {5.470} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U718} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(37.18, 17.12) (36.80, 17.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2936} {} {0.000} {0.000} {0.007} {1.180} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1117
PATH 1118
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(28.65, 123.51) (27.49, 123.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11214} {} {0.000} {0.000} {0.017} {5.461} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U822} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(28.75, 121.77) (29.13, 121.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3218} {} {0.000} {0.000} {0.007} {1.188} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1118
PATH 1119
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(42.33, 45.11) (41.17, 45.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11408} {} {0.000} {0.000} {0.017} {5.347} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U644} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(41.10, 43.37) (41.48, 43.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4481} {} {0.000} {0.000} {0.007} {1.373} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1119
PATH 1120
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(31.96, 109.51) (33.12, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11212} {} {0.000} {0.000} {0.017} {5.365} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U820} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(32.81, 110.56) (32.43, 110.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3216} {} {0.000} {0.000} {0.007} {1.371} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1120
PATH 1121
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(79.57, 50.71) (78.41, 50.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11089} {} {0.000} {0.000} {0.017} {5.404} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U970} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(78.91, 48.97) (79.29, 48.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4527} {} {0.000} {0.000} {0.007} {1.318} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1121
PATH 1122
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(30.25, 45.11) (31.41, 45.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11362} {} {0.000} {0.000} {0.017} {5.368} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1004} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(31.10, 46.16) (30.72, 46.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4427} {} {0.000} {0.000} {0.007} {1.357} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1122
PATH 1123
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(47.08, 48.97) (45.92, 48.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11184} {} {0.000} {0.000} {0.017} {5.395} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1009} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(46.42, 50.72) (46.80, 50.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2945} {} {0.000} {0.000} {0.007} {1.306} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1123
PATH 1124
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(16.00, 64.71) (17.16, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11270} {} {0.000} {0.000} {0.017} {5.387} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1023} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(16.47, 62.97) (16.09, 62.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2981} {} {0.000} {0.000} {0.007} {1.316} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1124
PATH 1125
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(66.92, 92.71) (68.08, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n10971} {} {0.000} {0.000} {0.017} {5.417} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U856} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(67.39, 93.77) (67.01, 93.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3326} {} {0.000} {0.000} {0.007} {1.306} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1125
PATH 1126
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(47.84, 95.51) (46.68, 95.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n10973} {} {0.000} {0.000} {0.017} {5.398} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U858} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(46.99, 93.77) (47.37, 93.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3328} {} {0.000} {0.000} {0.007} {1.305} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1126
PATH 1127
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(13.72, 171.11) (14.88, 171.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11063} {} {0.000} {0.000} {0.017} {5.385} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U919} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(14.38, 169.37) (14.00, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4342} {} {0.000} {0.000} {0.007} {1.359} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1127
PATH 1128
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(6.88, 25.51) (8.04, 25.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11109} {} {0.000} {0.000} {0.017} {5.437} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U975} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(7.16, 26.57) (6.78, 26.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4522} {} {0.000} {0.000} {0.007} {1.276} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1128
PATH 1129
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(6.88, 67.51) (8.04, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11132} {} {0.000} {0.000} {0.017} {5.451} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U618} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(7.16, 68.56) (6.78, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4517} {} {0.000} {0.000} {0.007} {1.269} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1129
PATH 1130
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(78.43, 40.57) (77.27, 40.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11137} {} {0.000} {0.000} {0.017} {5.438} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U619} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(77.58, 42.31) (77.96, 42.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4516} {} {0.000} {0.000} {0.007} {1.279} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1130
PATH 1131
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(77.10, 20.97) (75.94, 20.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11341} {} {0.000} {0.000} {0.017} {5.435} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U979} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(76.82, 22.71) (77.20, 22.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4496} {} {0.000} {0.000} {0.007} {1.250} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1131
PATH 1132
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.88, 74.17) (8.04, 73.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11357} {} {0.000} {0.000} {0.017} {5.452} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U983} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(6.97, 73.11) (6.59, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4492} {} {0.000} {0.000} {0.007} {1.216} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1132
PATH 1133
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(29.03, 33.91) (27.87, 34.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11123} {} {0.000} {0.000} {0.017} {5.444} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U998} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(28.18, 34.97) (28.56, 34.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4455} {} {0.000} {0.000} {0.007} {1.292} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1133
PATH 1134
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(55.14, 26.57) (56.30, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11384} {} {0.000} {0.000} {0.017} {5.425} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U683} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(55.42, 28.32) (55.04, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4422} {} {0.000} {0.000} {0.007} {1.267} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1134
PATH 1135
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(88.88, 67.51) (87.72, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11019} {} {0.000} {0.000} {0.017} {5.439} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1018} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(88.22, 65.77) (88.60, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2954} {} {0.000} {0.000} {0.007} {1.286} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1135
PATH 1136
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(88.88, 68.57) (87.72, 68.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11275} {} {0.000} {0.000} {0.017} {5.435} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1028} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(88.22, 70.31) (88.60, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2986} {} {0.000} {0.000} {0.007} {1.283} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1136
PATH 1137
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(63.31, 40.57) (64.47, 40.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11139} {} {0.000} {0.000} {0.017} {5.440} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U761} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(63.59, 42.31) (63.21, 42.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3063} {} {0.000} {0.000} {0.007} {1.257} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1137
PATH 1138
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(47.92, 5.91) (49.08, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11149} {} {0.000} {0.000} {0.017} {5.474} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U763} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(48.20, 6.96) (47.82, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3065} {} {0.000} {0.000} {0.007} {1.228} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1138
PATH 1139
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(37.58, 84.31) (36.42, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11046} {} {0.000} {0.000} {0.017} {5.454} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1035} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(37.68, 82.56) (38.06, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3079} {} {0.000} {0.000} {0.007} {1.247} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1139
PATH 1140
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(61.22, 50.71) (62.38, 50.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11347} {} {0.000} {0.000} {0.017} {5.412} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U772} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(61.69, 48.97) (61.31, 48.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3084} {} {0.000} {0.000} {0.007} {1.270} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1140
PATH 1141
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(9.92, 109.51) (11.08, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n10936} {} {0.000} {0.000} {0.017} {5.456} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U802} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(10.01, 110.56) (9.63, 110.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3188} {} {0.000} {0.000} {0.007} {1.234} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1141
PATH 1142
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(28.46, 107.77) (27.30, 107.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11194} {} {0.000} {0.000} {0.017} {5.466} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U826} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(28.18, 109.52) (28.56, 109.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3222} {} {0.000} {0.000} {0.007} {1.222} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1142
PATH 1143
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(40.05, 121.77) (38.89, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11198} {} {0.000} {0.000} {0.017} {5.440} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U830} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(39.58, 123.52) (39.96, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3226} {} {0.000} {0.000} {0.007} {1.286} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1143
PATH 1144
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(48.11, 124.57) (49.27, 124.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11206} {} {0.000} {0.000} {0.017} {5.416} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1060} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(48.77, 123.52) (48.39, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3234} {} {0.000} {0.000} {0.007} {1.302} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1144
PATH 1145
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(61.22, 93.77) (62.38, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n10984} {} {0.000} {0.000} {0.017} {5.427} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U838} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(61.88, 92.72) (61.50, 92.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3308} {} {0.000} {0.000} {0.007} {1.275} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1145
PATH 1146
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(29.11, 93.77) (30.27, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n10986} {} {0.000} {0.000} {0.017} {5.480} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U840} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(29.39, 95.52) (29.01, 95.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3310} {} {0.000} {0.000} {0.007} {1.233} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1146
PATH 1147
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(25.99, 93.77) (24.83, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n10963} {} {0.000} {0.000} {0.017} {5.436} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U848} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(25.71, 95.52) (26.09, 95.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3318} {} {0.000} {0.000} {0.007} {1.303} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1147
PATH 1148
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(16.76, 95.51) (17.92, 95.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11053} {} {0.000} {0.000} {0.017} {5.490} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1071} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(16.85, 93.77) (16.47, 93.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3331} {} {0.000} {0.000} {0.007} {1.211} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1148
PATH 1149
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(27.02, 168.31) (28.18, 168.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11000} {} {0.000} {0.000} {0.017} {5.485} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U904} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(27.30, 166.56) (26.92, 166.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4357} {} {0.000} {0.000} {0.007} {1.229} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1149
PATH 1150
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS2_EX_reg[1]} {CK}
  ENDPT {DP/FU/RS2_EX_reg[1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/FU/RS2_EX_reg[1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/FU/RS2_EX_reg[1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.015} {} {3} {(92.57, 121.77) (93.73, 121.50)} 
    NET {} {} {} {} {} {DP/FU/n84} {} {0.000} {0.000} {0.018} {5.781} {0.073} {-0.015} {} {} {} 
    INST {DP/FU/U28} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.017} {0.000} {0.007} {} {0.090} {0.002} {} {1} {(92.59, 126.31) (92.78, 126.45)} 
    NET {} {} {} {} {} {DP/FU/n88} {} {0.000} {0.000} {0.007} {1.690} {0.090} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1150
PATH 1151
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(47.27, 62.97) (46.11, 62.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11361} {} {0.000} {0.000} {0.017} {5.406} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U984} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(45.54, 62.97) (45.16, 62.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4491} {} {0.000} {0.000} {0.007} {1.363} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1151
PATH 1152
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(54.38, 40.57) (55.54, 40.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11394} {} {0.000} {0.000} {0.017} {5.422} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U685} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(54.85, 39.52) (54.47, 39.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4420} {} {0.000} {0.000} {0.007} {1.314} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1152
PATH 1153
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(46.21, 127.37) (47.37, 127.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n10950} {} {0.000} {0.000} {0.017} {5.422} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1050} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(47.06, 126.31) (46.68, 126.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3202} {} {0.000} {0.000} {0.007} {1.308} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1153
PATH 1154
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(53.24, 25.51) (54.40, 25.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11342} {} {0.000} {0.000} {0.017} {5.388} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U999} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(54.28, 23.77) (53.90, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4432} {} {0.000} {0.000} {0.007} {1.340} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1154
PATH 1155
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(37.58, 64.71) (36.42, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11099} {} {0.000} {0.000} {0.017} {5.410} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U752} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(36.61, 65.77) (36.23, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3054} {} {0.000} {0.000} {0.007} {1.339} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1155
PATH 1156
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(57.91, 169.37) (56.75, 169.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11068} {} {0.000} {0.000} {0.017} {5.403} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U924} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(56.68, 168.31) (57.06, 168.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4337} {} {0.000} {0.000} {0.007} {1.357} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1156
PATH 1157
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(77.48, 33.91) (76.32, 34.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11167} {} {0.000} {0.000} {0.017} {5.477} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U625} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(77.01, 32.16) (77.39, 32.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4510} {} {0.000} {0.000} {0.007} {1.269} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1157
PATH 1158
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.69, 53.51) (7.85, 53.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11070} {} {0.000} {0.000} {0.017} {5.486} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U631} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.16, 54.56) (6.78, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4504} {} {0.000} {0.000} {0.007} {1.276} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1158
PATH 1159
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(71.10, 68.57) (72.26, 68.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11072} {} {0.000} {0.000} {0.017} {5.490} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U632} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(71.38, 70.31) (71.00, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4503} {} {0.000} {0.000} {0.007} {1.249} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1159
PATH 1160
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(44.31, 36.71) (45.47, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11250} {} {0.000} {0.000} {0.017} {5.451} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U696} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(44.59, 37.77) (44.21, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4409} {} {0.000} {0.000} {0.007} {1.262} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1160
PATH 1161
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(33.40, 15.37) (32.24, 15.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11146} {} {0.000} {0.000} {0.017} {5.466} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U719} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(33.12, 17.12) (33.50, 17.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2937} {} {0.000} {0.000} {0.007} {1.263} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1161
PATH 1162
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(13.91, 61.91) (15.07, 62.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11014} {} {0.000} {0.000} {0.017} {5.478} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1013} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(14.19, 62.97) (13.81, 62.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2949} {} {0.000} {0.000} {0.007} {1.288} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1162
PATH 1163
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(50.12, 79.77) (48.96, 79.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11016} {} {0.000} {0.000} {0.017} {5.481} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1015} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(50.03, 78.72) (50.41, 78.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2951} {} {0.000} {0.000} {0.007} {1.262} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1163
PATH 1164
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(16.95, 60.17) (18.11, 59.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11292} {} {0.000} {0.000} {0.017} {5.448} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1021} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(17.42, 59.12) (17.04, 59.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2979} {} {0.000} {0.000} {0.007} {1.290} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1164
PATH 1165
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(32.34, 84.31) (33.50, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11134} {} {0.000} {0.000} {0.017} {5.479} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U760} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(32.43, 82.56) (32.05, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3062} {} {0.000} {0.000} {0.007} {1.260} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1165
PATH 1166
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(51.26, 9.77) (50.10, 9.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11410} {} {0.000} {0.000} {0.017} {5.468} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U786} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(50.98, 11.52) (51.36, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3098} {} {0.000} {0.000} {0.007} {1.253} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1166
PATH 1167
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(35.30, 110.57) (34.14, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10956} {} {0.000} {0.000} {0.017} {5.473} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U798} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(34.83, 112.31) (35.21, 112.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3184} {} {0.000} {0.000} {0.007} {1.252} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1167
PATH 1168
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(55.90, 110.57) (57.06, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11193} {} {0.000} {0.000} {0.017} {5.481} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U825} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(55.80, 112.31) (55.42, 112.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3221} {} {0.000} {0.000} {0.007} {1.246} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1168
PATH 1169
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(22.65, 93.77) (23.81, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n10990} {} {0.000} {0.000} {0.017} {5.474} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U844} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(23.69, 95.52) (23.31, 95.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3314} {} {0.000} {0.000} {0.007} {1.292} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1169
PATH 1170
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(82.99, 162.71) (81.83, 162.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11277} {} {0.000} {0.000} {0.017} {5.466} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1089} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(82.52, 163.77) (82.90, 163.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4400} {} {0.000} {0.000} {0.007} {1.273} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1170
PATH 1171
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(66.46, 169.37) (65.30, 169.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11265} {} {0.000} {0.000} {0.017} {5.465} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U891} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(66.18, 168.31) (66.56, 168.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4380} {} {0.000} {0.000} {0.007} {1.255} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1171
PATH 1172
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(80.33, 160.97) (79.17, 160.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11005} {} {0.000} {0.000} {0.017} {5.490} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U909} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(80.24, 159.91) (80.62, 160.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4352} {} {0.000} {0.000} {0.007} {1.246} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1172
PATH 1173
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(72.54, 171.11) (71.38, 171.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11007} {} {0.000} {0.000} {0.017} {5.465} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U911} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(71.88, 169.37) (72.26, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4350} {} {0.000} {0.000} {0.007} {1.280} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1173
PATH 1174
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(54.38, 149.77) (55.54, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11096} {} {0.000} {0.000} {0.017} {5.489} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1121} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(54.47, 148.72) (54.09, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4302} {} {0.000} {0.000} {0.007} {1.255} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1174
PATH 1175
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(61.03, 149.77) (62.19, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11130} {} {0.000} {0.000} {0.017} {5.468} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U947} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(61.31, 148.72) (60.93, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4294} {} {0.000} {0.000} {0.007} {1.258} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1175
PATH 1176
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(69.12, 171.11) (67.96, 171.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11008} {} {0.000} {0.000} {0.017} {5.520} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U912} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(69.03, 169.37) (69.41, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4349} {} {0.000} {0.000} {0.007} {1.194} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1176
PATH 1177
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.017} {} {3} {(40.32, 34.97) (41.48, 34.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11153} {} {0.000} {0.000} {0.017} {5.407} {0.072} {-0.017} {} {} {} 
    INST {DP/RegFILE/U666} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(41.10, 36.72) (41.48, 36.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4449} {} {0.000} {0.000} {0.007} {1.395} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1177
PATH 1178
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.017} {} {3} {(9.92, 146.97) (11.08, 146.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11187} {} {0.000} {0.000} {0.017} {5.377} {0.072} {-0.017} {} {} {} 
    INST {DP/RegFILE/U959} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(11.65, 146.97) (12.03, 146.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4282} {} {0.000} {0.000} {0.007} {1.441} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1178
PATH 1179
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(80.14, 25.51) (78.98, 25.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11085} {} {0.000} {0.000} {0.017} {5.423} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U969} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(79.48, 26.57) (79.86, 26.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4528} {} {0.000} {0.000} {0.007} {1.340} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1179
PATH 1180
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(8.97, 48.97) (10.13, 48.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11185} {} {0.000} {0.000} {0.017} {5.445} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U629} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(10.01, 47.91) (9.63, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4506} {} {0.000} {0.000} {0.007} {1.327} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1180
PATH 1181
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(80.14, 54.57) (78.98, 54.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11349} {} {0.000} {0.000} {0.017} {5.432} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U981} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(79.67, 56.31) (80.05, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4494} {} {0.000} {0.000} {0.007} {1.317} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1181
PATH 1182
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(17.06, 12.57) (15.90, 12.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11377} {} {0.000} {0.000} {0.017} {5.474} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U736} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(16.40, 14.31) (16.78, 14.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2964} {} {0.000} {0.000} {0.007} {1.303} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1182
PATH 1183
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(19.42, 93.77) (20.58, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11056} {} {0.000} {0.000} {0.017} {5.428} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1074} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(20.65, 95.52) (20.27, 95.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3334} {} {0.000} {0.000} {0.007} {1.352} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1183
PATH 1184
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(75.77, 172.17) (74.61, 171.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11262} {} {0.000} {0.000} {0.017} {5.420} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U888} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(75.11, 171.12) (75.49, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4383} {} {0.000} {0.000} {0.007} {1.325} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1184
PATH 1185
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(79.65, 168.31) (80.81, 168.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11021} {} {0.000} {0.000} {0.017} {5.452} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1099} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(80.50, 166.56) (80.12, 166.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4368} {} {0.000} {0.000} {0.007} {1.314} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1185
PATH 1186
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(31.39, 168.31) (32.55, 168.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11031} {} {0.000} {0.000} {0.017} {5.447} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1104} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(32.05, 166.56) (31.67, 166.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4363} {} {0.000} {0.000} {0.007} {1.319} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1186
PATH 1187
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(41.27, 169.37) (42.43, 169.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11065} {} {0.000} {0.000} {0.017} {5.444} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U921} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(42.12, 168.31) (41.74, 168.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4340} {} {0.000} {0.000} {0.007} {1.333} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1187
PATH 1188
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(6.69, 146.97) (7.85, 146.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11112} {} {0.000} {0.000} {0.017} {5.456} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1125} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.54, 145.91) (7.16, 146.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4298} {} {0.000} {0.000} {0.007} {1.305} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1188
PATH 1189
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(36.71, 149.77) (37.87, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11145} {} {0.000} {0.000} {0.017} {5.427} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U950} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(37.75, 148.72) (37.37, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4291} {} {0.000} {0.000} {0.007} {1.349} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1189
PATH 1190
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.016} {} {3} {(19.23, 148.71) (20.39, 148.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11037} {} {0.000} {0.000} {0.017} {5.431} {0.072} {-0.016} {} {} {} 
    INST {DP/RegFILE/U961} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(20.08, 146.97) (19.70, 146.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4280} {} {0.000} {0.000} {0.007} {1.340} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1190
PATH 1191
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.69, 32.17) (7.85, 31.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11117} {} {0.000} {0.000} {0.017} {5.506} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U977} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.35, 31.12) (6.97, 31.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4520} {} {0.000} {0.000} {0.007} {1.276} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1191
PATH 1192
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(77.86, 31.11) (76.70, 31.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11127} {} {0.000} {0.000} {0.017} {5.504} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U617} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(77.39, 29.37) (77.77, 29.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4518} {} {0.000} {0.000} {0.007} {1.277} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1192
PATH 1193
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.69, 71.37) (7.85, 71.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11388} {} {0.000} {0.000} {0.017} {5.500} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U640} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(6.97, 70.31) (6.59, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4485} {} {0.000} {0.000} {0.007} {1.269} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1193
PATH 1194
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.88, 50.71) (8.04, 50.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11326} {} {0.000} {0.000} {0.017} {5.486} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U653} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.16, 51.77) (6.78, 51.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4472} {} {0.000} {0.000} {0.007} {1.278} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1194
PATH 1195
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(80.33, 64.71) (79.17, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11340} {} {0.000} {0.000} {0.017} {5.488} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U660} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(79.86, 62.97) (80.24, 62.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4465} {} {0.000} {0.000} {0.007} {1.269} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1195
PATH 1196
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(52.67, 50.71) (53.83, 50.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11094} {} {0.000} {0.000} {0.017} {5.485} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U991} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(53.14, 51.77) (52.76, 51.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4462} {} {0.000} {0.000} {0.007} {1.295} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1196
PATH 1197
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(54.38, 45.11) (55.54, 45.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11346} {} {0.000} {0.000} {0.017} {5.469} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1000} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(54.85, 46.16) (54.47, 46.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4431} {} {0.000} {0.000} {0.007} {1.301} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1197
PATH 1198
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(49.55, 50.71) (48.39, 50.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11026} {} {0.000} {0.000} {0.017} {5.505} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U708} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(49.46, 48.97) (49.84, 48.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2926} {} {0.000} {0.000} {0.007} {1.246} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1198
PATH 1199
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(49.74, 60.17) (48.58, 59.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11030} {} {0.000} {0.000} {0.017} {5.526} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U710} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(49.46, 59.12) (49.84, 59.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2928} {} {0.000} {0.000} {0.007} {1.261} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1199
PATH 1200
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(16.68, 67.51) (15.52, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11271} {} {0.000} {0.000} {0.017} {5.489} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1024} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(16.21, 68.56) (16.59, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2982} {} {0.000} {0.000} {0.007} {1.265} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1200
PATH 1201
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(44.61, 5.91) (43.45, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11144} {} {0.000} {0.000} {0.017} {5.483} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U762} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(44.14, 6.96) (44.52, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3064} {} {0.000} {0.000} {0.007} {1.289} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1201
PATH 1202
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(60.84, 5.91) (62.00, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11169} {} {0.000} {0.000} {0.017} {5.501} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U767} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(61.12, 6.96) (60.74, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3069} {} {0.000} {0.000} {0.007} {1.260} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1202
PATH 1203
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(9.92, 123.51) (11.08, 123.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11069} {} {0.000} {0.000} {0.017} {5.498} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1051} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(10.20, 121.77) (9.82, 121.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3203} {} {0.000} {0.000} {0.007} {1.250} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1203
PATH 1204
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(66.73, 121.77) (67.89, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11200} {} {0.000} {0.000} {0.017} {5.502} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U832} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(66.63, 120.72) (66.25, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3228} {} {0.000} {0.000} {0.007} {1.250} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1204
PATH 1205
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(34.05, 96.57) (35.21, 96.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10966} {} {0.000} {0.000} {0.017} {5.493} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U851} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(34.14, 95.52) (33.76, 95.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3321} {} {0.000} {0.000} {0.007} {1.234} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1205
PATH 1206
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(69.50, 90.97) (68.34, 90.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n10968} {} {0.000} {0.000} {0.017} {5.530} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U853} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(69.41, 92.72) (69.79, 92.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3323} {} {0.000} {0.000} {0.007} {1.201} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1206
PATH 1207
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(42.03, 93.77) (43.19, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11057} {} {0.000} {0.000} {0.017} {5.506} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1075} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(42.12, 95.52) (41.74, 95.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3335} {} {0.000} {0.000} {0.007} {1.235} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1207
PATH 1208
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(23.90, 168.31) (22.74, 168.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11291} {} {0.000} {0.000} {0.017} {5.498} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1096} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(23.81, 169.37) (24.19, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4393} {} {0.000} {0.000} {0.007} {1.266} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1208
PATH 1209
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(54.19, 171.11) (55.35, 171.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11025} {} {0.000} {0.000} {0.017} {5.490} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1101} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(54.66, 169.37) (54.28, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4366} {} {0.000} {0.000} {0.007} {1.288} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1209
PATH 1210
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(75.66, 148.71) (76.82, 148.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11160} {} {0.000} {0.000} {0.017} {5.495} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U953} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(75.94, 146.97) (75.56, 146.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4288} {} {0.000} {0.000} {0.007} {1.271} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1210
PATH 1211
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(22.46, 148.71) (23.62, 148.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11043} {} {0.000} {0.000} {0.017} {5.511} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U964} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(22.55, 146.97) (22.17, 146.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4277} {} {0.000} {0.000} {0.007} {1.258} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1211
PATH 1212
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(44.61, 149.77) (43.45, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11045} {} {0.000} {0.000} {0.017} {5.542} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U965} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(44.52, 148.72) (44.90, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4276} {} {0.000} {0.000} {0.007} {1.205} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1212
PATH 1213
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.017} {} {3} {(60.76, 110.57) (59.60, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10952} {} {0.000} {0.000} {0.017} {5.385} {0.072} {-0.017} {} {} {} 
    INST {DP/RegFILE/U794} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(58.65, 112.31) (58.27, 112.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3180} {} {0.000} {0.000} {0.007} {1.496} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1213
PATH 1214
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.017} {} {3} {(52.48, 43.37) (53.64, 43.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11138} {} {0.000} {0.000} {0.017} {5.434} {0.072} {-0.017} {} {} {} 
    INST {DP/RegFILE/U663} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(53.14, 42.31) (52.76, 42.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4452} {} {0.000} {0.000} {0.007} {1.376} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1214
PATH 1215
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {0.000} {0.017} {} {0.072} {-0.017} {} {3} {(81.47, 144.17) (80.31, 143.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11049} {} {0.000} {0.000} {0.017} {5.446} {0.072} {-0.017} {} {} {} 
    INST {DP/RegFILE/U967} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(80.24, 145.91) (80.62, 146.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4274} {} {0.000} {0.000} {0.007} {1.357} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1215
PATH 1216
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(41.27, 61.91) (42.43, 62.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11105} {} {0.000} {0.000} {0.017} {5.462} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U974} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(42.12, 62.97) (41.74, 62.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4523} {} {0.000} {0.000} {0.007} {1.336} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1216
PATH 1217
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(48.79, 70.31) (47.63, 70.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11334} {} {0.000} {0.000} {0.017} {5.452} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U657} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(48.13, 68.56) (48.51, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4468} {} {0.000} {0.000} {0.007} {1.322} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1217
PATH 1218
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(40.81, 68.57) (39.65, 68.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10979} {} {0.000} {0.000} {0.017} {5.484} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U679} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(40.15, 70.31) (40.53, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4436} {} {0.000} {0.000} {0.007} {1.306} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1218
PATH 1219
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(53.43, 36.71) (54.59, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11247} {} {0.000} {0.000} {0.017} {5.470} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U693} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(53.26, 37.77) (53.64, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4412} {} {0.000} {0.000} {0.007} {1.324} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1219
PATH 1220
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(27.70, 15.37) (26.54, 15.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11032} {} {0.000} {0.000} {0.017} {5.515} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U711} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(27.04, 17.12) (27.42, 17.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2929} {} {0.000} {0.000} {0.007} {1.303} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1220
PATH 1221
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(88.31, 36.71) (87.15, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11176} {} {0.000} {0.000} {0.017} {5.504} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U725} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(87.27, 37.77) (87.65, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2943} {} {0.000} {0.000} {0.007} {1.303} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1221
PATH 1222
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(50.12, 75.91) (48.96, 76.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11180} {} {0.000} {0.000} {0.017} {5.465} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U726} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(49.84, 76.97) (50.22, 76.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2944} {} {0.000} {0.000} {0.007} {1.341} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1222
PATH 1223
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(89.07, 64.71) (87.91, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11018} {} {0.000} {0.000} {0.017} {5.474} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1017} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(88.22, 62.97) (88.60, 62.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2953} {} {0.000} {0.000} {0.007} {1.331} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1223
PATH 1224
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(51.64, 54.57) (50.48, 54.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11282} {} {0.000} {0.000} {0.017} {5.474} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U730} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(50.79, 53.52) (51.17, 53.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2958} {} {0.000} {0.000} {0.007} {1.319} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1224
PATH 1225
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(11.82, 81.51) (12.98, 81.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11284} {} {0.000} {0.000} {0.017} {5.454} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U731} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(13.62, 79.77) (13.24, 79.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2959} {} {0.000} {0.000} {0.007} {1.330} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1225
PATH 1226
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(13.15, 14.31) (14.31, 14.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11252} {} {0.000} {0.000} {0.017} {5.476} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U735} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(14.19, 12.56) (13.81, 12.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2963} {} {0.000} {0.000} {0.007} {1.332} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1226
PATH 1227
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(47.46, 18.17) (46.30, 17.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11444} {} {0.000} {0.000} {0.017} {5.461} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1020} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(46.80, 19.91) (47.18, 20.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2978} {} {0.000} {0.000} {0.007} {1.329} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1227
PATH 1228
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(83.56, 75.91) (82.40, 76.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11269} {} {0.000} {0.000} {0.017} {5.505} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1022} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(83.28, 76.97) (83.66, 76.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2980} {} {0.000} {0.000} {0.007} {1.304} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1228
PATH 1229
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(63.12, 36.71) (64.28, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11178} {} {0.000} {0.000} {0.017} {5.459} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U769} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(63.97, 37.77) (63.59, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3071} {} {0.000} {0.000} {0.007} {1.349} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1229
PATH 1230
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(62.74, 68.57) (63.90, 68.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11415} {} {0.000} {0.000} {0.017} {5.475} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U787} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(63.59, 70.31) (63.21, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3099} {} {0.000} {0.000} {0.007} {1.328} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1230
PATH 1231
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(63.31, 60.17) (64.47, 59.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11306} {} {0.000} {0.000} {0.017} {5.459} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1047} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(64.73, 59.12) (64.35, 59.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3113} {} {0.000} {0.000} {0.007} {1.318} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1231
PATH 1232
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(67.49, 123.51) (68.65, 123.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n10945} {} {0.000} {0.000} {0.017} {5.475} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U811} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(68.15, 124.56) (67.77, 124.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3197} {} {0.000} {0.000} {0.007} {1.320} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1232
PATH 1233
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(22.00, 166.57) (20.84, 166.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11064} {} {0.000} {0.000} {0.017} {5.461} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U920} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(21.34, 165.52) (21.72, 165.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4341} {} {0.000} {0.000} {0.007} {1.325} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1233
PATH 1234
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(27.02, 148.71) (28.18, 148.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11135} {} {0.000} {0.000} {0.017} {5.474} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U948} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(27.68, 146.97) (27.30, 146.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4293} {} {0.000} {0.000} {0.007} {1.338} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1234
PATH 1235
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(32.34, 93.77) (33.50, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n10988} {} {0.000} {0.000} {0.017} {5.581} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U842} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(31.86, 95.52) (31.48, 95.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3312} {} {0.000} {0.000} {0.007} {1.191} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1235
PATH 1236
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(44.69, 47.91) (45.85, 48.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11189} {} {0.000} {0.000} {0.017} {5.549} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U630} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(44.40, 46.16) (44.02, 46.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4505} {} {0.000} {0.000} {0.007} {1.238} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1236
PATH 1237
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.88, 62.97) (8.04, 62.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11076} {} {0.000} {0.000} {0.017} {5.543} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U634} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.16, 64.72) (6.78, 64.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4501} {} {0.000} {0.000} {0.007} {1.256} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1237
PATH 1238
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(80.14, 67.51) (78.98, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11084} {} {0.000} {0.000} {0.017} {5.542} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U638} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(79.86, 65.77) (80.24, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4497} {} {0.000} {0.000} {0.007} {1.252} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1238
PATH 1239
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(35.95, 43.37) (37.11, 43.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11398} {} {0.000} {0.000} {0.017} {5.497} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U642} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(36.23, 42.31) (35.85, 42.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4483} {} {0.000} {0.000} {0.007} {1.280} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1239
PATH 1240
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(74.25, 73.11) (73.09, 73.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11328} {} {0.000} {0.000} {0.017} {5.499} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U654} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(73.40, 71.36) (73.78, 71.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4471} {} {0.000} {0.000} {0.007} {1.294} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1240
PATH 1241
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(80.33, 60.17) (79.17, 59.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11338} {} {0.000} {0.000} {0.017} {5.494} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U659} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(79.86, 61.91) (80.24, 62.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4466} {} {0.000} {0.000} {0.007} {1.288} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1241
PATH 1242
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(27.13, 68.57) (25.97, 68.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11102} {} {0.000} {0.000} {0.017} {5.534} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U993} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(26.85, 70.31) (27.23, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4460} {} {0.000} {0.000} {0.007} {1.261} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1242
PATH 1243
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(30.36, 68.57) (29.20, 68.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11389} {} {0.000} {0.000} {0.017} {5.508} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U684} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(30.08, 70.31) (30.46, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4421} {} {0.000} {0.000} {0.007} {1.284} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1243
PATH 1244
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(26.94, 43.37) (25.78, 43.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11249} {} {0.000} {0.000} {0.017} {5.543} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U695} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(27.23, 45.12) (27.61, 45.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4410} {} {0.000} {0.000} {0.007} {1.218} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1244
PATH 1245
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(53.05, 68.57) (54.21, 68.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11236} {} {0.000} {0.000} {0.017} {5.532} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U702} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(53.33, 70.31) (52.95, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4403} {} {0.000} {0.000} {0.007} {1.234} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1245
PATH 1246
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(55.90, 61.91) (57.06, 62.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11237} {} {0.000} {0.000} {0.017} {5.547} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U703} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(55.61, 60.16) (55.23, 60.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4402} {} {0.000} {0.000} {0.007} {1.213} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1246
PATH 1247
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(19.61, 17.11) (20.77, 17.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11290} {} {0.000} {0.000} {0.017} {5.498} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U734} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(19.89, 15.37) (19.51, 15.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2962} {} {0.000} {0.000} {0.007} {1.286} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1247
PATH 1248
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(58.37, 84.31) (59.53, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11048} {} {0.000} {0.000} {0.017} {5.539} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1036} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(58.84, 82.56) (58.46, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3080} {} {0.000} {0.000} {0.007} {1.259} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1248
PATH 1249
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(63.50, 51.77) (64.66, 51.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11351} {} {0.000} {0.000} {0.017} {5.542} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U773} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(63.02, 53.52) (62.64, 53.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3085} {} {0.000} {0.000} {0.007} {1.227} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1249
PATH 1250
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(51.45, 110.57) (50.29, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10953} {} {0.000} {0.000} {0.017} {5.547} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U795} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(52.12, 112.31) (52.50, 112.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3181} {} {0.000} {0.000} {0.007} {1.224} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1250
PATH 1251
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(9.35, 115.11) (10.51, 115.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n10957} {} {0.000} {0.000} {0.017} {5.512} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U799} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(9.82, 113.37) (9.44, 113.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3185} {} {0.000} {0.000} {0.007} {1.291} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1251
PATH 1252
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(8.97, 117.91) (10.13, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11119} {} {0.000} {0.000} {0.017} {5.507} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U801} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(9.82, 116.17) (9.44, 116.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3187} {} {0.000} {0.000} {0.007} {1.280} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1252
PATH 1253
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(59.51, 127.37) (60.67, 127.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n10946} {} {0.000} {0.000} {0.017} {5.523} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U812} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(59.98, 126.31) (59.60, 126.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3198} {} {0.000} {0.000} {0.007} {1.287} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1253
PATH 1254
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(9.92, 129.11) (11.08, 129.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11073} {} {0.000} {0.000} {0.017} {5.540} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1053} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(10.01, 127.37) (9.63, 127.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3205} {} {0.000} {0.000} {0.007} {1.229} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1254
PATH 1255
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(72.16, 89.91) (71.00, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n10970} {} {0.000} {0.000} {0.017} {5.543} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U855} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(71.88, 90.97) (72.26, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3325} {} {0.000} {0.000} {0.007} {1.228} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1255
PATH 1256
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(48.68, 171.11) (49.84, 171.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11066} {} {0.000} {0.000} {0.017} {5.493} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U922} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(49.15, 169.37) (48.77, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4339} {} {0.000} {0.000} {0.007} {1.289} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1256
PATH 1257
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(67.79, 148.71) (66.63, 148.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11175} {} {0.000} {0.000} {0.017} {5.525} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U956} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(67.32, 149.77) (67.70, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4285} {} {0.000} {0.000} {0.007} {1.293} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1257
PATH 1258
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(65.32, 149.77) (64.16, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11179} {} {0.000} {0.000} {0.017} {5.527} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U957} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(65.04, 148.72) (65.42, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4284} {} {0.000} {0.000} {0.007} {1.256} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1258
PATH 1259
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(54.95, 33.91) (56.11, 34.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n10991} {} {0.000} {0.000} {0.017} {5.458} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U671} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(55.99, 34.97) (55.61, 34.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4444} {} {0.000} {0.000} {0.007} {1.363} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1259
PATH 1260
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(51.91, 82.57) (53.07, 82.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11017} {} {0.000} {0.000} {0.017} {5.475} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1016} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(52.50, 81.52) (52.88, 81.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2952} {} {0.000} {0.000} {0.007} {1.363} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1260
PATH 1261
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(81.85, 146.97) (80.69, 146.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11088} {} {0.000} {0.000} {0.017} {5.474} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1119} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(80.12, 146.97) (79.74, 146.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4304} {} {0.000} {0.000} {0.007} {1.392} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1261
PATH 1262
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(57.80, 149.77) (58.96, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11140} {} {0.000} {0.000} {0.017} {5.469} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U949} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(58.84, 148.72) (58.46, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4292} {} {0.000} {0.000} {0.007} {1.359} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1262
PATH 1263
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(10.79, 39.51) (9.63, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11122} {} {0.000} {0.000} {0.017} {5.498} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U978} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(9.56, 40.56) (9.94, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4519} {} {0.000} {0.000} {0.007} {1.324} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1263
PATH 1264
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(77.67, 37.77) (76.51, 37.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11172} {} {0.000} {0.000} {0.017} {5.536} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U626} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(77.39, 36.72) (77.77, 36.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4509} {} {0.000} {0.000} {0.007} {1.301} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1264
PATH 1265
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(41.27, 64.71) (42.43, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11181} {} {0.000} {0.000} {0.017} {5.528} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U628} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(41.93, 65.77) (41.55, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4507} {} {0.000} {0.000} {0.007} {1.284} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1265
PATH 1266
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(43.17, 70.31) (44.33, 70.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11078} {} {0.000} {0.000} {0.017} {5.519} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U635} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(43.83, 68.56) (43.45, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4500} {} {0.000} {0.000} {0.007} {1.312} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1266
PATH 1267
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.88, 29.37) (8.04, 29.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11373} {} {0.000} {0.000} {0.017} {5.514} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U987} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.35, 28.32) (6.97, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4488} {} {0.000} {0.000} {0.007} {1.310} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1267
PATH 1268
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(50.96, 71.37) (52.12, 71.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n10980} {} {0.000} {0.000} {0.017} {5.493} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U680} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(51.81, 70.31) (51.43, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4435} {} {0.000} {0.000} {0.007} {1.310} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1268
PATH 1269
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(88.50, 53.51) (87.34, 53.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11022} {} {0.000} {0.000} {0.017} {5.497} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U706} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(87.84, 51.77) (88.22, 51.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2924} {} {0.000} {0.000} {0.007} {1.317} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1269
PATH 1270
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(80.33, 8.71) (79.17, 8.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11161} {} {0.000} {0.000} {0.017} {5.504} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U722} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(79.67, 9.77) (80.05, 9.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2940} {} {0.000} {0.000} {0.007} {1.331} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1270
PATH 1271
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(87.93, 33.91) (86.77, 34.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11171} {} {0.000} {0.000} {0.017} {5.503} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U724} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(87.27, 32.16) (87.65, 32.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n2942} {} {0.000} {0.000} {0.007} {1.312} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1271
PATH 1272
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(50.31, 19.91) (49.15, 20.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11188} {} {0.000} {0.000} {0.017} {5.517} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1010} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(48.89, 20.96) (49.27, 20.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2946} {} {0.000} {0.000} {0.007} {1.318} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1272
PATH 1273
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(88.88, 56.31) (87.72, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11280} {} {0.000} {0.000} {0.017} {5.543} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U729} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(88.22, 54.56) (88.60, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2957} {} {0.000} {0.000} {0.007} {1.290} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1273
PATH 1274
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(40.81, 15.37) (39.65, 15.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11397} {} {0.000} {0.000} {0.017} {5.516} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U740} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(39.08, 15.37) (38.70, 15.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2968} {} {0.000} {0.000} {0.007} {1.306} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1274
PATH 1275
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(76.80, 9.77) (77.96, 9.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11422} {} {0.000} {0.000} {0.017} {5.520} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U745} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(77.27, 11.52) (76.89, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2973} {} {0.000} {0.000} {0.007} {1.287} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1275
PATH 1276
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(48.60, 56.31) (47.44, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11440} {} {0.000} {0.000} {0.017} {5.517} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1019} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(47.75, 54.56) (48.13, 54.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2977} {} {0.000} {0.000} {0.007} {1.315} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1276
PATH 1277
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(60.27, 9.77) (61.43, 9.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11087} {} {0.000} {0.000} {0.017} {5.544} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U749} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(60.74, 11.52) (60.36, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3051} {} {0.000} {0.000} {0.007} {1.287} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1277
PATH 1278
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(28.16, 5.91) (29.32, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11115} {} {0.000} {0.000} {0.017} {5.526} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U756} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(29.01, 6.96) (28.63, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3058} {} {0.000} {0.000} {0.007} {1.319} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1278
PATH 1279
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(31.50, 5.91) (30.34, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11371} {} {0.000} {0.000} {0.017} {5.494} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U778} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(30.84, 6.96) (31.22, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3090} {} {0.000} {0.000} {0.007} {1.306} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1279
PATH 1280
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(60.84, 45.11) (62.00, 45.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11395} {} {0.000} {0.000} {0.017} {5.550} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U783} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(61.50, 43.37) (61.12, 43.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3095} {} {0.000} {0.000} {0.007} {1.295} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1280
PATH 1281
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(51.26, 5.91) (50.10, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11405} {} {0.000} {0.000} {0.017} {5.548} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U785} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(50.60, 6.96) (50.98, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3097} {} {0.000} {0.000} {0.007} {1.301} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1281
PATH 1282
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(41.76, 126.31) (40.60, 126.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n10942} {} {0.000} {0.000} {0.017} {5.518} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U808} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(41.48, 124.56) (41.86, 124.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3194} {} {0.000} {0.000} {0.007} {1.306} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1282
PATH 1283
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(9.35, 124.57) (10.51, 124.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10949} {} {0.000} {0.000} {0.017} {5.497} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1049} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(10.01, 126.31) (9.63, 126.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3201} {} {0.000} {0.000} {0.007} {1.318} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1283
PATH 1284
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(45.56, 109.51) (44.40, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11204} {} {0.000} {0.000} {0.017} {5.501} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U836} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(45.28, 110.56) (45.66, 110.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3232} {} {0.000} {0.000} {0.007} {1.310} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1284
PATH 1285
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(55.90, 93.77) (57.06, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n10962} {} {0.000} {0.000} {0.017} {5.519} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U847} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(56.37, 95.52) (55.99, 95.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3317} {} {0.000} {0.000} {0.007} {1.314} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1285
PATH 1286
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(57.15, 172.17) (55.99, 171.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11324} {} {0.000} {0.000} {0.017} {5.500} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U902} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(56.49, 171.12) (56.87, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4369} {} {0.000} {0.000} {0.007} {1.312} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1286
PATH 1287
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.88, 154.31) (8.04, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n10997} {} {0.000} {0.000} {0.017} {5.493} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1107} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(8.04, 155.37) (8.42, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4360} {} {0.000} {0.000} {0.007} {1.328} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1287
PATH 1288
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(26.45, 36.71) (27.61, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11379} {} {0.000} {0.000} {0.017} {5.566} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1008} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(26.35, 37.77) (25.97, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4423} {} {0.000} {0.000} {0.007} {1.243} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1288
PATH 1289
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(35.68, 34.97) (34.52, 34.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11399} {} {0.000} {0.000} {0.017} {5.565} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U686} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(35.78, 33.91) (36.16, 34.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4419} {} {0.000} {0.000} {0.007} {1.210} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1289
PATH 1290
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(45.37, 15.37) (44.21, 15.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11407} {} {0.000} {0.000} {0.017} {5.554} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U742} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(45.28, 17.12) (45.66, 17.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2970} {} {0.000} {0.000} {0.007} {1.233} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1290
PATH 1291
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(65.59, 56.31) (66.75, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11052} {} {0.000} {0.000} {0.017} {5.585} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1038} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(63.97, 56.31) (63.59, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3082} {} {0.000} {0.000} {0.007} {1.244} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1291
PATH 1292
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(42.60, 110.57) (43.76, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10948} {} {0.000} {0.000} {0.017} {5.563} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U814} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(43.07, 112.31) (42.69, 112.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3200} {} {0.000} {0.000} {0.007} {1.248} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1292
PATH 1293
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(23.79, 123.51) (24.95, 123.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11331} {} {0.000} {0.000} {0.017} {5.557} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1064} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(23.69, 121.77) (23.31, 121.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3238} {} {0.000} {0.000} {0.007} {1.218} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1293
PATH 1294
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(48.68, 109.51) (49.84, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11335} {} {0.000} {0.000} {0.017} {5.584} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1066} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(48.77, 110.56) (48.39, 110.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3240} {} {0.000} {0.000} {0.007} {1.223} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1294
PATH 1295
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(50.58, 92.71) (51.74, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n10975} {} {0.000} {0.000} {0.017} {5.565} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1070} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(50.86, 90.97) (50.48, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3330} {} {0.000} {0.000} {0.007} {1.253} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1295
PATH 1296
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(47.73, 149.77) (48.89, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11183} {} {0.000} {0.000} {0.017} {5.576} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U958} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(47.63, 148.72) (47.25, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4283} {} {0.000} {0.000} {0.007} {1.219} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1296
PATH 1297
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.88, 40.57) (8.04, 40.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11378} {} {0.000} {0.000} {0.017} {5.540} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U988} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.54, 39.52) (7.16, 39.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4487} {} {0.000} {0.000} {0.007} {1.262} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1297
PATH 1298
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(87.36, 19.91) (86.20, 20.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11126} {} {0.000} {0.000} {0.017} {5.543} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U715} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(86.51, 20.96) (86.89, 20.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2933} {} {0.000} {0.000} {0.007} {1.283} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1298
PATH 1299
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(9.54, 120.71) (10.70, 120.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n10955} {} {0.000} {0.000} {0.017} {5.553} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U797} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(10.01, 118.97) (9.63, 118.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3183} {} {0.000} {0.000} {0.007} {1.271} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1299
PATH 1300
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(39.29, 166.57) (38.13, 166.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11004} {} {0.000} {0.000} {0.017} {5.555} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U908} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(38.82, 168.31) (39.20, 168.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4353} {} {0.000} {0.000} {0.007} {1.281} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1300
PATH 1301
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(51.64, 168.31) (50.48, 168.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11012} {} {0.000} {0.000} {0.017} {5.528} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U916} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(52.00, 169.37) (51.62, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4345} {} {0.000} {0.000} {0.007} {1.276} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1301
PATH 1302
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(47.27, 43.37) (46.11, 43.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11445} {} {0.000} {0.000} {0.017} {5.477} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U652} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(45.16, 43.37) (44.78, 43.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4473} {} {0.000} {0.000} {0.007} {1.401} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1302
PATH 1303
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(62.36, 54.57) (63.52, 54.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11095} {} {0.000} {0.000} {0.017} {5.484} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U751} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(63.97, 53.52) (63.59, 53.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3053} {} {0.000} {0.000} {0.007} {1.419} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1303
PATH 1304
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.072} {-0.001} {0.018} {} {0.072} {-0.017} {} {3} {(57.04, 14.31) (58.20, 14.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11430} {} {0.000} {0.000} {0.018} {5.793} {0.072} {-0.017} {} {} {} 
    INST {DP/RegFILE/U790} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(57.89, 15.37) (57.51, 15.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3102} {} {0.000} {0.000} {0.007} {1.330} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1304
PATH 1305
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(22.38, 172.17) (21.22, 171.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11061} {} {0.000} {0.000} {0.017} {5.459} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U917} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(20.84, 171.12) (20.46, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4344} {} {0.000} {0.000} {0.007} {1.411} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1305
PATH 1306
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(23.22, 36.71) (24.38, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11114} {} {0.000} {0.000} {0.017} {5.519} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U996} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(24.07, 34.97) (23.69, 34.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4457} {} {0.000} {0.000} {0.007} {1.348} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1306
PATH 1307
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(22.84, 112.31) (24.00, 112.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n10954} {} {0.000} {0.000} {0.017} {5.498} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U796} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(24.07, 110.56) (23.69, 110.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3182} {} {0.000} {0.000} {0.007} {1.349} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1307
PATH 1308
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(51.34, 124.57) (52.50, 124.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11195} {} {0.000} {0.000} {0.017} {5.495} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U827} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(51.81, 123.52) (51.43, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3223} {} {0.000} {0.000} {0.007} {1.354} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1308
PATH 1309
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(38.80, 93.77) (39.96, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n10967} {} {0.000} {0.000} {0.017} {5.498} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U852} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(39.65, 95.52) (39.27, 95.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3322} {} {0.000} {0.000} {0.007} {1.345} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1309
PATH 1310
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(63.99, 166.57) (62.83, 166.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10999} {} {0.000} {0.000} {0.017} {5.498} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U903} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(63.52, 165.52) (63.90, 165.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4358} {} {0.000} {0.000} {0.007} {1.347} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1310
PATH 1311
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(78.05, 169.37) (76.89, 169.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11006} {} {0.000} {0.000} {0.017} {5.501} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U910} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(77.20, 168.31) (77.58, 168.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4351} {} {0.000} {0.000} {0.007} {1.346} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1311
PATH 1312
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(88.31, 43.37) (87.15, 43.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11392} {} {0.000} {0.000} {0.017} {5.587} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U739} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(87.65, 45.12) (88.03, 45.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2967} {} {0.000} {0.000} {0.007} {1.288} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1312
PATH 1313
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(67.87, 117.91) (69.03, 118.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n10951} {} {0.000} {0.000} {0.017} {5.585} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U793} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(68.34, 116.17) (67.96, 116.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3179} {} {0.000} {0.000} {0.007} {1.283} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1313
PATH 1314
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(36.82, 121.77) (35.66, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n10940} {} {0.000} {0.000} {0.017} {5.587} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U806} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(36.54, 123.52) (36.92, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3192} {} {0.000} {0.000} {0.007} {1.274} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1314
PATH 1315
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(64.37, 95.51) (63.21, 95.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n10972} {} {0.000} {0.000} {0.017} {5.585} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U857} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(63.71, 93.77) (64.09, 93.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3327} {} {0.000} {0.000} {0.007} {1.281} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1315
PATH 1316
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(15.05, 173.91) (16.21, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11319} {} {0.000} {0.000} {0.017} {5.564} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U897} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(15.71, 172.16) (15.33, 172.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4374} {} {0.000} {0.000} {0.007} {1.291} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1316
PATH 1317
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(46.32, 168.31) (45.16, 168.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11010} {} {0.000} {0.000} {0.017} {5.596} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U914} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(45.85, 169.37) (46.23, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4347} {} {0.000} {0.000} {0.007} {1.285} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1317
PATH 1318
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(55.33, 17.11) (56.49, 17.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11168} {} {0.000} {0.000} {0.017} {5.501} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U669} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(56.37, 18.16) (55.99, 18.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4446} {} {0.000} {0.000} {0.007} {1.338} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1318
PATH 1319
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(87.36, 25.51) (86.20, 25.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11382} {} {0.000} {0.000} {0.017} {5.528} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U737} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(86.70, 23.77) (87.08, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2965} {} {0.000} {0.000} {0.007} {1.311} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1319
PATH 1320
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(30.17, 110.57) (29.01, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10938} {} {0.000} {0.000} {0.017} {5.506} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U804} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(29.89, 112.31) (30.27, 112.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3190} {} {0.000} {0.000} {0.007} {1.336} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1320
PATH 1321
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.88, 169.37) (8.04, 169.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11011} {} {0.000} {0.000} {0.017} {5.556} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U915} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.73, 168.31) (7.35, 168.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4346} {} {0.000} {0.000} {0.007} {1.313} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1321
PATH 1322
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(14.29, 146.97) (15.45, 146.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11041} {} {0.000} {0.000} {0.017} {5.542} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U963} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(14.95, 148.72) (14.57, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4278} {} {0.000} {0.000} {0.007} {1.315} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1322
PATH 1323
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(38.99, 45.11) (40.15, 45.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11152} {} {0.000} {0.000} {0.017} {5.594} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U622} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(39.27, 43.37) (38.89, 43.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4513} {} {0.000} {0.000} {0.007} {1.260} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1323
PATH 1324
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(77.10, 26.57) (75.94, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11162} {} {0.000} {0.000} {0.017} {5.620} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U624} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(77.58, 28.32) (77.96, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4511} {} {0.000} {0.000} {0.007} {1.217} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1324
PATH 1325
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(79.57, 34.97) (78.41, 34.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11428} {} {0.000} {0.000} {0.017} {5.595} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U648} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(79.67, 36.72) (80.05, 36.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4477} {} {0.000} {0.000} {0.007} {1.234} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1325
PATH 1326
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.69, 47.91) (7.85, 48.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11441} {} {0.000} {0.000} {0.017} {5.573} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U651} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(6.97, 48.97) (6.59, 48.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4474} {} {0.000} {0.000} {0.007} {1.251} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1326
PATH 1327
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(29.87, 47.91) (31.03, 48.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11106} {} {0.000} {0.000} {0.017} {5.584} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U994} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(29.32, 46.16) (29.70, 46.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4459} {} {0.000} {0.000} {0.007} {1.261} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1327
PATH 1328
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(24.66, 67.51) (23.50, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11358} {} {0.000} {0.000} {0.017} {5.569} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1003} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(24.38, 68.56) (24.76, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4428} {} {0.000} {0.000} {0.007} {1.260} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1328
PATH 1329
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(56.09, 71.37) (57.25, 71.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11232} {} {0.000} {0.000} {0.018} {5.654} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U698} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(55.80, 70.31) (55.42, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4407} {} {0.000} {0.000} {0.007} {1.168} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1329
PATH 1330
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(29.60, 76.97) (28.44, 76.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11044} {} {0.000} {0.000} {0.017} {5.568} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1034} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(29.13, 78.72) (29.51, 78.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3078} {} {0.000} {0.000} {0.007} {1.268} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1330
PATH 1331
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(30.06, 65.77) (31.22, 65.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11442} {} {0.000} {0.000} {0.017} {5.600} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1039} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(30.15, 64.72) (29.77, 64.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3105} {} {0.000} {0.000} {0.007} {1.220} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1331
PATH 1332
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(57.15, 121.77) (55.99, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11339} {} {0.000} {0.000} {0.017} {5.569} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1068} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(56.87, 123.52) (57.25, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3242} {} {0.000} {0.000} {0.007} {1.255} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1332
PATH 1333
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(19.15, 173.91) (17.99, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11285} {} {0.000} {0.000} {0.017} {5.590} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1093} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(19.06, 172.16) (19.44, 172.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4396} {} {0.000} {0.000} {0.007} {1.228} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1333
PATH 1334
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(30.74, 124.57) (29.58, 124.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10958} {} {0.000} {0.000} {0.017} {5.600} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U800} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(30.84, 123.52) (31.22, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3186} {} {0.000} {0.000} {0.007} {1.210} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1334
PATH 1335
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(53.24, 65.77) (54.40, 65.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11158} {} {0.000} {0.000} {0.017} {5.511} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U667} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(54.02, 67.52) (54.40, 67.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4448} {} {0.000} {0.000} {0.007} {1.402} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1335
PATH 1336
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(32.83, 78.71) (31.67, 78.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11103} {} {0.000} {0.000} {0.017} {5.519} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U753} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(31.41, 79.77) (31.79, 79.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3055} {} {0.000} {0.000} {0.007} {1.416} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1336
PATH 1337
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(61.14, 172.17) (59.98, 171.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11001} {} {0.000} {0.000} {0.017} {5.511} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U905} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(60.29, 169.37) (60.67, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4356} {} {0.000} {0.000} {0.007} {1.424} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1337
PATH 1338
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(69.77, 149.77) (70.93, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11165} {} {0.000} {0.000} {0.017} {5.520} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U954} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(70.81, 148.72) (70.43, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4287} {} {0.000} {0.000} {0.007} {1.426} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1338
PATH 1339
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(63.69, 81.51) (64.85, 81.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11040} {} {0.000} {0.000} {0.017} {5.553} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1032} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(64.54, 82.56) (64.16, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3076} {} {0.000} {0.000} {0.007} {1.357} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1339
PATH 1340
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(51.34, 127.37) (52.50, 127.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n10939} {} {0.000} {0.000} {0.017} {5.527} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U805} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(51.81, 126.31) (51.43, 126.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3191} {} {0.000} {0.000} {0.007} {1.332} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1340
PATH 1341
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(62.55, 113.37) (63.71, 113.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n10947} {} {0.000} {0.000} {0.017} {5.535} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U813} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(63.02, 112.31) (62.64, 112.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3199} {} {0.000} {0.000} {0.007} {1.360} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1341
PATH 1342
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(52.48, 96.57) (53.64, 96.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10985} {} {0.000} {0.000} {0.017} {5.532} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U839} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(53.33, 95.52) (52.95, 95.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3309} {} {0.000} {0.000} {0.007} {1.339} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1342
PATH 1343
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(51.15, 149.77) (52.31, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11191} {} {0.000} {0.000} {0.017} {5.529} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U960} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(52.00, 148.72) (51.62, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4281} {} {0.000} {0.000} {0.007} {1.335} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1343
PATH 1344
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(32.72, 43.37) (33.88, 43.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11147} {} {0.000} {0.000} {0.017} {5.591} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U621} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(33.38, 42.31) (33.00, 42.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4514} {} {0.000} {0.000} {0.007} {1.302} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1344
PATH 1345
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.69, 60.17) (7.85, 59.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11074} {} {0.000} {0.000} {0.017} {5.605} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U633} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.16, 59.12) (6.78, 59.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4502} {} {0.000} {0.000} {0.007} {1.292} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1345
PATH 1346
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(80.33, 73.11) (79.17, 73.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11413} {} {0.000} {0.000} {0.017} {5.598} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U645} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(79.86, 71.36) (80.24, 71.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4480} {} {0.000} {0.000} {0.007} {1.282} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1346
PATH 1347
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(50.12, 85.37) (48.96, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11272} {} {0.000} {0.000} {0.017} {5.602} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1025} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(49.65, 84.31) (50.03, 84.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2983} {} {0.000} {0.000} {0.007} {1.283} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1347
PATH 1348
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(34.73, 5.91) (33.57, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11111} {} {0.000} {0.000} {0.017} {5.569} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U755} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(33.88, 6.96) (34.26, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3057} {} {0.000} {0.000} {0.007} {1.315} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1348
PATH 1349
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(60.27, 14.31) (61.43, 14.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11129} {} {0.000} {0.000} {0.017} {5.597} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U759} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(60.93, 12.56) (60.55, 12.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3061} {} {0.000} {0.000} {0.007} {1.278} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1349
PATH 1350
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(63.69, 85.37) (64.85, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11296} {} {0.000} {0.000} {0.017} {5.568} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1042} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(64.16, 84.31) (63.78, 84.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3108} {} {0.000} {0.000} {0.007} {1.301} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1350
PATH 1351
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(58.94, 124.57) (60.10, 124.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11202} {} {0.000} {0.000} {0.017} {5.554} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U834} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(59.79, 123.52) (59.41, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3230} {} {0.000} {0.000} {0.007} {1.311} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1351
PATH 1352
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(16.76, 46.17) (17.92, 45.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n10977} {} {0.000} {0.000} {0.017} {5.530} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U677} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(17.80, 45.12) (17.42, 45.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4438} {} {0.000} {0.000} {0.007} {1.327} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1352
PATH 1353
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(58.86, 92.71) (57.70, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11060} {} {0.000} {0.000} {0.017} {5.555} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1078} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(59.03, 93.77) (58.65, 93.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3338} {} {0.000} {0.000} {0.007} {1.323} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1353
PATH 1354
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(43.66, 33.91) (42.50, 34.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11409} {} {0.000} {0.000} {0.017} {5.611} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U688} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(43.19, 34.97) (43.57, 34.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4417} {} {0.000} {0.000} {0.007} {1.256} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1354
PATH 1355
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(21.43, 67.51) (20.27, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11234} {} {0.000} {0.000} {0.017} {5.632} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U700} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(21.72, 68.56) (22.10, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4405} {} {0.000} {0.000} {0.007} {1.203} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1355
PATH 1356
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(83.37, 74.17) (82.21, 73.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11013} {} {0.000} {0.000} {0.017} {5.611} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1012} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(83.09, 73.11) (83.47, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2948} {} {0.000} {0.000} {0.007} {1.255} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1356
PATH 1357
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(13.72, 70.31) (14.88, 70.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11015} {} {0.000} {0.000} {0.017} {5.643} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1014} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(13.81, 68.56) (13.43, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2950} {} {0.000} {0.000} {0.007} {1.215} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1357
PATH 1358
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(39.94, 149.77) (41.10, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11155} {} {0.000} {0.000} {0.017} {5.622} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U952} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(39.46, 146.97) (39.08, 146.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4289} {} {0.000} {0.000} {0.007} {1.252} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1358
PATH 1359
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS2_EX_reg[3]} {CK}
  ENDPT {DP/FU/RS2_EX_reg[3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/FU/RS2_EX_reg[3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/FU/RS2_EX_reg[3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(89.53, 124.57) (90.69, 124.30)} 
    NET {} {} {} {} {} {DP/FU/n157} {} {0.000} {0.000} {0.017} {5.389} {0.073} {-0.017} {} {} {} 
    INST {DP/FU/U27} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(90.12, 127.37) (90.50, 127.23)} 
    NET {} {} {} {} {} {DP/FU/n86} {} {0.000} {0.000} {0.007} {1.516} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1359
PATH 1360
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(61.03, 15.37) (62.19, 15.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11174} {} {0.000} {0.000} {0.017} {5.501} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U768} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(62.76, 15.37) (63.14, 15.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3070} {} {0.000} {0.000} {0.007} {1.478} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1360
PATH 1361
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(8.40, 56.31) (9.56, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11330} {} {0.000} {0.000} {0.017} {5.560} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U655} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.16, 57.37) (6.78, 57.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4470} {} {0.000} {0.000} {0.007} {1.353} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1361
PATH 1362
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(89.07, 60.17) (87.91, 59.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11274} {} {0.000} {0.000} {0.017} {5.568} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1027} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(88.22, 61.91) (88.60, 62.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2985} {} {0.000} {0.000} {0.007} {1.330} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1362
PATH 1363
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(7.64, 61.91) (8.80, 62.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11332} {} {0.000} {0.000} {0.017} {5.529} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U656} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.16, 65.77) (6.78, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4469} {} {0.000} {0.000} {0.007} {1.384} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1363
PATH 1364
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(83.56, 160.97) (82.40, 160.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11261} {} {0.000} {0.000} {0.017} {5.541} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U887} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(82.52, 158.16) (82.90, 158.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4384} {} {0.000} {0.000} {0.007} {1.390} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1364
PATH 1365
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(6.88, 160.97) (8.04, 160.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n10998} {} {0.000} {0.000} {0.017} {5.535} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1108} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(8.04, 159.91) (8.42, 160.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4359} {} {0.000} {0.000} {0.007} {1.391} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1365
PATH 1366
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(83.18, 154.31) (82.02, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11067} {} {0.000} {0.000} {0.017} {5.531} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U923} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(81.57, 155.37) (81.95, 155.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4338} {} {0.000} {0.000} {0.007} {1.398} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1366
PATH 1367
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(6.88, 34.97) (8.04, 34.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11113} {} {0.000} {0.000} {0.017} {5.577} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U976} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.35, 33.91) (6.97, 34.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4521} {} {0.000} {0.000} {0.007} {1.307} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1367
PATH 1368
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(41.00, 46.17) (39.84, 45.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11098} {} {0.000} {0.000} {0.017} {5.570} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U992} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(40.34, 47.91) (40.72, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4461} {} {0.000} {0.000} {0.007} {1.326} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1368
PATH 1369
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(88.69, 50.71) (87.53, 50.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11278} {} {0.000} {0.000} {0.017} {5.557} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U728} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(88.22, 48.97) (88.60, 48.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n2956} {} {0.000} {0.000} {0.007} {1.318} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1369
PATH 1370
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(62.17, 59.11) (63.33, 59.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11308} {} {0.000} {0.000} {0.017} {5.570} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1048} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(63.40, 57.37) (63.02, 57.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3114} {} {0.000} {0.000} {0.007} {1.309} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1370
PATH 1371
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(22.19, 70.31) (21.03, 70.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n10978} {} {0.000} {0.000} {0.017} {5.650} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U678} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(23.81, 70.31) (24.19, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4437} {} {0.000} {0.000} {0.007} {1.261} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1371
PATH 1372
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.88, 112.31) (8.04, 112.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11213} {} {0.000} {0.000} {0.017} {5.614} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U821} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.35, 113.37) (6.97, 113.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3217} {} {0.000} {0.000} {0.007} {1.287} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1372
PATH 1373
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(6.69, 109.51) (7.85, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11192} {} {0.000} {0.000} {0.017} {5.622} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U824} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.35, 110.56) (6.97, 110.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3220} {} {0.000} {0.000} {0.007} {1.290} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1373
PATH 1374
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(61.33, 89.91) (60.17, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11240} {} {0.000} {0.000} {0.017} {5.620} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U860} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(60.67, 90.97) (61.05, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3340} {} {0.000} {0.000} {0.007} {1.289} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1374
PATH 1375
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(46.02, 172.17) (47.18, 171.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11266} {} {0.000} {0.000} {0.017} {5.630} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U892} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(46.49, 171.12) (46.11, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4379} {} {0.000} {0.000} {0.007} {1.265} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1375
PATH 1376
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(9.73, 171.11) (10.89, 171.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11267} {} {0.000} {0.000} {0.017} {5.647} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U893} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(10.20, 169.37) (9.82, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4378} {} {0.000} {0.000} {0.007} {1.281} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1376
PATH 1377
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(34.16, 169.37) (33.00, 169.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11003} {} {0.000} {0.000} {0.017} {5.628} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U907} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(35.78, 169.37) (36.16, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4354} {} {0.000} {0.000} {0.007} {1.284} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1377
PATH 1378
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(72.43, 152.57) (73.59, 152.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11426} {} {0.000} {0.000} {0.017} {5.641} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U933} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(72.90, 151.52) (72.52, 151.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4318} {} {0.000} {0.000} {0.007} {1.280} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1378
PATH 1379
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(29.79, 146.97) (28.63, 146.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11100} {} {0.000} {0.000} {0.018} {5.663} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1122} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(29.51, 148.72) (29.89, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4301} {} {0.000} {0.000} {0.007} {1.258} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1379
PATH 1380
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(43.17, 121.77) (44.33, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11077} {} {0.000} {0.000} {0.018} {5.687} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1055} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(42.88, 123.52) (42.50, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3207} {} {0.000} {0.000} {0.007} {1.171} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1380
PATH 1381
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(53.05, 89.91) (54.21, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n10964} {} {0.000} {0.000} {0.017} {5.634} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U849} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(53.14, 90.97) (52.76, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3319} {} {0.000} {0.000} {0.007} {1.242} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1381
PATH 1382
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(36.33, 95.51) (37.49, 95.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n10965} {} {0.000} {0.000} {0.018} {5.688} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U850} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(36.42, 93.77) (36.04, 93.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3320} {} {0.000} {0.000} {0.007} {1.195} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1382
PATH 1383
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(11.25, 173.91) (12.41, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11289} {} {0.000} {0.000} {0.018} {5.666} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1095} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(10.77, 172.16) (10.39, 172.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4394} {} {0.000} {0.000} {0.007} {1.214} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.089} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1383
PATH 1384
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(19.04, 36.71) (20.20, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n10959} {} {0.000} {0.000} {0.017} {5.555} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U997} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(20.77, 36.72) (21.15, 36.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4456} {} {0.000} {0.000} {0.007} {1.448} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1384
PATH 1385
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(53.05, 64.71) (54.21, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11414} {} {0.000} {0.000} {0.017} {5.492} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U689} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(56.37, 64.72) (55.99, 64.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4416} {} {0.000} {0.000} {0.007} {1.517} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1385
PATH 1386
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(86.03, 18.17) (84.87, 17.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11276} {} {0.000} {0.000} {0.017} {5.526} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U727} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(84.87, 15.37) (84.49, 15.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2955} {} {0.000} {0.000} {0.007} {1.449} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1386
PATH 1387
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(79.95, 51.77) (78.79, 51.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11093} {} {0.000} {0.000} {0.017} {5.593} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U971} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(79.48, 53.52) (79.86, 53.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4526} {} {0.000} {0.000} {0.007} {1.357} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1387
PATH 1388
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(6.88, 37.77) (8.04, 37.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11369} {} {0.000} {0.000} {0.017} {5.610} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U986} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.54, 36.72) (7.16, 36.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4489} {} {0.000} {0.000} {0.007} {1.321} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1388
PATH 1389
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(55.14, 56.31) (56.30, 56.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11238} {} {0.000} {0.000} {0.017} {5.616} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U704} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(55.61, 57.37) (55.23, 57.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4401} {} {0.000} {0.000} {0.007} {1.311} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1389
PATH 1390
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(51.83, 57.37) (50.67, 57.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11286} {} {0.000} {0.000} {0.017} {5.566} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U732} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(50.79, 56.31) (51.17, 56.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n2960} {} {0.000} {0.000} {0.007} {1.384} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1390
PATH 1391
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(27.89, 67.51) (26.73, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11042} {} {0.000} {0.000} {0.017} {5.619} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1033} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(27.04, 65.77) (27.42, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3077} {} {0.000} {0.000} {0.007} {1.316} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1391
PATH 1392
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(68.06, 118.97) (69.22, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n10944} {} {0.000} {0.000} {0.017} {5.597} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U810} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(68.72, 120.72) (68.34, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3196} {} {0.000} {0.000} {0.007} {1.320} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1392
PATH 1393
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(51.64, 172.17) (50.48, 171.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11268} {} {0.000} {0.000} {0.017} {5.623} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U894} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(51.17, 171.12) (51.55, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4377} {} {0.000} {0.000} {0.007} {1.307} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1393
PATH 1394
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(41.84, 151.51) (43.00, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11295} {} {0.000} {0.000} {0.017} {5.619} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U940} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(42.69, 149.77) (42.31, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4311} {} {0.000} {0.000} {0.007} {1.324} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1394
PATH 1395
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(6.88, 45.11) (8.04, 45.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11353} {} {0.000} {0.000} {0.017} {5.605} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U982} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(6.71, 46.16) (7.09, 46.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4493} {} {0.000} {0.000} {0.007} {1.306} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1395
PATH 1396
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(52.86, 60.17) (54.02, 59.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n10982} {} {0.000} {0.000} {0.017} {5.613} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U682} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(52.69, 59.12) (53.07, 59.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4433} {} {0.000} {0.000} {0.007} {1.309} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1396
PATH 1397
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(87.55, 31.11) (86.39, 31.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11427} {} {0.000} {0.000} {0.017} {5.596} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U746} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(86.89, 29.37) (87.27, 29.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2974} {} {0.000} {0.000} {0.007} {1.306} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1397
PATH 1398
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(79.76, 22.71) (78.60, 22.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11418} {} {0.000} {0.000} {0.017} {5.651} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U646} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(79.29, 23.77) (79.67, 23.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4479} {} {0.000} {0.000} {0.007} {1.284} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1398
PATH 1399
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(87.55, 42.31) (86.39, 42.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11432} {} {0.000} {0.000} {0.017} {5.636} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U747} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(87.08, 40.56) (87.46, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2975} {} {0.000} {0.000} {0.007} {1.291} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1399
PATH 1400
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(30.55, 62.97) (29.39, 62.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11186} {} {0.000} {0.000} {0.018} {5.679} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1029} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(31.10, 64.72) (30.72, 64.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3073} {} {0.000} {0.000} {0.007} {1.253} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1400
PATH 1401
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(29.22, 84.31) (28.06, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11300} {} {0.000} {0.000} {0.017} {5.637} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1044} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(28.75, 85.36) (29.13, 85.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3110} {} {0.000} {0.000} {0.007} {1.289} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1401
PATH 1402
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(29.41, 90.97) (28.25, 90.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11242} {} {0.000} {0.000} {0.018} {5.687} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U862} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(29.13, 92.72) (29.51, 92.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3342} {} {0.000} {0.000} {0.007} {1.261} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1402
PATH 1403
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(53.16, 87.11) (52.00, 87.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11220} {} {0.000} {0.000} {0.017} {5.627} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U871} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(52.50, 88.17) (52.88, 88.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3351} {} {0.000} {0.000} {0.007} {1.294} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1403
PATH 1404
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(72.16, 87.11) (71.00, 87.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11226} {} {0.000} {0.000} {0.018} {5.693} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U877} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(71.88, 88.17) (72.26, 88.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3357} {} {0.000} {0.000} {0.007} {1.250} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1404
PATH 1405
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(25.61, 172.17) (24.45, 171.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11035} {} {0.000} {0.000} {0.018} {5.663} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1106} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(24.95, 171.12) (25.33, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4361} {} {0.000} {0.000} {0.007} {1.293} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1405
PATH 1406
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.016} {} {3} {(75.28, 151.51) (76.44, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11416} {} {0.000} {0.000} {0.017} {5.645} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U931} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(75.94, 149.77) (75.56, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4320} {} {0.000} {0.000} {0.007} {1.285} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1406
PATH 1407
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(26.18, 121.77) (25.02, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11075} {} {0.000} {0.000} {0.017} {5.611} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1054} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(25.52, 123.52) (25.90, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3206} {} {0.000} {0.000} {0.007} {1.311} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1407
PATH 1408
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(50.31, 36.71) (49.15, 36.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11190} {} {0.000} {0.000} {0.018} {5.683} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1030} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(50.79, 37.77) (51.17, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3074} {} {0.000} {0.000} {0.007} {1.227} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1408
PATH 1409
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(38.91, 62.97) (37.75, 62.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11355} {} {0.000} {0.000} {0.017} {5.495} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U774} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.091} {0.002} {} {1} {(35.66, 64.72) (35.28, 64.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3086} {} {0.000} {0.000} {0.008} {1.572} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1409
PATH 1410
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(49.25, 151.51) (50.41, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11047} {} {0.000} {0.000} {0.017} {5.567} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U966} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(49.53, 148.72) (49.15, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4275} {} {0.000} {0.000} {0.007} {1.460} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1410
PATH 1411
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(31.20, 34.97) (32.36, 34.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11143} {} {0.000} {0.000} {0.017} {5.623} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U664} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(32.43, 33.91) (32.05, 34.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4451} {} {0.000} {0.000} {0.007} {1.359} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1411
PATH 1412
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(47.27, 37.77) (46.11, 37.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n10994} {} {0.000} {0.000} {0.017} {5.660} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U674} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(46.42, 39.52) (46.80, 39.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4441} {} {0.000} {0.000} {0.007} {1.326} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1412
PATH 1413
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(53.05, 31.11) (54.21, 31.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11429} {} {0.000} {0.000} {0.017} {5.593} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U692} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(53.26, 32.16) (53.64, 32.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4413} {} {0.000} {0.000} {0.007} {1.358} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1413
PATH 1414
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(82.69, 9.77) (83.85, 9.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11020} {} {0.000} {0.000} {0.017} {5.646} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U705} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(83.35, 11.52) (82.97, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2923} {} {0.000} {0.000} {0.007} {1.311} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1414
PATH 1415
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(6.69, 123.51) (7.85, 123.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11325} {} {0.000} {0.000} {0.017} {5.652} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1061} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.35, 121.77) (6.97, 121.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3235} {} {0.000} {0.000} {0.007} {1.318} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1415
PATH 1416
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(44.61, 95.51) (43.45, 95.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11054} {} {0.000} {0.000} {0.017} {5.635} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1072} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(44.33, 93.77) (44.71, 93.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3332} {} {0.000} {0.000} {0.007} {1.327} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1416
PATH 1417
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(49.82, 89.91) (50.98, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11231} {} {0.000} {0.000} {0.017} {5.622} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1080} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(50.86, 88.17) (50.48, 88.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3362} {} {0.000} {0.000} {0.007} {1.381} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1417
PATH 1418
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(6.88, 157.11) (8.04, 157.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11253} {} {0.000} {0.000} {0.017} {5.603} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1097} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(10.01, 157.12) (9.63, 157.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4392} {} {0.000} {0.000} {0.007} {1.400} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1418
PATH 1419
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(35.11, 146.97) (33.95, 146.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11150} {} {0.000} {0.000} {0.017} {5.647} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U951} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(34.64, 148.72) (35.02, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4290} {} {0.000} {0.000} {0.007} {1.305} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1419
PATH 1420
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(36.14, 67.51) (37.30, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11248} {} {0.000} {0.000} {0.018} {5.696} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U694} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(36.42, 68.56) (36.04, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4411} {} {0.000} {0.000} {0.007} {1.259} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1420
PATH 1421
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(6.88, 76.97) (8.04, 76.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11101} {} {0.000} {0.000} {0.018} {5.684} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U973} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.35, 75.92) (6.97, 76.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4524} {} {0.000} {0.000} {0.007} {1.279} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1421
PATH 1422
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(7.07, 20.97) (8.23, 20.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11365} {} {0.000} {0.000} {0.018} {5.682} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U985} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.54, 22.71) (7.16, 22.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4490} {} {0.000} {0.000} {0.007} {1.269} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1422
PATH 1423
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(38.72, 32.17) (37.56, 31.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11404} {} {0.000} {0.000} {0.018} {5.677} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U687} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(38.06, 33.91) (38.44, 34.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4418} {} {0.000} {0.000} {0.007} {1.301} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1423
PATH 1424
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(12.58, 76.97) (13.74, 76.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11131} {} {0.000} {0.000} {0.018} {5.675} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U716} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(13.05, 78.72) (12.67, 78.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2934} {} {0.000} {0.000} {0.007} {1.287} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1424
PATH 1425
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(34.81, 82.57) (35.97, 82.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11182} {} {0.000} {0.000} {0.018} {5.695} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U770} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(35.28, 81.52) (34.90, 81.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3072} {} {0.000} {0.000} {0.007} {1.281} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1425
PATH 1426
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(6.69, 116.17) (7.85, 115.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11375} {} {0.000} {0.000} {0.018} {5.688} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U823} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.16, 115.12) (6.78, 115.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3219} {} {0.000} {0.000} {0.007} {1.300} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1426
PATH 1427
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(66.65, 89.91) (65.49, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11225} {} {0.000} {0.000} {0.018} {5.685} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U876} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(66.18, 90.97) (66.56, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3356} {} {0.000} {0.000} {0.007} {1.276} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1427
PATH 1428
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(64.18, 173.91) (63.02, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11279} {} {0.000} {0.000} {0.018} {5.668} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1090} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(63.71, 172.16) (64.09, 172.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4399} {} {0.000} {0.000} {0.007} {1.291} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1428
PATH 1429
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(8.97, 141.37) (10.13, 141.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11125} {} {0.000} {0.000} {0.018} {5.680} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1128} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(9.44, 143.12) (9.06, 143.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4295} {} {0.000} {0.000} {0.007} {1.295} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1429
PATH 1430
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(77.94, 6.97) (79.10, 6.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11166} {} {0.000} {0.000} {0.018} {5.723} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U723} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(78.03, 8.71) (77.65, 8.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n2941} {} {0.000} {0.000} {0.007} {1.228} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1430
PATH 1431
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(48.79, 82.57) (47.63, 82.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11436} {} {0.000} {0.000} {0.018} {5.721} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U748} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(49.27, 81.52) (49.65, 81.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2976} {} {0.000} {0.000} {0.007} {1.224} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1431
PATH 1432
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(39.56, 92.71) (40.72, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11223} {} {0.000} {0.000} {0.018} {5.707} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U874} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(39.46, 90.97) (39.08, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3354} {} {0.000} {0.000} {0.007} {1.224} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1432
PATH 1433
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(11.82, 148.71) (12.98, 148.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11443} {} {0.000} {0.000} {0.018} {5.711} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U937} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(12.10, 149.77) (11.72, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4314} {} {0.000} {0.000} {0.007} {1.223} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1433
PATH 1434
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(14.67, 151.51) (15.83, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11297} {} {0.000} {0.000} {0.018} {5.705} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U941} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(14.76, 149.77) (14.38, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4310} {} {0.000} {0.000} {0.007} {1.230} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1434
PATH 1435
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(79.76, 43.37) (78.60, 43.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11433} {} {0.000} {0.000} {0.017} {5.522} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U649} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.091} {0.002} {} {1} {(77.84, 45.12) (77.46, 45.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4476} {} {0.000} {0.000} {0.008} {1.552} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1435
PATH 1436
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(6.69, 158.17) (7.85, 157.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11254} {} {0.000} {0.000} {0.017} {5.604} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1098} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(9.82, 158.16) (9.44, 158.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4391} {} {0.000} {0.000} {0.007} {1.446} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1436
PATH 1437
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(90.21, 73.11) (89.05, 73.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11412} {} {0.000} {0.000} {0.017} {5.637} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U743} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(87.84, 71.36) (88.22, 71.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2971} {} {0.000} {0.000} {0.007} {1.384} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1437
PATH 1438
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(26.56, 9.77) (25.40, 9.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11118} {} {0.000} {0.000} {0.017} {5.655} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U757} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(25.90, 8.71) (26.28, 8.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3059} {} {0.000} {0.000} {0.007} {1.338} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1438
PATH 1439
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(54.19, 113.37) (55.35, 113.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n10937} {} {0.000} {0.000} {0.017} {5.635} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U803} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(54.85, 112.31) (54.47, 112.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3189} {} {0.000} {0.000} {0.007} {1.342} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1439
PATH 1440
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(64.45, 129.11) (65.61, 129.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n10943} {} {0.000} {0.000} {0.017} {5.629} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U809} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(64.73, 126.31) (64.35, 126.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3195} {} {0.000} {0.000} {0.007} {1.392} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1440
PATH 1441
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(33.48, 172.17) (34.64, 171.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11259} {} {0.000} {0.000} {0.018} {5.683} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U885} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(34.14, 171.12) (33.76, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4386} {} {0.000} {0.000} {0.007} {1.311} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1441
PATH 1442
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(72.73, 173.91) (71.57, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11263} {} {0.000} {0.000} {0.018} {5.662} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U889} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(71.88, 172.16) (72.26, 172.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4382} {} {0.000} {0.000} {0.007} {1.318} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1442
PATH 1443
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(56.47, 151.51) (57.63, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11051} {} {0.000} {0.000} {0.017} {5.642} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U968} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(56.75, 148.72) (56.37, 148.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4273} {} {0.000} {0.000} {0.007} {1.353} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1443
PATH 1444
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(65.32, 71.37) (64.16, 71.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11080} {} {0.000} {0.000} {0.018} {5.703} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U636} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(66.18, 70.31) (66.56, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4499} {} {0.000} {0.000} {0.007} {1.269} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1444
PATH 1445
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(23.90, 42.31) (22.74, 42.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11251} {} {0.000} {0.000} {0.018} {5.697} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U697} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(23.62, 43.37) (24.00, 43.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4408} {} {0.000} {0.000} {0.007} {1.268} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1445
PATH 1446
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(29.87, 88.17) (31.03, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11359} {} {0.000} {0.000} {0.018} {5.738} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U775} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(29.96, 87.11) (29.58, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3087} {} {0.000} {0.000} {0.007} {1.234} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1446
PATH 1447
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(54.19, 123.51) (55.35, 123.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11083} {} {0.000} {0.000} {0.018} {5.721} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1058} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(54.66, 124.56) (54.28, 124.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3210} {} {0.000} {0.000} {0.007} {1.282} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1447
PATH 1448
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(6.69, 126.31) (7.85, 126.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11205} {} {0.000} {0.000} {0.018} {5.730} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1059} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(6.97, 124.56) (6.59, 124.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3233} {} {0.000} {0.000} {0.007} {1.262} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1448
PATH 1449
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(6.69, 129.11) (7.85, 129.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11329} {} {0.000} {0.000} {0.018} {5.731} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1063} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(7.35, 127.37) (6.97, 127.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3237} {} {0.000} {0.000} {0.007} {1.285} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1449
PATH 1450
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(32.26, 89.91) (31.10, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11244} {} {0.000} {0.000} {0.018} {5.725} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U864} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(31.60, 90.97) (31.98, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3344} {} {0.000} {0.000} {0.007} {1.289} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1450
PATH 1451
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(44.80, 90.97) (43.64, 90.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11310} {} {0.000} {0.000} {0.018} {5.707} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1082} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(44.14, 92.72) (44.52, 92.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3364} {} {0.000} {0.000} {0.007} {1.281} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1451
PATH 1452
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(41.46, 90.97) (42.62, 90.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11313} {} {0.000} {0.000} {0.018} {5.704} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1085} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(42.12, 89.92) (41.74, 90.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3367} {} {0.000} {0.000} {0.007} {1.296} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1452
PATH 1453
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(70.15, 154.31) (71.31, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11421} {} {0.000} {0.000} {0.018} {5.723} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U932} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(70.81, 152.56) (70.43, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4319} {} {0.000} {0.000} {0.007} {1.262} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1453
PATH 1454
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(68.17, 151.51) (67.01, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11431} {} {0.000} {0.000} {0.018} {5.718} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U934} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(67.70, 152.56) (68.08, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4317} {} {0.000} {0.000} {0.007} {1.289} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1454
PATH 1455
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(24.85, 145.91) (23.69, 146.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11116} {} {0.000} {0.000} {0.018} {5.713} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1126} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(25.21, 146.97) (24.83, 146.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4297} {} {0.000} {0.000} {0.007} {1.285} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1455
PATH 1456
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(39.37, 67.51) (40.53, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11235} {} {0.000} {0.000} {0.018} {5.742} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U701} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(39.08, 68.56) (38.70, 68.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4404} {} {0.000} {0.000} {0.007} {1.206} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1456
PATH 1457
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(52.97, 84.31) (51.81, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11273} {} {0.000} {0.000} {0.018} {5.734} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1026} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(53.64, 82.56) (54.02, 82.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2984} {} {0.000} {0.000} {0.007} {1.213} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1457
PATH 1458
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(32.26, 152.57) (31.10, 152.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11364} {} {0.000} {0.000} {0.018} {5.744} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1114} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.091} {0.002} {} {1} {(32.17, 151.52) (32.55, 151.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4331} {} {0.000} {0.000} {0.007} {1.205} {0.091} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1458
PATH 1459
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(33.59, 70.31) (32.43, 70.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11133} {} {0.000} {0.000} {0.017} {5.658} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U662} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(32.24, 71.36) (31.86, 71.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4453} {} {0.000} {0.000} {0.007} {1.434} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1459
PATH 1460
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(19.23, 39.51) (20.39, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11366} {} {0.000} {0.000} {0.018} {5.660} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1005} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(20.96, 39.52) (21.34, 39.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4426} {} {0.000} {0.000} {0.007} {1.420} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1460
PATH 1461
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(80.52, 29.37) (79.36, 29.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11383} {} {0.000} {0.000} {0.018} {5.730} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U639} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(80.05, 31.12) (80.43, 31.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4486} {} {0.000} {0.000} {0.007} {1.306} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1461
PATH 1462
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(59.13, 8.71) (60.29, 8.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11164} {} {0.000} {0.000} {0.018} {5.699} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U766} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(60.86, 8.71) (61.24, 8.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3068} {} {0.000} {0.000} {0.007} {1.356} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1462
PATH 1463
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(16.95, 92.71) (18.11, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n10987} {} {0.000} {0.000} {0.018} {5.729} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U841} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(17.80, 93.77) (17.42, 93.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3311} {} {0.000} {0.000} {0.007} {1.305} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1463
PATH 1464
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(37.28, 171.11) (38.44, 171.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11260} {} {0.000} {0.000} {0.018} {5.671} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U886} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(39.58, 171.12) (39.96, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4385} {} {0.000} {0.000} {0.007} {1.366} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1464
PATH 1465
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(79.95, 32.17) (78.79, 31.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11423} {} {0.000} {0.000} {0.018} {5.732} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U647} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(79.67, 33.91) (80.05, 34.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4478} {} {0.000} {0.000} {0.007} {1.281} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1465
PATH 1466
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(52.86, 62.97) (54.02, 62.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n10981} {} {0.000} {0.000} {0.018} {5.739} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U681} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(52.69, 61.91) (53.07, 62.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4434} {} {0.000} {0.000} {0.007} {1.290} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1466
PATH 1467
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(35.38, 47.91) (36.54, 48.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11354} {} {0.000} {0.000} {0.018} {5.733} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1002} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(36.04, 46.16) (35.66, 46.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4429} {} {0.000} {0.000} {0.007} {1.269} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1467
PATH 1468
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(88.31, 46.17) (87.15, 45.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11136} {} {0.000} {0.000} {0.018} {5.747} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U717} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(87.84, 47.91) (88.22, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n2935} {} {0.000} {0.000} {0.007} {1.263} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1468
PATH 1469
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(25.04, 5.91) (23.88, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11124} {} {0.000} {0.000} {0.018} {5.755} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U758} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(25.71, 6.96) (26.09, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3060} {} {0.000} {0.000} {0.007} {1.240} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1469
PATH 1470
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(38.34, 88.17) (37.18, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11302} {} {0.000} {0.000} {0.018} {5.764} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1045} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(37.49, 87.11) (37.87, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3111} {} {0.000} {0.000} {0.007} {1.286} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1470
PATH 1471
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(55.63, 92.71) (54.47, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11241} {} {0.000} {0.000} {0.018} {5.751} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U861} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(55.16, 90.97) (55.54, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3341} {} {0.000} {0.000} {0.007} {1.277} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1471
PATH 1472
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(33.10, 92.71) (34.26, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11222} {} {0.000} {0.000} {0.018} {5.757} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U873} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(33.95, 90.97) (33.57, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3353} {} {0.000} {0.000} {0.007} {1.283} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1472
PATH 1473
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(43.74, 173.91) (44.90, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11318} {} {0.000} {0.000} {0.018} {5.781} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U896} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(43.83, 172.16) (43.45, 172.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4375} {} {0.000} {0.000} {0.007} {1.229} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1473
PATH 1474
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(66.46, 172.17) (65.30, 171.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11023} {} {0.000} {0.000} {0.018} {5.751} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1100} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(65.80, 171.12) (66.18, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4367} {} {0.000} {0.000} {0.007} {1.300} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1474
PATH 1475
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(29.49, 151.51) (30.65, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11356} {} {0.000} {0.000} {0.018} {5.762} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1112} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(30.15, 149.77) (29.77, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4333} {} {0.000} {0.000} {0.007} {1.285} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1475
PATH 1476
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(44.04, 152.57) (42.88, 152.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11301} {} {0.000} {0.000} {0.018} {5.755} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U943} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(44.52, 151.52) (44.90, 151.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4308} {} {0.000} {0.000} {0.007} {1.242} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1476
PATH 1477
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(57.42, 68.57) (58.58, 68.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10976} {} {0.000} {0.000} {0.018} {5.783} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U676} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(56.75, 70.31) (56.37, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4439} {} {0.000} {0.000} {0.007} {1.202} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1477
PATH 1478
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(34.16, 124.57) (33.00, 124.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10941} {} {0.000} {0.000} {0.018} {5.709} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U807} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(33.50, 123.52) (33.88, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3193} {} {0.000} {0.000} {0.007} {1.306} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1478
PATH 1479
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(13.15, 87.11) (14.31, 87.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11311} {} {0.000} {0.000} {0.018} {5.777} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1083} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(12.86, 85.36) (12.48, 85.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3365} {} {0.000} {0.000} {0.007} {1.203} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1479
PATH 1480
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(58.18, 109.51) (59.34, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11208} {} {0.000} {0.000} {0.017} {5.602} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U816} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.092} {0.002} {} {1} {(60.67, 109.52) (61.05, 109.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3212} {} {0.000} {0.000} {0.008} {1.543} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1480
PATH 1481
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(52.10, 20.97) (53.26, 20.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11419} {} {0.000} {0.000} {0.017} {5.626} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U690} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(53.83, 20.96) (54.21, 20.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n4415} {} {0.000} {0.000} {0.007} {1.445} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1481
PATH 1482
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(70.34, 113.37) (71.50, 113.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11081} {} {0.000} {0.000} {0.018} {5.666} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1057} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(68.34, 115.12) (67.96, 115.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3209} {} {0.000} {0.000} {0.007} {1.455} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1482
PATH 1483
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][25]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][25]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][25]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][25]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(43.74, 171.11) (44.90, 171.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11062} {} {0.000} {0.000} {0.018} {5.695} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U918} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(44.21, 168.31) (43.83, 168.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4343} {} {0.000} {0.000} {0.007} {1.419} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1483
PATH 1484
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(88.88, 59.11) (87.72, 59.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11024} {} {0.000} {0.000} {0.018} {5.734} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U707} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(88.22, 57.37) (88.60, 57.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2925} {} {0.000} {0.000} {0.007} {1.307} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1484
PATH 1485
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(21.05, 5.91) (19.89, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11380} {} {0.000} {0.000} {0.018} {5.729} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U780} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(23.43, 6.96) (23.81, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3092} {} {0.000} {0.000} {0.007} {1.321} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1485
PATH 1486
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(36.33, 118.97) (37.49, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11196} {} {0.000} {0.000} {0.018} {5.710} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U828} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(36.80, 120.72) (36.42, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3224} {} {0.000} {0.000} {0.007} {1.329} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1486
PATH 1487
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(65.40, 124.57) (66.56, 124.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11201} {} {0.000} {0.000} {0.018} {5.730} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U833} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(65.30, 123.52) (64.92, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3229} {} {0.000} {0.000} {0.007} {1.308} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1487
PATH 1488
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(47.35, 92.71) (48.51, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11058} {} {0.000} {0.000} {0.018} {5.712} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1076} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(48.20, 90.97) (47.82, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3336} {} {0.000} {0.000} {0.007} {1.337} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1488
PATH 1489
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(23.03, 92.71) (24.19, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11246} {} {0.000} {0.000} {0.018} {5.709} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U866} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(23.69, 90.97) (23.31, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3346} {} {0.000} {0.000} {0.007} {1.314} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1489
PATH 1490
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(60.95, 152.57) (59.79, 152.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11386} {} {0.000} {0.000} {0.018} {5.717} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U925} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(60.29, 151.52) (60.67, 151.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4326} {} {0.000} {0.000} {0.007} {1.336} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1490
PATH 1491
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(19.04, 152.57) (20.20, 152.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11293} {} {0.000} {0.000} {0.018} {5.717} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U939} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(19.89, 151.52) (19.51, 151.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4312} {} {0.000} {0.000} {0.007} {1.332} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1491
PATH 1492
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(12.20, 9.77) (13.36, 9.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n10996} {} {0.000} {0.000} {0.018} {5.739} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U713} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(12.67, 11.52) (12.29, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2931} {} {0.000} {0.000} {0.007} {1.305} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1492
PATH 1493
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(59.32, 173.91) (60.48, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11257} {} {0.000} {0.000} {0.018} {5.687} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U883} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(58.96, 171.12) (59.34, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4388} {} {0.000} {0.000} {0.007} {1.379} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1493
PATH 1494
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(6.69, 118.97) (7.85, 118.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11211} {} {0.000} {0.000} {0.018} {5.745} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U819} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(7.35, 117.92) (6.97, 118.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3215} {} {0.000} {0.000} {0.007} {1.303} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1494
PATH 1495
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(62.17, 124.57) (63.33, 124.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11199} {} {0.000} {0.000} {0.018} {5.777} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U831} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(62.64, 123.52) (62.26, 123.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3227} {} {0.000} {0.000} {0.007} {1.260} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1495
PATH 1496
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(36.33, 92.71) (37.49, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11221} {} {0.000} {0.000} {0.018} {5.773} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U872} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(36.61, 90.97) (36.23, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3352} {} {0.000} {0.000} {0.007} {1.260} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1496
PATH 1497
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(69.58, 88.17) (70.74, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11224} {} {0.000} {0.000} {0.018} {5.802} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U875} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(69.86, 89.92) (69.48, 90.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3355} {} {0.000} {0.000} {0.007} {1.235} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1497
PATH 1498
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.016} {} {3} {(69.31, 173.91) (68.15, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11264} {} {0.000} {0.000} {0.018} {5.796} {0.073} {-0.016} {} {} {} 
    INST {DP/RegFILE/U890} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(69.03, 172.16) (69.41, 172.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4381} {} {0.000} {0.000} {0.007} {1.256} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1498
PATH 1499
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(46.70, 154.31) (45.54, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11439} {} {0.000} {0.000} {0.018} {5.809} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U936} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(46.61, 152.56) (46.99, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4315} {} {0.000} {0.000} {0.007} {1.199} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1499
PATH 1500
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(22.76, 173.91) (21.60, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11317} {} {0.000} {0.000} {0.017} {5.649} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U895} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.092} {0.002} {} {1} {(22.29, 169.37) (22.67, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4376} {} {0.000} {0.000} {0.008} {1.494} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1500
PATH 1501
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(80.33, 45.11) (79.17, 45.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11345} {} {0.000} {0.000} {0.018} {5.708} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U980} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(79.29, 46.16) (79.67, 46.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4495} {} {0.000} {0.000} {0.007} {1.371} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1501
PATH 1502
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(19.91, 42.31) (18.75, 42.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11233} {} {0.000} {0.000} {0.018} {5.710} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U699} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(21.15, 43.37) (21.53, 43.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4406} {} {0.000} {0.000} {0.007} {1.371} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1502
PATH 1503
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[13][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[13][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[13][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[13][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(47.16, 107.77) (48.32, 107.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11079} {} {0.000} {0.000} {0.018} {5.717} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1056} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(47.63, 112.31) (47.25, 112.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3208} {} {0.000} {0.000} {0.007} {1.396} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1503
PATH 1504
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(48.49, 173.91) (49.65, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11322} {} {0.000} {0.000} {0.018} {5.757} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U900} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(49.34, 172.16) (48.96, 172.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4371} {} {0.000} {0.000} {0.007} {1.304} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1504
PATH 1505
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(78.51, 151.51) (79.67, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11344} {} {0.000} {0.000} {0.018} {5.842} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1109} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(78.41, 149.77) (78.03, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4336} {} {0.000} {0.000} {0.007} {1.215} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1505
PATH 1506
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(52.97, 151.51) (51.81, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11352} {} {0.000} {0.000} {0.018} {5.838} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1111} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(53.45, 152.56) (53.83, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4334} {} {0.000} {0.000} {0.007} {1.236} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1506
PATH 1507
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(79.95, 148.71) (78.79, 148.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11305} {} {0.000} {0.000} {0.018} {5.868} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U945} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(80.43, 149.77) (80.81, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4306} {} {0.000} {0.000} {0.007} {1.206} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1507
PATH 1508
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.017} {} {0.073} {-0.017} {} {3} {(34.81, 71.37) (35.97, 71.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n10992} {} {0.000} {0.000} {0.017} {5.608} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U672} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.092} {0.002} {} {1} {(37.11, 70.31) (37.49, 70.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4443} {} {0.000} {0.000} {0.008} {1.644} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1508
PATH 1509
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(51.91, 29.37) (53.07, 29.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11173} {} {0.000} {0.000} {0.018} {5.706} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U670} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(54.21, 29.37) (54.59, 29.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4445} {} {0.000} {0.000} {0.007} {1.428} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1509
PATH 1510
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(28.65, 169.37) (27.49, 169.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11256} {} {0.000} {0.000} {0.018} {5.764} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U882} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(28.56, 166.56) (28.94, 166.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4389} {} {0.000} {0.000} {0.007} {1.391} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1510
PATH 1511
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(56.66, 9.77) (57.82, 9.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11343} {} {0.000} {0.000} {0.018} {5.774} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U771} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(57.32, 11.52) (56.94, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3083} {} {0.000} {0.000} {0.007} {1.311} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1511
PATH 1512
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(57.23, 5.91) (58.39, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11425} {} {0.000} {0.000} {0.018} {5.792} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U789} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(58.08, 6.96) (57.70, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3101} {} {0.000} {0.000} {0.007} {1.311} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1512
PATH 1513
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(17.06, 90.97) (15.90, 90.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11309} {} {0.000} {0.000} {0.018} {5.781} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1081} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(16.21, 89.92) (16.59, 90.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3363} {} {0.000} {0.000} {0.007} {1.313} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1513
PATH 1514
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][28]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][28]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][28]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][28]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(40.51, 173.91) (41.67, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11321} {} {0.000} {0.000} {0.018} {5.804} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U899} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(41.36, 172.16) (40.98, 172.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4372} {} {0.000} {0.000} {0.007} {1.309} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1514
PATH 1515
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(27.02, 152.57) (28.18, 152.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11391} {} {0.000} {0.000} {0.018} {5.733} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U926} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(27.68, 149.77) (27.30, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4325} {} {0.000} {0.000} {0.007} {1.360} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1515
PATH 1516
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(27.32, 62.97) (26.16, 62.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11038} {} {0.000} {0.000} {0.018} {5.878} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1031} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(27.04, 64.72) (27.42, 64.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3075} {} {0.000} {0.000} {0.007} {1.249} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1516
PATH 1517
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(52.02, 109.51) (50.86, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11209} {} {0.000} {0.000} {0.018} {5.851} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U817} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(53.64, 109.52) (54.02, 109.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3213} {} {0.000} {0.000} {0.007} {1.251} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1517
PATH 1518
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(76.99, 89.91) (78.15, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n10983} {} {0.000} {0.000} {0.018} {5.820} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U837} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(75.18, 89.92) (74.80, 90.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3307} {} {0.000} {0.000} {0.007} {1.275} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1518
PATH 1519
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][2]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][2]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][2]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][2]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(54.57, 173.91) (55.73, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11281} {} {0.000} {0.000} {0.018} {5.844} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1091} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(54.66, 172.16) (54.28, 172.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4398} {} {0.000} {0.000} {0.007} {1.229} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1519
PATH 1520
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(29.49, 172.17) (30.65, 171.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11027} {} {0.000} {0.000} {0.018} {5.857} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1102} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(29.77, 171.12) (29.39, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4365} {} {0.000} {0.000} {0.007} {1.250} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1520
PATH 1521
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(16.76, 149.77) (17.92, 149.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11360} {} {0.000} {0.000} {0.018} {5.823} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1113} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(17.42, 151.52) (17.04, 151.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4332} {} {0.000} {0.000} {0.007} {1.294} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1521
PATH 1522
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(80.14, 5.91) (78.98, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11417} {} {0.000} {0.000} {0.018} {5.713} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U744} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.092} {0.002} {} {1} {(79.86, 11.52) (80.24, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n2972} {} {0.000} {0.000} {0.008} {1.467} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1522
PATH 1523
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(79.76, 39.51) (78.60, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11393} {} {0.000} {0.000} {0.018} {5.738} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U641} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(79.48, 42.31) (79.86, 42.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4484} {} {0.000} {0.000} {0.007} {1.415} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1523
PATH 1524
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(7.45, 79.77) (8.61, 79.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11028} {} {0.000} {0.000} {0.018} {5.765} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U709} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(10.96, 79.77) (10.58, 79.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n2927} {} {0.000} {0.000} {0.007} {1.440} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1524
PATH 1525
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(37.96, 5.91) (36.80, 6.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11367} {} {0.000} {0.000} {0.018} {5.793} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U777} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(36.73, 6.96) (37.11, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3089} {} {0.000} {0.000} {0.007} {1.363} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1525
PATH 1526
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(66.65, 154.31) (65.49, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11435} {} {0.000} {0.000} {0.018} {5.820} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U935} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(65.80, 152.56) (66.18, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4316} {} {0.000} {0.000} {0.007} {1.313} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1526
PATH 1527
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(63.61, 151.51) (62.45, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11092} {} {0.000} {0.000} {0.018} {5.808} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1120} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(62.76, 149.77) (63.14, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4303} {} {0.000} {0.000} {0.007} {1.329} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1527
PATH 1528
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(23.79, 40.57) (24.95, 40.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11370} {} {0.000} {0.000} {0.018} {5.860} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1006} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(24.26, 39.52) (23.88, 39.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4425} {} {0.000} {0.000} {0.007} {1.293} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1528
PATH 1529
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(32.45, 85.37) (31.29, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11390} {} {0.000} {0.000} {0.018} {5.872} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U782} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(31.79, 87.11) (32.17, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3094} {} {0.000} {0.000} {0.007} {1.302} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1529
PATH 1530
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(63.69, 90.97) (64.85, 90.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n10969} {} {0.000} {0.000} {0.018} {5.851} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U854} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(64.35, 92.72) (63.97, 92.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3324} {} {0.000} {0.000} {0.007} {1.289} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1530
PATH 1531
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][11]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][11]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][11]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][11]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(26.26, 92.71) (27.42, 92.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11219} {} {0.000} {0.000} {0.018} {5.869} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U870} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(26.73, 90.97) (26.35, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3350} {} {0.000} {0.000} {0.007} {1.293} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1531
PATH 1532
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(12.58, 89.91) (13.74, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11230} {} {0.000} {0.000} {0.018} {5.904} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1079} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(11.84, 88.17) (12.22, 88.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3361} {} {0.000} {0.000} {0.007} {1.234} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1532
PATH 1533
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(24.93, 151.51) (26.09, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11372} {} {0.000} {0.000} {0.018} {5.913} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1116} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(25.02, 149.77) (24.64, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4329} {} {0.000} {0.000} {0.007} {1.227} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1533
PATH 1534
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(24.36, 65.77) (25.52, 65.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11298} {} {0.000} {0.000} {0.018} {5.861} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1043} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(25.02, 64.72) (24.64, 64.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3109} {} {0.000} {0.000} {0.007} {1.271} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1534
PATH 1535
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(50.39, 22.71) (51.55, 22.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11086} {} {0.000} {0.000} {0.018} {5.773} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U989} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.092} {0.002} {} {1} {(53.07, 22.71) (53.45, 22.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n4464} {} {0.000} {0.000} {0.008} {1.491} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1535
PATH 1536
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][16]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][16]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][16]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][16]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(90.40, 74.17) (89.24, 73.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11156} {} {0.000} {0.000} {0.018} {5.759} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U721} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.092} {0.002} {} {1} {(88.48, 73.11) (88.10, 73.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2939} {} {0.000} {0.000} {0.008} {1.449} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1536
PATH 1537
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(53.54, 8.71) (52.38, 8.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11154} {} {0.000} {0.000} {0.018} {5.832} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U764} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(53.26, 11.52) (53.64, 11.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3066} {} {0.000} {0.000} {0.007} {1.361} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1537
PATH 1538
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(21.70, 151.51) (22.86, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11299} {} {0.000} {0.000} {0.018} {5.832} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U942} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(22.36, 149.77) (21.98, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4309} {} {0.000} {0.000} {0.007} {1.344} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1538
PATH 1539
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[17][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[17][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[17][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[17][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(32.91, 67.51) (34.07, 67.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11107} {} {0.000} {0.000} {0.018} {5.910} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U754} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(31.29, 67.52) (30.91, 67.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3056} {} {0.000} {0.000} {0.007} {1.293} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1539
PATH 1540
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(62.09, 171.11) (60.93, 171.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11255} {} {0.000} {0.000} {0.018} {5.823} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U881} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(63.52, 169.37) (63.90, 169.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4390} {} {0.000} {0.000} {0.007} {1.338} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1540
PATH 1541
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(47.73, 88.17) (48.89, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11314} {} {0.000} {0.000} {0.018} {5.900} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1086} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(48.01, 89.92) (47.63, 90.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3368} {} {0.000} {0.000} {0.007} {1.259} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1541
PATH 1542
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(36.63, 173.91) (35.47, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11258} {} {0.000} {0.000} {0.018} {5.896} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U884} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(36.16, 172.16) (36.54, 172.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4387} {} {0.000} {0.000} {0.007} {1.260} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1542
PATH 1543
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[6][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[6][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[6][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[6][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(7.07, 172.17) (8.23, 171.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11033} {} {0.000} {0.000} {0.018} {5.885} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1105} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(7.54, 171.12) (7.16, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4362} {} {0.000} {0.000} {0.007} {1.281} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1543
PATH 1544
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(49.93, 154.31) (48.77, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11303} {} {0.000} {0.000} {0.018} {5.880} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U944} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(49.46, 152.56) (49.84, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4307} {} {0.000} {0.000} {0.007} {1.280} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1544
PATH 1545
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(70.15, 110.57) (71.31, 110.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11337} {} {0.000} {0.000} {0.018} {5.946} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1067} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(70.05, 109.52) (69.67, 109.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n3241} {} {0.000} {0.000} {0.007} {1.195} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1545
PATH 1546
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(37.47, 154.31) (38.63, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11401} {} {0.000} {0.000} {0.018} {5.953} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U928} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(37.56, 152.56) (37.18, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4323} {} {0.000} {0.000} {0.007} {1.230} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1546
PATH 1547
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw4_reg[8]} {CK}
  ENDPT {CU/cw4_reg[8]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {CU/cw3_reg[8]} {Q} {DFFR_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {CU/cw3_reg[8]} {CK} {^} {Q} {v} {} {DFFR_X1} {0.093} {-0.001} {0.012} {} {0.093} {0.003} {} {3} {(107.75, 151.62) (104.26, 151.85)} 
    NET {} {} {} {} {} {w_RF_WE3} {} {0.000} {0.000} {0.012} {6.994} {0.093} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1547
PATH 1548
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][18]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][18]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][18]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][18]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(54.57, 15.37) (55.73, 15.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11424} {} {0.000} {0.000} {0.018} {5.790} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U691} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.092} {0.002} {} {1} {(54.40, 19.91) (54.78, 20.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4414} {} {0.000} {0.000} {0.008} {1.453} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1548
PATH 1549
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(17.90, 40.57) (19.06, 40.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n10995} {} {0.000} {0.000} {0.018} {5.816} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U675} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(18.37, 43.37) (17.99, 43.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4440} {} {0.000} {0.000} {0.007} {1.412} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1549
PATH 1550
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(10.11, 82.57) (11.27, 82.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11245} {} {0.000} {0.000} {0.018} {5.831} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U865} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(10.58, 85.36) (10.20, 85.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3345} {} {0.000} {0.000} {0.007} {1.384} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1550
PATH 1551
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(84.70, 155.37) (83.54, 155.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11323} {} {0.000} {0.000} {0.018} {5.809} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U901} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(82.52, 157.12) (82.90, 157.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4370} {} {0.000} {0.000} {0.007} {1.413} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1551
PATH 1552
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(59.13, 88.17) (60.29, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11304} {} {0.000} {0.000} {0.018} {5.914} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1046} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(59.22, 85.36) (58.84, 85.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n3112} {} {0.000} {0.000} {0.007} {1.303} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1552
PATH 1553
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(6.88, 84.31) (8.04, 84.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n10960} {} {0.000} {0.000} {0.018} {5.902} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U845} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(7.35, 87.11) (6.97, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3315} {} {0.000} {0.000} {0.007} {1.302} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1553
PATH 1554
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(55.71, 155.37) (56.87, 155.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11307} {} {0.000} {0.000} {0.018} {5.924} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U946} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(56.37, 154.31) (55.99, 154.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4305} {} {0.000} {0.000} {0.007} {1.293} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1554
PATH 1555
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(49.93, 64.71) (48.77, 64.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11437} {} {0.000} {0.000} {0.018} {5.858} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U650} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(49.65, 65.77) (50.03, 65.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4475} {} {0.000} {0.000} {0.007} {1.323} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1555
PATH 1556
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][19]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][19]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][19]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][19]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(66.35, 88.17) (67.51, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11227} {} {0.000} {0.000} {0.018} {5.857} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U878} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(67.01, 87.11) (66.63, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3358} {} {0.000} {0.000} {0.007} {1.331} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1556
PATH 1557
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[2][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[2][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[2][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[2][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(6.88, 143.11) (8.04, 143.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11120} {} {0.000} {0.000} {0.018} {5.934} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1127} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(7.16, 144.16) (6.78, 144.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4296} {} {0.000} {0.000} {0.007} {1.261} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1557
PATH 1558
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][31]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][31]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][31]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][31]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.016} {} {3} {(58.10, 89.91) (56.94, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11316} {} {0.000} {0.000} {0.018} {5.956} {0.074} {-0.016} {} {} {} 
    INST {DP/RegFILE/U1088} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(59.03, 90.97) (58.65, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3370} {} {0.000} {0.000} {0.007} {1.202} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.090} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1558
PATH 1559
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.073} {0.000} {0.018} {} {0.073} {-0.017} {} {3} {(18.09, 6.97) (19.25, 6.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11374} {} {0.000} {0.000} {0.018} {5.785} {0.073} {-0.017} {} {} {} 
    INST {DP/RegFILE/U779} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.092} {0.002} {} {1} {(23.31, 6.96) (22.93, 6.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3091} {} {0.000} {0.000} {0.008} {1.535} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1559
PATH 1560
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(6.69, 93.77) (7.85, 93.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n10961} {} {0.000} {0.000} {0.018} {5.833} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U846} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(8.61, 93.77) (8.99, 93.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n3316} {} {0.000} {0.000} {0.007} {1.430} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1560
PATH 1561
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(52.48, 47.91) (53.64, 48.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11090} {} {0.000} {0.000} {0.018} {5.849} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U990} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(52.12, 46.16) (52.50, 46.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n4463} {} {0.000} {0.000} {0.007} {1.363} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1561
PATH 1562
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][24]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][24]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][24]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][24]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(22.57, 61.91) (21.41, 62.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11294} {} {0.000} {0.000} {0.018} {5.949} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1041} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(23.81, 62.97) (24.19, 62.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3107} {} {0.000} {0.000} {0.007} {1.292} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1562
PATH 1563
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(77.18, 90.97) (78.34, 90.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11059} {} {0.000} {0.000} {0.018} {5.888} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1077} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(75.37, 90.97) (74.99, 90.83)} 
    NET {} {} {} {} {} {DP/RegFILE/n3337} {} {0.000} {0.000} {0.007} {1.326} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1563
PATH 1564
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][27]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][27]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][27]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][27]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(19.99, 88.17) (21.15, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11312} {} {0.000} {0.000} {0.018} {5.984} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1084} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(20.65, 89.92) (20.27, 90.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3366} {} {0.000} {0.000} {0.007} {1.253} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1564
PATH 1565
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(6.69, 152.57) (7.85, 152.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11368} {} {0.000} {0.000} {0.018} {5.933} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1115} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(7.54, 151.52) (7.16, 151.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4330} {} {0.000} {0.000} {0.007} {1.291} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1565
PATH 1566
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(6.69, 148.71) (7.85, 148.98)} 
    NET {} {} {} {} {} {DP/RegFILE/n11376} {} {0.000} {0.000} {0.018} {5.923} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1117} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(7.54, 149.77) (7.16, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4328} {} {0.000} {0.000} {0.007} {1.303} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1566
PATH 1567
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(34.62, 88.17) (35.78, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11438} {} {0.000} {0.000} {0.018} {5.972} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U792} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(35.09, 87.11) (34.71, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3104} {} {0.000} {0.000} {0.007} {1.256} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1567
PATH 1568
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(33.40, 121.77) (32.24, 121.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11197} {} {0.000} {0.000} {0.018} {5.964} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U829} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(33.95, 120.72) (33.57, 120.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3225} {} {0.000} {0.000} {0.007} {1.243} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1568
PATH 1569
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(79.00, 47.91) (77.84, 48.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11177} {} {0.000} {0.000} {0.018} {5.818} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U627} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.092} {0.002} {} {1} {(76.89, 47.91) (76.51, 48.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4508} {} {0.000} {0.000} {0.008} {1.504} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1569
PATH 1570
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][5]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][5]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][5]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][5]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(31.20, 173.91) (32.36, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11287} {} {0.000} {0.000} {0.018} {5.851} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1094} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.092} {0.002} {} {1} {(31.86, 171.12) (31.48, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4395} {} {0.000} {0.000} {0.008} {1.430} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1570
PATH 1571
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(51.91, 26.57) (53.07, 26.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11128} {} {0.000} {0.000} {0.018} {5.915} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U661} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(52.50, 28.32) (52.88, 28.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4454} {} {0.000} {0.000} {0.007} {1.376} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1571
PATH 1572
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(52.86, 18.17) (54.02, 17.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11163} {} {0.000} {0.000} {0.018} {5.952} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U668} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(52.88, 19.91) (53.26, 20.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4447} {} {0.000} {0.000} {0.007} {1.312} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1572
PATH 1573
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][6]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][6]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][6]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][6]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(6.88, 88.17) (8.04, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n10989} {} {0.000} {0.000} {0.018} {6.026} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U843} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(7.16, 89.92) (6.78, 90.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3313} {} {0.000} {0.000} {0.007} {1.254} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1573
PATH 1574
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][26]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][26]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][26]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][26]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(6.88, 90.97) (8.04, 90.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11055} {} {0.000} {0.000} {0.018} {5.989} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1073} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(7.35, 92.72) (6.97, 92.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3333} {} {0.000} {0.000} {0.007} {1.297} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1574
PATH 1575
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[7][3]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[7][3]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[7][3]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[7][3]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(27.59, 173.91) (28.75, 174.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11283} {} {0.000} {0.000} {0.018} {5.958} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1092} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(27.87, 171.12) (27.49, 171.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n4397} {} {0.000} {0.000} {0.007} {1.302} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1575
PATH 1576
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][15]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][15]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][15]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][15]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(40.81, 154.31) (39.65, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11411} {} {0.000} {0.000} {0.018} {5.965} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U930} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(40.15, 152.56) (40.53, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4321} {} {0.000} {0.000} {0.007} {1.297} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1576
PATH 1577
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][1]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][1]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][1]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.092}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][1]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(63.42, 154.31) (62.26, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11348} {} {0.000} {0.000} {0.018} {6.011} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1110} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.092} {0.002} {} {1} {(63.14, 152.56) (63.52, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4335} {} {0.000} {0.000} {0.007} {1.243} {0.092} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1577
PATH 1578
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(34.35, 154.31) (33.19, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11406} {} {0.000} {0.000} {0.018} {5.939} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U929} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(34.64, 151.52) (35.02, 151.65)} 
    NET {} {} {} {} {} {DP/RegFILE/n4322} {} {0.000} {0.000} {0.007} {1.347} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1578
PATH 1579
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(76.42, 88.17) (77.58, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11239} {} {0.000} {0.000} {0.018} {5.993} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U859} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(74.80, 88.17) (74.42, 88.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3339} {} {0.000} {0.000} {0.007} {1.281} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1579
PATH 1580
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][12]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][12]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][12]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][12]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(58.37, 154.31) (59.53, 154.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11396} {} {0.000} {0.000} {0.018} {6.003} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U927} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(58.65, 152.56) (58.27, 152.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4324} {} {0.000} {0.000} {0.007} {1.274} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1580
PATH 1581
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][21]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][21]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][21]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][21]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(44.69, 89.91) (45.85, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11229} {} {0.000} {0.000} {0.018} {6.054} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U880} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(44.59, 88.17) (44.21, 88.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3360} {} {0.000} {0.000} {0.007} {1.224} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1581
PATH 1582
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[25][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[25][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[25][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[25][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(31.77, 32.17) (32.93, 31.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11148} {} {0.000} {0.000} {0.018} {5.968} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U665} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(33.38, 33.91) (33.00, 34.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n4450} {} {0.000} {0.000} {0.007} {1.374} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1582
PATH 1583
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[20][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[20][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[20][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[20][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(36.25, 14.31) (35.09, 14.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11402} {} {0.000} {0.000} {0.018} {5.920} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U741} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(35.40, 17.12) (35.78, 17.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n2969} {} {0.000} {0.000} {0.007} {1.401} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1583
PATH 1584
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][14]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][14]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][14]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][14]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(27.78, 39.51) (28.94, 39.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11403} {} {0.000} {0.000} {0.018} {6.033} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U643} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(29.01, 40.56) (28.63, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4482} {} {0.000} {0.000} {0.007} {1.289} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1584
PATH 1585
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(54.38, 12.57) (55.54, 12.30)} 
    NET {} {} {} {} {} {DP/RegFILE/n11385} {} {0.000} {0.000} {0.018} {6.042} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U781} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(54.85, 14.31) (54.47, 14.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n3093} {} {0.000} {0.000} {0.007} {1.299} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1585
PATH 1586
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][23]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][23]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][23]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][23]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(52.40, 155.37) (51.24, 155.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11447} {} {0.000} {0.000} {0.018} {6.048} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U938} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(51.93, 154.31) (52.31, 154.45)} 
    NET {} {} {} {} {} {DP/RegFILE/n4313} {} {0.000} {0.000} {0.007} {1.260} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1586
PATH 1587
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[28][29]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[28][29]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[28][29]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[28][29]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(68.93, 73.11) (67.77, 73.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11336} {} {0.000} {0.000} {0.018} {6.074} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U658} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(68.46, 71.36) (68.84, 71.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n4467} {} {0.000} {0.000} {0.007} {1.281} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1587
PATH 1588
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][10]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][10]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][10]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][10]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(55.71, 88.17) (56.87, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11218} {} {0.000} {0.000} {0.018} {6.096} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U869} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(56.18, 89.92) (55.80, 90.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3349} {} {0.000} {0.000} {0.007} {1.280} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1588
PATH 1589
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][20]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][20]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][20]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][20]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(63.23, 88.17) (62.07, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11228} {} {0.000} {0.000} {0.018} {6.108} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U879} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.018} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(63.33, 89.92) (63.71, 90.05)} 
    NET {} {} {} {} {} {DP/RegFILE/n3359} {} {0.000} {0.000} {0.007} {1.221} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1589
PATH 1590
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(9.35, 89.91) (10.51, 90.18)} 
    NET {} {} {} {} {} {DP/RegFILE/n11217} {} {0.000} {0.000} {0.018} {6.038} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U868} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(10.20, 88.17) (9.82, 88.03)} 
    NET {} {} {} {} {} {DP/RegFILE/n3348} {} {0.000} {0.000} {0.007} {1.309} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1590
PATH 1591
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][4]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][4]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][4]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][4]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(15.24, 88.17) (16.40, 87.90)} 
    NET {} {} {} {} {} {DP/RegFILE/n11243} {} {0.000} {0.000} {0.018} {5.976} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U863} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.093} {0.002} {} {1} {(16.78, 87.11) (17.16, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3343} {} {0.000} {0.000} {0.008} {1.507} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1591
PATH 1592
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[24][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[24][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[24][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[24][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(17.90, 37.77) (19.06, 37.50)} 
    NET {} {} {} {} {} {DP/RegFILE/n11215} {} {0.000} {0.000} {0.018} {5.982} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1007} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.093} {0.002} {} {1} {(20.77, 37.77) (21.15, 37.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4424} {} {0.000} {0.000} {0.008} {1.562} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1592
PATH 1593
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][8]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][8]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][8]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][8]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(7.07, 85.37) (8.23, 85.10)} 
    NET {} {} {} {} {} {DP/RegFILE/n11216} {} {0.000} {0.000} {0.018} {5.992} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U867} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.093} {0.002} {} {1} {(10.20, 87.11) (9.82, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3347} {} {0.000} {0.000} {0.008} {1.553} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1593
PATH 1594
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[29][13]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[29][13]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[29][13]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[29][13]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.019} {} {0.074} {-0.017} {} {3} {(29.68, 42.31) (30.84, 42.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11142} {} {0.000} {0.000} {0.019} {6.136} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U620} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.093} {0.002} {} {1} {(30.08, 40.56) (30.46, 40.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n4515} {} {0.000} {0.000} {0.007} {1.339} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1594
PATH 1595
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[9][22]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[9][22]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[9][22]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.093}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[9][22]} {CK} {^} {QN} {^} {} {DFF_X1} {0.074} {0.000} {0.018} {} {0.074} {-0.017} {} {3} {(13.72, 90.97) (14.88, 90.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n10974} {} {0.000} {0.000} {0.018} {6.113} {0.074} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1069} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.093} {0.002} {} {1} {(10.01, 92.72) (9.63, 92.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3329} {} {0.000} {0.000} {0.008} {1.475} {0.093} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.091} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1595
PATH 1596
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[3][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[3][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[3][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.092} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[3][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.075} {0.000} {0.019} {} {0.075} {-0.017} {} {3} {(11.06, 151.51) (12.22, 151.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11381} {} {0.000} {0.000} {0.019} {6.266} {0.075} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1118} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.094} {0.002} {} {1} {(9.63, 149.77) (9.25, 149.63)} 
    NET {} {} {} {} {} {DP/RegFILE/n4327} {} {0.000} {0.000} {0.008} {1.310} {0.094} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1596
PATH 1597
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[8][30]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[8][30]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[8][30]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.092} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[8][30]} {CK} {^} {QN} {^} {} {DFF_X1} {0.075} {0.000} {0.019} {} {0.075} {-0.017} {} {3} {(76.61, 87.11) (77.77, 87.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11315} {} {0.000} {0.000} {0.019} {6.333} {0.075} {-0.017} {} {} {} 
    INST {DP/RegFILE/U1087} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.007} {} {0.094} {0.002} {} {1} {(74.61, 87.11) (74.23, 87.25)} 
    NET {} {} {} {} {} {DP/RegFILE/n3369} {} {0.000} {0.000} {0.007} {1.271} {0.094} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1597
PATH 1598
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[16][17]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[16][17]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[16][17]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.092} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[16][17]} {CK} {^} {QN} {^} {} {DFF_X1} {0.075} {0.000} {0.019} {} {0.075} {-0.017} {} {3} {(54.76, 6.97) (55.92, 6.70)} 
    NET {} {} {} {} {} {DP/RegFILE/n11420} {} {0.000} {0.000} {0.019} {6.187} {0.075} {-0.017} {} {} {} 
    INST {DP/RegFILE/U788} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.094} {0.002} {} {1} {(56.30, 8.71) (56.68, 8.85)} 
    NET {} {} {} {} {} {DP/RegFILE/n3100} {} {0.000} {0.000} {0.008} {1.520} {0.094} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1598
PATH 1599
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][9]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][9]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][9]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.092} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][9]} {CK} {^} {QN} {^} {} {DFF_X1} {0.075} {0.000} {0.019} {} {0.075} {-0.017} {} {3} {(8.40, 14.31) (9.56, 14.58)} 
    NET {} {} {} {} {} {DP/RegFILE/n11121} {} {0.000} {0.000} {0.019} {6.245} {0.075} {-0.017} {} {} {} 
    INST {DP/RegFILE/U714} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.094} {0.002} {} {1} {(10.70, 12.56) (11.08, 12.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n2932} {} {0.000} {0.000} {0.008} {1.478} {0.094} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1599
PATH 1600
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[21][7]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[21][7]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[21][7]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.092} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[21][7]} {CK} {^} {QN} {^} {} {DFF_X1} {0.075} {0.000} {0.019} {} {0.075} {-0.017} {} {3} {(10.11, 17.11) (11.27, 17.38)} 
    NET {} {} {} {} {} {DP/RegFILE/n11034} {} {0.000} {0.000} {0.019} {6.335} {0.075} {-0.017} {} {} {} 
    INST {DP/RegFILE/U712} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.094} {0.002} {} {1} {(11.53, 15.37) (11.15, 15.23)} 
    NET {} {} {} {} {} {DP/RegFILE/n2930} {} {0.000} {0.000} {0.008} {1.308} {0.094} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1600
PATH 1601
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/RegFILE/REGISTERS_reg[12][0]} {CK}
  ENDPT {DP/RegFILE/REGISTERS_reg[12][0]} {D} {DFF_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/RegFILE/REGISTERS_reg[12][0]} {QN} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.094}
    {} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.092} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/RegFILE/REGISTERS_reg[12][0]} {CK} {^} {QN} {^} {} {DFF_X1} {0.075} {0.000} {0.019} {} {0.075} {-0.017} {} {3} {(66.54, 109.51) (67.70, 109.78)} 
    NET {} {} {} {} {} {DP/RegFILE/n11207} {} {0.000} {0.000} {0.019} {6.337} {0.075} {-0.017} {} {} {} 
    INST {DP/RegFILE/U815} {B2} {^} {ZN} {v} {} {OAI22_X1} {0.019} {0.000} {0.008} {} {0.094} {0.002} {} {1} {(67.20, 110.56) (66.82, 110.43)} 
    NET {} {} {} {} {} {DP/RegFILE/n3211} {} {0.000} {0.000} {0.008} {1.313} {0.094} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.092} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1601
PATH 1602
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS1_ID_reg[1]} {CK}
  ENDPT {DP/FU/RS1_ID_reg[1]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[22]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.104}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.101} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.101} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[22]} {CK} {^} {Q} {v} {} {DFF_X1} {0.104} {0.000} {0.023} {} {0.104} {0.002} {} {10} {(84.78, 143.11) (86.32, 143.38)} 
    NET {} {} {} {} {} {w_IR_OUT[22]} {} {0.000} {0.000} {0.023} {19.623} {0.104} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.101} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.101} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1602
PATH 1603
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS1_ID_reg[2]} {CK}
  ENDPT {DP/FU/RS1_ID_reg[2]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[23]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.106}
    {} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.104} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.104} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[23]} {CK} {^} {Q} {v} {} {DFF_X1} {0.106} {0.000} {0.024} {} {0.106} {0.002} {} {11} {(87.25, 141.37) (88.79, 141.10)} 
    NET {} {} {} {} {} {w_IR_OUT[23]} {} {0.000} {0.000} {0.024} {22.020} {0.106} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.104} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1603
PATH 1604
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS1_ID_reg[0]} {CK}
  ENDPT {DP/FU/RS1_ID_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[21]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.116}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.113} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.113} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[21]} {CK} {^} {Q} {v} {} {DFF_X1} {0.115} {0.000} {0.030} {} {0.115} {0.002} {} {12} {(84.40, 137.51) (85.94, 137.78)} 
    NET {} {} {} {} {} {w_IR_OUT[21]} {} {0.001} {0.000} {0.030} {26.065} {0.116} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.113} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1604
PATH 1605
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS2_EX_reg[0]} {CK}
  ENDPT {DP/FU/RS2_EX_reg[0]} {D} {DFF_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/FU/RS2_EX_reg[0]} {Q} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.116}
  END_SLK_CLC
  SLK 0.116
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.116} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/FU/RS2_EX_reg[0]} {CK} {^} {Q} {^} {} {DFF_X1} {0.090} {0.000} {0.012} {} {0.090} {-0.025} {} {3} {(100.66, 123.51) (99.12, 123.78)} 
    NET {} {} {} {} {} {DP/FU/n92} {} {0.000} {0.000} {0.012} {4.227} {0.090} {-0.025} {} {} {} 
    INST {DP/FU/U31} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.019} {0.000} {0.008} {} {0.109} {-0.006} {} {1} {(98.74, 126.31) (98.36, 126.69)} 
    NET {} {} {} {} {} {DP/FU/n14} {} {0.000} {0.000} {0.008} {1.748} {0.109} {-0.006} {} {} {} 
    INST {DP/FU/U30} {A} {v} {ZN} {^} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.120} {0.005} {} {1} {(99.24, 124.56) (99.41, 124.19)} 
    NET {} {} {} {} {} {DP/FU/n166} {} {0.000} {0.000} {0.006} {1.457} {0.120} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.116} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.116} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1605
PATH 1606
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS2_EX_reg[2]} {CK}
  ENDPT {DP/FU/RS2_EX_reg[2]} {D} {DFF_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {DP/FU/RS2_EX_reg[2]} {Q} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.121}
    {} {Slack Time} {0.116}
  END_SLK_CLC
  SLK 0.116
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.116} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DP/FU/RS2_EX_reg[2]} {CK} {^} {Q} {^} {} {DFF_X1} {0.091} {0.000} {0.013} {} {0.091} {-0.025} {} {3} {(97.43, 123.51) (95.89, 123.78)} 
    NET {} {} {} {} {} {DP/FU/n81} {} {0.000} {0.000} {0.013} {4.398} {0.091} {-0.025} {} {} {} 
    INST {DP/FU/U33} {B2} {^} {ZN} {v} {} {AOI22_X1} {0.019} {0.000} {0.008} {} {0.110} {-0.006} {} {1} {(96.84, 127.37) (96.46, 126.99)} 
    NET {} {} {} {} {} {DP/FU/n15} {} {0.000} {0.000} {0.008} {1.894} {0.110} {-0.006} {} {} {} 
    INST {DP/FU/U32} {A} {v} {ZN} {^} {} {INV_X1} {0.011} {0.000} {0.006} {} {0.121} {0.005} {} {1} {(97.15, 124.56) (97.32, 124.19)} 
    NET {} {} {} {} {} {DP/FU/n165} {} {0.000} {0.000} {0.006} {1.320} {0.121} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.116} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.116} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1606
PATH 1607
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS1_ID_reg[3]} {CK}
  ENDPT {DP/FU/RS1_ID_reg[3]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[24]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.119}
    {} {Slack Time} {0.117}
  END_SLK_CLC
  SLK 0.117
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.117} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.117} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[24]} {CK} {^} {Q} {v} {} {DFF_X1} {0.119} {0.000} {0.032} {} {0.119} {0.002} {} {12} {(86.30, 135.77) (87.84, 135.50)} 
    NET {} {} {} {} {} {w_IR_OUT[24]} {} {0.000} {0.000} {0.032} {27.528} {0.119} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.117} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1607
PATH 1608
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS2_ID_reg[1]} {CK}
  ENDPT {DP/FU/RS2_ID_reg[1]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[17]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.123}
    {} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.120} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.120} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[17]} {CK} {^} {Q} {v} {} {DFF_X1} {0.082} {0.000} {0.008} {} {0.082} {-0.038} {} {3} {(110.54, 134.71) (109.00, 134.98)} 
    NET {} {} {} {} {} {w_IR_OUT[17]} {} {0.000} {0.000} {0.008} {3.406} {0.082} {-0.038} {} {} {} 
    INST {U311} {A} {v} {ZN} {^} {} {INV_X1} {0.018} {0.000} {0.012} {} {0.101} {-0.020} {} {2} {(108.81, 134.72) (108.64, 135.09)} 
    NET {} {} {} {} {} {n214} {} {0.000} {0.000} {0.012} {4.526} {0.101} {-0.020} {} {} {} 
    INST {U285} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.022} {0.000} {0.013} {} {0.122} {0.002} {} {5} {(100.64, 135.77) (100.45, 135.39)} 
    NET {} {} {} {} {} {w_RS2[1]} {} {0.001} {0.000} {0.013} {10.404} {0.123} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.120} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1608
PATH 1609
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS1_ID_reg[4]} {CK}
  ENDPT {DP/FU/RS1_ID_reg[4]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[25]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.126}
    {} {Slack Time} {0.123}
  END_SLK_CLC
  SLK 0.123
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.123} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.123} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[25]} {CK} {^} {Q} {v} {} {DFF_X1} {0.125} {0.000} {0.037} {} {0.125} {0.002} {} {16} {(85.16, 140.31) (86.70, 140.58)} 
    NET {} {} {} {} {} {w_IR_OUT[25]} {} {0.000} {0.000} {0.037} {32.386} {0.126} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.123} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.123} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1609
PATH 1610
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS2_ID_reg[2]} {CK}
  ENDPT {DP/FU/RS2_ID_reg[2]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[18]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.126}
    {} {Slack Time} {0.123}
  END_SLK_CLC
  SLK 0.123
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.123} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.123} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[18]} {CK} {^} {Q} {v} {} {DFF_X1} {0.083} {0.000} {0.008} {} {0.083} {-0.040} {} {3} {(110.16, 135.77) (108.62, 135.50)} 
    NET {} {} {} {} {} {w_IR_OUT[18]} {} {0.000} {0.000} {0.008} {3.805} {0.083} {-0.040} {} {} {} 
    INST {U312} {A} {v} {ZN} {^} {} {INV_X1} {0.018} {0.000} {0.012} {} {0.101} {-0.022} {} {2} {(107.48, 135.77) (107.31, 135.39)} 
    NET {} {} {} {} {} {n213} {} {0.000} {0.000} {0.012} {4.387} {0.101} {-0.022} {} {} {} 
    INST {U284} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.015} {} {0.125} {0.002} {} {6} {(102.16, 135.77) (101.97, 135.39)} 
    NET {} {} {} {} {} {w_RS2[2]} {} {0.001} {0.000} {0.015} {12.241} {0.126} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.123} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.123} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1610
PATH 1611
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS2_ID_reg[4]} {CK}
  ENDPT {DP/FU/RS2_ID_reg[4]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[20]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.129}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.126} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.126} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[20]} {CK} {^} {Q} {v} {} {DFF_X1} {0.083} {0.000} {0.008} {} {0.083} {-0.043} {} {3} {(107.31, 131.91) (105.77, 132.18)} 
    NET {} {} {} {} {} {w_IR_OUT[20]} {} {0.000} {0.000} {0.008} {3.676} {0.083} {-0.043} {} {} {} 
    INST {U314} {A} {v} {ZN} {^} {} {INV_X1} {0.022} {0.000} {0.015} {} {0.105} {-0.021} {} {2} {(104.82, 131.91) (104.65, 132.29)} 
    NET {} {} {} {} {} {n211} {} {0.000} {0.000} {0.015} {6.136} {0.105} {-0.021} {} {} {} 
    INST {U281} {A2} {^} {ZN} {v} {} {NOR2_X2} {0.022} {-0.001} {0.013} {} {0.127} {0.002} {} {10} {(101.84, 134.72) (101.97, 134.98)} 
    NET {} {} {} {} {} {w_RS2[4]} {} {0.001} {0.000} {0.013} {19.056} {0.129} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.126} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1611
PATH 1612
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw5_reg[1]} {CK}
  ENDPT {CU/cw5_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.443}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.126} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.123} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.076} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.076} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.004} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.008} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.034} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.035} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.056} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.056} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.071} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.071} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.164} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.168} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.313} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.004} {0.000} {0.109} {93.913} {0.443} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.126} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1612
PATH 1613
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[20]} {CK}
  ENDPT {CU/cw2_reg[20]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.444}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.126} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.123} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.076} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.076} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.004} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.008} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.034} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.035} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.056} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.056} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.071} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.071} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.164} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.168} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.313} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.005} {0.000} {0.109} {93.913} {0.444} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.126} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1613
PATH 1614
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS2_ID_reg[3]} {CK}
  ENDPT {DP/FU/RS2_ID_reg[3]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[19]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.129}
    {} {Slack Time} {0.127}
  END_SLK_CLC
  SLK 0.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.127} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.127} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[19]} {CK} {^} {Q} {v} {} {DFF_X1} {0.082} {0.000} {0.008} {} {0.082} {-0.044} {} {3} {(104.16, 130.17) (105.70, 129.90)} 
    NET {} {} {} {} {} {w_IR_OUT[19]} {} {0.000} {0.000} {0.008} {3.481} {0.082} {-0.044} {} {} {} 
    INST {U313} {A} {v} {ZN} {^} {} {INV_X1} {0.018} {0.000} {0.012} {} {0.100} {-0.027} {} {2} {(103.49, 131.91) (103.32, 132.29)} 
    NET {} {} {} {} {} {n212} {} {0.000} {0.000} {0.012} {4.307} {0.100} {-0.027} {} {} {} 
    INST {U282} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.029} {-0.001} {0.018} {} {0.129} {0.002} {} {7} {(100.83, 132.97) (100.64, 132.59)} 
    NET {} {} {} {} {} {w_RS2[3]} {} {0.001} {0.000} {0.018} {14.689} {0.129} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.127} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.127} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1614
PATH 1615
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {DP/FU/RS2_ID_reg[0]} {CK}
  ENDPT {DP/FU/RS2_ID_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[16]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.130}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.128} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[16]} {CK} {^} {Q} {v} {} {DFF_X1} {0.083} {0.000} {0.008} {} {0.083} {-0.045} {} {3} {(105.11, 135.77) (106.65, 135.50)} 
    NET {} {} {} {} {} {w_IR_OUT[16]} {} {0.000} {0.000} {0.008} {3.625} {0.083} {-0.045} {} {} {} 
    INST {U310} {A} {v} {ZN} {^} {} {INV_X1} {0.017} {0.000} {0.011} {} {0.100} {-0.028} {} {2} {(105.77, 134.72) (105.60, 135.09)} 
    NET {} {} {} {} {} {n215} {} {0.000} {0.000} {0.011} {3.966} {0.100} {-0.028} {} {} {} 
    INST {U283} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.030} {0.000} {0.018} {} {0.130} {0.002} {} {7} {(102.16, 132.97) (101.97, 132.59)} 
    NET {} {} {} {} {} {w_RS2[0]} {} {0.001} {0.000} {0.018} {14.971} {0.130} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.128} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1615
PATH 1616
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[9]} {CK}
  ENDPT {CU/cw1_reg[9]} {SI} {SDFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[27]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.012}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.012}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.116}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.128} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.128} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[27]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.035} {} {7} {(115.67, 169.37) (114.13, 169.10)} 
    NET {} {} {} {} {} {w_IR_OUT[27]} {} {0.000} {0.000} {0.015} {11.940} {0.094} {-0.035} {} {} {} 
    INST {CU/U128} {A} {v} {ZN} {^} {} {INV_X1} {0.022} {0.000} {0.013} {} {0.116} {-0.012} {} {3} {(113.68, 169.37) (113.85, 168.99)} 
    NET {} {} {} {} {} {CU/n388} {} {0.000} {0.000} {0.013} {4.769} {0.116} {-0.012} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.128} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1616
PATH 1617
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[0]} {CK}
  ENDPT {CU/cw4_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.439}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.129} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.126} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.078} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.078} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.001} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.006} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.032} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.033} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.054} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.054} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.069} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.069} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.162} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.174} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.310} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.001} {0.000} {0.104} {44.262} {0.439} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.129} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1617
PATH 1618
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[0]} {CK}
  ENDPT {CU/cw3_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.439}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.129} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.126} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.078} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.078} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.001} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.005} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.031} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.033} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.053} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.053} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.069} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.069} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.162} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.174} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.310} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.001} {0.000} {0.104} {44.262} {0.439} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.129} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1618
PATH 1619
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[1]} {CK}
  ENDPT {CU/cw4_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.446}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.129} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.126} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.078} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.078} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.001} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.005} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.031} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.033} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.053} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.053} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.069} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.069} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.162} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.165} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.310} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.007} {0.000} {0.109} {93.913} {0.446} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.129} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1619
PATH 1620
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[12]} {CK}
  ENDPT {CU/cw1_reg[12]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.439}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.129} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.126} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.078} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.078} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.001} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.005} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.031} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.032} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.053} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.053} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.069} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.069} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.161} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.174} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.310} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.001} {0.000} {0.104} {44.262} {0.439} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.129} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1620
PATH 1621
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[0]} {CK}
  ENDPT {CU/cw1_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.440}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.129} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.126} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.001} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.005} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.031} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.032} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.053} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.053} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.161} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.309} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.129} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1621
PATH 1622
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[20]} {CK}
  ENDPT {CU/cw1_reg[20]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.447}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.129} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.126} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.001} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.005} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.031} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.032} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.053} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.053} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.161} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.165} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.310} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.008} {0.000} {0.109} {93.913} {0.447} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.129} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1622
PATH 1623
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[0]} {CK}
  ENDPT {CU/cw2_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.440}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.129} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.126} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.005} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.031} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.032} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.053} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.053} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.161} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.309} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.129} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1623
PATH 1624
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[13]} {CK}
  ENDPT {CU/cw1_reg[13]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.440}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.129} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.126} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.005} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.031} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.032} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.053} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.053} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.161} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.309} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.129} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1624
PATH 1625
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[6]} {CK}
  ENDPT {CU/cw1_reg[6]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.440}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.005} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.031} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.032} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.053} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.053} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.161} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.309} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1625
PATH 1626
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[7]} {CK}
  ENDPT {CU/cw2_reg[7]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.440}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.032} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.161} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.309} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1626
PATH 1627
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[2]} {CK}
  ENDPT {CU/cw1_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.440}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.032} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.161} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.309} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1627
PATH 1628
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[7]} {CK}
  ENDPT {CU/cw1_reg[7]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.440}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.032} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.161} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.309} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1628
PATH 1629
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[19]} {CK}
  ENDPT {CU/cw2_reg[19]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.447}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.032} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.161} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.164} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.309} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.008} {0.000} {0.109} {93.913} {0.447} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1629
PATH 1630
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[11]} {CK}
  ENDPT {CU/cw4_reg[11]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.440}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.031} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.160} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.309} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1630
PATH 1631
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[11]} {CK}
  ENDPT {CU/cw3_reg[11]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.440}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.031} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.160} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.309} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1631
PATH 1632
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[9]} {CK}
  ENDPT {CU/cw2_reg[9]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.440}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.079} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.079} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.031} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.160} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.309} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1632
PATH 1633
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[6]} {CK}
  ENDPT {CU/cw3_reg[6]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.441}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.080} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.080} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.031} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.160} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.308} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.441} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1633
PATH 1634
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[6]} {CK}
  ENDPT {CU/cw2_reg[6]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.441}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.080} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.080} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.031} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.068} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.068} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.160} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.173} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.308} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.441} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1634
PATH 1635
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[2]} {CK}
  ENDPT {CU/cw4_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.441}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.080} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.080} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.031} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.067} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.067} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.160} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.172} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.308} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.441} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1635
PATH 1636
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[6]} {CK}
  ENDPT {CU/cw4_reg[6]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.311}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.311}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.441}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.080} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.080} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.031} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.067} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.067} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.160} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.172} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.308} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.441} {0.311} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1636
PATH 1637
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[1]} {CK}
  ENDPT {CU/cw3_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.448}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.080} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.080} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.000} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.031} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.067} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.067} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.160} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.164} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.309} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.009} {0.000} {0.109} {93.913} {0.448} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1637
PATH 1638
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[1]} {CK}
  ENDPT {CU/cw2_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.448}
    {} {Slack Time} {0.130}
  END_SLK_CLC
  SLK 0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.130} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.127} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.080} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.080} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.001} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.004} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.030} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.031} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.052} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.052} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.067} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.067} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.160} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.164} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.309} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.009} {0.000} {0.109} {93.913} {0.448} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.130} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.130} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1638
PATH 1639
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode3_reg[3]} {CK}
  ENDPT {CU/aluOpcode3_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.448}
    {} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.131} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.128} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.081} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.081} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.001} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.003} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.029} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.030} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.051} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.051} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.067} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.067} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.159} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.163} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.308} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.009} {0.000} {0.109} {93.913} {0.448} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.131} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1639
PATH 1640
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[1]} {CK}
  ENDPT {CU/cw1_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.448}
    {} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.131} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.128} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.081} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.081} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.001} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.003} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.029} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.030} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.051} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.051} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.067} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.067} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.159} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.163} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.308} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.009} {0.000} {0.109} {93.913} {0.448} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.131} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1640
PATH 1641
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[13]} {CK}
  ENDPT {CU/cw1_reg[13]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[30]} {Q} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.131} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.131} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[30]} {CK} {^} {Q} {^} {} {DFF_X1} {0.119} {0.000} {0.040} {} {0.119} {-0.012} {} {9} {(110.92, 172.17) (109.38, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[30]} {} {0.000} {0.000} {0.040} {17.266} {0.119} {-0.012} {} {} {} 
    INST {CU/U108} {A1} {^} {ZN} {v} {} {NOR4_X1} {0.015} {0.000} {0.007} {} {0.134} {0.003} {} {1} {(110.39, 168.31) (110.92, 168.69)} 
    NET {} {} {} {} {} {CU/n138} {} {0.000} {0.000} {0.007} {1.933} {0.134} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.131} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1641
PATH 1642
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode2_reg[3]} {CK}
  ENDPT {CU/aluOpcode2_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.449}
    {} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.131} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.128} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.081} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.081} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.001} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.003} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.029} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.030} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.051} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.051} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.066} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.066} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.159} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.163} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.308} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.010} {0.000} {0.109} {93.913} {0.449} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.131} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1642
PATH 1643
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode1_reg[3]} {CK}
  ENDPT {CU/aluOpcode1_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.449}
    {} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.131} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.128} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.081} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.081} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.002} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.003} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.029} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.030} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.051} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.051} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.066} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.066} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.159} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.163} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.308} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.010} {0.000} {0.109} {93.913} {0.449} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.131} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1643
PATH 1644
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode1_reg[4]} {CK}
  ENDPT {CU/aluOpcode1_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.449}
    {} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.131} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.128} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.081} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.081} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.002} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.003} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.029} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.030} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.051} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.051} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.066} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.066} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.159} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.163} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.308} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.010} {0.000} {0.109} {93.913} {0.449} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.131} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1644
PATH 1645
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode1_reg[0]} {CK}
  ENDPT {CU/aluOpcode1_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.449}
    {} {Slack Time} {0.132}
  END_SLK_CLC
  SLK 0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.132} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.129} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.081} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.081} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.002} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.002} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.028} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.030} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.050} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.050} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.066} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.066} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.159} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.162} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.307} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.010} {0.000} {0.109} {93.913} {0.449} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.132} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.132} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1645
PATH 1646
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode1_reg[1]} {CK}
  ENDPT {CU/aluOpcode1_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.449}
    {} {Slack Time} {0.132}
  END_SLK_CLC
  SLK 0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.132} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.129} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.081} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.081} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.002} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.002} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.028} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.029} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.050} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.050} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.066} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.066} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.158} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.162} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.307} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.010} {0.000} {0.109} {93.913} {0.449} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.132} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.132} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1646
PATH 1647
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode2_reg[0]} {CK}
  ENDPT {CU/aluOpcode2_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.449}
    {} {Slack Time} {0.132}
  END_SLK_CLC
  SLK 0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.132} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.129} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.082} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.082} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.002} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.002} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.028} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.029} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.050} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.050} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.065} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.065} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.158} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.162} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.307} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.010} {0.000} {0.109} {93.913} {0.449} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.132} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.132} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1647
PATH 1648
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode3_reg[4]} {CK}
  ENDPT {CU/aluOpcode3_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.450}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.082} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.082} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.002} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.028} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.029} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.050} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.050} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.065} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.065} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.158} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.162} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.307} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.011} {0.000} {0.109} {93.913} {0.450} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1648
PATH 1649
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[10]} {CK}
  ENDPT {CU/cw3_reg[10]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.450}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.083} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.083} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.001} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.027} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.028} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.049} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.049} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.065} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.065} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.157} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.161} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.306} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.011} {0.000} {0.109} {93.913} {0.450} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1649
PATH 1650
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[10]} {CK}
  ENDPT {CU/cw2_reg[10]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.450}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.083} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.083} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.001} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.027} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.028} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.049} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.049} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.065} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.065} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.157} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.161} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.306} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.011} {0.000} {0.109} {93.913} {0.450} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1650
PATH 1651
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode2_reg[4]} {CK}
  ENDPT {CU/aluOpcode2_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.450}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.083} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.083} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.001} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.027} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.028} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.049} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.049} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.064} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.064} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.157} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.161} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.306} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.011} {0.000} {0.109} {93.913} {0.450} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1651
PATH 1652
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[10]} {CK}
  ENDPT {CU/cw4_reg[10]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.450}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.083} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.083} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.001} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.027} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.028} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.049} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.049} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.064} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.064} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.157} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.161} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.306} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.011} {0.000} {0.109} {93.913} {0.450} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1652
PATH 1653
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[10]} {CK}
  ENDPT {CU/cw1_reg[10]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.450}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.083} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.083} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.001} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.027} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.028} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.049} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.049} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.064} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.064} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.157} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.161} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.306} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.011} {0.000} {0.109} {93.913} {0.450} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1653
PATH 1654
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode3_reg[1]} {CK}
  ENDPT {CU/aluOpcode3_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.083} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.083} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.001} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.027} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.028} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.049} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.049} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.064} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.064} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.157} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.161} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.306} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.012} {0.000} {0.109} {93.913} {0.451} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1654
PATH 1655
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode2_reg[1]} {CK}
  ENDPT {CU/aluOpcode2_reg[1]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.083} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.083} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.001} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.027} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.028} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.049} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.049} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.064} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.064} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.157} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.161} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.306} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.012} {0.000} {0.109} {93.913} {0.451} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1655
PATH 1656
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode2_reg[2]} {CK}
  ENDPT {CU/aluOpcode2_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.083} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.083} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.001} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.027} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.028} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.049} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.049} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.064} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.064} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.157} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.161} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.306} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.012} {0.000} {0.109} {93.913} {0.451} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1656
PATH 1657
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode3_reg[0]} {CK}
  ENDPT {CU/aluOpcode3_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.083} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.083} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.001} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.027} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.028} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.049} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.049} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.064} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.064} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.157} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.161} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.306} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.012} {0.000} {0.109} {93.913} {0.451} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1657
PATH 1658
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode3_reg[2]} {CK}
  ENDPT {CU/aluOpcode3_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.083} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.083} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.001} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.027} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.028} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.049} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.049} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.064} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.064} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.157} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.161} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.306} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.012} {0.000} {0.109} {93.913} {0.451} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1658
PATH 1659
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/aluOpcode1_reg[2]} {CK}
  ENDPT {CU/aluOpcode1_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.317}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.317}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.451}
    {} {Slack Time} {0.133}
  END_SLK_CLC
  SLK 0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.133} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.130} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.083} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.083} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.003} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {0.001} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.027} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.028} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.049} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.049} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.064} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.064} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.157} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.161} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.306} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.012} {0.000} {0.109} {93.913} {0.451} {0.317} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.133} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1659
PATH 1660
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode1_reg[4]} {CK}
  ENDPT {CU/aluOpcode1_reg[4]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[4]} {Q} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.143}
    {} {Slack Time} {0.137}
  END_SLK_CLC
  SLK 0.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.137} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.137} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[4]} {CK} {^} {Q} {^} {} {DFF_X1} {0.101} {0.000} {0.023} {} {0.101} {-0.035} {} {6} {(95.99, 154.31) (97.53, 154.58)} 
    NET {} {} {} {} {} {w_IR_OUT[4]} {} {0.000} {0.000} {0.023} {9.456} {0.101} {-0.035} {} {} {} 
    INST {CU/U130} {A2} {^} {ZN} {v} {} {AOI22_X1} {0.019} {0.000} {0.009} {} {0.120} {-0.017} {} {1} {(94.44, 165.62) (94.11, 165.89)} 
    NET {} {} {} {} {} {CU/n86} {} {0.000} {0.000} {0.009} {2.078} {0.120} {-0.017} {} {} {} 
    INST {CU/U129} {A4} {v} {ZN} {^} {} {NAND4_X1} {0.023} {0.000} {0.011} {} {0.143} {0.006} {} {1} {(89.93, 166.46) (90.11, 166.88)} 
    NET {} {} {} {} {} {CU/aluOpcodei[4]} {} {0.000} {0.000} {0.011} {1.701} {0.143} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.137} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.137} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1660
PATH 1661
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[4]} {CK}
  ENDPT {CU/cw1_reg[4]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.139} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.139} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.045} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.015} {11.914} {0.094} {-0.045} {} {} {} 
    INST {CU/U149} {A3} {v} {ZN} {^} {} {NAND3_X1} {0.035} {0.000} {0.020} {} {0.130} {-0.009} {} {4} {(109.12, 166.56) (109.30, 166.84)} 
    NET {} {} {} {} {} {CU/n45} {} {0.000} {0.000} {0.020} {7.156} {0.130} {-0.009} {} {} {} 
    INST {CU/U70} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.012} {0.000} {0.004} {} {0.142} {0.003} {} {1} {(111.97, 163.77) (112.16, 163.39)} 
    NET {} {} {} {} {} {CU/n140} {} {0.000} {0.000} {0.004} {1.369} {0.142} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.139} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1661
PATH 1662
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[5]} {CK}
  ENDPT {CU/cw1_reg[5]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.140} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.140} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.046} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.015} {11.914} {0.094} {-0.045} {} {} {} 
    INST {CU/U149} {A3} {v} {ZN} {^} {} {NAND3_X1} {0.035} {0.000} {0.020} {} {0.130} {-0.010} {} {4} {(109.12, 166.56) (109.30, 166.84)} 
    NET {} {} {} {} {} {CU/n45} {} {0.000} {0.000} {0.020} {7.156} {0.130} {-0.010} {} {} {} 
    INST {CU/U72} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.012} {0.000} {0.008} {} {0.142} {0.003} {} {1} {(111.28, 163.77) (111.09, 163.39)} 
    NET {} {} {} {} {} {CU/n139} {} {0.000} {0.000} {0.008} {1.590} {0.142} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.140} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1662
PATH 1663
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[18]} {CK}
  ENDPT {CU/cw2_reg[18]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.219}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.140} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.137} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.090} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.090} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.006} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.020} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.021} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.042} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.042} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.150} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.010} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {CU/FE_OFC34_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.058} {0.000} {0.030} {} {0.359} {0.219} {} {6} {(107.79, 152.56) (108.15, 152.23)} 
    NET {} {} {} {} {} {CU/FE_OFN34_RST} {} {0.000} {0.000} {0.030} {11.829} {0.359} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.140} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1663
PATH 1664
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[14]} {CK}
  ENDPT {CU/cw2_reg[14]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.219}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.140} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.137} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.090} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.090} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.006} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.020} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.021} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.042} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.042} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.150} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.010} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {CU/FE_OFC34_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.058} {0.000} {0.030} {} {0.359} {0.219} {} {6} {(107.79, 152.56) (108.15, 152.23)} 
    NET {} {} {} {} {} {CU/FE_OFN34_RST} {} {0.000} {0.000} {0.030} {11.829} {0.359} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.140} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1664
PATH 1665
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[17]} {CK}
  ENDPT {CU/cw2_reg[17]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.219}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.140} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.137} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.090} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.090} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.006} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.020} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.021} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.042} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.042} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.150} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.010} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {CU/FE_OFC34_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.058} {0.000} {0.030} {} {0.359} {0.219} {} {6} {(107.79, 152.56) (108.15, 152.23)} 
    NET {} {} {} {} {} {CU/FE_OFN34_RST} {} {0.000} {0.000} {0.030} {11.829} {0.359} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.140} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1665
PATH 1666
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[14]} {CK}
  ENDPT {CU/cw1_reg[14]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.219}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.140} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.137} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.090} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.090} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.006} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.020} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.021} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.042} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.042} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.150} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.010} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {CU/FE_OFC34_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.058} {0.000} {0.030} {} {0.359} {0.219} {} {6} {(107.79, 152.56) (108.15, 152.23)} 
    NET {} {} {} {} {} {CU/FE_OFN34_RST} {} {0.000} {0.000} {0.030} {11.829} {0.359} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.140} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1666
PATH 1667
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[17]} {CK}
  ENDPT {CU/cw1_reg[17]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.219}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.140} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.137} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.090} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.090} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.006} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.020} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.021} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.042} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.042} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.150} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.010} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {CU/FE_OFC34_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.058} {0.000} {0.030} {} {0.359} {0.219} {} {6} {(107.79, 152.56) (108.15, 152.23)} 
    NET {} {} {} {} {} {CU/FE_OFN34_RST} {} {0.000} {0.000} {0.030} {11.829} {0.359} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.140} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1667
PATH 1668
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[18]} {CK}
  ENDPT {CU/cw1_reg[18]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.219}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.219}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.140} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.137} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.090} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.090} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.006} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.020} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.021} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.042} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.042} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.150} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.010} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {CU/FE_OFC34_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.058} {0.000} {0.030} {} {0.359} {0.219} {} {6} {(107.79, 152.56) (108.15, 152.23)} 
    NET {} {} {} {} {} {CU/FE_OFN34_RST} {} {0.000} {0.000} {0.030} {11.829} {0.359} {0.219} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.140} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1668
PATH 1669
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[3]} {CK}
  ENDPT {CU/cw4_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.218}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.218}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.141} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.138} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.091} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.091} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.007} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.019} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.020} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.041} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.041} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.149} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.011} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {FE_OFC38_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.058} {0.000} {0.030} {} {0.359} {0.218} {} {6} {(113.11, 149.77) (113.47, 149.43)} 
    NET {} {} {} {} {} {FE_OFN38_RST} {} {0.000} {0.000} {0.030} {11.710} {0.359} {0.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.141} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1669
PATH 1670
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[4]} {CK}
  ENDPT {CU/cw4_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.218}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.218}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.141} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.138} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.091} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.091} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.007} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.019} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.020} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.041} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.041} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.149} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.011} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {FE_OFC38_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.058} {0.000} {0.030} {} {0.359} {0.218} {} {6} {(113.11, 149.77) (113.47, 149.43)} 
    NET {} {} {} {} {} {FE_OFN38_RST} {} {0.000} {0.000} {0.030} {11.710} {0.359} {0.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.141} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1670
PATH 1671
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[5]} {CK}
  ENDPT {CU/cw4_reg[5]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.218}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.218}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.141} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.138} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.091} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.091} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.007} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.019} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.020} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.041} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.041} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.149} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.011} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {FE_OFC38_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.058} {0.000} {0.030} {} {0.359} {0.218} {} {6} {(113.11, 149.77) (113.47, 149.43)} 
    NET {} {} {} {} {} {FE_OFN38_RST} {} {0.000} {0.000} {0.030} {11.710} {0.359} {0.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.141} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1671
PATH 1672
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[4]} {CK}
  ENDPT {CU/cw3_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.218}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.218}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.141} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.138} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.091} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.091} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.007} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.019} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.020} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.041} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.041} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.149} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.011} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {FE_OFC38_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.058} {0.000} {0.030} {} {0.359} {0.218} {} {6} {(113.11, 149.77) (113.47, 149.43)} 
    NET {} {} {} {} {} {FE_OFN38_RST} {} {0.000} {0.000} {0.030} {11.710} {0.359} {0.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.141} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1672
PATH 1673
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[5]} {CK}
  ENDPT {CU/cw3_reg[5]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.218}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.218}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.359}
    {} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.141} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.138} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.091} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.091} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.007} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.019} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.020} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.041} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.041} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.149} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.011} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {FE_OFC38_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.058} {0.000} {0.030} {} {0.359} {0.218} {} {6} {(113.11, 149.77) (113.47, 149.43)} 
    NET {} {} {} {} {} {FE_OFN38_RST} {} {0.000} {0.000} {0.030} {11.710} {0.359} {0.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.141} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1673
PATH 1674
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[8]} {CK}
  ENDPT {CU/cw4_reg[8]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.335}
    {} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.141} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.138} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.091} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.091} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.011} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.007} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.019} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.020} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.041} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.041} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.057} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.057} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.149} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.010} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {CU/FE_OFC35_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.034} {0.000} {0.010} {} {0.335} {0.194} {} {1} {(109.31, 152.56) (109.67, 152.23)} 
    NET {} {} {} {} {} {CU/FE_OFN35_RST} {} {0.000} {0.000} {0.010} {1.917} {0.335} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.141} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1674
PATH 1675
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[8]} {CK}
  ENDPT {CU/cw2_reg[8]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.336}
    {} {Slack Time} {0.142}
  END_SLK_CLC
  SLK 0.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.142} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.139} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.091} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.091} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.012} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.008} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.018} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.020} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.040} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.040} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.056} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.056} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.149} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.011} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {CU/FE_OFC36_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.034} {0.000} {0.010} {} {0.336} {0.194} {} {1} {(111.59, 154.31) (111.95, 154.65)} 
    NET {} {} {} {} {} {CU/FE_OFN36_RST} {} {0.000} {0.000} {0.010} {1.997} {0.336} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.142} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.142} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1675
PATH 1676
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[4]} {CK}
  ENDPT {CU/cw2_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.336}
    {} {Slack Time} {0.142}
  END_SLK_CLC
  SLK 0.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.142} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.139} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.091} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.091} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.012} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.008} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.018} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.019} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.040} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.040} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.056} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.056} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.148} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.011} {0.000} {0.083} {71.383} {0.301} {0.160} {} {} {} 
    INST {CU/FE_OFC40_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.010} {} {0.336} {0.194} {} {1} {(112.92, 154.31) (113.28, 154.65)} 
    NET {} {} {} {} {} {CU/FE_OFN40_RST} {} {0.000} {0.000} {0.010} {2.030} {0.336} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.142} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.142} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1676
PATH 1677
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[16]} {CK}
  ENDPT {CU/cw3_reg[16]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.202}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.202}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.345}
    {} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.143} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.140} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.092} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.092} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.013} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.009} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.017} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.019} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.039} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.039} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.055} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.055} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.148} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.011} {0.000} {0.083} {71.383} {0.301} {0.158} {} {} {} 
    INST {FE_OFC39_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.044} {0.000} {0.017} {} {0.345} {0.202} {} {3} {(115.58, 152.56) (115.94, 152.23)} 
    NET {} {} {} {} {} {FE_OFN39_RST} {} {0.000} {0.000} {0.017} {5.842} {0.345} {0.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.143} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.143} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1677
PATH 1678
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[21]} {CK}
  ENDPT {CU/cw2_reg[21]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.202}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.202}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.345}
    {} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.143} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.140} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.092} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.092} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.013} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.009} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.017} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.019} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.039} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.039} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.055} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.055} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.148} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.011} {0.000} {0.083} {71.383} {0.301} {0.158} {} {} {} 
    INST {FE_OFC39_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.044} {0.000} {0.017} {} {0.345} {0.202} {} {3} {(115.58, 152.56) (115.94, 152.23)} 
    NET {} {} {} {} {} {FE_OFN39_RST} {} {0.000} {0.000} {0.017} {5.842} {0.345} {0.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.143} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.143} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1678
PATH 1679
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[5]} {CK}
  ENDPT {CU/cw2_reg[5]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.143} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.140} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.092} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.092} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.013} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.009} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.017} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.019} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.039} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.039} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.055} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.055} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.148} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.302} {0.160} {} {} {} 
    INST {CU/FE_OFC42_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.034} {0.000} {0.010} {} {0.337} {0.194} {} {1} {(117.29, 157.12) (117.65, 157.45)} 
    NET {} {} {} {} {} {CU/FE_OFN42_RST} {} {0.000} {0.000} {0.010} {1.970} {0.337} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.143} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.143} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1679
PATH 1680
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[16]} {CK}
  ENDPT {CU/cw1_reg[16]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.143} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.140} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.093} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.093} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.013} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.009} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.017} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.018} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.039} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.039} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.055} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.055} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.147} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.160} {} {} {} 
    INST {CU/FE_OFC45_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.010} {} {0.337} {0.194} {} {1} {(118.81, 157.12) (119.17, 157.45)} 
    NET {} {} {} {} {} {CU/FE_OFN45_RST} {} {0.000} {0.000} {0.010} {2.079} {0.337} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.143} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.143} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1680
PATH 1681
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[21]} {CK}
  ENDPT {CU/cw1_reg[21]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.143} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.140} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.093} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.093} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.013} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.009} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.017} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.018} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.039} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.039} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.054} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.054} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.147} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.013} {0.000} {0.083} {71.383} {0.303} {0.160} {} {} {} 
    INST {CU/FE_OFC44_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.034} {0.000} {0.010} {} {0.337} {0.194} {} {1} {(116.34, 159.91) (116.70, 160.25)} 
    NET {} {} {} {} {} {CU/FE_OFN44_RST} {} {0.000} {0.000} {0.010} {1.928} {0.337} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.143} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.143} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1681
PATH 1682
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[3]} {CK}
  ENDPT {CU/cw1_reg[3]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.198}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.198}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.143} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.140} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.093} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.093} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.013} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.009} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.017} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.018} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.039} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.039} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.054} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.054} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.147} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.302} {0.159} {} {} {} 
    INST {CU/FE_OFC41_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.013} {} {0.341} {0.198} {} {2} {(111.78, 157.12) (112.14, 157.45)} 
    NET {} {} {} {} {} {CU/FE_OFN41_RST} {} {0.000} {0.000} {0.013} {3.956} {0.341} {0.198} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.143} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.143} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1682
PATH 1683
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[8]} {CK}
  ENDPT {CU/cw1_reg[8]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.198}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.198}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.143} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.140} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.093} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.093} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.013} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.009} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.017} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.018} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.039} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.039} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.054} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.054} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.147} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.302} {0.159} {} {} {} 
    INST {CU/FE_OFC41_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.040} {0.000} {0.013} {} {0.341} {0.198} {} {2} {(111.78, 157.12) (112.14, 157.45)} 
    NET {} {} {} {} {} {CU/FE_OFN41_RST} {} {0.000} {0.000} {0.013} {3.956} {0.341} {0.198} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.143} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.143} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1683
PATH 1684
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw5_reg[0]} {CK}
  ENDPT {CU/cw5_reg[0]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.338}
    {} {Slack Time} {0.144}
  END_SLK_CLC
  SLK 0.144
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.144} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.141} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.093} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.093} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.014} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.009} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.017} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.018} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.039} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.039} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.054} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.054} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.147} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.013} {0.000} {0.083} {71.383} {0.303} {0.160} {} {} {} 
    INST {CU/FE_OFC47_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.034} {0.000} {0.010} {} {0.338} {0.194} {} {1} {(120.71, 159.91) (121.07, 160.25)} 
    NET {} {} {} {} {} {CU/FE_OFN47_RST} {} {0.000} {0.000} {0.010} {1.983} {0.338} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.144} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.144} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1684
PATH 1685
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[13]} {CK}
  ENDPT {CU/cw2_reg[13]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.338}
    {} {Slack Time} {0.144}
  END_SLK_CLC
  SLK 0.144
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.144} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.141} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.093} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.093} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.014} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.010} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.016} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.018} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.038} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.038} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.054} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.054} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.147} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.013} {0.000} {0.083} {71.383} {0.303} {0.160} {} {} {} 
    INST {CU/FE_OFC48_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.010} {} {0.338} {0.194} {} {1} {(125.08, 159.91) (125.44, 160.25)} 
    NET {} {} {} {} {} {CU/FE_OFN48_RST} {} {0.000} {0.000} {0.010} {2.044} {0.338} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.144} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.144} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1685
PATH 1686
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[4]} {CK}
  ENDPT {CU/cw1_reg[4]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.202}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.202}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.346}
    {} {Slack Time} {0.144}
  END_SLK_CLC
  SLK 0.144
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.144} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.141} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.093} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.093} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.014} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.010} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.016} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.018} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.038} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.038} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.054} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.054} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.147} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.302} {0.158} {} {} {} 
    INST {CU/FE_OFC43_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.044} {0.000} {0.017} {} {0.346} {0.202} {} {3} {(113.68, 158.16) (114.04, 157.83)} 
    NET {} {} {} {} {} {CU/FE_OFN43_RST} {} {0.000} {0.000} {0.017} {5.611} {0.346} {0.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.144} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.144} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1686
PATH 1687
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[5]} {CK}
  ENDPT {CU/cw1_reg[5]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.202}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.202}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.346}
    {} {Slack Time} {0.144}
  END_SLK_CLC
  SLK 0.144
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.144} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.141} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.093} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.093} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.014} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.010} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.016} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.018} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.038} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.038} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.054} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.054} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.147} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.302} {0.158} {} {} {} 
    INST {CU/FE_OFC43_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.044} {0.000} {0.017} {} {0.346} {0.202} {} {3} {(113.68, 158.16) (114.04, 157.83)} 
    NET {} {} {} {} {} {CU/FE_OFN43_RST} {} {0.000} {0.000} {0.017} {5.611} {0.346} {0.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.144} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.144} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1687
PATH 1688
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[13]} {CK}
  ENDPT {CU/cw3_reg[13]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.338}
    {} {Slack Time} {0.144}
  END_SLK_CLC
  SLK 0.144
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.144} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.141} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.093} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.093} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.014} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.010} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.016} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.017} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.038} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.038} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.054} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.054} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.146} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.013} {0.000} {0.083} {71.383} {0.304} {0.160} {} {} {} 
    INST {CU/FE_OFC51_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.034} {0.000} {0.010} {} {0.338} {0.194} {} {1} {(130.02, 158.16) (130.38, 157.83)} 
    NET {} {} {} {} {} {CU/FE_OFN51_RST} {} {0.000} {0.000} {0.010} {1.963} {0.338} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.144} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.144} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1688
PATH 1689
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[12]} {CK}
  ENDPT {CU/cw3_reg[12]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.194}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.338}
    {} {Slack Time} {0.144}
  END_SLK_CLC
  SLK 0.144
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.144} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.141} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.094} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.094} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.014} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.010} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.016} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.017} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.038} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.038} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.053} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.053} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.146} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.014} {0.000} {0.083} {71.383} {0.304} {0.160} {} {} {} 
    INST {CU/FE_OFC52_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.034} {0.000} {0.010} {} {0.338} {0.194} {} {1} {(128.88, 154.31) (129.24, 154.65)} 
    NET {} {} {} {} {} {CU/FE_OFN52_RST} {} {0.000} {0.000} {0.010} {1.951} {0.338} {0.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.144} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.144} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1689
PATH 1690
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[15]} {CK}
  ENDPT {CU/cw3_reg[15]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.208}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.208}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.145}
  END_SLK_CLC
  SLK 0.145
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.145} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.142} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.094} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.094} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.015} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.011} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.015} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.017} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.037} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.037} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.053} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.053} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.146} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.014} {0.000} {0.083} {71.383} {0.304} {0.159} {} {} {} 
    INST {CU/FE_OFC49_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.022} {} {0.353} {0.208} {} {4} {(126.22, 155.37) (126.58, 155.03)} 
    NET {} {} {} {} {} {CU/FE_OFN49_RST} {} {0.000} {0.000} {0.022} {7.958} {0.353} {0.208} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.145} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.145} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1690
PATH 1691
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[15]} {CK}
  ENDPT {CU/cw2_reg[15]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.208}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.208}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.145}
  END_SLK_CLC
  SLK 0.145
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.145} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.142} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.094} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.094} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.015} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.011} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.015} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.017} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.037} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.037} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.053} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.053} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.146} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.014} {0.000} {0.083} {71.383} {0.304} {0.159} {} {} {} 
    INST {CU/FE_OFC49_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.022} {} {0.353} {0.208} {} {4} {(126.22, 155.37) (126.58, 155.03)} 
    NET {} {} {} {} {} {CU/FE_OFN49_RST} {} {0.000} {0.000} {0.022} {7.958} {0.353} {0.208} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.145} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.145} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1691
PATH 1692
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[16]} {CK}
  ENDPT {CU/cw2_reg[16]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.208}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.208}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.145}
  END_SLK_CLC
  SLK 0.145
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.145} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.142} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.094} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.094} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.015} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.011} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.015} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.017} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.037} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.037} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.053} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.053} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.146} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.014} {0.000} {0.083} {71.383} {0.304} {0.159} {} {} {} 
    INST {CU/FE_OFC49_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.022} {} {0.353} {0.208} {} {4} {(126.22, 155.37) (126.58, 155.03)} 
    NET {} {} {} {} {} {CU/FE_OFN49_RST} {} {0.000} {0.000} {0.022} {7.958} {0.353} {0.208} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.145} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.145} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1692
PATH 1693
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[22]} {CK}
  ENDPT {CU/cw1_reg[22]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.208}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.208}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.145}
  END_SLK_CLC
  SLK 0.145
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.145} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.142} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.094} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.094} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.015} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.011} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.015} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.017} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.037} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.037} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.053} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.053} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.146} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.014} {0.000} {0.083} {71.383} {0.304} {0.159} {} {} {} 
    INST {CU/FE_OFC49_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.049} {0.000} {0.022} {} {0.353} {0.208} {} {4} {(126.22, 155.37) (126.58, 155.03)} 
    NET {} {} {} {} {} {CU/FE_OFN49_RST} {} {0.000} {0.000} {0.022} {7.958} {0.353} {0.208} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.145} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.145} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1693
PATH 1694
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw5_reg[2]} {CK}
  ENDPT {CU/cw5_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.201}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.201}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.346}
    {} {Slack Time} {0.145}
  END_SLK_CLC
  SLK 0.145
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.145} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.142} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.095} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.095} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.015} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.011} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {0.015} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {0.016} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {0.037} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {0.037} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {0.052} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {0.052} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.145} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.013} {0.000} {0.083} {71.383} {0.303} {0.158} {} {} {} 
    INST {FE_OFC50_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.043} {0.000} {0.016} {} {0.346} {0.201} {} {2} {(127.93, 159.91) (128.29, 160.25)} 
    NET {} {} {} {} {} {FE_OFN50_RST} {} {0.000} {0.000} {0.016} {5.499} {0.346} {0.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.145} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.145} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1694
PATH 1695
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode1_reg[3]} {CK}
  ENDPT {CU/aluOpcode1_reg[3]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[3]} {Q} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {0.152}
  END_SLK_CLC
  SLK 0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.152} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.152} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[3]} {CK} {^} {Q} {^} {} {DFF_X1} {0.107} {0.000} {0.029} {} {0.107} {-0.044} {} {7} {(92.76, 154.31) (94.30, 154.58)} 
    NET {} {} {} {} {} {w_IR_OUT[3]} {} {0.001} {0.000} {0.029} {11.984} {0.108} {-0.044} {} {} {} 
    INST {CU/U134} {B1} {^} {ZN} {v} {} {AOI221_X1} {0.026} {0.000} {0.007} {} {0.133} {-0.018} {} {1} {(99.81, 162.72) (99.98, 163.09)} 
    NET {} {} {} {} {} {CU/n93} {} {0.000} {0.000} {0.007} {1.603} {0.133} {-0.018} {} {} {} 
    INST {CU/U132} {A4} {v} {ZN} {^} {} {NAND4_X1} {0.025} {0.000} {0.013} {} {0.158} {0.007} {} {1} {(100.38, 160.86) (100.56, 161.28)} 
    NET {} {} {} {} {} {CU/aluOpcodei[3]} {} {0.000} {0.000} {0.013} {2.853} {0.158} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.152} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.152} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1695
PATH 1696
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[10]} {CK}
  ENDPT {CU/cw1_reg[10]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.153}
  END_SLK_CLC
  SLK 0.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.153} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.153} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.059} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.015} {11.914} {0.094} {-0.059} {} {} {} 
    INST {CU/U149} {A3} {v} {ZN} {^} {} {NAND3_X1} {0.035} {0.000} {0.020} {} {0.130} {-0.023} {} {4} {(109.12, 166.56) (109.30, 166.84)} 
    NET {} {} {} {} {} {CU/n45} {} {0.000} {0.000} {0.020} {7.156} {0.130} {-0.023} {} {} {} 
    INST {CU/U53} {A} {^} {ZN} {v} {} {AOI21_X1} {0.025} {0.000} {0.014} {} {0.155} {0.002} {} {4} {(109.83, 165.52) (109.52, 165.69)} 
    NET {} {} {} {} {} {CU/n141} {} {0.000} {0.000} {0.014} {9.352} {0.156} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.153} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.153} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1696
PATH 1697
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode1_reg[0]} {CK}
  ENDPT {CU/aluOpcode1_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.157}
    {} {Slack Time} {0.155}
  END_SLK_CLC
  SLK 0.155
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.155} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.155} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.061} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.015} {11.914} {0.094} {-0.061} {} {} {} 
    INST {CU/U111} {A2} {v} {ZN} {^} {} {NAND4_X1} {0.033} {0.000} {0.020} {} {0.128} {-0.027} {} {3} {(103.11, 168.42) (103.31, 168.00)} 
    NET {} {} {} {} {} {CU/n76} {} {0.000} {0.000} {0.020} {6.258} {0.128} {-0.027} {} {} {} 
    INST {CU/U77} {A2} {^} {ZN} {v} {} {NAND4_X1} {0.030} {0.000} {0.015} {} {0.157} {0.003} {} {1} {(90.76, 165.62) (90.97, 165.20)} 
    NET {} {} {} {} {} {CU/aluOpcodei[0]} {} {0.000} {0.000} {0.015} {1.509} {0.157} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.155} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.155} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1697
PATH 1698
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[7]} {CK}
  ENDPT {CU/cw1_reg[7]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[31]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.158}
    {} {Slack Time} {0.156}
  END_SLK_CLC
  SLK 0.156
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.156} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.156} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.062} {} {8} {(102.83, 172.17) (104.37, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[31]} {} {0.000} {0.000} {0.015} {12.038} {0.094} {-0.062} {} {} {} 
    INST {CU/U126} {A} {v} {ZN} {^} {} {INV_X1} {0.021} {0.000} {0.011} {} {0.115} {-0.041} {} {2} {(107.22, 169.37) (107.39, 168.99)} 
    NET {} {} {} {} {} {CU/n403} {} {0.000} {0.000} {0.011} {3.985} {0.115} {-0.041} {} {} {} 
    INST {CU/U115} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.015} {0.000} {0.008} {} {0.130} {-0.026} {} {4} {(108.48, 169.37) (108.62, 168.99)} 
    NET {} {} {} {} {} {CU/n133} {} {0.000} {0.000} {0.008} {6.248} {0.130} {-0.026} {} {} {} 
    INST {CU/U151} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.021} {0.000} {0.014} {} {0.151} {-0.005} {} {2} {(112.92, 168.31) (112.72, 168.04)} 
    NET {} {} {} {} {} {CU/n43} {} {0.000} {0.000} {0.014} {4.103} {0.151} {-0.005} {} {} {} 
    INST {CU/U34} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.005} {} {0.158} {0.003} {} {1} {(117.48, 169.37) (117.65, 168.99)} 
    NET {} {} {} {} {} {CU/n381} {} {0.000} {0.000} {0.005} {1.299} {0.158} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.156} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.156} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1698
PATH 1699
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[8]} {CK}
  ENDPT {CU/cw1_reg[8]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[26]} {Q} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.160}
    {} {Slack Time} {0.157}
  END_SLK_CLC
  SLK 0.157
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.157} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.157} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[26]} {CK} {^} {Q} {^} {} {DFF_X1} {0.104} {0.000} {0.025} {} {0.104} {-0.053} {} {6} {(114.72, 172.17) (113.18, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[26]} {} {0.000} {0.000} {0.025} {10.746} {0.104} {-0.053} {} {} {} 
    INST {CU/U90} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.024} {0.000} {0.014} {} {0.128} {-0.029} {} {5} {(110.00, 169.37) (110.14, 168.99)} 
    NET {} {} {} {} {} {CU/n103} {} {0.000} {0.000} {0.014} {9.567} {0.128} {-0.029} {} {} {} 
    INST {CU/U152} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.024} {0.000} {0.014} {} {0.152} {-0.005} {} {2} {(111.09, 166.56) (111.30, 166.84)} 
    NET {} {} {} {} {} {CU/n44} {} {0.000} {0.000} {0.014} {4.114} {0.152} {-0.005} {} {} {} 
    INST {CU/U33} {A} {^} {ZN} {v} {} {INV_X1} {0.008} {0.000} {0.005} {} {0.160} {0.003} {} {1} {(111.40, 160.97) (111.57, 160.59)} 
    NET {} {} {} {} {} {CU/n380} {} {0.000} {0.000} {0.005} {1.354} {0.160} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.157} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.157} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1699
PATH 1700
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[14]} {CK}
  ENDPT {CU/cw1_reg[14]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[5]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {0.161}
  END_SLK_CLC
  SLK 0.161
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.161} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.161} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[5]} {CK} {^} {Q} {v} {} {DFF_X1} {0.090} {0.000} {0.012} {} {0.090} {-0.071} {} {6} {(98.46, 152.57) (100.00, 152.30)} 
    NET {} {} {} {} {} {w_IR_OUT[5]} {} {0.000} {0.000} {0.012} {8.497} {0.090} {-0.071} {} {} {} 
    INST {CU/U143} {A3} {v} {ZN} {^} {} {NAND3_X1} {0.022} {0.000} {0.010} {} {0.111} {-0.049} {} {1} {(97.22, 155.37) (97.05, 155.64)} 
    NET {} {} {} {} {} {CU/n67} {} {0.000} {0.000} {0.010} {1.944} {0.111} {-0.049} {} {} {} 
    INST {CU/U105} {A} {^} {ZN} {v} {} {OAI221_X1} {0.018} {0.000} {0.009} {} {0.129} {-0.031} {} {1} {(97.60, 158.16) (97.62, 158.49)} 
    NET {} {} {} {} {} {CU/n63} {} {0.000} {0.000} {0.009} {2.005} {0.129} {-0.031} {} {} {} 
    INST {CU/U104} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.020} {0.000} {0.012} {} {0.149} {-0.011} {} {2} {(101.71, 158.16) (101.90, 158.00)} 
    NET {} {} {} {} {} {CU/n59} {} {0.000} {0.000} {0.012} {3.591} {0.149} {-0.011} {} {} {} 
    INST {CU/U84} {A} {^} {ZN} {v} {} {INV_X1} {0.014} {0.000} {0.008} {} {0.163} {0.003} {} {3} {(103.23, 158.16) (103.40, 157.79)} 
    NET {} {} {} {} {} {CU/n371} {} {0.000} {0.000} {0.008} {5.486} {0.163} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.161} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.161} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1700
PATH 1701
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[20]} {CK}
  ENDPT {CU/cw1_reg[20]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[5]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.166}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.163} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.163} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[5]} {CK} {^} {Q} {v} {} {DFF_X1} {0.090} {0.000} {0.012} {} {0.090} {-0.073} {} {6} {(98.46, 152.57) (100.00, 152.30)} 
    NET {} {} {} {} {} {w_IR_OUT[5]} {} {0.000} {0.000} {0.012} {8.497} {0.090} {-0.073} {} {} {} 
    INST {CU/U143} {A3} {v} {ZN} {^} {} {NAND3_X1} {0.022} {0.000} {0.010} {} {0.111} {-0.052} {} {1} {(97.22, 155.37) (97.05, 155.64)} 
    NET {} {} {} {} {} {CU/n67} {} {0.000} {0.000} {0.010} {1.944} {0.111} {-0.052} {} {} {} 
    INST {CU/U105} {A} {^} {ZN} {v} {} {OAI221_X1} {0.018} {0.000} {0.009} {} {0.129} {-0.034} {} {1} {(97.60, 158.16) (97.62, 158.49)} 
    NET {} {} {} {} {} {CU/n63} {} {0.000} {0.000} {0.009} {2.005} {0.129} {-0.034} {} {} {} 
    INST {CU/U104} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.020} {0.000} {0.012} {} {0.149} {-0.013} {} {2} {(101.71, 158.16) (101.90, 158.00)} 
    NET {} {} {} {} {} {CU/n59} {} {0.000} {0.000} {0.012} {3.591} {0.149} {-0.013} {} {} {} 
    INST {CU/U87} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.016} {0.000} {0.008} {} {0.165} {0.003} {} {1} {(102.09, 159.91) (102.28, 160.09)} 
    NET {} {} {} {} {} {CU/cw[20]} {} {0.000} {0.000} {0.008} {2.429} {0.166} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.163} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1701
PATH 1702
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[15]} {CK}
  ENDPT {CU/cw1_reg[15]} {SE} {SDFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[28]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.021}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.142}
    {} {Slack Time} {0.164}
  END_SLK_CLC
  SLK 0.164
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.164} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.164} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[28]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.070} {} {8} {(95.23, 172.17) (96.77, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[28]} {} {0.001} {0.000} {0.015} {12.274} {0.095} {-0.069} {} {} {} 
    INST {CU/U107} {A1} {v} {ZN} {^} {} {NAND4_X1} {0.026} {0.000} {0.016} {} {0.121} {-0.043} {} {3} {(104.69, 166.56) (105.22, 166.88)} 
    NET {} {} {} {} {} {CU/n73} {} {0.000} {0.000} {0.016} {4.168} {0.121} {-0.043} {} {} {} 
    INST {CU/U56} {A} {^} {ZN} {v} {} {OAI21_X1} {0.021} {-0.001} {0.010} {} {0.142} {-0.021} {} {3} {(105.27, 162.72) (104.94, 162.96)} 
    NET {} {} {} {} {} {CU/n62} {} {0.000} {0.000} {0.010} {5.341} {0.142} {-0.021} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.164} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.164} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1702
PATH 1703
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[0]} {CK}
  ENDPT {CU/cw1_reg[0]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[26]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.174}
    {} {Slack Time} {0.171}
  END_SLK_CLC
  SLK 0.171
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.171} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.171} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[26]} {CK} {^} {Q} {v} {} {DFF_X1} {0.091} {0.000} {0.013} {} {0.091} {-0.080} {} {6} {(114.72, 172.17) (113.18, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[26]} {} {0.000} {0.000} {0.013} {9.710} {0.091} {-0.080} {} {} {} 
    INST {FE_DBTC0_w_IR_OUT_26} {A} {v} {ZN} {^} {} {INV_X1} {0.024} {0.000} {0.015} {} {0.115} {-0.056} {} {3} {(113.30, 171.12) (113.47, 171.49)} 
    NET {} {} {} {} {} {FE_DBTN0_w_IR_OUT_26} {} {0.000} {0.000} {0.015} {6.173} {0.115} {-0.056} {} {} {} 
    INST {CU/U54} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.019} {0.000} {0.010} {} {0.134} {-0.037} {} {4} {(114.56, 168.31) (114.70, 168.69)} 
    NET {} {} {} {} {} {CU/n95} {} {0.000} {0.000} {0.010} {8.125} {0.134} {-0.037} {} {} {} 
    INST {CU/U154} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.019} {0.000} {0.012} {} {0.153} {-0.018} {} {2} {(106.84, 163.77) (106.64, 164.04)} 
    NET {} {} {} {} {} {CU/n72} {} {0.000} {0.000} {0.012} {2.982} {0.153} {-0.018} {} {} {} 
    INST {CU/U24} {A2} {^} {ZN} {v} {} {NAND2_X1} {0.020} {0.000} {0.011} {} {0.174} {0.003} {} {3} {(106.84, 159.91) (107.03, 160.09)} 
    NET {} {} {} {} {} {CU/n143} {} {0.000} {0.000} {0.011} {4.549} {0.174} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.171} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.171} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1703
PATH 1704
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode1_reg[1]} {CK}
  ENDPT {CU/aluOpcode1_reg[1]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[31]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.174}
    {} {Slack Time} {0.171}
  END_SLK_CLC
  SLK 0.171
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.171} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.171} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.078} {} {8} {(102.83, 172.17) (104.37, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[31]} {} {0.000} {0.000} {0.015} {12.038} {0.094} {-0.077} {} {} {} 
    INST {CU/U126} {A} {v} {ZN} {^} {} {INV_X1} {0.021} {0.000} {0.011} {} {0.115} {-0.057} {} {2} {(107.22, 169.37) (107.39, 168.99)} 
    NET {} {} {} {} {} {CU/n403} {} {0.000} {0.000} {0.011} {3.985} {0.115} {-0.057} {} {} {} 
    INST {CU/U46} {A4} {^} {ZN} {v} {} {NOR4_X1} {0.018} {0.000} {0.011} {} {0.133} {-0.039} {} {3} {(103.99, 169.37) (104.17, 168.99)} 
    NET {} {} {} {} {} {CU/n90} {} {0.000} {0.000} {0.011} {5.889} {0.133} {-0.039} {} {} {} 
    INST {CU/U74} {A1} {v} {ZN} {^} {} {NAND2_X1} {0.016} {0.000} {0.009} {} {0.148} {-0.023} {} {1} {(93.48, 169.37) (93.61, 169.19)} 
    NET {} {} {} {} {} {CU/n110} {} {0.000} {0.000} {0.009} {1.926} {0.148} {-0.023} {} {} {} 
    INST {CU/U73} {A2} {^} {ZN} {v} {} {NAND4_X1} {0.025} {0.000} {0.014} {} {0.174} {0.003} {} {1} {(91.14, 168.42) (91.34, 168.00)} 
    NET {} {} {} {} {} {CU/aluOpcodei[1]} {} {0.000} {0.000} {0.014} {1.364} {0.174} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.171} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.171} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1704
PATH 1705
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[6]} {CK}
  ENDPT {CU/cw1_reg[6]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[26]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.177}
    {} {Slack Time} {0.174}
  END_SLK_CLC
  SLK 0.174
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.174} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.174} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[26]} {CK} {^} {Q} {v} {} {DFF_X1} {0.091} {0.000} {0.013} {} {0.091} {-0.083} {} {6} {(114.72, 172.17) (113.18, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[26]} {} {0.000} {0.000} {0.013} {9.710} {0.091} {-0.083} {} {} {} 
    INST {FE_DBTC0_w_IR_OUT_26} {A} {v} {ZN} {^} {} {INV_X1} {0.024} {0.000} {0.015} {} {0.115} {-0.059} {} {3} {(113.30, 171.12) (113.47, 171.49)} 
    NET {} {} {} {} {} {FE_DBTN0_w_IR_OUT_26} {} {0.000} {0.000} {0.015} {6.173} {0.115} {-0.059} {} {} {} 
    INST {CU/U54} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.019} {0.000} {0.010} {} {0.134} {-0.040} {} {4} {(114.56, 168.31) (114.70, 168.69)} 
    NET {} {} {} {} {} {CU/n95} {} {0.000} {0.000} {0.010} {8.125} {0.134} {-0.040} {} {} {} 
    INST {CU/U32} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.022} {0.000} {0.012} {} {0.156} {-0.018} {} {2} {(114.44, 166.56) (114.63, 166.40)} 
    NET {} {} {} {} {} {CU/n50} {} {0.000} {0.000} {0.012} {3.682} {0.156} {-0.018} {} {} {} 
    INST {CU/U141} {A2} {^} {ZN} {v} {} {NAND3_X1} {0.021} {0.000} {0.011} {} {0.177} {0.003} {} {1} {(115.77, 163.77) (115.75, 164.04)} 
    NET {} {} {} {} {} {CU/cw[6]} {} {0.000} {0.000} {0.011} {1.807} {0.177} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.174} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.174} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1705
PATH 1706
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[17]} {CK}
  ENDPT {CU/cw1_reg[17]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[28]} {Q} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.177}
    {} {Slack Time} {0.174}
  END_SLK_CLC
  SLK 0.174
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.174} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.174} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[28]} {CK} {^} {Q} {^} {} {DFF_X1} {0.109} {0.000} {0.031} {} {0.109} {-0.065} {} {8} {(95.23, 172.17) (96.77, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[28]} {} {0.000} {0.000} {0.031} {13.104} {0.110} {-0.065} {} {} {} 
    INST {CU/U98} {A1} {^} {ZN} {v} {} {NOR3_X1} {0.017} {0.000} {0.009} {} {0.127} {-0.048} {} {2} {(99.12, 172.16) (99.33, 171.79)} 
    NET {} {} {} {} {} {CU/n121} {} {0.000} {0.000} {0.009} {3.840} {0.127} {-0.048} {} {} {} 
    INST {CU/U66} {A} {v} {ZN} {^} {} {INV_X1} {0.025} {0.000} {0.018} {} {0.152} {-0.022} {} {4} {(99.62, 166.56) (99.79, 166.19)} 
    NET {} {} {} {} {} {CU/n382} {} {0.000} {0.000} {0.018} {7.349} {0.152} {-0.022} {} {} {} 
    INST {CU/U67} {C2} {^} {ZN} {v} {} {OAI211_X1} {0.025} {0.000} {0.010} {} {0.177} {0.003} {} {1} {(101.90, 163.77) (102.09, 163.53)} 
    NET {} {} {} {} {} {CU/cw[17]} {} {0.000} {0.000} {0.010} {1.706} {0.177} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.174} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.174} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1706
PATH 1707
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[19]} {CK}
  ENDPT {CU/cw1_reg[19]} {SE} {SDFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.023}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.023}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.156}
    {} {Slack Time} {0.178}
  END_SLK_CLC
  SLK 0.178
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.178} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.178} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.084} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.015} {11.914} {0.094} {-0.084} {} {} {} 
    INST {CU/U149} {A3} {v} {ZN} {^} {} {NAND3_X1} {0.035} {0.000} {0.020} {} {0.130} {-0.049} {} {4} {(109.12, 166.56) (109.30, 166.84)} 
    NET {} {} {} {} {} {CU/n45} {} {0.000} {0.000} {0.020} {7.156} {0.130} {-0.049} {} {} {} 
    INST {CU/U53} {A} {^} {ZN} {v} {} {AOI21_X1} {0.025} {0.000} {0.014} {} {0.155} {-0.023} {} {4} {(109.83, 165.52) (109.52, 165.69)} 
    NET {} {} {} {} {} {CU/n141} {} {0.000} {0.000} {0.014} {9.352} {0.156} {-0.023} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.178} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.178} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1707
PATH 1708
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/aluOpcode1_reg[2]} {CK}
  ENDPT {CU/aluOpcode1_reg[2]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[28]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.181}
    {} {Slack Time} {0.179}
  END_SLK_CLC
  SLK 0.179
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.179} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.179} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[28]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.085} {} {8} {(95.23, 172.17) (96.77, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[28]} {} {0.001} {0.000} {0.015} {12.274} {0.095} {-0.084} {} {} {} 
    INST {CU/U93} {A3} {v} {ZN} {^} {} {NAND4_X1} {0.031} {0.000} {0.016} {} {0.126} {-0.053} {} {2} {(101.33, 171.22) (101.31, 170.80)} 
    NET {} {} {} {} {} {CU/n91} {} {0.000} {0.000} {0.016} {4.467} {0.126} {-0.053} {} {} {} 
    INST {CU/U36} {A} {^} {ZN} {v} {} {OAI21_X1} {0.019} {0.000} {0.008} {} {0.145} {-0.034} {} {2} {(98.23, 169.37) (97.91, 169.12)} 
    NET {} {} {} {} {} {CU/n84} {} {0.000} {0.000} {0.008} {3.617} {0.145} {-0.034} {} {} {} 
    INST {CU/U51} {A} {v} {ZN} {^} {} {INV_X1} {0.012} {0.000} {0.007} {} {0.157} {-0.022} {} {1} {(94.75, 171.12) (94.58, 171.49)} 
    NET {} {} {} {} {} {CU/n383} {} {0.000} {0.000} {0.007} {1.738} {0.157} {-0.022} {} {} {} 
    INST {CU/U49} {A2} {^} {ZN} {v} {} {NAND4_X1} {0.024} {0.000} {0.014} {} {0.181} {0.003} {} {1} {(93.04, 171.22) (93.25, 170.80)} 
    NET {} {} {} {} {} {CU/aluOpcodei[2]} {} {0.000} {0.000} {0.014} {1.199} {0.181} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.179} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.179} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1708
PATH 1709
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[19]} {CK}
  ENDPT {CU/cw1_reg[19]} {D} {SDFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[5]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.024}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.024}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.163}
    {} {Slack Time} {0.188}
  END_SLK_CLC
  SLK 0.188
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.188} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.188} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[5]} {CK} {^} {Q} {v} {} {DFF_X1} {0.090} {0.000} {0.012} {} {0.090} {-0.098} {} {6} {(98.46, 152.57) (100.00, 152.30)} 
    NET {} {} {} {} {} {w_IR_OUT[5]} {} {0.000} {0.000} {0.012} {8.497} {0.090} {-0.098} {} {} {} 
    INST {CU/U143} {A3} {v} {ZN} {^} {} {NAND3_X1} {0.022} {0.000} {0.010} {} {0.111} {-0.076} {} {1} {(97.22, 155.37) (97.05, 155.64)} 
    NET {} {} {} {} {} {CU/n67} {} {0.000} {0.000} {0.010} {1.944} {0.111} {-0.076} {} {} {} 
    INST {CU/U105} {A} {^} {ZN} {v} {} {OAI221_X1} {0.018} {0.000} {0.009} {} {0.129} {-0.058} {} {1} {(97.60, 158.16) (97.62, 158.49)} 
    NET {} {} {} {} {} {CU/n63} {} {0.000} {0.000} {0.009} {2.005} {0.129} {-0.058} {} {} {} 
    INST {CU/U104} {A2} {v} {ZN} {^} {} {NAND2_X1} {0.020} {0.000} {0.012} {} {0.149} {-0.038} {} {2} {(101.71, 158.16) (101.90, 158.00)} 
    NET {} {} {} {} {} {CU/n59} {} {0.000} {0.000} {0.012} {3.591} {0.149} {-0.038} {} {} {} 
    INST {CU/U84} {A} {^} {ZN} {v} {} {INV_X1} {0.014} {0.000} {0.008} {} {0.163} {-0.024} {} {3} {(103.23, 158.16) (103.40, 157.79)} 
    NET {} {} {} {} {} {CU/n371} {} {0.000} {0.000} {0.008} {5.486} {0.163} {-0.024} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.188} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.188} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1709
PATH 1710
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[9]} {CK}
  ENDPT {CU/cw1_reg[9]} {SE} {SDFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[31]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.020}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.168}
    {} {Slack Time} {0.189}
  END_SLK_CLC
  SLK 0.189
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.189} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.189} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[31]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.095} {} {8} {(102.83, 172.17) (104.37, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[31]} {} {0.000} {0.000} {0.015} {12.038} {0.094} {-0.095} {} {} {} 
    INST {CU/U126} {A} {v} {ZN} {^} {} {INV_X1} {0.021} {0.000} {0.011} {} {0.115} {-0.074} {} {2} {(107.22, 169.37) (107.39, 168.99)} 
    NET {} {} {} {} {} {CU/n403} {} {0.000} {0.000} {0.011} {3.985} {0.115} {-0.074} {} {} {} 
    INST {CU/U115} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.015} {0.000} {0.008} {} {0.130} {-0.059} {} {4} {(108.48, 169.37) (108.62, 168.99)} 
    NET {} {} {} {} {} {CU/n133} {} {0.000} {0.000} {0.008} {6.248} {0.130} {-0.059} {} {} {} 
    INST {CU/U83} {A3} {v} {ZN} {v} {} {AND3_X1} {0.038} {0.000} {0.008} {} {0.168} {-0.020} {} {2} {(112.73, 166.56) (113.09, 167.02)} 
    NET {} {} {} {} {} {CU/n47} {} {0.000} {0.000} {0.008} {3.780} {0.168} {-0.020} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.189} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.189} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1710
PATH 1711
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[18]} {CK}
  ENDPT {CU/cw1_reg[18]} {D} {DFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[28]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.197}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.195} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.195} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[28]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.100} {} {8} {(95.23, 172.17) (96.77, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[28]} {} {0.001} {0.000} {0.015} {12.274} {0.095} {-0.100} {} {} {} 
    INST {CU/U107} {A1} {v} {ZN} {^} {} {NAND4_X1} {0.026} {0.000} {0.016} {} {0.121} {-0.074} {} {3} {(104.69, 166.56) (105.22, 166.88)} 
    NET {} {} {} {} {} {CU/n73} {} {0.000} {0.000} {0.016} {4.168} {0.121} {-0.074} {} {} {} 
    INST {CU/U85} {A3} {^} {ZN} {^} {} {AND4_X1} {0.063} {0.000} {0.015} {} {0.184} {-0.010} {} {2} {(105.58, 160.97) (105.03, 160.59)} 
    NET {} {} {} {} {} {CU/n60} {} {0.000} {0.000} {0.015} {3.522} {0.184} {-0.010} {} {} {} 
    INST {CU/U35} {A1} {^} {ZN} {v} {} {NAND2_X1} {0.013} {0.000} {0.006} {} {0.197} {0.003} {} {1} {(104.50, 159.91) (104.63, 160.09)} 
    NET {} {} {} {} {} {CU/cw[18]} {} {0.000} {0.000} {0.006} {1.245} {0.197} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.195} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1711
PATH 1712
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[2]} {CK}
  ENDPT {CU/cw1_reg[2]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.207}
    {} {Slack Time} {0.202}
  END_SLK_CLC
  SLK 0.202
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.202} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.202} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.108} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.015} {11.914} {0.094} {-0.108} {} {} {} 
    INST {CU/U94} {A} {v} {ZN} {^} {} {INV_X1} {0.032} {0.000} {0.022} {} {0.126} {-0.076} {} {5} {(108.74, 168.31) (108.91, 168.69)} 
    NET {} {} {} {} {} {CU/n406} {} {0.000} {0.000} {0.022} {8.875} {0.126} {-0.076} {} {} {} 
    INST {CU/U152} {A2} {^} {ZN} {v} {} {NAND3_X1} {0.030} {0.000} {0.016} {} {0.156} {-0.046} {} {2} {(111.28, 166.56) (111.30, 166.84)} 
    NET {} {} {} {} {} {CU/n44} {} {0.000} {0.000} {0.016} {3.935} {0.156} {-0.046} {} {} {} 
    INST {CU/U150} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.022} {0.000} {0.012} {} {0.178} {-0.024} {} {2} {(113.75, 165.52) (113.95, 165.24)} 
    NET {} {} {} {} {} {CU/n56} {} {0.000} {0.000} {0.012} {3.017} {0.178} {-0.024} {} {} {} 
    INST {CU/U15} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.017} {-0.001} {0.010} {} {0.195} {-0.008} {} {5} {(113.81, 163.77) (113.68, 163.39)} 
    NET {} {} {} {} {} {CU/n48} {} {0.000} {0.000} {0.010} {7.768} {0.195} {-0.008} {} {} {} 
    INST {CU/U10} {A} {v} {ZN} {^} {} {INV_X1} {0.013} {0.000} {0.007} {} {0.207} {0.005} {} {1} {(116.72, 166.56) (116.89, 166.19)} 
    NET {} {} {} {} {} {CU/n379} {} {0.000} {0.000} {0.007} {1.640} {0.207} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.202} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.202} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1712
PATH 1713
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[1]} {CK}
  ENDPT {CU/cw1_reg[1]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.007}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.007}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.209}
    {} {Slack Time} {0.203}
  END_SLK_CLC
  SLK 0.203
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.203} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.203} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.109} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.015} {11.914} {0.094} {-0.108} {} {} {} 
    INST {CU/U94} {A} {v} {ZN} {^} {} {INV_X1} {0.032} {0.000} {0.022} {} {0.126} {-0.076} {} {5} {(108.74, 168.31) (108.91, 168.69)} 
    NET {} {} {} {} {} {CU/n406} {} {0.000} {0.000} {0.022} {8.875} {0.126} {-0.076} {} {} {} 
    INST {CU/U152} {A2} {^} {ZN} {v} {} {NAND3_X1} {0.030} {0.000} {0.016} {} {0.156} {-0.046} {} {2} {(111.28, 166.56) (111.30, 166.84)} 
    NET {} {} {} {} {} {CU/n44} {} {0.000} {0.000} {0.016} {3.935} {0.156} {-0.046} {} {} {} 
    INST {CU/U150} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.022} {0.000} {0.012} {} {0.178} {-0.025} {} {2} {(113.75, 165.52) (113.95, 165.24)} 
    NET {} {} {} {} {} {CU/n56} {} {0.000} {0.000} {0.012} {3.017} {0.178} {-0.025} {} {} {} 
    INST {CU/U3} {A1} {^} {ZN} {^} {} {OR3_X1} {0.031} {0.000} {0.012} {} {0.209} {0.006} {} {2} {(113.56, 162.72) (112.82, 163.09)} 
    NET {} {} {} {} {} {CU/n142} {} {0.000} {0.000} {0.012} {4.271} {0.209} {0.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.203} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.203} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1713
PATH 1714
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[3]} {CK}
  ENDPT {CU/cw1_reg[3]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.209}
    {} {Slack Time} {0.204}
  END_SLK_CLC
  SLK 0.204
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.204} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.204} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {^} {} {DFF_X1} {0.109} {0.000} {0.031} {} {0.109} {-0.095} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.031} {12.981} {0.110} {-0.094} {} {} {} 
    INST {CU/U149} {A3} {^} {ZN} {v} {} {NAND3_X1} {0.039} {0.000} {0.023} {} {0.148} {-0.055} {} {4} {(109.12, 166.56) (109.30, 166.84)} 
    NET {} {} {} {} {} {CU/n45} {} {0.000} {0.000} {0.023} {6.876} {0.148} {-0.055} {} {} {} 
    INST {CU/U42} {B2} {v} {ZN} {^} {} {OAI21_X1} {0.034} {0.000} {0.010} {} {0.182} {-0.022} {} {1} {(109.76, 162.72) (109.57, 162.96)} 
    NET {} {} {} {} {} {CU/n54} {} {0.000} {0.000} {0.010} {1.170} {0.182} {-0.022} {} {} {} 
    INST {CU/U41} {A4} {^} {ZN} {^} {} {OR4_X1} {0.027} {0.000} {0.007} {} {0.209} {0.005} {} {1} {(110.90, 162.72) (110.54, 163.09)} 
    NET {} {} {} {} {} {CU/cw[3]} {} {0.000} {0.000} {0.007} {1.419} {0.209} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.204} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1714
PATH 1715
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[15]} {CK}
  ENDPT {CU/cw1_reg[15]} {D} {SDFFR_X1} {v} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.025}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.025}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.181}
    {} {Slack Time} {0.205}
  END_SLK_CLC
  SLK 0.205
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.205} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.205} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {^} {} {DFF_X1} {0.109} {0.000} {0.031} {} {0.109} {-0.096} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.031} {12.981} {0.110} {-0.095} {} {} {} 
    INST {CU/U100} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.025} {0.000} {0.014} {} {0.134} {-0.071} {} {5} {(107.36, 168.31) (107.22, 168.69)} 
    NET {} {} {} {} {} {CU/n131} {} {0.000} {0.000} {0.014} {8.586} {0.134} {-0.071} {} {} {} 
    INST {CU/U157} {A3} {v} {ZN} {^} {} {NAND3_X1} {0.032} {0.000} {0.018} {} {0.166} {-0.039} {} {3} {(105.58, 165.52) (105.41, 165.24)} 
    NET {} {} {} {} {} {CU/n134} {} {0.000} {0.000} {0.018} {5.979} {0.166} {-0.039} {} {} {} 
    INST {CU/U21} {A2} {^} {ZN} {v} {} {NOR2_X1} {0.014} {0.000} {0.008} {} {0.181} {-0.025} {} {2} {(109.12, 160.97) (109.31, 160.59)} 
    NET {} {} {} {} {} {CU/n145} {} {0.000} {0.000} {0.008} {2.926} {0.181} {-0.025} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.205} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1715
PATH 1716
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[11]} {CK}
  ENDPT {CU/cw1_reg[11]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.210} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.210} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.116} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.015} {11.914} {0.094} {-0.116} {} {} {} 
    INST {CU/U94} {A} {v} {ZN} {^} {} {INV_X1} {0.032} {0.000} {0.022} {} {0.126} {-0.084} {} {5} {(108.74, 168.31) (108.91, 168.69)} 
    NET {} {} {} {} {} {CU/n406} {} {0.000} {0.000} {0.022} {8.875} {0.126} {-0.084} {} {} {} 
    INST {CU/U152} {A2} {^} {ZN} {v} {} {NAND3_X1} {0.030} {0.000} {0.016} {} {0.156} {-0.054} {} {2} {(111.28, 166.56) (111.30, 166.84)} 
    NET {} {} {} {} {} {CU/n44} {} {0.000} {0.000} {0.016} {3.935} {0.156} {-0.054} {} {} {} 
    INST {CU/U150} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.022} {0.000} {0.012} {} {0.178} {-0.032} {} {2} {(113.75, 165.52) (113.95, 165.24)} 
    NET {} {} {} {} {} {CU/n56} {} {0.000} {0.000} {0.012} {3.017} {0.178} {-0.032} {} {} {} 
    INST {CU/U15} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.017} {-0.001} {0.010} {} {0.195} {-0.015} {} {5} {(113.81, 163.77) (113.68, 163.39)} 
    NET {} {} {} {} {} {CU/n48} {} {0.000} {0.000} {0.010} {7.768} {0.195} {-0.015} {} {} {} 
    INST {CU/U142} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.023} {0.000} {0.015} {} {0.218} {0.008} {} {3} {(116.53, 162.72) (116.33, 162.44)} 
    NET {} {} {} {} {} {CU/cw[21]} {} {0.000} {0.000} {0.015} {4.690} {0.218} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.210} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.210} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1716
PATH 1717
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[16]} {CK}
  ENDPT {CU/cw1_reg[16]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.210} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.210} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.116} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.015} {11.914} {0.094} {-0.116} {} {} {} 
    INST {CU/U94} {A} {v} {ZN} {^} {} {INV_X1} {0.032} {0.000} {0.022} {} {0.126} {-0.084} {} {5} {(108.74, 168.31) (108.91, 168.69)} 
    NET {} {} {} {} {} {CU/n406} {} {0.000} {0.000} {0.022} {8.875} {0.126} {-0.084} {} {} {} 
    INST {CU/U152} {A2} {^} {ZN} {v} {} {NAND3_X1} {0.030} {0.000} {0.016} {} {0.156} {-0.054} {} {2} {(111.28, 166.56) (111.30, 166.84)} 
    NET {} {} {} {} {} {CU/n44} {} {0.000} {0.000} {0.016} {3.935} {0.156} {-0.054} {} {} {} 
    INST {CU/U150} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.022} {0.000} {0.012} {} {0.178} {-0.032} {} {2} {(113.75, 165.52) (113.95, 165.24)} 
    NET {} {} {} {} {} {CU/n56} {} {0.000} {0.000} {0.012} {3.017} {0.178} {-0.032} {} {} {} 
    INST {CU/U15} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.017} {-0.001} {0.010} {} {0.195} {-0.015} {} {5} {(113.81, 163.77) (113.68, 163.39)} 
    NET {} {} {} {} {} {CU/n48} {} {0.000} {0.000} {0.010} {7.768} {0.195} {-0.015} {} {} {} 
    INST {CU/U142} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.023} {0.000} {0.015} {} {0.218} {0.008} {} {3} {(116.53, 162.72) (116.33, 162.44)} 
    NET {} {} {} {} {} {CU/cw[21]} {} {0.000} {0.000} {0.015} {4.690} {0.218} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.210} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.210} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1717
PATH 1718
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[21]} {CK}
  ENDPT {CU/cw1_reg[21]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[29]} {Q} {DFF_X1} {v} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.008}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.008}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.210} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.210} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[29]} {CK} {^} {Q} {v} {} {DFF_X1} {0.094} {0.000} {0.015} {} {0.094} {-0.116} {} {8} {(107.88, 173.91) (106.34, 174.18)} 
    NET {} {} {} {} {} {w_IR_OUT[29]} {} {0.000} {0.000} {0.015} {11.914} {0.094} {-0.116} {} {} {} 
    INST {CU/U94} {A} {v} {ZN} {^} {} {INV_X1} {0.032} {0.000} {0.022} {} {0.126} {-0.084} {} {5} {(108.74, 168.31) (108.91, 168.69)} 
    NET {} {} {} {} {} {CU/n406} {} {0.000} {0.000} {0.022} {8.875} {0.126} {-0.084} {} {} {} 
    INST {CU/U152} {A2} {^} {ZN} {v} {} {NAND3_X1} {0.030} {0.000} {0.016} {} {0.156} {-0.054} {} {2} {(111.28, 166.56) (111.30, 166.84)} 
    NET {} {} {} {} {} {CU/n44} {} {0.000} {0.000} {0.016} {3.935} {0.156} {-0.054} {} {} {} 
    INST {CU/U150} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.022} {0.000} {0.012} {} {0.178} {-0.032} {} {2} {(113.75, 165.52) (113.95, 165.24)} 
    NET {} {} {} {} {} {CU/n56} {} {0.000} {0.000} {0.012} {3.017} {0.178} {-0.032} {} {} {} 
    INST {CU/U15} {A1} {^} {ZN} {v} {} {NOR2_X1} {0.017} {-0.001} {0.010} {} {0.195} {-0.015} {} {5} {(113.81, 163.77) (113.68, 163.39)} 
    NET {} {} {} {} {} {CU/n48} {} {0.000} {0.000} {0.010} {7.768} {0.195} {-0.015} {} {} {} 
    INST {CU/U142} {A1} {v} {ZN} {^} {} {NAND3_X1} {0.023} {0.000} {0.015} {} {0.218} {0.008} {} {3} {(116.53, 162.72) (116.33, 162.44)} 
    NET {} {} {} {} {} {CU/cw[21]} {} {0.000} {0.000} {0.015} {4.690} {0.218} {0.008} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.210} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.210} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1718
PATH 1719
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[9]} {CK}
  ENDPT {CU/cw1_reg[9]} {RN} {SDFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.228}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.228}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.440}
    {} {Slack Time} {0.212}
  END_SLK_CLC
  SLK 0.212
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.212} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.209} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.161} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.161} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.082} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.078} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {-0.052} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {-0.050} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {-0.030} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {-0.030} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {-0.014} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {-0.014} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.079} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.091} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.227} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.001} {0.000} {0.104} {44.262} {0.440} {0.228} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.212} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.212} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1719
PATH 1720
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[19]} {CK}
  ENDPT {CU/cw1_reg[19]} {RN} {SDFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.235}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.235}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.447}
    {} {Slack Time} {0.212}
  END_SLK_CLC
  SLK 0.212
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.212} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.209} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.162} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.162} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.083} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.078} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {-0.052} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {-0.051} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {-0.030} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {-0.030} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {-0.015} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {-0.015} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.078} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.004} {0.000} {0.082} {71.383} {0.294} {0.082} {} {} {} 
    INST {FE_OFC32_RST} {A} {^} {Z} {^} {} {BUF_X2} {0.145} {0.000} {0.109} {} {0.439} {0.227} {} {40} {(84.99, 144.16) (85.39, 143.79)} 
    NET {} {} {} {} {} {FE_OFN32_RST} {} {0.008} {0.000} {0.109} {93.913} {0.447} {0.235} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.212} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.212} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1720
PATH 1721
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {CU/cw1_reg[12]} {CK}
  ENDPT {CU/cw1_reg[12]} {D} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {IR/DOUT_reg[28]} {Q} {DFF_X1} {^} {leading} {CLK} {CLK(D)(P)(default)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.006}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.006}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.218}
    {} {Slack Time} {0.213}
  END_SLK_CLC
  SLK 0.213
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {-0.213} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {-0.213} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IR/DOUT_reg[28]} {CK} {^} {Q} {^} {} {DFF_X1} {0.109} {0.000} {0.031} {} {0.109} {-0.103} {} {8} {(95.23, 172.17) (96.77, 171.90)} 
    NET {} {} {} {} {} {w_IR_OUT[28]} {} {0.001} {0.000} {0.031} {13.104} {0.110} {-0.103} {} {} {} 
    INST {CU/U107} {A1} {^} {ZN} {v} {} {NAND4_X1} {0.039} {0.000} {0.022} {} {0.149} {-0.064} {} {3} {(104.69, 166.56) (105.22, 166.88)} 
    NET {} {} {} {} {} {CU/n73} {} {0.000} {0.000} {0.022} {3.889} {0.149} {-0.064} {} {} {} 
    INST {CU/U56} {A} {v} {ZN} {^} {} {OAI21_X1} {0.035} {-0.000} {0.020} {} {0.184} {-0.029} {} {3} {(105.27, 162.72) (104.94, 162.96)} 
    NET {} {} {} {} {} {CU/n62} {} {0.000} {0.000} {0.020} {5.751} {0.184} {-0.029} {} {} {} 
    INST {CU/U14} {A2} {^} {ZN} {v} {} {NOR3_X1} {0.019} {-0.001} {0.009} {} {0.203} {-0.010} {} {3} {(107.79, 162.72) (107.78, 163.09)} 
    NET {} {} {} {} {} {CU/n53} {} {0.000} {0.000} {0.009} {5.485} {0.203} {-0.010} {} {} {} 
    INST {CU/U9} {A} {v} {ZN} {^} {} {INV_X1} {0.015} {0.000} {0.009} {} {0.218} {0.006} {} {2} {(116.72, 163.77) (116.89, 163.39)} 
    NET {} {} {} {} {} {CU/n372} {} {0.000} {0.000} {0.009} {3.151} {0.218} {0.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.213} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.213} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1721
PATH 1722
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[15]} {CK}
  ENDPT {CU/cw1_reg[15]} {RN} {SDFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.119}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.119}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.346}
    {} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.227} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.224} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.176} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.176} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.097} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.093} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {-0.067} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {-0.065} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {-0.045} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {-0.045} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {-0.029} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {-0.029} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.064} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.302} {0.075} {} {} {} 
    INST {CU/FE_OFC43_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.044} {0.000} {0.017} {} {0.346} {0.119} {} {3} {(113.68, 158.16) (114.04, 157.83)} 
    NET {} {} {} {} {} {CU/FE_OFN43_RST} {} {0.000} {0.000} {0.017} {5.611} {0.346} {0.119} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.227} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1722
PATH 1723
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[11]} {CK}
  ENDPT {CU/cw2_reg[11]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.476}
    {} {Slack Time} {0.281}
  END_SLK_CLC
  SLK 0.281
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.281} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.278} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.230} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.230} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.151} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.146} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {-0.120} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {-0.119} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {-0.098} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {-0.098} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {-0.083} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {-0.083} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.010} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.022} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.158} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.160} {} {} {} 
    INST {CU/FE_OFC59_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.011} {} {0.476} {0.195} {} {1} {(125.84, 165.52) (126.20, 165.85)} 
    NET {} {} {} {} {} {CU/FE_OFN59_RST} {} {0.000} {0.000} {0.011} {2.104} {0.476} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.281} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.281} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1723
PATH 1724
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw1_reg[11]} {CK}
  ENDPT {CU/cw1_reg[11]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.195}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.195}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.476}
    {} {Slack Time} {0.281}
  END_SLK_CLC
  SLK 0.281
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.281} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.278} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.230} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.230} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.151} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.146} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {-0.120} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {-0.119} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {-0.098} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {-0.098} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {-0.083} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {-0.083} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.010} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.022} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.158} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.440} {0.160} {} {} {} 
    INST {CU/FE_OFC58_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.035} {0.000} {0.011} {} {0.476} {0.195} {} {1} {(124.89, 163.77) (125.25, 163.43)} 
    NET {} {} {} {} {} {CU/FE_OFN58_RST} {} {0.000} {0.000} {0.011} {2.005} {0.476} {0.195} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.281} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.281} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1724
PATH 1725
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[7]} {CK}
  ENDPT {CU/cw3_reg[7]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.199}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.199}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.481}
    {} {Slack Time} {0.282}
  END_SLK_CLC
  SLK 0.282
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.282} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.279} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.232} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.232} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.152} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.148} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {-0.122} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {-0.121} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {-0.100} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {-0.100} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {-0.085} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {-0.085} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.008} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.020} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.156} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.441} {0.158} {} {} {} 
    INST {CU/FE_OFC60_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.041} {0.000} {0.014} {} {0.481} {0.199} {} {2} {(124.70, 172.16) (125.06, 171.83)} 
    NET {} {} {} {} {} {CU/FE_OFN60_RST} {} {0.000} {0.000} {0.014} {3.928} {0.481} {0.199} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.282} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.282} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1725
PATH 1726
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw2_reg[2]} {CK}
  ENDPT {CU/cw2_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.199}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.199}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.481}
    {} {Slack Time} {0.282}
  END_SLK_CLC
  SLK 0.282
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.282} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.279} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.232} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.232} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.152} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.148} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {-0.122} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {-0.121} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {-0.100} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {-0.100} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {-0.085} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {-0.085} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.008} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.020} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.156} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.441} {0.158} {} {} {} 
    INST {CU/FE_OFC60_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.041} {0.000} {0.014} {} {0.481} {0.199} {} {2} {(124.70, 172.16) (125.06, 171.83)} 
    NET {} {} {} {} {} {CU/FE_OFN60_RST} {} {0.000} {0.000} {0.014} {3.928} {0.481} {0.199} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.282} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.282} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1726
PATH 1727
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[7]} {CK}
  ENDPT {CU/cw4_reg[7]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.199}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.199}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.481}
    {} {Slack Time} {0.282}
  END_SLK_CLC
  SLK 0.282
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.282} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.279} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.232} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.232} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.152} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.148} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {-0.122} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {-0.121} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {-0.100} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {-0.100} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {-0.085} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {-0.085} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.008} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.020} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.156} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.441} {0.158} {} {} {} 
    INST {CU/FE_OFC61_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.041} {0.000} {0.014} {} {0.481} {0.199} {} {2} {(129.07, 172.16) (129.43, 171.83)} 
    NET {} {} {} {} {} {CU/FE_OFN61_RST} {} {0.000} {0.000} {0.014} {3.926} {0.481} {0.199} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.282} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.282} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1727
PATH 1728
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[2]} {CK}
  ENDPT {CU/cw3_reg[2]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.199}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.199}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.481}
    {} {Slack Time} {0.282}
  END_SLK_CLC
  SLK 0.282
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.282} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.279} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.232} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.232} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.152} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.148} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {-0.122} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {-0.121} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {-0.100} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {-0.100} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {-0.085} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {-0.085} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.008} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.020} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.156} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.441} {0.158} {} {} {} 
    INST {CU/FE_OFC61_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.041} {0.000} {0.014} {} {0.481} {0.199} {} {2} {(129.07, 172.16) (129.43, 171.83)} 
    NET {} {} {} {} {} {CU/FE_OFN61_RST} {} {0.000} {0.000} {0.014} {3.926} {0.481} {0.199} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.282} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.282} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1728
PATH 1729
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw4_reg[9]} {CK}
  ENDPT {CU/cw4_reg[9]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.199}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.199}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.481}
    {} {Slack Time} {0.282}
  END_SLK_CLC
  SLK 0.282
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.282} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.279} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.232} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.232} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.153} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.148} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {-0.122} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {-0.121} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {-0.100} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {-0.100} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {-0.085} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {-0.085} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.008} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.020} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.156} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.441} {0.158} {} {} {} 
    INST {CU/FE_OFC62_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.041} {0.000} {0.014} {} {0.481} {0.199} {} {2} {(127.93, 168.31) (128.29, 168.65)} 
    NET {} {} {} {} {} {CU/FE_OFN62_RST} {} {0.000} {0.000} {0.014} {3.878} {0.481} {0.199} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.282} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.282} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1729
PATH 1730
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {CU/cw3_reg[9]} {CK}
  ENDPT {CU/cw3_reg[9]} {RN} {DFFR_X1} {^} {leading} {CLK} {CLK(C)(P)(default)}
  BEGINPT {} {RST} {} {^} {leading} {@} {@(D)(P)(default)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.199}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.199}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.481}
    {} {Slack Time} {0.282}
  END_SLK_CLC
  SLK 0.282
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {RST} {^} {} {} {RST} {} {} {} {0.002} {78.954} {0.000} {-0.282} {} {36} {(91.67, 0.00) } 
    NET {} {} {} {} {} {RST} {} {0.003} {0.000} {0.008} {78.954} {0.003} {-0.279} {} {} {} 
    INST {FE_PHC157_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.047} {0.000} {0.021} {} {0.050} {-0.232} {} {1} {(91.07, 67.52) (91.45, 67.89)} 
    NET {} {} {} {} {} {FE_PHN157_RST} {} {0.000} {0.000} {0.021} {7.910} {0.050} {-0.232} {} {} {} 
    INST {FE_PHC156_RST} {A} {^} {Z} {^} {} {CLKBUF_X1} {0.079} {0.000} {0.046} {} {0.130} {-0.153} {} {1} {(87.08, 134.72) (87.46, 135.09)} 
    NET {} {} {} {} {} {FE_PHN156_RST} {} {0.004} {0.000} {0.046} {19.308} {0.134} {-0.148} {} {} {} 
    INST {FE_PHC158_RST} {A} {^} {Z} {^} {} {BUF_X16} {0.026} {0.000} {0.006} {} {0.160} {-0.122} {} {1} {(33.12, 160.97) (34.83, 160.59)} 
    NET {} {} {} {} {} {FE_PHN158_RST} {} {0.001} {0.000} {0.006} {7.370} {0.161} {-0.121} {} {} {} 
    INST {FE_PHC159_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.021} {0.000} {0.007} {} {0.182} {-0.100} {} {1} {(86.89, 132.97) (87.25, 132.63)} 
    NET {} {} {} {} {} {FE_PHN159_RST} {} {0.000} {0.000} {0.007} {1.876} {0.182} {-0.100} {} {} {} 
    INST {FE_OFC29_RST} {A} {^} {ZN} {v} {} {INV_X1} {0.015} {0.000} {0.010} {} {0.197} {-0.085} {} {2} {(86.70, 134.72) (86.87, 135.09)} 
    NET {} {} {} {} {} {FE_OFN29_RST} {} {0.000} {0.000} {0.010} {9.031} {0.197} {-0.085} {} {} {} 
    INST {FE_OFC30_RST} {A} {v} {ZN} {^} {} {INV_X2} {0.093} {0.000} {0.082} {} {0.290} {0.008} {} {42} {(86.13, 134.72) (86.32, 135.09)} 
    NET {} {} {} {} {} {FE_OFN30_RST} {} {0.012} {0.000} {0.083} {71.383} {0.303} {0.020} {} {} {} 
    INST {FE_OFC46_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.136} {0.000} {0.104} {} {0.438} {0.156} {} {24} {(118.05, 158.16) (118.41, 157.83)} 
    NET {} {} {} {} {} {FE_OFN46_RST} {} {0.002} {0.000} {0.104} {44.262} {0.441} {0.158} {} {} {} 
    INST {CU/FE_OFC62_RST} {A} {^} {Z} {^} {} {BUF_X1} {0.041} {0.000} {0.014} {} {0.481} {0.199} {} {2} {(127.93, 168.31) (128.29, 168.65)} 
    NET {} {} {} {} {} {CU/FE_OFN62_RST} {} {0.000} {0.000} {0.014} {3.878} {0.481} {0.199} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {2067.700} {0.000} {0.282} {} {1626} {(91.48, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {2067.700} {0.000} {0.282} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1730

