# *#Projeto CPU - InfraHW*
*Reposit√≥rio feito para as partes de verilog do projeto da disciplina Infraestrutura de Hardware 2021.1*

<p align="center">
  <img src="https://user-images.githubusercontent.com/80776185/143680771-785b152f-f7aa-411a-a46e-3f8d59491a51.gif" alt="animated" />
</p>
