<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › via › via_dmablit.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>via_dmablit.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* via_dmablit.h -- PCI DMA BitBlt support for the VIA Unichrome/Pro</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005 Thomas Hellstrom.</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sub license,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the</span>
<span class="cm"> * next paragraph) shall be included in all copies or substantial portions</span>
<span class="cm"> * of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,</span>
<span class="cm"> * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR</span>
<span class="cm"> * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE</span>
<span class="cm"> * USE OR OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *    Thomas Hellstrom.</span>
<span class="cm"> *    Register info from Digeo Inc.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _VIA_DMABLIT_H</span>
<span class="cp">#define _VIA_DMABLIT_H</span>

<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>

<span class="cp">#define VIA_NUM_BLIT_ENGINES 2</span>
<span class="cp">#define VIA_NUM_BLIT_SLOTS 8</span>

<span class="k">struct</span> <span class="n">_drm_via_descriptor</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_drm_via_sg_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">**</span><span class="n">pages</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">num_pages</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">_drm_via_descriptor</span> <span class="o">**</span><span class="n">desc_pages</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_desc_pages</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_desc</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_data_direction</span> <span class="n">direction</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">bounce_buffer</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">chain_start</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">free_on_sequence</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">descriptors_per_page</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">aborted</span><span class="p">;</span>
	<span class="k">enum</span> <span class="p">{</span>
		<span class="n">dr_via_device_mapped</span><span class="p">,</span>
		<span class="n">dr_via_desc_pages_alloc</span><span class="p">,</span>
		<span class="n">dr_via_pages_locked</span><span class="p">,</span>
		<span class="n">dr_via_pages_alloc</span><span class="p">,</span>
		<span class="n">dr_via_sg_init</span>
	<span class="p">}</span> <span class="n">state</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_sg_info_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_drm_via_blitq</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">cur_blit_handle</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">done_blit_handle</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">serviced</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">head</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">cur</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_free</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_outstanding</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">aborting</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_active</span><span class="p">;</span>
	<span class="n">drm_via_sg_info_t</span> <span class="o">*</span><span class="n">blits</span><span class="p">[</span><span class="n">VIA_NUM_BLIT_SLOTS</span><span class="p">];</span>
	<span class="n">spinlock_t</span> <span class="n">blit_lock</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span> <span class="n">blit_queue</span><span class="p">[</span><span class="n">VIA_NUM_BLIT_SLOTS</span><span class="p">];</span>
	<span class="n">wait_queue_head_t</span> <span class="n">busy_queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">wq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">timer_list</span> <span class="n">poll_timer</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_blitq_t</span><span class="p">;</span>


<span class="cm">/*</span>
<span class="cm"> *  PCI DMA Registers</span>
<span class="cm"> *  Channels 2 &amp; 3 don&#39;t seem to be implemented in hardware.</span>
<span class="cm"> */</span>

<span class="cp">#define VIA_PCI_DMA_MAR0            0xE40   </span><span class="cm">/* Memory Address Register of Channel 0 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_DAR0            0xE44   </span><span class="cm">/* Device Address Register of Channel 0 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_BCR0            0xE48   </span><span class="cm">/* Byte Count Register of Channel 0 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_DPR0            0xE4C   </span><span class="cm">/* Descriptor Pointer Register of Channel 0 */</span><span class="cp"></span>

<span class="cp">#define VIA_PCI_DMA_MAR1            0xE50   </span><span class="cm">/* Memory Address Register of Channel 1 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_DAR1            0xE54   </span><span class="cm">/* Device Address Register of Channel 1 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_BCR1            0xE58   </span><span class="cm">/* Byte Count Register of Channel 1 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_DPR1            0xE5C   </span><span class="cm">/* Descriptor Pointer Register of Channel 1 */</span><span class="cp"></span>

<span class="cp">#define VIA_PCI_DMA_MAR2            0xE60   </span><span class="cm">/* Memory Address Register of Channel 2 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_DAR2            0xE64   </span><span class="cm">/* Device Address Register of Channel 2 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_BCR2            0xE68   </span><span class="cm">/* Byte Count Register of Channel 2 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_DPR2            0xE6C   </span><span class="cm">/* Descriptor Pointer Register of Channel 2 */</span><span class="cp"></span>

<span class="cp">#define VIA_PCI_DMA_MAR3            0xE70   </span><span class="cm">/* Memory Address Register of Channel 3 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_DAR3            0xE74   </span><span class="cm">/* Device Address Register of Channel 3 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_BCR3            0xE78   </span><span class="cm">/* Byte Count Register of Channel 3 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_DPR3            0xE7C   </span><span class="cm">/* Descriptor Pointer Register of Channel 3 */</span><span class="cp"></span>

<span class="cp">#define VIA_PCI_DMA_MR0             0xE80   </span><span class="cm">/* Mode Register of Channel 0 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_MR1             0xE84   </span><span class="cm">/* Mode Register of Channel 1 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_MR2             0xE88   </span><span class="cm">/* Mode Register of Channel 2 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_MR3             0xE8C   </span><span class="cm">/* Mode Register of Channel 3 */</span><span class="cp"></span>

<span class="cp">#define VIA_PCI_DMA_CSR0            0xE90   </span><span class="cm">/* Command/Status Register of Channel 0 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_CSR1            0xE94   </span><span class="cm">/* Command/Status Register of Channel 1 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_CSR2            0xE98   </span><span class="cm">/* Command/Status Register of Channel 2 */</span><span class="cp"></span>
<span class="cp">#define VIA_PCI_DMA_CSR3            0xE9C   </span><span class="cm">/* Command/Status Register of Channel 3 */</span><span class="cp"></span>

<span class="cp">#define VIA_PCI_DMA_PTR             0xEA0   </span><span class="cm">/* Priority Type Register */</span><span class="cp"></span>

<span class="cm">/* Define for DMA engine */</span>
<span class="cm">/* DPR */</span>
<span class="cp">#define VIA_DMA_DPR_EC		(1&lt;&lt;1)	</span><span class="cm">/* end of chain */</span><span class="cp"></span>
<span class="cp">#define VIA_DMA_DPR_DDIE	(1&lt;&lt;2)	</span><span class="cm">/* descriptor done interrupt enable */</span><span class="cp"></span>
<span class="cp">#define VIA_DMA_DPR_DT		(1&lt;&lt;3)	</span><span class="cm">/* direction of transfer (RO) */</span><span class="cp"></span>

<span class="cm">/* MR */</span>
<span class="cp">#define VIA_DMA_MR_CM		(1&lt;&lt;0)	</span><span class="cm">/* chaining mode */</span><span class="cp"></span>
<span class="cp">#define VIA_DMA_MR_TDIE		(1&lt;&lt;1)	</span><span class="cm">/* transfer done interrupt enable */</span><span class="cp"></span>
<span class="cp">#define VIA_DMA_MR_HENDMACMD		(1&lt;&lt;7) </span><span class="cm">/* ? */</span><span class="cp"></span>

<span class="cm">/* CSR */</span>
<span class="cp">#define VIA_DMA_CSR_DE		(1&lt;&lt;0)	</span><span class="cm">/* DMA enable */</span><span class="cp"></span>
<span class="cp">#define VIA_DMA_CSR_TS		(1&lt;&lt;1)	</span><span class="cm">/* transfer start */</span><span class="cp"></span>
<span class="cp">#define VIA_DMA_CSR_TA		(1&lt;&lt;2)	</span><span class="cm">/* transfer abort */</span><span class="cp"></span>
<span class="cp">#define VIA_DMA_CSR_TD		(1&lt;&lt;3)	</span><span class="cm">/* transfer done */</span><span class="cp"></span>
<span class="cp">#define VIA_DMA_CSR_DD		(1&lt;&lt;4)	</span><span class="cm">/* descriptor done */</span><span class="cp"></span>
<span class="cp">#define VIA_DMA_DPR_EC          (1&lt;&lt;1)  </span><span class="cm">/* end of chain */</span><span class="cp"></span>



<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
