//  Catapult Ultra Synthesis 2024.1/1091966 (Production Release) Wed Feb 14 09:07:18 PST 2024
//  
//          Copyright (c) Siemens EDA, 1996-2024, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux m111061545@ws41:32212 3.10.0-1160.95.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v27.1_0.0, HLS_PKGS v27.1_0.0, 
//                       SIF_TOOLKITS v27.1_0.0, SIF_XILINX v27.1_0.0, 
//                       SIF_ALTERA v27.1_0.0, CCS_LIBS v27.1_0.0, 
//                       CDS_PPRO v2023.2_3, CDS_DesignChecker v2024.1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v23.2_0.16, 
//                       DesignPad v2.78_1.0, DesignAnalyzer 2024.1/1090934
//  
//  Start time Sun Apr  7 21:36:45 2024
# -------------------------------------------------
# Logging session transcript to file "/tmp/log32212c02dcef4.0"
dofile ./directives.tcl
# > solution new -state initial
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# solution.v2
# > solution options defaults
# > solution options set /Input/CppStandard c++11
# c++11
# > solution options set /Output/OutputVHDL false
# false
# > solution options set /Output/GenerateCycleNetlist false
# false
# > flow package require /SCVerify
# 10.4
# > solution file add ./fir.h -type CHEADER
# /INPUTFILES/1
# > solution file add ./decimator.h -type CHEADER
# /INPUTFILES/2
# > solution file add ./top_tb.cpp -type C++ -exclude true
# /INPUTFILES/3
# > solution file add ./top.h -type CHEADER
# /INPUTFILES/4
# > directive set -DESIGN_GOAL area
# /DESIGN_GOAL area
# > directive set -SPECULATE true
# /SPECULATE true
# > directive set -MERGEABLE true
# /MERGEABLE true
# > directive set -REGISTER_THRESHOLD 256
# /REGISTER_THRESHOLD 256
# > directive set -MEM_MAP_THRESHOLD 32
# /MEM_MAP_THRESHOLD 32
# > directive set -LOGIC_OPT false
# /LOGIC_OPT false
# > directive set -FSM_ENCODING none
# /FSM_ENCODING none
# > directive set -FSM_BINARY_ENCODING_THRESHOLD 64
# /FSM_BINARY_ENCODING_THRESHOLD 64
# > directive set -REG_MAX_FANOUT 0
# /REG_MAX_FANOUT 0
# > directive set -NO_X_ASSIGNMENTS true
# /NO_X_ASSIGNMENTS true
# > directive set -SAFE_FSM false
# /SAFE_FSM false
# > directive set -REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
# /REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
# > directive set -REGISTER_SHARING_LIMIT 0
# /REGISTER_SHARING_LIMIT 0
# > directive set -ASSIGN_OVERHEAD 0
# /ASSIGN_OVERHEAD 0
# > directive set -TIMING_CHECKS true
# /TIMING_CHECKS true
# > directive set -MUXPATH true
# /MUXPATH true
# > directive set -REALLOC true
# /REALLOC true
# > directive set -UNROLL no
# /UNROLL no
# > directive set -IO_MODE super
# /IO_MODE super
# > directive set -CHAN_IO_PROTOCOL use_library
# /CHAN_IO_PROTOCOL use_library
# > directive set -ARRAY_SIZE 1024
# /ARRAY_SIZE 1024
# > directive set -IDLE_SIGNAL {}
# /IDLE_SIGNAL {}
# > directive set -STALL_FLAG_SV off
# /STALL_FLAG_SV off
# > directive set -STALL_FLAG false
# /STALL_FLAG false
# > directive set -TRANSACTION_DONE_SIGNAL true
# /TRANSACTION_DONE_SIGNAL true
# > directive set -DONE_FLAG {}
# /DONE_FLAG {}
# > directive set -READY_FLAG {}
# /READY_FLAG {}
# > directive set -START_FLAG {}
# /START_FLAG {}
# > directive set -TRANSACTION_SYNC ready
# /TRANSACTION_SYNC ready
# > directive set -RESET_CLEARS_ALL_REGS use_library
# /RESET_CLEARS_ALL_REGS use_library
# > directive set -CLOCK_OVERHEAD 20.000000
# /CLOCK_OVERHEAD 20.000000
# > directive set -OPT_CONST_MULTS use_library
# /OPT_CONST_MULTS use_library
# > directive set -CHARACTERIZE_ROM false
# /CHARACTERIZE_ROM false
# > directive set -PROTOTYPE_ROM true
# /PROTOTYPE_ROM true
# > directive set -ROM_THRESHOLD 64
# /ROM_THRESHOLD 64
# > directive set -CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
# /CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
# > directive set -CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
# /CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
# > directive set -CLUSTER_OPT_CONSTANT_INPUTS true
# /CLUSTER_OPT_CONSTANT_INPUTS true
# > directive set -CLUSTER_RTL_SYN false
# /CLUSTER_RTL_SYN false
# > directive set -CLUSTER_FAST_MODE false
# /CLUSTER_FAST_MODE false
# > directive set -CLUSTER_TYPE combinational
# /CLUSTER_TYPE combinational
# > directive set -PROTOTYPING_ENGINE oasys
# /PROTOTYPING_ENGINE oasys
# > directive set -PIPELINE_RAMP_UP true
# /PIPELINE_RAMP_UP true
# > go new
# > go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Creating project directory '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/catapult.log"
# Front End called with arguments: -- /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/top.h /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/decimator.h /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/fir.h (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# $PROJECT_HOME/top.h(23): Pragma 'hls_design<top>' detected on routine 'top::run' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 6.08 seconds, memory usage 1513420kB, peak memory usage 1513420kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'top.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/top.h(9): Found top design routine 'top' specified by directive (CIN-52)
# $PROJECT_HOME/top.h(20): Inlining member function 'top::top' on object '' (CIN-64)
# $PROJECT_HOME/fir.h(17): Inlining member function 'fir::fir' on object '' (CIN-64)
# $PROJECT_HOME/fir.h(23): Synthesizing method 'fir::run' (CIN-13)
# $PROJECT_HOME/fir.h(23): Inlining member function 'fir::run' on object '' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2953): Inlining routine 'operator>><19, true>' (CIN-14)
# $PROJECT_HOME/fir.h(23): Optimizing block '/fir' ... (CIN-4)
# $PROJECT_HOME/fir.h(23): INOUT port 'input' is only used as an input. (OPT-10)
# $PROJECT_HOME/fir.h(24): INOUT port 'coeffs' is only used as an input. (OPT-10)
# $PROJECT_HOME/fir.h(25): INOUT port 'output' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/fir.h(17): Partition '/fir/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/fir.h(28): Loop '/fir/run/SHIFT' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/fir.h(35): Loop '/fir/run/MAC' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/top.h(20): Creating instance '/top/block0' of C Hierarchy 'fir' (CIN-204)
# $PROJECT_HOME/top.h(20): Creating instance '/top/block1' of C Hierarchy 'fir' (CIN-204)
# $PROJECT_HOME/decimator.h(17): Inlining member function 'decimator::decimator' on object '' (CIN-64)
# $PROJECT_HOME/decimator.h(22): Synthesizing method 'decimator::run' (CIN-13)
# $PROJECT_HOME/decimator.h(22): Inlining member function 'decimator::run' on object '' (CIN-64)
# $PROJECT_HOME/decimator.h(22): Optimizing block '/decimator' ... (CIN-4)
# $PROJECT_HOME/decimator.h(22): INOUT port 'din' is only used as an input. (OPT-10)
# $PROJECT_HOME/decimator.h(23): INOUT port 'dout' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/decimator.h(17): Partition '/decimator/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/top.h(20): Creating instance '/top/block2' of C Hierarchy 'decimator' (CIN-204)
# $PROJECT_HOME/top.h(24): Synthesizing method 'top::run' (CIN-13)
# $PROJECT_HOME/top.h(24): Inlining member function 'top::run' on object '' (CIN-64)
# $PROJECT_HOME/top.h(24): Optimizing block '/top' ... (CIN-4)
# $PROJECT_HOME/top.h(24): INOUT port 'din' is only used as an input. (OPT-10)
# $PROJECT_HOME/top.h(25): INOUT port 'coeffs' is only used as an input. (OPT-10)
# $PROJECT_HOME/top.h(26): INOUT port 'dout' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/top.h(20): Partition '/top/constructor' is found empty and is optimized away. (OPT-12)
# Design 'top' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'top.v1': elapsed time 4.01 seconds, memory usage 1513420kB, peak memory usage 1578956kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 53, Real ops = 6, Vars = 20 (SOL-21)
# > solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
# > solution library add ccs_sample_mem
# > go libraries
# Info: Starting transformation 'libraries' on solution 'top.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_dw_ops.lib' [CCS_DW_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: Component library 'nangate-45nm_beh' created with a newer version of Catapult Library Builder, 2024.2/1091566 > 2024.1/1091966 (LIB-83)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'top.v1': elapsed time 0.41 seconds, memory usage 1513420kB, peak memory usage 1578956kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 53, Real ops = 6, Vars = 20 (SOL-21)
# > directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# > go assembly
# Info: Starting transformation 'assembly' on solution 'top.v1' (SOL-8)
# Info: $PROJECT_HOME/top.h(24): Partition '/top/run' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/top.h(25): Variable '/top/coeffs' connected to multiple blocks (ASM-35)
# Info: Completed transformation 'assembly' on solution 'top.v1': elapsed time 0.37 seconds, memory usage 1513420kB, peak memory usage 1578956kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 53, Real ops = 8, Vars = 23 (SOL-21)
# > go assembly
# > end dofile ./directives.tcl
go extract
# Info: Starting transformation 'loops' on solution 'top.v1' (SOL-8)
# $PROJECT_HOME/decimator.h(22): Loop '/top/decimator/run/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(28): Loop '/top/fir/run/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(35): Loop '/top/fir/run/MAC' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(23): Loop '/top/fir/run/main' is left rolled. (LOOP-4)
# Loop '/top/fir/run/MAC' is merged and folded into Loop 'SHIFT' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'top.v1': elapsed time 0.38 seconds, memory usage 1587152kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 9, Vars = 26 (SOL-21)
# Info: Starting transformation 'memories' on solution 'top.v1' (SOL-8)
# Error: $PROJECT_HOME/top.h(25): Resource '/top/coeffs:rsc' with variable connected to multiple sub-blocks not mapped to '[DirectInput]' (MEM-71)
# Info: Completed transformation 'assembly' on solution 'top.v1': elapsed time 0.07 seconds, memory usage 1587152kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 58, Real ops = 9, Vars = 26 (SOL-21)
# Error: incomplete memory allocation
directive set /top/coeffs:rsc -MAP_TO_MODULE {[DirectInput]}
# Info: Branching solution 'top.v2' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v2/CDesignChecker/design_checker.sh'
# /top/coeffs:rsc/MAP_TO_MODULE {[DirectInput]}
directive set /top/connect1:cns -FIFO_DEPTH 0
# /top/connect1:cns/FIFO_DEPTH 0
directive set /top/connect0:cns -FIFO_DEPTH 1
# /top/connect0:cns/FIFO_DEPTH 1
directive set /top/connect0:cns -FIFO_DEPTH 0
# /top/connect0:cns/FIFO_DEPTH 0
go extract
# Info: Starting transformation 'loops' on solution 'top.v2' (SOL-8)
# $PROJECT_HOME/decimator.h(22): Loop '/top/decimator/run/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(28): Loop '/top/fir/run/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(35): Loop '/top/fir/run/MAC' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(23): Loop '/top/fir/run/main' is left rolled. (LOOP-4)
# Loop '/top/fir/run/MAC' is merged and folded into Loop 'SHIFT' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'top.v2': elapsed time 0.40 seconds, memory usage 1587152kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 9, Vars = 26 (SOL-21)
# Info: Starting transformation 'memories' on solution 'top.v2' (SOL-8)
# Info: Completed transformation 'memories' on solution 'top.v2': elapsed time 0.23 seconds, memory usage 1587152kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 100, Real ops = 32, Vars = 36 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'top.v2' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'top.v2': elapsed time 0.02 seconds, memory usage 1587152kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 100, Real ops = 32, Vars = 36 (SOL-21)
# Info: Starting transformation 'architect' on solution 'top.v2' (SOL-8)
# Design 'top' contains '39' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v2/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'top.v2': elapsed time 0.17 seconds, memory usage 1587152kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 209, Real ops = 39, Vars = 59 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'top.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled SEQUENTIAL '/top/decimator/run' (total length 3 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/decimator.h(22): Initial schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 31.48, 19.15, 50.63 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/decimator.h(22): Final schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 12.43, 19.15, 31.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir.h(28): Prescheduled LOOP '/top/fir/run/SHIFT' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/top/fir/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/top/fir/run/run:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled SEQUENTIAL '/top/fir/run' (total length 10 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir.h(23): Initial schedule of SEQUENTIAL '/top/fir/run': Latency = 9, Area (Datapath, Register, Total) = 1556.12, 989.52, 2545.64 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir.h(23): Final schedule of SEQUENTIAL '/top/fir/run': Latency = 8, Area (Datapath, Register, Total) = 798.38, 989.52, 1787.90 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect0' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect1' (HIER-22)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'top.v2': elapsed time 0.27 seconds, memory usage 1587152kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 209, Real ops = 39, Vars = 59 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'top.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
# Global signal 'input:rsc.rdy' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.vld' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
# Info: $PROJECT_HOME/fir.h(30): Creating buffer for wait controller for component 'input:rsc' (SCHD-46)
# Global signal 'output:rsc.rdy' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.vld' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'din:rsc.rdy' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Global signal 'din:rsc.vld' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Global signal 'din:rsc.dat' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Info: $PROJECT_HOME/decimator.h(27): Creating buffer for wait controller for component 'din:rsc' (SCHD-46)
# Global signal 'dout:rsc.rdy' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Global signal 'dout:rsc.vld' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Global signal 'dout:rsc.dat' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'top.v2': elapsed time 2.82 seconds, memory usage 1587152kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 334, Real ops = 50, Vars = 164 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'top.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'top.v2': elapsed time 0.58 seconds, memory usage 1587152kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 364, Real ops = 142, Vars = 168 (SOL-21)
# Info: Starting transformation 'instance' on solution 'top.v2' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'top.v2': elapsed time 0.79 seconds, memory usage 1587152kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 361, Real ops = 141, Vars = 341 (SOL-21)
# Info: Starting transformation 'extract' on solution 'top.v2' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Generating SCVerify ccs_wrapper_top.v
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v2/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v2/concat_sim_rtl.v
# Generating SCVerify testbench files
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'top.v2': elapsed time 2.87 seconds, memory usage 1587152kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 361, Real ops = 141, Vars = 168 (SOL-21)
go assembly
directive set /top/decimator/run/main -UNROLL 2
# Info: Branching solution 'top.v3' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v3/CDesignChecker/design_checker.sh'
# /top/decimator/run/main/UNROLL 2
directive set /top/decimator/run/main -PIPELINE_INIT_INTERVAL 1
# /top/decimator/run/main/PIPELINE_INIT_INTERVAL 1
directive set /top/fir/run/main -UNROLL 2
# /top/fir/run/main/UNROLL 2
directive set /top/fir/run/main -PIPELINE_INIT_INTERVAL 1
# /top/fir/run/main/PIPELINE_INIT_INTERVAL 1
go extract
# Info: Starting transformation 'loops' on solution 'top.v3' (SOL-8)
# $PROJECT_HOME/decimator.h(22): Loop '/top/decimator/run/main' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/fir.h(28): Loop '/top/fir/run/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(35): Loop '/top/fir/run/MAC' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(23): Loop '/top/fir/run/main' is being partially unrolled 2 times. (LOOP-3)
# Loop '/top/fir/run/main-1:MAC' is merged and folded into Loop 'main-1:SHIFT' (LOOP-9)
# Loop '/top/fir/run/main-2:MAC' is merged and folded into Loop 'main-2:SHIFT' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'top.v3': elapsed time 1.14 seconds, memory usage 1586648kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 90, Real ops = 15, Vars = 31 (SOL-21)
# Info: Starting transformation 'memories' on solution 'top.v3' (SOL-8)
# Info: Completed transformation 'memories' on solution 'top.v3': elapsed time 0.30 seconds, memory usage 1586648kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 167, Real ops = 61, Vars = 44 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'top.v3' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'top.v3': elapsed time 0.04 seconds, memory usage 1586648kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 167, Real ops = 61, Vars = 44 (SOL-21)
# Info: Starting transformation 'architect' on solution 'top.v3' (SOL-8)
# Design 'top' contains '109' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'top.v3': elapsed time 0.25 seconds, memory usage 1586648kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 341, Real ops = 109, Vars = 84 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'top.v3' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled SEQUENTIAL '/top/decimator/run' (total length 3 c-steps) (SCHD-8)
# Error:  insufficient resources 'ccs_ioport.ccs_in_wait(5,8)' to schedule '/top/decimator/run'. 2 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/decimator.h(22):  please merge accesses to 'din:rsc' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'top.v3': elapsed time 0.05 seconds, memory usage 1586648kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 341, Real ops = 109, Vars = 84 (SOL-21)
# Error: Design 'top' could not schedule partition '/top/decimator/run' - resource competition
go assembly
directive set /top/decimator/run/main -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'top.v4' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v4/CDesignChecker/design_checker.sh'
# /top/decimator/run/main/PIPELINE_INIT_INTERVAL 0
directive set /top/decimator/run/main -UNROLL no
# /top/decimator/run/main/UNROLL no
go extract
# Info: Starting transformation 'loops' on solution 'top.v4' (SOL-8)
# $PROJECT_HOME/decimator.h(22): Loop '/top/decimator/run/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(28): Loop '/top/fir/run/SHIFT' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(35): Loop '/top/fir/run/MAC' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(23): Loop '/top/fir/run/main' is being partially unrolled 2 times. (LOOP-3)
# Loop '/top/fir/run/main-1:MAC' is merged and folded into Loop 'main-1:SHIFT' (LOOP-9)
# Loop '/top/fir/run/main-2:MAC' is merged and folded into Loop 'main-2:SHIFT' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'top.v4': elapsed time 1.07 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 88, Real ops = 15, Vars = 30 (SOL-21)
# Info: Starting transformation 'memories' on solution 'top.v4' (SOL-8)
# Info: Completed transformation 'memories' on solution 'top.v4': elapsed time 0.31 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 165, Real ops = 61, Vars = 43 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'top.v4' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'top.v4': elapsed time 0.02 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 165, Real ops = 61, Vars = 43 (SOL-21)
# Info: Starting transformation 'architect' on solution 'top.v4' (SOL-8)
# Design 'top' contains '109' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'top.v4': elapsed time 0.23 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 339, Real ops = 109, Vars = 83 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'top.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled SEQUENTIAL '/top/decimator/run' (total length 3 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/decimator.h(22): Initial schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 31.48, 19.15, 50.63 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/decimator.h(22): Final schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 12.43, 19.15, 31.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/top/fir/run/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/top/fir/run/run:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled SEQUENTIAL '/top/fir/run' (total length 3 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir.h(23): Initial schedule of SEQUENTIAL '/top/fir/run': Latency = 17, Area (Datapath, Register, Total) = 2849.65, 1334.26, 4183.90 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Input operation 'MAC:asn#8' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Input operation 'MAC:asn#9' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Input operation 'MAC:asn#10' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Input operation 'MAC:asn#11' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Input operation 'MAC:asn#12' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Input operation 'MAC:asn#13' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Input operation 'MAC:asn#14' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Input operation 'MAC:asn#15' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Info: $PROJECT_HOME/fir.h(23): Final schedule of SEQUENTIAL '/top/fir/run': Latency = 17, Area (Datapath, Register, Total) = 1697.15, 1219.34, 2916.49 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect0' overriding computed fifo_depth of 2 (HIER-35)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect1' overriding computed fifo_depth of 1 (HIER-35)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'top.v4': elapsed time 0.48 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 339, Real ops = 109, Vars = 83 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'top.v4' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
# Global signal 'input:rsc.rdy' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.vld' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
# Info: $PROJECT_HOME/fir.h(30): Creating buffer for wait controller for component 'input:rsc' (SCHD-46)
# Global signal 'output:rsc.rdy' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.vld' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'din:rsc.rdy' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Global signal 'din:rsc.vld' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Global signal 'din:rsc.dat' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Info: $PROJECT_HOME/decimator.h(27): Creating buffer for wait controller for component 'din:rsc' (SCHD-46)
# Global signal 'dout:rsc.rdy' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Global signal 'dout:rsc.vld' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Global signal 'dout:rsc.dat' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Info: $PROJECT_HOME/fir.h(23): Loop '/top/fir/run/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'top.v4': elapsed time 3.94 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 600, Real ops = 132, Vars = 270 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'top.v4' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'top.v4': elapsed time 0.91 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 561, Real ops = 275, Vars = 258 (SOL-21)
# Info: Starting transformation 'instance' on solution 'top.v4' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'top.v4': elapsed time 1.13 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 510, Real ops = 255, Vars = 492 (SOL-21)
# Info: Starting transformation 'extract' on solution 'top.v4' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Generating SCVerify ccs_wrapper_top.v
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v4/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v4/concat_sim_rtl.v
# Generating SCVerify testbench files
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'top.v4': elapsed time 3.16 seconds, memory usage 1586544kB, peak memory usage 1587152kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 507, Real ops = 256, Vars = 245 (SOL-21)
go assembly
directive set /top/fir/run/main -UNROLL no
# Info: Branching solution 'top.v5' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v5/CDesignChecker/design_checker.sh'
# /top/fir/run/main/UNROLL no
directive set /top/fir/run/main -PIPELINE_INIT_INTERVAL 0
# /top/fir/run/main/PIPELINE_INIT_INTERVAL 0
directive set /top/decimator/run/main -UNROLL 2
# /top/decimator/run/main/UNROLL 2
directive set /top/decimator/run/main -PIPELINE_INIT_INTERVAL 1
# /top/decimator/run/main/PIPELINE_INIT_INTERVAL 1
directive set /top/fir/run/SHIFT -UNROLL yes
# /top/fir/run/SHIFT/UNROLL yes
directive set /top/fir/run/MAC -UNROLL yes
# /top/fir/run/MAC/UNROLL yes
go extract
# Info: Starting transformation 'loops' on solution 'top.v5' (SOL-8)
# $PROJECT_HOME/decimator.h(22): Loop '/top/decimator/run/main' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/fir.h(28): Loop '/top/fir/run/SHIFT' is being fully unrolled (8 times). (LOOP-7)
# $PROJECT_HOME/fir.h(35): Loop '/top/fir/run/MAC' is being fully unrolled (8 times). (LOOP-7)
# $PROJECT_HOME/fir.h(23): Loop '/top/fir/run/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'top.v5': elapsed time 0.27 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 76, Real ops = 12, Vars = 31 (SOL-21)
# Info: Starting transformation 'memories' on solution 'top.v5' (SOL-8)
# Info: Completed transformation 'memories' on solution 'top.v5': elapsed time 0.13 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 66, Real ops = 12, Vars = 31 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'top.v5' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'top.v5': elapsed time 0.03 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 66, Real ops = 12, Vars = 31 (SOL-21)
# Info: Starting transformation 'architect' on solution 'top.v5' (SOL-8)
# Design 'top' contains '21' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'top.v5': elapsed time 0.10 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 103, Real ops = 21, Vars = 38 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'top.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled SEQUENTIAL '/top/decimator/run' (total length 3 c-steps) (SCHD-8)
# Error:  insufficient resources 'ccs_ioport.ccs_in_wait(5,8)' to schedule '/top/decimator/run'. 2 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/decimator.h(22):  please merge accesses to 'din:rsc' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'top.v5': elapsed time 0.05 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 103, Real ops = 21, Vars = 38 (SOL-21)
# Error: Design 'top' could not schedule partition '/top/decimator/run' - resource competition
go assembly
directive set /top/decimator/run/main -UNROLL no
# Info: Branching solution 'top.v6' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v6/CDesignChecker/design_checker.sh'
# /top/decimator/run/main/UNROLL no
go extract
# Info: Starting transformation 'loops' on solution 'top.v6' (SOL-8)
# $PROJECT_HOME/decimator.h(22): Loop '/top/decimator/run/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(28): Loop '/top/fir/run/SHIFT' is being fully unrolled (8 times). (LOOP-7)
# $PROJECT_HOME/fir.h(35): Loop '/top/fir/run/MAC' is being fully unrolled (8 times). (LOOP-7)
# $PROJECT_HOME/fir.h(23): Loop '/top/fir/run/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'top.v6': elapsed time 0.20 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 74, Real ops = 12, Vars = 30 (SOL-21)
# Info: Starting transformation 'memories' on solution 'top.v6' (SOL-8)
# Info: Completed transformation 'memories' on solution 'top.v6': elapsed time 0.11 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 64, Real ops = 12, Vars = 30 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'top.v6' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'top.v6': elapsed time 0.02 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 64, Real ops = 12, Vars = 30 (SOL-21)
# Info: Starting transformation 'architect' on solution 'top.v6' (SOL-8)
# Design 'top' contains '21' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'top.v6': elapsed time 0.10 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 101, Real ops = 21, Vars = 37 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'top.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled SEQUENTIAL '/top/decimator/run' (total length 3 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/decimator.h(22): Initial schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 31.48, 19.15, 50.63 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/decimator.h(22): Final schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 12.43, 19.15, 31.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/top/fir/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/top/fir/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled SEQUENTIAL '/top/fir/run' (total length 3 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir.h(23): Initial schedule of SEQUENTIAL '/top/fir/run': Latency = 1, Area (Datapath, Register, Total) = 7035.13, 357.50, 7392.63 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir.h(23): Final schedule of SEQUENTIAL '/top/fir/run': Latency = 8, Area (Datapath, Register, Total) = 789.61, 842.69, 1632.29 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect0' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect1' (HIER-22)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'top.v6': elapsed time 0.18 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 101, Real ops = 21, Vars = 37 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'top.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
# Global signal 'input:rsc.rdy' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.vld' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
# Info: $PROJECT_HOME/fir.h(30): Creating buffer for wait controller for component 'input:rsc' (SCHD-46)
# Global signal 'output:rsc.rdy' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.vld' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'din:rsc.rdy' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Global signal 'din:rsc.vld' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Global signal 'din:rsc.dat' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Info: $PROJECT_HOME/decimator.h(27): Creating buffer for wait controller for component 'din:rsc' (SCHD-46)
# Global signal 'dout:rsc.rdy' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Global signal 'dout:rsc.vld' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Global signal 'dout:rsc.dat' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Info: $PROJECT_HOME/decimator.h(22): Loop '/top/decimator/run/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'top.v6': elapsed time 1.96 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 326, Real ops = 47, Vars = 189 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'top.v6' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'MAC-3:mul.itm' for variables 'MAC-3:mul.itm, MAC-5:mul.itm, MAC-7:mul.itm, MAC-2:mul.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'MAC:acc#8.itm' for variables 'MAC:acc#8.itm, MAC:acc#6.itm, SHIFT:if:asn.ncse.sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'top.v6': elapsed time 0.51 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 312, Real ops = 98, Vars = 191 (SOL-21)
# Info: Starting transformation 'instance' on solution 'top.v6' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'top.v6': elapsed time 0.79 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 335, Real ops = 90, Vars = 301 (SOL-21)
# Info: Starting transformation 'extract' on solution 'top.v6' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Generating SCVerify ccs_wrapper_top.v
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v6/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v6/concat_sim_rtl.v
# Generating SCVerify testbench files
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'top.v6': elapsed time 2.87 seconds, memory usage 1652124kB, peak memory usage 1652124kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 327, Real ops = 93, Vars = 191 (SOL-21)
go assembly
directive set /top/fir/run/main -PIPELINE_INIT_INTERVAL 1
# Info: Branching solution 'top.v7' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v7/CDesignChecker/design_checker.sh'
# /top/fir/run/main/PIPELINE_INIT_INTERVAL 1
go extract
# Info: Starting transformation 'loops' on solution 'top.v7' (SOL-8)
# $PROJECT_HOME/decimator.h(22): Loop '/top/decimator/run/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/fir.h(28): Loop '/top/fir/run/SHIFT' is being fully unrolled (8 times). (LOOP-7)
# $PROJECT_HOME/fir.h(35): Loop '/top/fir/run/MAC' is being fully unrolled (8 times). (LOOP-7)
# $PROJECT_HOME/fir.h(23): Loop '/top/fir/run/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'top.v7': elapsed time 0.21 seconds, memory usage 1652124kB, peak memory usage 1652128kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 74, Real ops = 12, Vars = 30 (SOL-21)
# Info: Starting transformation 'memories' on solution 'top.v7' (SOL-8)
# Info: Completed transformation 'memories' on solution 'top.v7': elapsed time 0.13 seconds, memory usage 1652124kB, peak memory usage 1652128kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 64, Real ops = 12, Vars = 30 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'top.v7' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'top.v7': elapsed time 0.03 seconds, memory usage 1652124kB, peak memory usage 1652128kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 64, Real ops = 12, Vars = 30 (SOL-21)
# Info: Starting transformation 'architect' on solution 'top.v7' (SOL-8)
# Design 'top' contains '21' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'top.v7': elapsed time 0.09 seconds, memory usage 1652124kB, peak memory usage 1652128kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 101, Real ops = 21, Vars = 37 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'top.v7' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled LOOP '/top/decimator/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/decimator.h(22): Prescheduled SEQUENTIAL '/top/decimator/run' (total length 3 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/decimator.h(22): Initial schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 31.48, 19.15, 50.63 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/decimator.h(22): Final schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 12.43, 19.15, 31.58 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/top/fir/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled LOOP '/top/fir/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/fir.h(23): Prescheduled SEQUENTIAL '/top/fir/run' (total length 3 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir.h(23): Initial schedule of SEQUENTIAL '/top/fir/run': Latency = 1, Area (Datapath, Register, Total) = 7035.13, 357.50, 7392.63 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir.h(23): Final schedule of SEQUENTIAL '/top/fir/run': Latency = 1, Area (Datapath, Register, Total) = 2807.89, 357.50, 3165.40 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect0' overriding computed fifo_depth of 1 (HIER-35)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect1' overriding computed fifo_depth of 1 (HIER-35)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'top.v7': elapsed time 0.18 seconds, memory usage 1652124kB, peak memory usage 1652128kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 101, Real ops = 21, Vars = 37 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'top.v7' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
# Global signal 'input:rsc.rdy' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.vld' added to design 'fir' for component 'input:rsci' (LIB-3)
# Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
# Info: $PROJECT_HOME/fir.h(30): Creating buffer for wait controller for component 'input:rsc' (SCHD-46)
# Global signal 'output:rsc.rdy' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.vld' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
# Global signal 'din:rsc.rdy' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Global signal 'din:rsc.vld' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Global signal 'din:rsc.dat' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Info: $PROJECT_HOME/decimator.h(27): Creating buffer for wait controller for component 'din:rsc' (SCHD-46)
# Global signal 'dout:rsc.rdy' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Global signal 'dout:rsc.vld' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Global signal 'dout:rsc.dat' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Info: $PROJECT_HOME/decimator.h(22): Loop '/top/decimator/run/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/fir.h(23): Loop '/top/fir/run/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'top.v7': elapsed time 1.91 seconds, memory usage 1652124kB, peak memory usage 1652128kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 337, Real ops = 62, Vars = 224 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'top.v7' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'top.v7': elapsed time 0.47 seconds, memory usage 1652124kB, peak memory usage 1652128kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 292, Real ops = 85, Vars = 218 (SOL-21)
# Info: Starting transformation 'instance' on solution 'top.v7' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'top.v7': elapsed time 0.70 seconds, memory usage 1652124kB, peak memory usage 1652128kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 292, Real ops = 85, Vars = 274 (SOL-21)
# Info: Starting transformation 'extract' on solution 'top.v7' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Generating SCVerify ccs_wrapper_top.v
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v7/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v7/concat_sim_rtl.v
# Generating SCVerify testbench files
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'top.v7': elapsed time 2.78 seconds, memory usage 1652124kB, peak memory usage 1652128kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 292, Real ops = 85, Vars = 218 (SOL-21)
solution remove -solution top.v3
# top.v3
solution remove -solution top.v4
# top.v4
solution remove -solution top.v5
# top.v5
solution remove -solution top.v6
# top.v6
solution remove -solution top.v1
# top.v1
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v7'
#     /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/rtl_v_msim'
# mkdir -p scverify/rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/../modelsim.ini'
# cat "/usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/../modelsim.ini" >scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/mgc_hls'
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlib scverify/rtl_v_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/rtl_v_msim/mgc_hls'
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vmap mgc_hls \$SCVLIBS/scverify/rtl_v_msim/mgc_hls
# QuestaSim-64 vmap 2021.1_1 Lib Mapping Utility 2021.02 Feb 21 2021
# vmap mgc_hls $SCVLIBS/scverify/rtl_v_msim/mgc_hls 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/work'
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlib scverify/rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/rtl_v_msim/work'
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vmap work \$SCVLIBS/scverify/rtl_v_msim/work
# QuestaSim-64 vmap 2021.1_1 Lib Mapping Utility 2021.02 Feb 21 2021
# vmap work $SCVLIBS/scverify/rtl_v_msim/work 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/bin/tclsh8.5 /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/top.v7/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/top.v7/.dut_inst_info.tcl ./Catapult/top.v7/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/top.v7/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/top.v7/.dut_inst_info.tcl ./Catapult/top.v7/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 21:47:30 on Apr 07,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v 
# -- Compiling module ccs_in_wait_v1
# 
# Top level modules:
# 	ccs_in_wait_v1
# End time: 21:47:30 on Apr 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work mgc_hls     /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 21:47:30 on Apr 07,2024
# vlog -work mgc_hls /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v 
# -- Compiling module ccs_out_wait_v1
# 
# Top level modules:
# 	ccs_out_wait_v1
# End time: 21:47:30 on Apr 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: rtl.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work work     rtl.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 21:47:30 on Apr 07,2024
# vlog -work work rtl.v 
# -- Compiling module fir_run_run_fsm
# -- Compiling module fir_run_staller
# -- Compiling module fir_run_output_rsci_output_wait_dp
# -- Compiling module fir_run_output_rsci_output_wait_ctrl
# -- Compiling module fir_run_input_rsci_input_wait_dp
# -- Compiling module fir_run_input_rsci_input_wait_ctrl
# -- Compiling module decimator_run_run_fsm
# -- Compiling module decimator_run_staller
# -- Compiling module decimator_run_dout_rsci_dout_wait_dp
# -- Compiling module decimator_run_dout_rsci_dout_wait_ctrl
# -- Compiling module decimator_run_din_rsci_din_wait_dp
# -- Compiling module decimator_run_din_rsci_din_wait_ctrl
# -- Compiling module fir_run_output_rsci
# -- Compiling module fir_run_input_rsci
# -- Compiling module decimator_run_dout_rsci
# -- Compiling module decimator_run_din_rsci
# -- Compiling module fir_run
# -- Compiling module decimator_run
# -- Compiling module fir
# -- Compiling module decimator
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:47:31 on Apr 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: scverify/ccs_wrapper_top.v
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vlog -work work     scverify/ccs_wrapper_top.v
# QuestaSim-64 vlog 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 21:47:31 on Apr 07,2024
# vlog -work work scverify/ccs_wrapper_top.v 
# -- Compiling module ccs_wrapper
# 
# Top level modules:
# 	ccs_wrapper
# End time: 21:47:31 on Apr 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../top_tb.cpp
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG  -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top -DCCS_DESIGN_FUNC_top_run -DCCS_DESIGN_TOP_top -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/shared/include -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/hls_pkgs/src -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../top_tb.cpp
# Start time: 21:47:31 on Apr 07,2024
# 
# QuestaSim-64 sccom 2021.1_1 compiler 2021.02 Feb 21 2021
# 
# In file included from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc:84,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc.h:219,
#                  from /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/shared/include/mc_scverify.h:201,
#                  from ../../fir.h:11,
#                  from ../../top.h:6,
#                  from ../../top_tb.cpp:6:
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# End time: 21:47:33 on Apr 07,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG  -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top -DCCS_DESIGN_FUNC_top_run -DCCS_DESIGN_TOP_top -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/shared/include -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/hls_pkgs/src -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 21:47:33 on Apr 07,2024
# 
# QuestaSim-64 sccom 2021.1_1 compiler 2021.02 Feb 21 2021
# 
# In file included from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc:84,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc.h:219,
#                  from /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/shared/include/mc_scverify.h:201,
#                  from ./../../fir.h:11,
#                  from ./../../top.h:6,
#                  from scverify/mc_testbench.h:31,
#                  from scverify/mc_testbench.cpp:18:
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# End time: 21:47:36 on Apr 07,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG  -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top -DCCS_DESIGN_FUNC_top_run -DCCS_DESIGN_TOP_top -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/shared/include -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/hls_pkgs/src -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/siflibs -I/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 21:47:36 on Apr 07,2024
# 
# QuestaSim-64 sccom 2021.1_1 compiler 2021.02 Feb 21 2021
# 
# In file included from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc:84,
#                  from /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/systemc.h:219,
#                  from /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/shared/include/mc_scverify.h:201,
#                  from ./../../fir.h:11,
#                  from ./../../top.h:6,
#                  from scverify/mc_testbench.h:31,
#                  from scverify/scverify_top.cpp:4:
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/usr/cadtool/mentor/Catapult/2024.1/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 21:47:42 on Apr 07,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/sccom -link   
# sccom -link 
# Start time: 21:47:42 on Apr 07,2024
# 
# QuestaSim-64 sccom 2021.1_1 compiler 2021.02 Feb 21 2021
# End time: 21:47:43 on Apr 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /usr/cadtool/mentor/Questa_Sim/2021.1_1/questasim/bin/vopt +acc=anpr    -L "./Catapult/top.v7/scverify/rtl_v_msim/mgc_hls" -L "./Catapult/top.v7/scverify/rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 2021.1_1 Compiler 2021.02 Feb 21 2021
# Start time: 21:47:43 on Apr 07,2024
# vopt "+acc=anpr" -L ./Catapult/top.v7/scverify/rtl_v_msim/mgc_hls -L ./Catapult/top.v7/scverify/rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v7/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# -- Loading systemc module /home/m111/m111061545/lab_catapult/catapult-for-soc-course/lab1_fir/03_multi_blks/Catapult/top.v7/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module ccs_wrapper
# -- Loading module top
# -- Loading module fir
# -- Loading module fir_run
# -- Loading module fir_run_input_rsci
# -- Loading module ./Catapult/top.v7/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1
# -- Loading module fir_run_input_rsci_input_wait_ctrl
# -- Loading module fir_run_input_rsci_input_wait_dp
# -- Loading module fir_run_output_rsci
# -- Loading module ./Catapult/top.v7/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1
# -- Loading module fir_run_output_rsci_output_wait_ctrl
# -- Loading module fir_run_output_rsci_output_wait_dp
# -- Loading module fir_run_staller
# -- Loading module fir_run_run_fsm
# -- Loading module decimator
# -- Loading module decimator_run
# -- Loading module decimator_run_din_rsci
# -- Loading module decimator_run_din_rsci_din_wait_ctrl
# -- Loading module decimator_run_din_rsci_din_wait_dp
# -- Loading module decimator_run_dout_rsci
# -- Loading module decimator_run_dout_rsci_dout_wait_ctrl
# -- Loading module decimator_run_dout_rsci_dout_wait_dp
# -- Loading module decimator_run_staller
# -- Loading module decimator_run_run_fsm
# Optimizing 26 design-units (inlining 0/38 module instances, 0/13 systemc instances):
# -- Optimizing module fir_run(fast)
# -- Optimizing module decimator_run(fast)
# -- Optimizing module fir_run_input_rsci_input_wait_dp(fast)
# -- Optimizing module decimator_run_din_rsci_din_wait_dp(fast)
# -- Optimizing module top(fast)
# -- Optimizing module fir_run_input_rsci(fast)
# -- Optimizing module decimator_run_din_rsci(fast)
# -- Optimizing module fir_run_run_fsm(fast)
# -- Optimizing module decimator_run_run_fsm(fast)
# -- Optimizing module fir_run_output_rsci(fast)
# -- Optimizing module decimator_run_dout_rsci(fast)
# -- Optimizing module fir_run_output_rsci_output_wait_dp(fast)
# -- Optimizing module decimator_run_dout_rsci_dout_wait_dp(fast)
# -- Optimizing module ./Catapult/top.v7/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast)
# -- Optimizing module ./Catapult/top.v7/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast)
# -- Optimizing module ./Catapult/top.v7/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__1)
# -- Optimizing module ./Catapult/top.v7/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__1)
# -- Optimizing module fir_run_input_rsci_input_wait_ctrl(fast)
# -- Optimizing module fir_run_output_rsci_output_wait_ctrl(fast)
# -- Optimizing module decimator_run_din_rsci_din_wait_ctrl(fast)
# -- Optimizing module decimator_run_dout_rsci_dout_wait_ctrl(fast)
# -- Optimizing module fir(fast)
# -- Optimizing module ccs_wrapper(fast)
# -- Optimizing module decimator(fast)
# -- Optimizing module fir_run_staller(fast)
# -- Optimizing module decimator_run_staller(fast)
# Optimized design name is scverify_top_opt
# End time: 21:47:43 on Apr 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
#     /usr/cadtool/mentor/Catapult/2024.1/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
quit
// Finish time Sun Apr  7 21:49:31 2024, time elapsed 12:46, peak memory 1.58GB, exit status 0
