Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/vio1.v" in library work
Compiling verilog file "ipcore_dir/ila1.v" in library work
Module <vio1> compiled
Compiling verilog file "ipcore_dir/icon1.v" in library work
Module <ila1> compiled
Compiling verilog file "../alu32.v" in library work
Compiling verilog include file "parameters.v"
Module <icon1> compiled
Compiling verilog file "../top.v" in library work
Compiling verilog include file "parameters.v"
Module <ALU32> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <ALU32> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
WARNING:Xst:2211 - "ipcore_dir/icon1.v" line 41: Instantiating black box module <icon1>.
WARNING:Xst:2211 - "ipcore_dir/vio1.v" line 46: Instantiating black box module <vio1>.
WARNING:Xst:2211 - "ipcore_dir/ila1.v" line 52: Instantiating black box module <ila1>.
Module <top> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <icon_inst> in unit <top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <icon_inst> in unit <top>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <vio_inst> in unit <top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <vio_inst> in unit <top>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <ila_inst> in unit <top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ila_inst> in unit <top>.
Analyzing module <ALU32> in library <work>.
Module <ALU32> is correct for synthesis.
 
    Set property "SYN_NOPRUNE = 1" for unit <icon1>.
    Set property "SYN_NOPRUNE = 1" for unit <vio1>.
    Set property "SYN_NOPRUNE = 1" for unit <ila1>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU32>.
    Related source file is "../alu32.v".
    Found 32-bit addsub for signal <out$addsub0000>.
    Found 32-bit comparator less for signal <out$cmp_lt0000> created at line 12.
    Found 32-bit comparator less for signal <out$cmp_lt0001> created at line 23.
    Found 32-bit shifter logical left for signal <out$shift0000> created at line 16.
    Found 32-bit shifter logical right for signal <out$shift0001> created at line 17.
    Found 32-bit shifter arithmetic right for signal <out$shift0002> created at line 18.
    Found 32-bit xor2 for signal <out$xor0000> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU32> synthesized.


Synthesizing Unit <top>.
    Related source file is "../top.v".
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Comparators                                          : 2
 32-bit comparator less                                : 2
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/icon1.ngc>.
Reading core <ipcore_dir/vio1.ngc>.
Reading core <ipcore_dir/ila1.ngc>.
Loading core <icon1> for timing and area information for instance <icon_inst>.
Loading core <vio1> for timing and area information for instance <vio_inst>.
Loading core <ila1> for timing and area information for instance <ila_inst>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Comparators                                          : 2
 32-bit comparator less                                : 2
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <ALU32> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 20.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 1

Cell Usage :
# BELS                             : 1335
#      GND                         : 4
#      INV                         : 40
#      LUT1                        : 57
#      LUT2                        : 107
#      LUT3                        : 323
#      LUT3_L                      : 1
#      LUT4                        : 437
#      LUT4_L                      : 1
#      MUXCY                       : 104
#      MUXCY_L                     : 75
#      MUXF5                       : 83
#      MUXF6                       : 10
#      VCC                         : 4
#      XORCY                       : 89
# FlipFlops/Latches                : 795
#      FD                          : 32
#      FDC                         : 1
#      FDCE                        : 88
#      FDE                         : 375
#      FDP                         : 33
#      FDPE                        : 66
#      FDR                         : 43
#      FDRE                        : 142
#      FDRS                        : 4
#      FDS                         : 10
#      LDC                         : 1
# RAMS                             : 2
#      RAMB16_S1_S36               : 2
# Shift Registers                  : 99
#      SRL16                       : 32
#      SRL16E                      : 1
#      SRLC16E                     : 66
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# Others                           : 4
#      BSCAN_SPARTAN3              : 1
#      TIMESPEC                    : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                      889  out of   4656    19%  
 Number of Slice Flip Flops:            795  out of   9312     8%  
 Number of 4 input LUTs:               1065  out of   9312    11%  
    Number used as logic:               966
    Number used as Shift registers:      99
 Number of IOs:                           1
 Number of bonded IOBs:                   1  out of    190     0%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)                                             | Load  |
--------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+
icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1                                      | BUFG                                                              | 568   |
icon_inst/U0/iUPDATE_OUT                                                        | NONE(icon_inst/U0/U_ICON/U_iDATA_CMD)                             | 1     |
out<0>(alu_main_function/out<0>209:O)                                           | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING) | 2     |
out<1>(alu_main_function/out<1>146:O)                                           | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_RISING) | 2     |
out<2>(alu_main_function/out<2>149:O)                                           | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_RISING) | 2     |
out<3>(alu_main_function/out<3>149:O)                                           | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_RISING) | 2     |
out<4>(alu_main_function/out<4>113:O)                                           | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_RISING) | 2     |
out<5>(alu_main_function/out<5>115:O)                                           | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_RISING) | 2     |
out<6>(alu_main_function/out<6>115:O)                                           | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_RISING) | 2     |
out<7>(alu_main_function/out<7>115:O)                                           | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_RISING) | 2     |
out<8>(alu_main_function/out<8>121:O)                                           | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_RISING) | 2     |
out<9>(alu_main_function/out<9>128:O)                                           | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_RISING) | 2     |
out<10>(alu_main_function/out<10>127:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_RISING)| 2     |
out<11>(alu_main_function/out<11>128:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_RISING)| 2     |
out<12>(alu_main_function/out<12>136:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_RISING)| 2     |
out<13>(alu_main_function/out<13>136:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_RISING)| 2     |
out<14>(alu_main_function/out<14>136:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_RISING)| 2     |
out<15>(alu_main_function/out<15>136:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_RISING)| 2     |
out<16>(alu_main_function/out<16>136:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_RISING)| 2     |
out<17>(alu_main_function/out<17>148:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_RISING)| 2     |
out<18>(alu_main_function/out<18>149:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_RISING)| 2     |
out<19>(alu_main_function/out<19>160:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_RISING)| 2     |
out<20>(alu_main_function/out<20>142:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_RISING)| 2     |
out<21>(alu_main_function/out<21>150:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_RISING)| 2     |
out<22>(alu_main_function/out<22>150:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_RISING)| 2     |
out<23>(alu_main_function/out<23>157:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_RISING)| 2     |
out<24>(alu_main_function/out<24>127:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_RISING)| 2     |
out<25>(alu_main_function/out<25>159:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_RISING)| 2     |
out<26>(alu_main_function/out<26>132:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_RISING)| 2     |
out<27>(alu_main_function/out<27>131:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_RISING)| 2     |
out<28>(alu_main_function/out<28>155:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_RISING)| 2     |
out<29>(alu_main_function/out<29>155:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_RISING)| 2     |
out<30>(alu_main_function/out<30>157:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_RISING)| 2     |
out<31>(alu_main_function/out<31>146:O)                                         | NONE(*)(vio_inst/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_RISING)| 2     |
clk                                                                             | BUFGP                                                             | 264   |
icon_inst/CONTROL1<13>(icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)| NONE(*)(ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)              | 1     |
--------------------------------------------------------------------------------+-------------------------------------------------------------------+-------+
(*) These 33 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                             | Buffer(FF name)                                                                                                      | Load  |
-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
icon_inst/CONTROL1<20>(icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE:O)                           | NONE(ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 64    |
vio_inst/U0/I_VIO/RESET(vio_inst/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT:Q)                                     | NONE(vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING)                                                      | 64    |
ila_inst/N0(ila_inst/XST_GND:G)                                                                            | NONE(ila_inst/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                           | 33    |
icon_inst/U0/U_ICON/U_CMD/iSEL_n(icon_inst/U0/U_ICON/U_CMD/U_SEL_n:O)                                      | NONE(icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                          | 10    |
ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                              | 4     |
ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                             | 4     |
ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                 | 4     |
ila_inst/U0/I_NO_D.U_ILA/iARM(ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                   | 2     |
icon_inst/CONTROL1<13>(icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                           | NONE(ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                   | 1     |
icon_inst/U0/U_ICON/iSEL_n(icon_inst/U0/U_ICON/U_iSEL_n:O)                                                 | NONE(icon_inst/U0/U_ICON/U_iDATA_CMD)                                                                                | 1     |
ila_inst/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                       | 1     |
ila_inst/U0/I_NO_D.U_ILA/iRESET<1>(ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                | 1     |
-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.202ns (Maximum Frequency: 89.268MHz)
   Minimum input arrival time before clock: 0.625ns
   Maximum output required time after clock: 0.514ns
   Maximum combinational path delay: No path found

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 8.287ns (frequency: 120.671MHz)
  Total number of paths / destination ports: 17747 / 1088
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  22.822ns
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Destination:          icon_inst/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      8.287ns (Levels of Logic = 6)
  Source Clock:         icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 30.000ns

  Data Path: ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM) to icon_inst/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S1_S36:CLKA->DOA0    1   2.436   0.426  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<0>)
     LUT3:I1->O            1   0.612   0.426  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I1.U_MUX2/O1 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.612   0.387  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila_inst'
     begin scope: 'icon_inst'
     LUT4:I2->O            1   0.612   0.509  U0/U_ICON/iCORE_ID<1>1 (U0/U_ICON/iCORE_ID<1>1)
     LUT2:I0->O            1   0.612   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4)
     MUXF5:I0->O           1   0.278   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5 (U0/U_ICON/iTDO_next)
     FDE:D                     0.268          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      8.287ns (6.539ns logic, 1.748ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 3.016ns (frequency: 331.587MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  11.984ns
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      3.016ns (Levels of Logic = 1)
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 15.000ns

  Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD (FF) to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.612   0.643  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.795          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      3.016ns (1.921ns logic, 1.095ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 2.202ns (frequency: 454.060MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.798ns
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    icon_inst/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD (FF) to icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.612   0.357  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.268          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.202ns (1.394ns logic, 0.808ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 10.004ns (frequency: 99.964MHz)
  Total number of paths / destination ports: 9699 / 118
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  10.004ns
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      10.004ns (Levels of Logic = 9)
  Source Clock:         icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns

  Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG (FF) to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.514   0.988  U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG (ASYNC_OUT<0>)
     end scope: 'vio_inst'
     LUT3:I0->O            1   0.612   0.360  alu_main_function/out_mux0000_SW0 (N163)
     LUT4:I3->O           33   0.612   1.103  alu_main_function/out_mux0000 (alu_main_function/out_mux0000)
     LUT3:I2->O            1   0.612   0.000  alu_main_function/Maddsub_out_addsub0000_lut<0> (alu_main_function/Maddsub_out_addsub0000_lut<0>)
     XORCY:LI->O           1   0.458   0.509  alu_main_function/Maddsub_out_addsub0000_xor<0> (alu_main_function/out_addsub0000<0>)
     LUT4:I0->O            1   0.612   0.509  alu_main_function/out<0>21 (alu_main_function/out<0>21)
     LUT3:I0->O            1   0.612   0.360  alu_main_function/out<0>137 (alu_main_function/out<0>137)
     LUT4:I3->O            4   0.612   0.651  alu_main_function/out<0>209 (out<0>)
     begin scope: 'vio_inst'
     LUT3:I0->O            1   0.612   0.000  U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX (U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/mux1_out)
     FDE:D                     0.268          U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    ----------------------------------------
    Total                     10.004ns (5.524ns logic, 4.480ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 7.178ns (frequency: 139.315MHz)
  Total number of paths / destination ports: 310 / 294
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  7.178ns
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Destination:          icon_inst/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      7.178ns (Levels of Logic = 6)
  Source Clock:         icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns

  Data Path: ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM) to icon_inst/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S1_S36:CLKA->DOA0    1   2.436   0.426  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<0>)
     LUT3:I1->O            1   0.612   0.426  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I1.U_MUX2/O1 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.612   0.387  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila_inst'
     begin scope: 'icon_inst'
     LUT4:I2->O            1   0.612   0.509  U0/U_ICON/iCORE_ID<1>1 (U0/U_ICON/iCORE_ID<1>1)
     LUT2:I0->O            1   0.612   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4)
     MUXF5:I0->O           1   0.278   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5 (U0/U_ICON/iTDO_next)
     FDE:D                     0.268          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      7.178ns (5.430ns logic, 1.748ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================
Timing constraint: TS_D2_TO_T2 = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS" TIG;
  Clock period: 5.624ns (frequency: 177.798MHz)
  Total number of paths / destination ports: 3 / 3
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  5.624ns
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.624ns (Levels of Logic = 6)
  Source Clock:         icon_inst/CONTROL1<13> falling at 0.000ns
  Destination Clock:    icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns

  Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH) to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.509  U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL)
     LUT3:I0->O            3   0.612   0.481  U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1 (U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat)
     LUT3:I2->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F (N42)
     MUXF5:I0->O           1   0.278   0.387  U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91 (U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91)
     LUT4:I2->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4 (U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4)
     MUXF5:I0->O           1   0.278   0.387  U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5 (U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1)
     LUT4:I2->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      5.624ns (3.860ns logic, 1.764ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: TS_J2_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
Timing constraint: TS_J3_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
Timing constraint: TS_J4_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to icon_inst.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to icon_inst.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to vio_inst.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to vio_inst.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to ila_inst.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to ila_inst.


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.70 secs
 
--> 


Total memory usage is 545420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    2 (   0 filtered)

