

================================================================
== Vivado HLS Report for 'hw4'
================================================================
* Date:           Tue Apr 18 16:01:17 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hw4_nopragmas
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.152 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13| 0.130 us | 0.130 us |   13|   13|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_j  |       12|       12|         2|          -|          -|     6|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %in_A) nounwind, !map !7"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %in_B) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !17"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @hw4_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.87ns)   --->   "br label %1" [hw4.cpp:11]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 [ 0, %0 ], [ %sum, %2 ]"   --->   Operation 9 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 10 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.68ns)   --->   "%icmp_ln11 = icmp eq i3 %j_0, -2" [hw4.cpp:11]   --->   Operation 11 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.93ns)   --->   "%j = add i3 %j_0, 1" [hw4.cpp:11]   --->   Operation 13 'add' 'j' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %3, label %2" [hw4.cpp:11]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i3 %j_0 to i64" [hw4.cpp:12]   --->   Operation 15 'zext' 'zext_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%in_A_addr = getelementptr [6 x i32]* %in_A, i64 0, i64 %zext_ln12" [hw4.cpp:12]   --->   Operation 16 'getelementptr' 'in_A_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (1.14ns)   --->   "%in_A_load = load i32* %in_A_addr, align 4" [hw4.cpp:12]   --->   Operation 17 'load' 'in_A_load' <Predicate = (!icmp_ln11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%in_B_addr = getelementptr [6 x i32]* %in_B, i64 0, i64 %zext_ln12" [hw4.cpp:12]   --->   Operation 18 'getelementptr' 'in_B_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (1.14ns)   --->   "%in_B_load = load i32* %in_B_addr, align 4" [hw4.cpp:12]   --->   Operation 19 'load' 'in_B_load' <Predicate = (!icmp_ln11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_r, i32 %sum_0) nounwind" [hw4.cpp:14]   --->   Operation 20 'write' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [hw4.cpp:15]   --->   Operation 21 'ret' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.15>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind" [hw4.cpp:11]   --->   Operation 22 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (1.14ns)   --->   "%in_A_load = load i32* %in_A_addr, align 4" [hw4.cpp:12]   --->   Operation 23 'load' 'in_A_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 24 [1/2] (1.14ns)   --->   "%in_B_load = load i32* %in_B_addr, align 4" [hw4.cpp:12]   --->   Operation 24 'load' 'in_B_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 25 [1/1] (5.49ns)   --->   "%mul_ln12 = mul nsw i32 %in_A_load, %in_B_load" [hw4.cpp:12]   --->   Operation 25 'mul' 'mul_ln12' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.51ns)   --->   "%sum = add nsw i32 %mul_ln12, %sum_0" [hw4.cpp:12]   --->   Operation 26 'add' 'sum' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [hw4.cpp:11]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
spectopmodule_ln0 (spectopmodule    ) [ 0000]
br_ln11           (br               ) [ 0111]
sum_0             (phi              ) [ 0011]
j_0               (phi              ) [ 0010]
icmp_ln11         (icmp             ) [ 0011]
empty             (speclooptripcount) [ 0000]
j                 (add              ) [ 0111]
br_ln11           (br               ) [ 0000]
zext_ln12         (zext             ) [ 0000]
in_A_addr         (getelementptr    ) [ 0001]
in_B_addr         (getelementptr    ) [ 0001]
write_ln14        (write            ) [ 0000]
ret_ln15          (ret              ) [ 0000]
specloopname_ln11 (specloopname     ) [ 0000]
in_A_load         (load             ) [ 0000]
in_B_load         (load             ) [ 0000]
mul_ln12          (mul              ) [ 0000]
sum               (add              ) [ 0111]
br_ln11           (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw4_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="write_ln14_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="in_A_addr_gep_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="32" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="0"/>
<pin id="42" dir="0" index="2" bw="3" slack="0"/>
<pin id="43" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_A_addr/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="3" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_A_load/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="in_B_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="3" slack="0"/>
<pin id="56" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_B_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="3" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_B_load/2 "/>
</bind>
</comp>

<comp id="65" class="1005" name="sum_0_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="1"/>
<pin id="67" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="sum_0_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="32" slack="1"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="j_0_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="1"/>
<pin id="80" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="j_0_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln11_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="2" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="j_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln12_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="mul_ln12_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sum_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="j_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="127" class="1005" name="in_A_addr_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="1"/>
<pin id="129" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_A_addr "/>
</bind>
</comp>

<comp id="132" class="1005" name="in_B_addr_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="1"/>
<pin id="134" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_B_addr "/>
</bind>
</comp>

<comp id="137" class="1005" name="sum_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="26" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="24" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="51"><net_src comp="39" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="69" pin="4"/><net_sink comp="32" pin=2"/></net>

<net id="77"><net_src comp="69" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="82" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="82" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="82" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="106"><net_src comp="101" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="111"><net_src comp="46" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="59" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="65" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="95" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="130"><net_src comp="39" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="135"><net_src comp="52" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="140"><net_src comp="113" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="69" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 }
 - Input state : 
	Port: hw4 : in_A | {2 3 }
	Port: hw4 : in_B | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln11 : 1
		j : 1
		br_ln11 : 2
		zext_ln12 : 1
		in_A_addr : 2
		in_A_load : 3
		in_B_addr : 2
		in_B_load : 3
		write_ln14 : 1
	State 3
		mul_ln12 : 1
		sum : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    add   |         j_fu_95        |    0    |    0    |    12   |
|          |       sum_fu_113       |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln12_fu_107    |    3    |    0    |    21   |
|----------|------------------------|---------|---------|---------|
|   icmp   |     icmp_ln11_fu_89    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln14_write_fu_32 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln12_fu_101    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |    81   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|in_A_addr_reg_127|    3   |
|in_B_addr_reg_132|    3   |
|    j_0_reg_78   |    3   |
|    j_reg_122    |    3   |
|   sum_0_reg_65  |   32   |
|   sum_reg_137   |   32   |
+-----------------+--------+
|      Total      |   76   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_46 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_59 |  p0  |   2  |   3  |    6   ||    9    |
|   sum_0_reg_65   |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||  2.616  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   81   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   76   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   76   |   108  |
+-----------+--------+--------+--------+--------+
