$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 8 # a [7:0] $end
  $var wire 8 $ o [7:0] $end
  $scope module mask $end
   $var wire 8 % a [7:0] $end
   $var wire 8 & o [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00101101 #
b00001101 $
b00101101 %
b00001101 &
#10
b00011011 #
b00001011 $
b00011011 %
b00001011 &
#20
b00110010 #
b00000010 $
b00110010 %
b00000010 &
#30
b10100010 #
b10100010 %
#40
b00010010 #
b00010010 %
#50
b01111111 #
b00001111 $
b01111111 %
b00001111 &
#60
b00110011 #
b00000011 $
b00110011 %
b00000011 &
#70
b11101001 #
b00001001 $
b11101001 %
b00001001 &
#80
b01011101 #
b00001101 $
b01011101 %
b00001101 &
#90
b10110011 #
b00000011 $
b10110011 %
b00000011 &
#100
b00010011 #
b00010011 %
#110
b01100011 #
b01100011 %
#120
b00100000 #
b00000000 $
b00100000 %
b00000000 &
#130
b10111111 #
b00001111 $
b10111111 %
b00001111 &
#140
b01010001 #
b00000001 $
b01010001 %
b00000001 &
#150
b00110101 #
b00000101 $
b00110101 %
b00000101 &
#160
b10001001 #
b00001001 $
b10001001 %
b00001001 &
#170
b10110000 #
b00000000 $
b10110000 %
b00000000 &
#180
b10101011 #
b00001011 $
b10101011 %
b00001011 &
#190
b10110001 #
b00000001 $
b10110001 %
b00000001 &
#210
#220
#230
#240
