// Seed: 2066485792
module module_6;
  wor id_1;
  module_0 :
  assert property (@(id_1 - "", negedge 1 == 1) id_1)
  else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  module_0();
endmodule
