Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 19 14:42:55 2023
| Host         : LAPTOP-7DP6T06H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_TOP_control_sets_placed.rpt
| Design       : CPU_TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+---------------+---------------------------------------------+------------------+----------------+
|                      Clock Signal                     | Enable Signal |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+---------------+---------------------------------------------+------------------+----------------+
|  cpuclk/inst/clk_out1                                 |               |                                             |                2 |              2 |
|  mileage_record/clkdiv_generator/CLK                  |               |                                             |                1 |              4 |
|  mileage_record/seven_seg/Refreshcounter_wrapper/E[0] |               |                                             |                3 |              8 |
|  cpuclk/inst/clk_out1                                 |               | mileage_record/clkdiv_generator/divided_clk |                8 |             31 |
+-------------------------------------------------------+---------------+---------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 8      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


