<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore-parse</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>
time_elapsed: 0.012s
ram usage: 9588 KB
</pre>
<pre class="log">

moore --dump-ast <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>
[
    Svlog(
        Root {
            timeunits: Timeunit {
                unit: None,
                prec: None,
            },
            items: [
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):314-1702,
                        lifetime: Static,
                        name: ram_sp_ar_sw(3),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):321-333,
                        params: [],
                        ports: [
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):336-339,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):334-336,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):336-339,
                                    name: clk(5),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):365-372,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):348-365,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):365-372,
                                    name: address(7),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):396-400,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):377-396,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):396-400,
                                    name: data(9),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):433-435,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):408-433,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):433-435,
                                    name: cs(11),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):462-464,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):445-462,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):462-464,
                                    name: we(13),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):504-506,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):474-504,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):504-506,
                                    name: oe(15),
                                },
                                dims: [],
                                expr: None,
                            },
                        ],
                        items: [
                            ParamDecl(
                                ParamDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):539-563,
                                    local: false,
                                    kind: Value(
                                        [
                                            ParamValueDecl {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):549-563,
                                                ty: Type {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):539-549,
                                                    data: ImplicitType,
                                                    sign: None,
                                                    dims: [],
                                                },
                                                name: Identifier {
                                                    id: NodeId(
                                                        0,
                                                    ),
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):549-559,
                                                    name: DATA_WIDTH(17),
                                                },
                                                dims: [],
                                                expr: Some(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):562-563,
                                                        data: LiteralExpr(
                                                            Number(
                                                                8(19),
                                                                None,
                                                            ),
                                                        ),
                                                    },
                                                ),
                                            },
                                        ],
                                    ),
                                },
                            ),
                            ParamDecl(
                                ParamDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):566-590,
                                    local: false,
                                    kind: Value(
                                        [
                                            ParamValueDecl {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):576-590,
                                                ty: Type {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):566-576,
                                                    data: ImplicitType,
                                                    sign: None,
                                                    dims: [],
                                                },
                                                name: Identifier {
                                                    id: NodeId(
                                                        0,
                                                    ),
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):576-586,
                                                    name: ADDR_WIDTH(21),
                                                },
                                                dims: [],
                                                expr: Some(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):589-590,
                                                        data: LiteralExpr(
                                                            Number(
                                                                8(19),
                                                                None,
                                                            ),
                                                        ),
                                                    },
                                                ),
                                            },
                                        ],
                                    ),
                                },
                            ),
                            ParamDecl(
                                ParamDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):593-630,
                                    local: false,
                                    kind: Value(
                                        [
                                            ParamValueDecl {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):603-630,
                                                ty: Type {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):593-603,
                                                    data: ImplicitType,
                                                    sign: None,
                                                    dims: [],
                                                },
                                                name: Identifier {
                                                    id: NodeId(
                                                        0,
                                                    ),
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):603-612,
                                                    name: RAM_DEPTH(23),
                                                },
                                                dims: [],
                                                expr: Some(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):615-630,
                                                        data: BinaryExpr {
                                                            op: LogicShL,
                                                            lhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):615-616,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        1(25),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                            rhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):620-630,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):620-630,
                                                                        name: ADDR_WIDTH(21),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    },
                                                ),
                                            },
                                        ],
                                    ),
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):684-740,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):684-726,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):726-729,
                                            name: clk(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):726-729,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):741-773,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):747-763,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):748-760,
                                                    data: BinaryExpr {
                                                        op: Sub,
                                                        lhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):748-758,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):748-758,
                                                                    name: ADDR_WIDTH(21),
                                                                },
                                                            ),
                                                        },
                                                        rhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):759-760,
                                                            data: LiteralExpr(
                                                                Number(
                                                                    1(25),
                                                                    None,
                                                                ),
                                                            ),
                                                        },
                                                    },
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):761-762,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(27),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):764-771,
                                            name: address(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):764-771,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):774-830,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):774-816,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):816-818,
                                            name: cs(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):816-818,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):831-886,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):831-873,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):873-875,
                                            name: we(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):873-875,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):887-943,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):887-929,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):929-931,
                                            name: oe(15),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):929-931,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):996-1032,
                                    dir: Inout,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1002-1018,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1003-1015,
                                                    data: BinaryExpr {
                                                        op: Sub,
                                                        lhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1003-1013,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1003-1013,
                                                                    name: DATA_WIDTH(17),
                                                                },
                                                            ),
                                                        },
                                                        rhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1014-1015,
                                                            data: LiteralExpr(
                                                                Number(
                                                                    1(25),
                                                                    None,
                                                                ),
                                                            ),
                                                        },
                                                    },
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1016-1017,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(27),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1020-1024,
                                            name: data(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1020-1024,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1085-1118,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1085-1105,
                                        data: RegType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1090-1102,
                                                    data: BinaryExpr {
                                                        op: Sub,
                                                        lhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1090-1100,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1090-1100,
                                                                    name: DATA_WIDTH(17),
                                                                },
                                                            ),
                                                        },
                                                        rhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1101-1102,
                                                            data: LiteralExpr(
                                                                Number(
                                                                    1(25),
                                                                    None,
                                                                ),
                                                            ),
                                                        },
                                                    },
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1103-1104,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(27),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1108-1116,
                                            name: data_out(29),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1108-1116,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1119-1160,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1119-1139,
                                        data: RegType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1124-1136,
                                                    data: BinaryExpr {
                                                        op: Sub,
                                                        lhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1124-1134,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1124-1134,
                                                                    name: DATA_WIDTH(17),
                                                                },
                                                            ),
                                                        },
                                                        rhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1135-1136,
                                                            data: LiteralExpr(
                                                                Number(
                                                                    1(25),
                                                                    None,
                                                                ),
                                                            ),
                                                        },
                                                    },
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1137-1138,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(27),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1140-1159,
                                            name: mem(31),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1140-1143,
                                            dims: [
                                                Range(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1145-1146,
                                                        data: LiteralExpr(
                                                            Number(
                                                                0(27),
                                                                None,
                                                            ),
                                                        ),
                                                    },
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1147-1158,
                                                        data: BinaryExpr {
                                                            op: Sub,
                                                            lhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1147-1156,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1147-1156,
                                                                        name: RAM_DEPTH(23),
                                                                    },
                                                                ),
                                                            },
                                                            rhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1157-1158,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        1(25),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                        },
                                                    },
                                                ),
                                            ],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            ContAssign(
                                ContAssign {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1282-1332,
                                    strength: None,
                                    delay: None,
                                    delay_control: None,
                                    assignments: [
                                        (
                                            Expr {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1289-1293,
                                                data: IdentExpr(
                                                    Identifier {
                                                        id: NodeId(
                                                            0,
                                                        ),
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1289-1293,
                                                        name: data(9),
                                                    },
                                                ),
                                            },
                                            Expr {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1297-1331,
                                                data: TernaryExpr {
                                                    cond: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1297-1312,
                                                        data: BinaryExpr {
                                                            op: LogicAnd,
                                                            lhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1297-1305,
                                                                data: BinaryExpr {
                                                                    op: LogicAnd,
                                                                    lhs: Expr {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1297-1299,
                                                                        data: IdentExpr(
                                                                            Identifier {
                                                                                id: NodeId(
                                                                                    0,
                                                                                ),
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1297-1299,
                                                                                name: cs(11),
                                                                            },
                                                                        ),
                                                                    },
                                                                    rhs: Expr {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1303-1305,
                                                                        data: IdentExpr(
                                                                            Identifier {
                                                                                id: NodeId(
                                                                                    0,
                                                                                ),
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1303-1305,
                                                                                name: oe(15),
                                                                            },
                                                                        ),
                                                                    },
                                                                },
                                                            },
                                                            rhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1309-1312,
                                                                data: UnaryExpr {
                                                                    op: LogicNot,
                                                                    expr: Expr {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1310-1312,
                                                                        data: IdentExpr(
                                                                            Identifier {
                                                                                id: NodeId(
                                                                                    0,
                                                                                ),
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1310-1312,
                                                                                name: we(13),
                                                                            },
                                                                        ),
                                                                    },
                                                                    postfix: false,
                                                                },
                                                            },
                                                        },
                                                    },
                                                    true_expr: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1316-1324,
                                                        data: IdentExpr(
                                                            Identifier {
                                                                id: NodeId(
                                                                    0,
                                                                ),
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1316-1324,
                                                                name: data_out(29),
                                                            },
                                                        ),
                                                    },
                                                    false_expr: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1327-1331,
                                                        data: LiteralExpr(
                                                            BasedInteger(
                                                                Some(
                                                                    8(19),
                                                                ),
                                                                false,
                                                                &#39;b&#39;,
                                                                z(33),
                                                            ),
                                                        ),
                                                    },
                                                },
                                            },
                                        ),
                                    ],
                                },
                            ),
                            Procedure(
                                Procedure {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1397-1501,
                                    kind: Always,
                                    stmt: Stmt {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1404-1501,
                                        label: None,
                                        data: TimedStmt(
                                            Event(
                                                EventControl {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1404-1419,
                                                    data: Expr(
                                                        Edge {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1407-1418,
                                                            edge: Posedge,
                                                            value: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1415-1418,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1415-1418,
                                                                        name: clk(5),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ),
                                                },
                                            ),
                                            Stmt {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1420-1501,
                                                label: Some(
                                                    MEM_WRITE(35),
                                                ),
                                                data: SequentialBlock(
                                                    [
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1441-1497,
                                                            label: None,
                                                            data: IfStmt {
                                                                up: None,
                                                                cond: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1446-1454,
                                                                    data: BinaryExpr {
                                                                        op: LogicAnd,
                                                                        lhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1446-1448,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1446-1448,
                                                                                    name: cs(11),
                                                                                },
                                                                            ),
                                                                        },
                                                                        rhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1452-1454,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1452-1454,
                                                                                    name: we(13),
                                                                                },
                                                                            ),
                                                                        },
                                                                    },
                                                                },
                                                                main_stmt: Stmt {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1457-1497,
                                                                    label: None,
                                                                    data: SequentialBlock(
                                                                        [
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1470-1490,
                                                                                label: None,
                                                                                data: BlockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1470-1482,
                                                                                        data: IndexExpr {
                                                                                            indexee: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1470-1473,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1470-1473,
                                                                                                        name: mem(31),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                            index: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1474-1481,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1474-1481,
                                                                                                        name: address(7),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                        },
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1485-1489,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1485-1489,
                                                                                                name: data(9),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    op: Identity,
                                                                                },
                                                                            },
                                                                        ],
                                                                    ),
                                                                },
                                                                else_stmt: None,
                                                            },
                                                        },
                                                    ],
                                                ),
                                            },
                                        ),
                                    },
                                },
                            ),
                            Procedure(
                                Procedure {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1572-1702,
                                    kind: Always,
                                    stmt: Stmt {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1579-1702,
                                        label: None,
                                        data: TimedStmt(
                                            Event(
                                                EventControl {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1579-1608,
                                                    data: Expr(
                                                        Or {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1582-1607,
                                                            lhs: Edge {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1582-1589,
                                                                edge: Implicit,
                                                                value: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1582-1589,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1582-1589,
                                                                            name: address(7),
                                                                        },
                                                                    ),
                                                                },
                                                            },
                                                            rhs: Or {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1593-1607,
                                                                lhs: Edge {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1593-1595,
                                                                    edge: Implicit,
                                                                    value: Expr {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1593-1595,
                                                                        data: IdentExpr(
                                                                            Identifier {
                                                                                id: NodeId(
                                                                                    0,
                                                                                ),
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1593-1595,
                                                                                name: cs(11),
                                                                            },
                                                                        ),
                                                                    },
                                                                },
                                                                rhs: Or {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1599-1607,
                                                                    lhs: Edge {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1599-1601,
                                                                        edge: Implicit,
                                                                        value: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1599-1601,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1599-1601,
                                                                                    name: we(13),
                                                                                },
                                                                            ),
                                                                        },
                                                                    },
                                                                    rhs: Edge {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1605-1607,
                                                                        edge: Implicit,
                                                                        value: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1605-1607,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1605-1607,
                                                                                    name: oe(15),
                                                                                },
                                                                            ),
                                                                        },
                                                                    },
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                            ),
                                            Stmt {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1609-1702,
                                                label: Some(
                                                    MEM_READ(37),
                                                ),
                                                data: SequentialBlock(
                                                    [
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1630-1698,
                                                            label: None,
                                                            data: IfStmt {
                                                                up: None,
                                                                cond: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1634-1649,
                                                                    data: BinaryExpr {
                                                                        op: LogicAnd,
                                                                        lhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1634-1643,
                                                                            data: BinaryExpr {
                                                                                op: LogicAnd,
                                                                                lhs: Expr {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1634-1636,
                                                                                    data: IdentExpr(
                                                                                        Identifier {
                                                                                            id: NodeId(
                                                                                                0,
                                                                                            ),
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1634-1636,
                                                                                            name: cs(11),
                                                                                        },
                                                                                    ),
                                                                                },
                                                                                rhs: Expr {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1640-1643,
                                                                                    data: UnaryExpr {
                                                                                        op: LogicNot,
                                                                                        expr: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1641-1643,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1641-1643,
                                                                                                    name: we(13),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        postfix: false,
                                                                                    },
                                                                                },
                                                                            },
                                                                        },
                                                                        rhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1647-1649,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1647-1649,
                                                                                    name: oe(15),
                                                                                },
                                                                            ),
                                                                        },
                                                                    },
                                                                },
                                                                main_stmt: Stmt {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1651-1698,
                                                                    label: None,
                                                                    data: SequentialBlock(
                                                                        [
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1666-1690,
                                                                                label: None,
                                                                                data: BlockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1666-1674,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1666-1674,
                                                                                                name: data_out(29),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1677-1689,
                                                                                        data: IndexExpr {
                                                                                            indexee: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1677-1680,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1677-1680,
                                                                                                        name: mem(31),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                            index: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1681-1688,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_ar_sw.v</a>&#34;):1681-1688,
                                                                                                        name: address(7),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                        },
                                                                                    },
                                                                                    op: Identity,
                                                                                },
                                                                            },
                                                                        ],
                                                                    ),
                                                                },
                                                                else_stmt: None,
                                                            },
                                                        },
                                                    ],
                                                ),
                                            },
                                        ),
                                    },
                                },
                            ),
                        ],
                    },
                ),
            ],
        },
    ),
]

</pre>
</body>