//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_52
.address_size 64

	// .globl	resultPixel
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
;
.const .align 4 .u32 CountOfTrns = 512;
.const .align 4 .b8 trPoint1[6144];
.const .align 4 .b8 trPoint2[6144];
.const .align 4 .b8 trPoint3[6144];
.const .align 4 .b8 normals[6144];
.const .align 4 .b8 dRatios[2048];
.const .align 4 .b8 colors[6144];

.visible .entry resultPixel(
	.param .u64 resultPixel_param_0,
	.param .align 4 .b8 resultPixel_param_1[12],
	.param .u32 resultPixel_param_2,
	.param .align 4 .b8 resultPixel_param_3[12],
	.param .u64 resultPixel_param_4
)
{
	.reg .pred 	%p<144>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<225>;
	.reg .b32 	%r<130>;
	.reg .f64 	%fd<83>;
	.reg .b64 	%rd<141>;


	ld.param.u64 	%rd58, [resultPixel_param_0];
	ld.param.u32 	%r22, [resultPixel_param_2];
	ld.param.f32 	%f72, [resultPixel_param_3+8];
	ld.param.f32 	%f71, [resultPixel_param_3+4];
	ld.param.f32 	%f70, [resultPixel_param_3];
	ld.param.f32 	%f69, [resultPixel_param_1+8];
	ld.param.f32 	%f68, [resultPixel_param_1+4];
	ld.param.f32 	%f67, [resultPixel_param_1];
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.u32 	%r25, %tid.x;
	mad.lo.s32 	%r1, %r24, %r23, %r25;
	setp.ge.s32 	%p5, %r1, %r22;
	@%p5 bra 	$L__BB0_80;

	cvta.to.global.u64 	%rd60, %rd58;
	mul.wide.s32 	%rd61, %r1, 12;
	add.s64 	%rd62, %rd60, %rd61;
	ld.global.f32 	%f4, [%rd62];
	ld.global.f32 	%f5, [%rd62+4];
	ld.global.f32 	%f6, [%rd62+8];
	ld.const.u32 	%r2, [CountOfTrns];
	setp.lt.s32 	%p6, %r2, 1;
	mov.f32 	%f197, 0f3F800000;
	mov.u16 	%rs8, 0;
	mov.f32 	%f201, 0f41800000;
	mov.f32 	%f200, %f201;
	mov.f32 	%f199, %f201;
	@%p6 bra 	$L__BB0_53;

	mov.f32 	%f198, 0f4B189680;
	mov.u32 	%r125, 0;
	mov.u64 	%rd128, normals;
	mov.u64 	%rd127, dRatios;
	mov.u64 	%rd126, colors;
	mov.u64 	%rd125, trPoint3;
	mov.u64 	%rd124, trPoint2;
	mov.u64 	%rd123, trPoint1;

$L__BB0_3:
	cvt.s64.s32 	%rd8, %r125;
	ld.const.f32 	%f18, [%rd128];
	ld.const.f32 	%f84, [%rd127];
	fma.rn.f32 	%f85, %f67, %f18, %f84;
	ld.const.f32 	%f19, [%rd128+4];
	fma.rn.f32 	%f86, %f68, %f19, %f85;
	ld.const.f32 	%f20, [%rd128+8];
	fma.rn.f32 	%f21, %f69, %f20, %f86;
	mul.f32 	%f87, %f5, %f19;
	fma.rn.f32 	%f88, %f4, %f18, %f87;
	fma.rn.f32 	%f22, %f6, %f20, %f88;
	setp.eq.f32 	%p7, %f22, 0f00000000;
	setp.ge.f32 	%p8, %f21, 0f00000000;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_52;

	div.rn.f32 	%f23, %f21, %f22;
	setp.gt.f32 	%p10, %f23, 0f80000000;
	@%p10 bra 	$L__BB0_52;

	ld.const.f32 	%f192, [%rd128];
	mul.f32 	%f89, %f4, %f23;
	sub.f32 	%f207, %f67, %f89;
	mul.f32 	%f90, %f5, %f23;
	sub.f32 	%f208, %f68, %f90;
	mul.f32 	%f91, %f6, %f23;
	sub.f32 	%f209, %f69, %f91;
	setp.neu.f32 	%p11, %f192, 0f00000000;
	@%p11 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_6;

$L__BB0_9:
	add.s64 	%rd129, %rd123, 4;
	add.s64 	%rd130, %rd123, 8;
	add.s64 	%rd131, %rd124, 4;
	add.s64 	%rd132, %rd124, 8;
	add.s64 	%rd133, %rd125, 4;
	add.s64 	%rd134, %rd125, 8;
	mov.f32 	%f205, %f209;
	mov.f32 	%f206, %f208;
	bra.uni 	$L__BB0_10;

$L__BB0_6:
	ld.const.f32 	%f193, [%rd128+4];
	setp.neu.f32 	%p12, %f193, 0f00000000;
	mul.lo.s64 	%rd69, %rd8, 12;
	mov.u64 	%rd70, trPoint1;
	add.s64 	%rd129, %rd70, %rd69;
	mov.u64 	%rd71, trPoint2;
	add.s64 	%rd131, %rd71, %rd69;
	mov.u64 	%rd72, trPoint3;
	add.s64 	%rd133, %rd72, %rd69;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;

$L__BB0_8:
	add.s64 	%rd82, %rd70, %rd69;
	add.s64 	%rd130, %rd82, 8;
	add.s64 	%rd84, %rd71, %rd69;
	add.s64 	%rd132, %rd84, 8;
	add.s64 	%rd86, %rd72, %rd69;
	add.s64 	%rd134, %rd86, 8;
	mov.f32 	%f205, %f209;
	mov.f32 	%f206, %f207;
	bra.uni 	$L__BB0_10;

$L__BB0_7:
	add.s64 	%rd75, %rd70, %rd69;
	add.s64 	%rd130, %rd75, 4;
	add.s64 	%rd77, %rd71, %rd69;
	add.s64 	%rd132, %rd77, 4;
	add.s64 	%rd79, %rd72, %rd69;
	add.s64 	%rd134, %rd79, 4;
	mov.f32 	%f205, %f208;
	mov.f32 	%f206, %f207;

$L__BB0_10:
	ld.const.f32 	%f92, [%rd129];
	sub.f32 	%f93, %f92, %f206;
	ld.const.f32 	%f94, [%rd130];
	ld.const.f32 	%f95, [%rd132];
	sub.f32 	%f96, %f95, %f94;
	mul.f32 	%f97, %f96, %f93;
	ld.const.f32 	%f98, [%rd131];
	sub.f32 	%f99, %f98, %f92;
	sub.f32 	%f100, %f94, %f205;
	mul.f32 	%f101, %f100, %f99;
	sub.f32 	%f102, %f97, %f101;
	sub.f32 	%f103, %f98, %f206;
	ld.const.f32 	%f104, [%rd134];
	sub.f32 	%f105, %f104, %f95;
	mul.f32 	%f106, %f105, %f103;
	ld.const.f32 	%f107, [%rd133];
	sub.f32 	%f108, %f107, %f98;
	sub.f32 	%f109, %f95, %f205;
	mul.f32 	%f110, %f109, %f108;
	sub.f32 	%f111, %f106, %f110;
	sub.f32 	%f112, %f107, %f206;
	sub.f32 	%f113, %f94, %f104;
	mul.f32 	%f114, %f112, %f113;
	sub.f32 	%f115, %f92, %f107;
	sub.f32 	%f116, %f104, %f205;
	mul.f32 	%f117, %f116, %f115;
	sub.f32 	%f118, %f114, %f117;
	setp.ge.f32 	%p13, %f102, 0f00000000;
	setp.ge.f32 	%p14, %f111, 0f00000000;
	and.pred  	%p15, %p14, %p13;
	setp.ge.f32 	%p16, %f118, 0f00000000;
	and.pred  	%p17, %p16, %p15;
	setp.le.f32 	%p18, %f102, 0f00000000;
	setp.le.f32 	%p19, %f111, 0f00000000;
	and.pred  	%p20, %p19, %p18;
	setp.le.f32 	%p21, %f118, 0f00000000;
	and.pred  	%p22, %p21, %p20;
	or.pred  	%p23, %p17, %p22;
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB0_52;

	sub.f32 	%f29, %f207, %f67;
	cvt.f64.f32 	%fd1, %f29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd1;
	}
	mov.f64 	%fd47, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd47;
	}
	and.b32  	%r7, %r6, 2146435072;
	setp.eq.s32 	%p25, %r7, 1062207488;
	abs.f64 	%fd2, %fd1;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64 	[param1+0], %fd47;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd72, [retval0+0];
	} // callseq 0
	setp.lt.s32 	%p26, %r5, 0;
	and.pred  	%p1, %p26, %p25;
	not.pred 	%p27, %p1;
	@%p27 bra 	$L__BB0_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd72;
	}
	xor.b32  	%r30, %r29, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r31, %temp}, %fd72;
	}
	mov.b64 	%fd72, {%r31, %r30};

$L__BB0_13:
	setp.eq.f32 	%p28, %f29, 0f00000000;
	@%p28 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_14;

$L__BB0_17:
	selp.b32 	%r32, %r5, 0, %p25;
	mov.u32 	%r33, 0;
	or.b32  	%r34, %r32, 2146435072;
	setp.lt.s32 	%p32, %r6, 0;
	selp.b32 	%r35, %r34, %r32, %p32;
	mov.b64 	%fd72, {%r33, %r35};
	bra.uni 	$L__BB0_18;

$L__BB0_14:
	setp.gt.s32 	%p29, %r5, -1;
	@%p29 bra 	$L__BB0_18;

	mov.f64 	%fd48, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd49, %fd48;
	setp.eq.f64 	%p30, %fd49, 0d4000000000000000;
	@%p30 bra 	$L__BB0_18;

	mov.f64 	%fd72, 0dFFF8000000000000;

$L__BB0_18:
	add.f64 	%fd8, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd8;
	}
	and.b32  	%r37, %r36, 2146435072;
	setp.ne.s32 	%p33, %r37, 2146435072;
	mov.f64 	%fd73, %fd72;
	@%p33 bra 	$L__BB0_24;

	setp.gtu.f64 	%p34, %fd2, 0d7FF0000000000000;
	mov.f64 	%fd73, %fd8;
	@%p34 bra 	$L__BB0_24;

	mov.f64 	%fd51, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd51;
	}
	and.b32  	%r8, %r6, 2147483647;
	setp.eq.s32 	%p35, %r8, 2146435072;
	setp.eq.s32 	%p36, %r38, 0;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_23;
	bra.uni 	$L__BB0_21;

$L__BB0_23:
	setp.gt.f64 	%p44, %fd2, 0d3FF0000000000000;
	selp.b32 	%r45, 2146435072, 0, %p44;
	mov.u32 	%r46, 0;
	xor.b32  	%r47, %r45, 2146435072;
	setp.lt.s32 	%p45, %r6, 0;
	selp.b32 	%r48, %r47, %r45, %p45;
	setp.eq.f32 	%p46, %f29, 0fBF800000;
	selp.b32 	%r49, 1072693248, %r48, %p46;
	mov.b64 	%fd73, {%r46, %r49};
	bra.uni 	$L__BB0_24;

$L__BB0_21:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd1;
	}
	and.b32  	%r40, %r5, 2147483647;
	setp.ne.s32 	%p38, %r40, 2146435072;
	setp.ne.s32 	%p39, %r39, 0;
	or.pred  	%p40, %p38, %p39;
	mov.f64 	%fd73, %fd72;
	@%p40 bra 	$L__BB0_24;

	setp.gt.s32 	%p41, %r6, -1;
	selp.b32 	%r41, 2146435072, 0, %p41;
	mov.u32 	%r42, 0;
	setp.ne.s32 	%p42, %r8, 1071644672;
	and.pred  	%p43, %p42, %p1;
	or.b32  	%r43, %r41, -2147483648;
	selp.b32 	%r44, %r43, %r41, %p43;
	mov.b64 	%fd73, {%r42, %r44};

$L__BB0_24:
	setp.eq.f32 	%p47, %f29, 0f3F800000;
	selp.f64 	%fd12, 0d3FF0000000000000, %fd73, %p47;
	sub.f32 	%f30, %f208, %f68;
	cvt.f64.f32 	%fd13, %f30;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd13;
	}
	abs.f64 	%fd14, %fd13;
	mov.f64 	%fd52, 0d4000000000000000;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd14;
	.param .b64 param1;
	st.param.f64 	[param1+0], %fd52;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd75, [retval0+0];
	} // callseq 1
	setp.lt.s32 	%p48, %r9, 0;
	and.pred  	%p2, %p48, %p25;
	not.pred 	%p50, %p2;
	@%p50 bra 	$L__BB0_26;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd75;
	}
	xor.b32  	%r51, %r50, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r52, %temp}, %fd75;
	}
	mov.b64 	%fd75, {%r52, %r51};

$L__BB0_26:
	setp.eq.f32 	%p51, %f30, 0f00000000;
	@%p51 bra 	$L__BB0_30;
	bra.uni 	$L__BB0_27;

$L__BB0_30:
	selp.b32 	%r53, %r9, 0, %p25;
	mov.u32 	%r54, 0;
	or.b32  	%r55, %r53, 2146435072;
	setp.lt.s32 	%p55, %r6, 0;
	selp.b32 	%r56, %r55, %r53, %p55;
	mov.b64 	%fd75, {%r54, %r56};
	bra.uni 	$L__BB0_31;

$L__BB0_27:
	setp.gt.s32 	%p52, %r9, -1;
	@%p52 bra 	$L__BB0_31;

	mov.f64 	%fd53, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd54, %fd53;
	setp.eq.f64 	%p53, %fd54, 0d4000000000000000;
	@%p53 bra 	$L__BB0_31;

	mov.f64 	%fd75, 0dFFF8000000000000;

$L__BB0_31:
	add.f64 	%fd20, %fd13, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd20;
	}
	and.b32  	%r58, %r57, 2146435072;
	setp.ne.s32 	%p56, %r58, 2146435072;
	mov.f64 	%fd76, %fd75;
	@%p56 bra 	$L__BB0_37;

	setp.gtu.f64 	%p57, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd76, %fd20;
	@%p57 bra 	$L__BB0_37;

	mov.f64 	%fd56, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r59, %temp}, %fd56;
	}
	and.b32  	%r10, %r6, 2147483647;
	setp.eq.s32 	%p58, %r10, 2146435072;
	setp.eq.s32 	%p59, %r59, 0;
	and.pred  	%p60, %p58, %p59;
	@%p60 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_34;

$L__BB0_36:
	setp.gt.f64 	%p67, %fd14, 0d3FF0000000000000;
	selp.b32 	%r66, 2146435072, 0, %p67;
	mov.u32 	%r67, 0;
	xor.b32  	%r68, %r66, 2146435072;
	setp.lt.s32 	%p68, %r6, 0;
	selp.b32 	%r69, %r68, %r66, %p68;
	setp.eq.f32 	%p69, %f30, 0fBF800000;
	selp.b32 	%r70, 1072693248, %r69, %p69;
	mov.b64 	%fd76, {%r67, %r70};
	bra.uni 	$L__BB0_37;

$L__BB0_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r60, %temp}, %fd13;
	}
	and.b32  	%r61, %r9, 2147483647;
	setp.ne.s32 	%p61, %r61, 2146435072;
	setp.ne.s32 	%p62, %r60, 0;
	or.pred  	%p63, %p61, %p62;
	mov.f64 	%fd76, %fd75;
	@%p63 bra 	$L__BB0_37;

	and.b32  	%r123, %r6, 2147483647;
	setp.gt.s32 	%p64, %r6, -1;
	selp.b32 	%r62, 2146435072, 0, %p64;
	mov.u32 	%r63, 0;
	setp.ne.s32 	%p65, %r123, 1071644672;
	and.pred  	%p66, %p65, %p2;
	or.b32  	%r64, %r62, -2147483648;
	selp.b32 	%r65, %r64, %r62, %p66;
	mov.b64 	%fd76, {%r63, %r65};

$L__BB0_37:
	setp.eq.f32 	%p70, %f30, 0f3F800000;
	selp.f64 	%fd57, 0d3FF0000000000000, %fd76, %p70;
	add.f64 	%fd24, %fd12, %fd57;
	sub.f32 	%f31, %f209, %f69;
	cvt.f64.f32 	%fd25, %f31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd25;
	}
	abs.f64 	%fd26, %fd25;
	mov.f64 	%fd58, 0d4000000000000000;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd26;
	.param .b64 param1;
	st.param.f64 	[param1+0], %fd58;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd78, [retval0+0];
	} // callseq 2
	setp.lt.s32 	%p71, %r11, 0;
	and.pred  	%p3, %p71, %p25;
	not.pred 	%p73, %p3;
	@%p73 bra 	$L__BB0_39;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd78;
	}
	xor.b32  	%r72, %r71, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r73, %temp}, %fd78;
	}
	mov.b64 	%fd78, {%r73, %r72};

$L__BB0_39:
	setp.eq.f32 	%p74, %f31, 0f00000000;
	@%p74 bra 	$L__BB0_43;
	bra.uni 	$L__BB0_40;

$L__BB0_43:
	selp.b32 	%r74, %r11, 0, %p25;
	mov.u32 	%r75, 0;
	or.b32  	%r76, %r74, 2146435072;
	setp.lt.s32 	%p78, %r6, 0;
	selp.b32 	%r77, %r76, %r74, %p78;
	mov.b64 	%fd78, {%r75, %r77};
	bra.uni 	$L__BB0_44;

$L__BB0_40:
	setp.gt.s32 	%p75, %r11, -1;
	@%p75 bra 	$L__BB0_44;

	mov.f64 	%fd59, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd60, %fd59;
	setp.eq.f64 	%p76, %fd60, 0d4000000000000000;
	@%p76 bra 	$L__BB0_44;

	mov.f64 	%fd78, 0dFFF8000000000000;

$L__BB0_44:
	add.f64 	%fd32, %fd25, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd32;
	}
	and.b32  	%r79, %r78, 2146435072;
	setp.ne.s32 	%p79, %r79, 2146435072;
	mov.f64 	%fd79, %fd78;
	@%p79 bra 	$L__BB0_50;

	setp.gtu.f64 	%p80, %fd26, 0d7FF0000000000000;
	mov.f64 	%fd79, %fd32;
	@%p80 bra 	$L__BB0_50;

	mov.f64 	%fd62, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r80, %temp}, %fd62;
	}
	and.b32  	%r12, %r6, 2147483647;
	setp.eq.s32 	%p81, %r12, 2146435072;
	setp.eq.s32 	%p82, %r80, 0;
	and.pred  	%p83, %p81, %p82;
	@%p83 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_47;

$L__BB0_49:
	setp.gt.f64 	%p90, %fd26, 0d3FF0000000000000;
	selp.b32 	%r87, 2146435072, 0, %p90;
	mov.u32 	%r88, 0;
	xor.b32  	%r89, %r87, 2146435072;
	setp.lt.s32 	%p91, %r6, 0;
	selp.b32 	%r90, %r89, %r87, %p91;
	setp.eq.f32 	%p92, %f31, 0fBF800000;
	selp.b32 	%r91, 1072693248, %r90, %p92;
	mov.b64 	%fd79, {%r88, %r91};
	bra.uni 	$L__BB0_50;

$L__BB0_47:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r81, %temp}, %fd25;
	}
	and.b32  	%r82, %r11, 2147483647;
	setp.ne.s32 	%p84, %r82, 2146435072;
	setp.ne.s32 	%p85, %r81, 0;
	or.pred  	%p86, %p84, %p85;
	mov.f64 	%fd79, %fd78;
	@%p86 bra 	$L__BB0_50;

	and.b32  	%r124, %r6, 2147483647;
	setp.gt.s32 	%p87, %r6, -1;
	selp.b32 	%r83, 2146435072, 0, %p87;
	mov.u32 	%r84, 0;
	setp.ne.s32 	%p88, %r124, 1071644672;
	and.pred  	%p89, %p88, %p3;
	or.b32  	%r85, %r83, -2147483648;
	selp.b32 	%r86, %r85, %r83, %p89;
	mov.b64 	%fd79, {%r84, %r86};

$L__BB0_50:
	setp.eq.f32 	%p93, %f31, 0f3F800000;
	selp.f64 	%fd63, 0d3FF0000000000000, %fd79, %p93;
	add.f64 	%fd64, %fd24, %fd63;
	sqrt.rn.f64 	%fd65, %fd64;
	cvt.rn.f32.f64 	%f32, %fd65;
	setp.leu.f32 	%p94, %f198, %f32;
	@%p94 bra 	$L__BB0_52;

	ld.const.f32 	%f196, [%rd128+8];
	ld.const.f32 	%f195, [%rd128+4];
	ld.const.f32 	%f194, [%rd128];
	sub.f32 	%f119, %f70, %f207;
	sub.f32 	%f120, %f71, %f208;
	mul.f32 	%f121, %f195, %f120;
	fma.rn.f32 	%f122, %f194, %f119, %f121;
	sub.f32 	%f123, %f72, %f209;
	fma.rn.f32 	%f124, %f196, %f123, %f122;
	setp.lt.f32 	%p95, %f124, 0f00000000;
	selp.f32 	%f197, 0f00000000, %f124, %p95;
	ld.const.f32 	%f201, [%rd126];
	ld.const.f32 	%f200, [%rd126+4];
	ld.const.f32 	%f199, [%rd126+8];
	mov.u16 	%rs8, 1;
	mov.f32 	%f198, %f32;
	mov.u32 	%r126, %r125;

$L__BB0_52:
	add.s64 	%rd128, %rd128, 12;
	add.s64 	%rd127, %rd127, 4;
	add.s64 	%rd126, %rd126, 12;
	add.s64 	%rd125, %rd125, 12;
	add.s64 	%rd124, %rd124, 12;
	add.s64 	%rd123, %rd123, 12;
	add.s32 	%r125, %r125, 1;
	setp.lt.s32 	%p96, %r125, %r2;
	@%p96 bra 	$L__BB0_3;

$L__BB0_53:
	and.b16  	%rs7, %rs8, 255;
	setp.eq.s16 	%p97, %rs7, 0;
	mov.f32 	%f224, %f197;
	@%p97 bra 	$L__BB0_66;

	setp.lt.s32 	%p143, %r2, 1;
	sub.f32 	%f125, %f70, %f207;
	abs.f32 	%f126, %f125;
	sub.f32 	%f127, %f71, %f208;
	abs.f32 	%f128, %f127;
	sub.f32 	%f129, %f72, %f209;
	abs.f32 	%f130, %f129;
	add.f32 	%f131, %f126, %f128;
	add.f32 	%f132, %f131, %f130;
	min.f32 	%f133, %f126, %f128;
	max.f32 	%f134, %f126, %f128;
	min.f32 	%f135, %f134, %f130;
	max.f32 	%f136, %f134, %f130;
	mov.b32 	%r92, %f136;
	and.b32  	%r93, %r92, -33554432;
	mov.u32 	%r94, 2122317824;
	sub.s32 	%r95, %r94, %r93;
	mov.b32 	%f137, %r95;
	mul.f32 	%f138, %f135, %f137;
	mul.f32 	%f139, %f133, %f137;
	mul.f32 	%f140, %f136, %f137;
	mul.f32 	%f141, %f138, %f138;
	fma.rn.f32 	%f142, %f139, %f139, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	sqrt.rn.f32 	%f144, %f143;
	or.b32  	%r96, %r93, 8388608;
	mov.b32 	%f145, %r96;
	mul.f32 	%f146, %f144, %f145;
	setp.gt.f32 	%p99, %f132, %f136;
	selp.f32 	%f147, %f146, %f132, %p99;
	setp.eq.f32 	%p100, %f136, 0f7F800000;
	selp.f32 	%f148, 0f7F800000, %f147, %p100;
	abs.f32 	%f149, %f148;
	div.rn.f32 	%f52, %f125, %f149;
	div.rn.f32 	%f53, %f127, %f149;
	div.rn.f32 	%f54, %f129, %f149;
	mov.f32 	%f224, %f197;
	@%p143 bra 	$L__BB0_66;

	mov.u32 	%r129, 0;
	mov.u64 	%rd88, normals;
	mov.u64 	%rd91, dRatios;
	mov.u64 	%rd112, trPoint1;
	mov.u64 	%rd114, trPoint2;

$L__BB0_56:
	setp.eq.s32 	%p101, %r129, %r126;
	@%p101 bra 	$L__BB0_65;

	cvt.s64.s32 	%rd36, %r129;
	mul.wide.s32 	%rd87, %r129, 12;
	add.s64 	%rd89, %rd88, %rd87;
	mul.wide.s32 	%rd90, %r129, 4;
	add.s64 	%rd92, %rd91, %rd90;
	ld.const.f32 	%f55, [%rd89];
	ld.const.f32 	%f150, [%rd92];
	fma.rn.f32 	%f151, %f207, %f55, %f150;
	ld.const.f32 	%f56, [%rd89+4];
	fma.rn.f32 	%f152, %f208, %f56, %f151;
	ld.const.f32 	%f153, [%rd89+8];
	fma.rn.f32 	%f57, %f209, %f153, %f152;
	mul.f32 	%f154, %f53, %f56;
	fma.rn.f32 	%f155, %f52, %f55, %f154;
	fma.rn.f32 	%f58, %f54, %f153, %f155;
	setp.eq.f32 	%p102, %f58, 0f00000000;
	setp.ge.f32 	%p103, %f57, 0f00000000;
	and.pred  	%p104, %p102, %p103;
	@%p104 bra 	$L__BB0_65;

	div.rn.f32 	%f59, %f57, %f58;
	setp.gt.f32 	%p105, %f59, 0f80000000;
	@%p105 bra 	$L__BB0_65;

	mul.f32 	%f156, %f52, %f59;
	sub.f32 	%f223, %f207, %f156;
	mul.f32 	%f157, %f53, %f59;
	sub.f32 	%f61, %f208, %f157;
	mul.f32 	%f158, %f54, %f59;
	sub.f32 	%f222, %f209, %f158;
	setp.neu.f32 	%p106, %f55, 0f00000000;
	@%p106 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_60;

$L__BB0_63:
	mul.lo.s64 	%rd111, %rd36, 12;
	add.s64 	%rd113, %rd112, %rd111;
	add.s64 	%rd135, %rd113, 4;
	add.s64 	%rd136, %rd113, 8;
	add.s64 	%rd115, %rd114, %rd111;
	add.s64 	%rd137, %rd115, 4;
	add.s64 	%rd138, %rd115, 8;
	mov.u64 	%rd116, trPoint3;
	add.s64 	%rd117, %rd116, %rd111;
	add.s64 	%rd139, %rd117, 4;
	add.s64 	%rd140, %rd117, 8;
	mov.f32 	%f223, %f61;
	bra.uni 	$L__BB0_64;

$L__BB0_60:
	setp.neu.f32 	%p107, %f56, 0f00000000;
	mul.lo.s64 	%rd93, %rd36, 12;
	add.s64 	%rd135, %rd112, %rd93;
	add.s64 	%rd137, %rd114, %rd93;
	mov.u64 	%rd96, trPoint3;
	add.s64 	%rd139, %rd96, %rd93;
	@%p107 bra 	$L__BB0_62;
	bra.uni 	$L__BB0_61;

$L__BB0_62:
	add.s64 	%rd106, %rd112, %rd93;
	add.s64 	%rd136, %rd106, 8;
	add.s64 	%rd108, %rd114, %rd93;
	add.s64 	%rd138, %rd108, 8;
	add.s64 	%rd110, %rd96, %rd93;
	add.s64 	%rd140, %rd110, 8;
	bra.uni 	$L__BB0_64;

$L__BB0_61:
	add.s64 	%rd99, %rd112, %rd93;
	add.s64 	%rd136, %rd99, 4;
	add.s64 	%rd101, %rd114, %rd93;
	add.s64 	%rd138, %rd101, 4;
	add.s64 	%rd103, %rd96, %rd93;
	add.s64 	%rd140, %rd103, 4;
	mov.f32 	%f222, %f61;

$L__BB0_64:
	ld.const.f32 	%f160, [%rd135];
	sub.f32 	%f161, %f160, %f223;
	ld.const.f32 	%f162, [%rd136];
	ld.const.f32 	%f163, [%rd138];
	sub.f32 	%f164, %f163, %f162;
	mul.f32 	%f165, %f164, %f161;
	ld.const.f32 	%f166, [%rd137];
	sub.f32 	%f167, %f166, %f160;
	sub.f32 	%f168, %f162, %f222;
	mul.f32 	%f169, %f168, %f167;
	sub.f32 	%f170, %f165, %f169;
	sub.f32 	%f171, %f166, %f223;
	ld.const.f32 	%f172, [%rd140];
	sub.f32 	%f173, %f172, %f163;
	mul.f32 	%f174, %f173, %f171;
	ld.const.f32 	%f175, [%rd139];
	sub.f32 	%f176, %f175, %f166;
	sub.f32 	%f177, %f163, %f222;
	mul.f32 	%f178, %f177, %f176;
	sub.f32 	%f179, %f174, %f178;
	sub.f32 	%f180, %f175, %f223;
	sub.f32 	%f181, %f162, %f172;
	mul.f32 	%f182, %f180, %f181;
	sub.f32 	%f183, %f160, %f175;
	sub.f32 	%f184, %f172, %f222;
	mul.f32 	%f185, %f184, %f183;
	sub.f32 	%f186, %f182, %f185;
	setp.ge.f32 	%p108, %f170, 0f00000000;
	mov.f32 	%f224, 0f00000000;
	setp.ge.f32 	%p109, %f179, 0f00000000;
	and.pred  	%p110, %p109, %p108;
	setp.ge.f32 	%p111, %f186, 0f00000000;
	and.pred  	%p112, %p111, %p110;
	setp.le.f32 	%p113, %f170, 0f00000000;
	setp.le.f32 	%p114, %f179, 0f00000000;
	and.pred  	%p115, %p114, %p113;
	setp.le.f32 	%p116, %f186, 0f00000000;
	and.pred  	%p117, %p116, %p115;
	or.pred  	%p118, %p112, %p117;
	@%p118 bra 	$L__BB0_66;

$L__BB0_65:
	add.s32 	%r129, %r129, 1;
	setp.lt.s32 	%p119, %r129, %r2;
	mov.f32 	%f224, %f197;
	@%p119 bra 	$L__BB0_56;

$L__BB0_66:
	abs.f32 	%f66, %f224;
	cvt.f64.f32 	%fd36, %f66;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r18}, %fd36;
	}
	mov.f64 	%fd66, 0d3FD3333333333333;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd66;
	}
	and.b32  	%r20, %r19, 2146435072;
	setp.eq.s32 	%p120, %r20, 1127219200;
	abs.f64 	%fd37, %fd36;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd37;
	.param .b64 param1;
	st.param.f64 	[param1+0], %fd66;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd81, [retval0+0];
	} // callseq 3
	setp.lt.s32 	%p121, %r18, 0;
	and.pred  	%p4, %p121, %p120;
	not.pred 	%p122, %p4;
	@%p122 bra 	$L__BB0_68;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd81;
	}
	xor.b32  	%r99, %r98, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r100, %temp}, %fd81;
	}
	mov.b64 	%fd81, {%r100, %r99};

$L__BB0_68:
	setp.eq.f32 	%p123, %f66, 0f00000000;
	@%p123 bra 	$L__BB0_72;
	bra.uni 	$L__BB0_69;

$L__BB0_72:
	selp.b32 	%r101, %r18, 0, %p120;
	mov.u32 	%r102, 0;
	or.b32  	%r103, %r101, 2146435072;
	setp.lt.s32 	%p127, %r19, 0;
	selp.b32 	%r104, %r103, %r101, %p127;
	mov.b64 	%fd81, {%r102, %r104};
	bra.uni 	$L__BB0_73;

$L__BB0_69:
	setp.gt.s32 	%p124, %r18, -1;
	@%p124 bra 	$L__BB0_73;

	mov.f64 	%fd67, 0d3FD3333333333333;
	cvt.rzi.f64.f64 	%fd68, %fd67;
	setp.eq.f64 	%p125, %fd68, 0d3FD3333333333333;
	@%p125 bra 	$L__BB0_73;

	mov.f64 	%fd81, 0dFFF8000000000000;

$L__BB0_73:
	add.f64 	%fd43, %fd36, 0d3FD3333333333333;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r105}, %fd43;
	}
	and.b32  	%r106, %r105, 2146435072;
	setp.ne.s32 	%p128, %r106, 2146435072;
	mov.f64 	%fd82, %fd81;
	@%p128 bra 	$L__BB0_79;

	setp.gtu.f64 	%p129, %fd37, 0d7FF0000000000000;
	mov.f64 	%fd82, %fd43;
	@%p129 bra 	$L__BB0_79;

	mov.f64 	%fd70, 0d3FD3333333333333;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r107, %temp}, %fd70;
	}
	and.b32  	%r21, %r19, 2147483647;
	setp.eq.s32 	%p130, %r21, 2146435072;
	setp.eq.s32 	%p131, %r107, 0;
	and.pred  	%p132, %p130, %p131;
	@%p132 bra 	$L__BB0_78;
	bra.uni 	$L__BB0_76;

$L__BB0_78:
	setp.gt.f64 	%p139, %fd37, 0d3FF0000000000000;
	selp.b32 	%r114, 2146435072, 0, %p139;
	mov.u32 	%r115, 0;
	xor.b32  	%r116, %r114, 2146435072;
	setp.lt.s32 	%p140, %r19, 0;
	selp.b32 	%r117, %r116, %r114, %p140;
	setp.eq.f32 	%p141, %f66, 0fBF800000;
	selp.b32 	%r118, 1072693248, %r117, %p141;
	mov.b64 	%fd82, {%r115, %r118};
	bra.uni 	$L__BB0_79;

$L__BB0_76:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r108, %temp}, %fd36;
	}
	and.b32  	%r109, %r18, 2147483647;
	setp.ne.s32 	%p133, %r109, 2146435072;
	setp.ne.s32 	%p134, %r108, 0;
	or.pred  	%p135, %p133, %p134;
	mov.f64 	%fd82, %fd81;
	@%p135 bra 	$L__BB0_79;

	setp.gt.s32 	%p136, %r19, -1;
	selp.b32 	%r110, 2146435072, 0, %p136;
	mov.u32 	%r111, 0;
	setp.ne.s32 	%p137, %r21, 1071644672;
	and.pred  	%p138, %p137, %p4;
	or.b32  	%r112, %r110, -2147483648;
	selp.b32 	%r113, %r112, %r110, %p138;
	mov.b64 	%fd82, {%r111, %r113};

$L__BB0_79:
	mov.u32 	%r122, %tid.x;
	mov.u32 	%r121, %ctaid.x;
	mov.u32 	%r120, %ntid.x;
	mad.lo.s32 	%r119, %r120, %r121, %r122;
	cvt.s64.s32 	%rd122, %r119;
	ld.param.u64 	%rd121, [resultPixel_param_4];
	cvt.rn.f32.f64 	%f187, %fd82;
	setp.eq.f32 	%p142, %f66, 0f3F800000;
	selp.f32 	%f188, 0f3F800000, %f187, %p142;
	mul.f32 	%f189, %f201, %f188;
	mul.f32 	%f190, %f200, %f188;
	mul.f32 	%f191, %f199, %f188;
	cvta.to.global.u64 	%rd118, %rd121;
	mul.lo.s64 	%rd119, %rd122, 12;
	add.s64 	%rd120, %rd118, %rd119;
	st.global.f32 	[%rd120], %f189;
	st.global.f32 	[%rd120+4], %f190;
	st.global.f32 	[%rd120+8], %f191;

$L__BB0_80:
	ret;

}
.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	ld.param.f64 	%fd13, [__internal_accurate_pow_param_1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32 	%p1, %r51, 0;
	@%p1 bra 	$L__BB1_2;

	mul.f64 	%fd14, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd14;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

$L__BB1_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32 	%p2, %r18, 1073127583;
	@%p2 bra 	$L__BB1_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

$L__BB1_4:
	add.f64 	%fd15, %fd135, 0d3FF0000000000000;
	mov.f64 	%fd16, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd17, %fd15;
	neg.f64 	%fd18, %fd15;
	fma.rn.f64 	%fd19, %fd18, %fd17, %fd16;
	fma.rn.f64 	%fd20, %fd19, %fd19, %fd19;
	fma.rn.f64 	%fd21, %fd20, %fd17, %fd17;
	add.f64 	%fd22, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd23, %fd22, %fd21;
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	mul.f64 	%fd25, %fd24, %fd24;
	mov.f64 	%fd26, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd27, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd28, %fd27, %fd25, %fd26;
	mov.f64 	%fd29, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd30, %fd28, %fd25, %fd29;
	mov.f64 	%fd31, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd32, %fd30, %fd25, %fd31;
	mov.f64 	%fd33, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd34, %fd32, %fd25, %fd33;
	mov.f64 	%fd35, 0d3F6249249242B910;
	fma.rn.f64 	%fd36, %fd34, %fd25, %fd35;
	mov.f64 	%fd37, 0d3F89999999999DFB;
	fma.rn.f64 	%fd38, %fd36, %fd25, %fd37;
	sub.f64 	%fd39, %fd22, %fd24;
	add.f64 	%fd40, %fd39, %fd39;
	neg.f64 	%fd41, %fd24;
	fma.rn.f64 	%fd42, %fd41, %fd22, %fd40;
	mul.f64 	%fd43, %fd21, %fd42;
	fma.rn.f64 	%fd44, %fd25, %fd38, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd25, %fd38, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd24, %fd24;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd24, %fd24, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd24, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd24;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd24, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd24, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd24, %fd68;
	sub.f64 	%fd72, %fd24, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd13;
	}
	shl.b32 	%r29, %r28, 1;
	setp.gt.u32 	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32 	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd13;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd16;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd16;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	%f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p4, %f1, 0f4086232B;
	@%p4 bra 	$L__BB1_7;

	setp.lt.f64 	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32 	%p6, %f1, 0f40874800;
	@%p6 bra 	$L__BB1_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r15, %r39;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

$L__BB1_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.eq.s32 	%p7, %r46, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32 	%p8, %r47, 0;
	and.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB1_9;

	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

$L__BB1_9:
	st.param.f64 	[func_retval0+0], %fd136;
	ret;

}

