INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/Y_shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Y_shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/ud_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ud_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sim_1/new/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
