
---------- Begin Simulation Statistics ----------
final_tick                               118502699000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215017                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713544                       # Number of bytes of host memory used
host_op_rate                                   217430                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   465.08                       # Real time elapsed on the host
host_tick_rate                              254800861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118503                       # Number of seconds simulated
sim_ticks                                118502699000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.823941                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4086021                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4817061                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345779                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5101775                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102837                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675331                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572494                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6509690                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312574                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35008                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.185027                       # CPI: cycles per instruction
system.cpu.discardedOps                        958523                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48890912                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40552535                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262757                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2702934                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.843863                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118502699                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115799765                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1199                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        85355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          336                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       172039                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            344                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2273                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           68                       # Transaction distribution
system.membus.trans_dist::CleanEvict              268                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3676                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3676                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2273                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       385088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  385088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5949                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5949    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5949                       # Request fanout histogram
system.membus.respLayer1.occupancy           31712250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6557000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        81114                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1493                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3377                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68929                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68929                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2322                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15439                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       252592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                258729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       244160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10586496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10830656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             635                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87325                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017830                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.133024                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  85776     98.23%     98.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1541      1.76%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87325                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          337117000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         253113990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6967998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  999                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                79731                       # number of demand (read+write) hits
system.l2.demand_hits::total                    80730                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 999                       # number of overall hits
system.l2.overall_hits::.cpu.data               79731                       # number of overall hits
system.l2.overall_hits::total                   80730                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1323                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4637                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5960                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1323                       # number of overall misses
system.l2.overall_misses::.cpu.data              4637                       # number of overall misses
system.l2.overall_misses::total                  5960                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    130070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    460816000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        590886000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    130070000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    460816000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       590886000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2322                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            84368                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                86690                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2322                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           84368                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               86690                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.569767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.054962                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068751                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.569767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.054962                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068751                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98314.436886                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99378.046151                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99141.946309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98314.436886                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99378.046151                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99141.946309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  68                       # number of writebacks
system.l2.writebacks::total                        68                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5949                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5949                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    103487000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    367543000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    471030000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    103487000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    367543000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    471030000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.568906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.054855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068624                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.568906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.054855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068624                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78339.894020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79417.242869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79178.013111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78339.894020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79417.242869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79178.013111                       # average overall mshr miss latency
system.l2.replacements                            635                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        81046                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            81046                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        81046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        81046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1440                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1440                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1440                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1440                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           45                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            45                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             65253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65253                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3676                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    365434000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     365434000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         68929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             68929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.053330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.053330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99410.772579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99410.772579                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    291914000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    291914000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.053330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.053330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79410.772579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79410.772579                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            999                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                999                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    130070000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    130070000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2322                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2322                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.569767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.569767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98314.436886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98314.436886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1321                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1321                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103487000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103487000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.568906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.568906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78339.894020                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78339.894020                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     95382000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     95382000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.062245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99252.861602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99252.861602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     75629000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     75629000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.061662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79442.226891                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79442.226891                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5221.869745                       # Cycle average of tags in use
system.l2.tags.total_refs                      170784                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.252109                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.304059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1042.703960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4115.861726                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.127283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.502425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.637435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5399                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.660400                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    347725                       # Number of tag accesses
system.l2.tags.data_accesses                   347725                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          84544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         296192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             380736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           68                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 68                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            713435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2499454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3212889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       713435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           713435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          36725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                36725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          36725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           713435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2499454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3249614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.028582185250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               42228                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5949                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         68                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5949                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       68                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     83                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     56409500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               166397000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9616.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28366.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3895                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      14                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                28.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5949                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   68                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.671392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.661041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.955525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          867     43.90%     43.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          761     38.53%     82.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          115      5.82%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      1.92%     90.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           35      1.77%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      0.91%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      0.71%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.66%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          114      5.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1975                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           5604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   5604.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 375424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  380736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117697727000                       # Total gap between requests
system.mem_ctrls.avgGap                   19560865.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       290880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 713435.227327607106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2454627.636793318670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9721.297571458688                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           68                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35694750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    130702250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207308588500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27021.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28241.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 3048655713.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7061460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3753255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20356140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              46980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9354206160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2947183860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43023197760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55355805615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.126961                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 111822486500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3956940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2723272500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7040040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3741870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21527100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              46980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9354206160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3052123710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42934827360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55373513220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.276389                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 111591988250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3956940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2953770750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118502699000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17140909                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17140909                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17140909                       # number of overall hits
system.cpu.icache.overall_hits::total        17140909                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2322                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2322                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2322                       # number of overall misses
system.cpu.icache.overall_misses::total          2322                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    162900000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162900000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162900000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162900000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17143231                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17143231                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17143231                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17143231                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000135                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000135                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70155.038760                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70155.038760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70155.038760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70155.038760                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1493                       # number of writebacks
system.cpu.icache.writebacks::total              1493                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2322                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2322                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2322                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2322                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158256000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158256000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000135                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000135                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68155.038760                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68155.038760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68155.038760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68155.038760                       # average overall mshr miss latency
system.cpu.icache.replacements                   1493                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17140909                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17140909                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2322                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2322                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162900000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162900000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17143231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17143231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70155.038760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70155.038760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2322                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2322                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158256000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158256000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68155.038760                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68155.038760                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           826.083105                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17143231                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2322                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7382.959087                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   826.083105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.806722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.806722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          826                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17145553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17145553                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43763766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43763766                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43772297                       # number of overall hits
system.cpu.dcache.overall_hits::total        43772297                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        89090                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          89090                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        89253                       # number of overall misses
system.cpu.dcache.overall_misses::total         89253                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2817638000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2817638000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2817638000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2817638000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43852856                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43852856                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43861550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43861550                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002035                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31626.871703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31626.871703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31569.112523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31569.112523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81046                       # number of writebacks
system.cpu.dcache.writebacks::total             81046                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4873                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4873                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4873                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4873                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        84217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        84217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        84367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        84367                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2380023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2380023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2390880000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2390880000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001920                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001920                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001923                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001923                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28260.600591                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28260.600591                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28339.042517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28339.042517                       # average overall mshr miss latency
system.cpu.dcache.replacements                  83856                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37512452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37512452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    479462000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    479462000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37527962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37527962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000413                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000413                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30913.088330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30913.088330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    437371000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    437371000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28608.778127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28608.778127                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6251314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6251314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        73580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        73580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2338176000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2338176000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011633                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011633                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31777.330796                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31777.330796                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4651                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4651                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        68929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        68929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1942652000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1942652000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010898                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010898                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28183.377098                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28183.377098                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8531                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8531                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          163                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          163                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018749                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018749                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          150                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          150                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10857000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10857000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.017253                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017253                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        72380                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        72380                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.215041                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43856996                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             84368                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            519.829746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.215041                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998467                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998467                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         350979424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        350979424                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118502699000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
