#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20140801)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xea1b30 .scope module, "cpu" "cpu" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /OUTPUT 1 "hlt"
    .port_info 3 /OUTPUT 16 "pc"
P_0xeb0790 .param/l "ALUSrc" 1 2 26, +C4<0110>;
P_0xeb07d0 .param/l "Branch" 1 2 25, +C4<0101>;
P_0xeb0810 .param/l "EX_MEM_INST" 1 2 41, +C4<011>;
P_0xeb0850 .param/l "EX_MEM_OP2" 1 2 40, +C4<010>;
P_0xeb0890 .param/l "EX_MEM_PC" 1 2 38, +C4<0>;
P_0xeb08d0 .param/l "EX_MEM_RSLT" 1 2 39, +C4<01>;
P_0xeb0910 .param/l "HLT" 1 2 10, C4<1111>;
P_0xeb0950 .param/l "Halt" 1 2 20, +C4<0>;
P_0xeb0990 .param/l "ID_EX_INST" 1 2 34, +C4<011>;
P_0xeb09d0 .param/l "ID_EX_OP1" 1 2 32, +C4<01>;
P_0xeb0a10 .param/l "ID_EX_OP2" 1 2 33, +C4<010>;
P_0xeb0a50 .param/l "ID_EX_PC" 1 2 31, +C4<0>;
P_0xeb0a90 .param/l "ID_EX_R0" 1 2 35, +C4<0>;
P_0xeb0ad0 .param/l "ID_EX_R1" 1 2 36, +C4<01>;
P_0xeb0b10 .param/l "IF_ID_INST" 1 2 29, +C4<01>;
P_0xeb0b50 .param/l "IF_ID_PC" 1 2 28, +C4<0>;
P_0xeb0b90 .param/l "MEM_WB_INST" 1 2 45, +C4<010>;
P_0xeb0bd0 .param/l "MEM_WB_RD" 1 2 43, +C4<0>;
P_0xeb0c10 .param/l "MEM_WB_RSLT" 1 2 44, +C4<01>;
P_0xeb0c50 .param/l "MemRead" 1 2 24, +C4<0100>;
P_0xeb0c90 .param/l "MemToReg" 1 2 22, +C4<010>;
P_0xeb0cd0 .param/l "MemWrite" 1 2 23, +C4<011>;
P_0xeb0d10 .param/l "N" 1 2 14, +C4<010>;
P_0xeb0d50 .param/l "RegWrite" 1 2 21, +C4<01>;
P_0xeb0d90 .param/l "SRC_EX_MEM" 1 2 17, C4<10>;
P_0xeb0dd0 .param/l "SRC_ID_EX" 1 2 16, C4<00>;
P_0xeb0e10 .param/l "SRC_MEM_WB" 1 2 18, C4<01>;
P_0xeb0e50 .param/l "V" 1 2 13, +C4<01>;
P_0xeb0e90 .param/l "Z" 1 2 12, +C4<0>;
v0xece9a0_0 .var "CTRL_EX_MEM", 4 0;
v0xeceaa0_0 .var "CTRL_ID_EX", 8 0;
v0xeceb80_0 .var "CTRL_MEM_WB", 1 0;
v0xecec40 .array "DATA_EX_MEM", 0 3, 15 0;
v0xecedb0 .array "DATA_ID_EX", 0 3, 15 0;
v0xeceed0 .array "DATA_IF_ID", 0 1, 15 0;
v0xeceff0 .array "DATA_MEM_WB", 0 2, 15 0;
v0xecf130_0 .var "FLAG", 2 0;
v0xecf220_0 .net *"_s101", 15 0, L_0xee3d30;  1 drivers
L_0x7f2cad898210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xecf370_0 .net/2u *"_s105", 1 0, L_0x7f2cad898210;  1 drivers
v0xecf450_0 .net *"_s107", 0 0, L_0xee42d0;  1 drivers
L_0x7f2cad898258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xecf510_0 .net/2u *"_s109", 1 0, L_0x7f2cad898258;  1 drivers
v0xecf5f0_0 .net *"_s111", 0 0, L_0xee4450;  1 drivers
L_0x7f2cad8982a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xecf6b0_0 .net/2u *"_s114", 1 0, L_0x7f2cad8982a0;  1 drivers
v0xecf790_0 .net *"_s116", 0 0, L_0xee41b0;  1 drivers
v0xecf850_0 .net *"_s118", 15 0, L_0xee46b0;  1 drivers
v0xecf930_0 .net *"_s120", 15 0, L_0xee4890;  1 drivers
L_0x7f2cad898060 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0xecfae0_0 .net/2u *"_s62", 15 0, L_0x7f2cad898060;  1 drivers
L_0x7f2cad8980a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xecfb80_0 .net *"_s66", 0 0, L_0x7f2cad8980a8;  1 drivers
v0xecfc60_0 .net *"_s73", 0 0, L_0xee35c0;  1 drivers
L_0x7f2cad8980f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xecfd40_0 .net/2u *"_s74", 7 0, L_0x7f2cad8980f0;  1 drivers
v0xecfe20_0 .net *"_s78", 7 0, L_0xee36b0;  1 drivers
v0xecff00_0 .net *"_s79", 15 0, L_0xee34f0;  1 drivers
L_0x7f2cad898138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xecffe0_0 .net/2u *"_s84", 1 0, L_0x7f2cad898138;  1 drivers
v0xed0080_0 .net *"_s86", 0 0, L_0xee3ab0;  1 drivers
L_0x7f2cad898180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xed0120_0 .net/2u *"_s89", 1 0, L_0x7f2cad898180;  1 drivers
v0xed01c0_0 .net *"_s91", 0 0, L_0xee3bf0;  1 drivers
L_0x7f2cad8981c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xed0280_0 .net/2u *"_s94", 1 0, L_0x7f2cad8981c8;  1 drivers
v0xed0360_0 .net *"_s96", 0 0, L_0xee3970;  1 drivers
v0xed0420_0 .net *"_s99", 15 0, L_0xee3e70;  1 drivers
v0xed0500_0 .net "branch", 0 0, v0xec8c70_0;  1 drivers
o0x7f2cad8e1d08 .functor BUFZ 1, C4<z>; HiZ drive
v0xed05d0_0 .net "clk", 0 0, o0x7f2cad8e1d08;  0 drivers
v0xed0670_0 .net "ctrl_signals", 8 0, v0xeca4f0_0;  1 drivers
v0xecfa00_0 .net "dm_read", 15 0, v0xecae40_0;  1 drivers
v0xed0920_0 .net "flags", 2 0, v0xec7580_0;  1 drivers
v0xed09f0_0 .net "forwardA", 1 0, v0xecba50_0;  1 drivers
v0xed0ac0_0 .net "forwardB", 1 0, v0xecbb10_0;  1 drivers
v0xed0b90_0 .var "hlt", 0 0;
v0xed0c60_0 .net "id_ex_b", 15 0, L_0xee38d0;  1 drivers
v0xed0d00_0 .net "if_id_write", 0 0, L_0xed2640;  1 drivers
v0xed0dd0_0 .net "instr", 15 0, v0xecd170_0;  1 drivers
v0xed0ea0_0 .net "op_1", 15 0, L_0xee4110;  1 drivers
v0xed0f40_0 .net "op_2", 15 0, L_0xee4930;  1 drivers
v0xed1000_0 .var "pc", 15 0;
v0xed10f0_0 .net "pc_incr", 15 0, L_0xed31e0;  1 drivers
v0xed11b0_0 .net "pc_write", 0 0, L_0xed2580;  1 drivers
v0xed1280_0 .net "read_1", 15 0, v0xece0d0_0;  1 drivers
v0xed1350_0 .net "read_2", 15 0, v0xece320_0;  1 drivers
v0xed1420_0 .net "read_signals", 1 0, v0xeca6d0_0;  1 drivers
v0xed14f0_0 .net "result", 15 0, v0xec7b00_0;  1 drivers
o0x7f2cad8e3208 .functor BUFZ 1, C4<z>; HiZ drive
v0xed15c0_0 .net "rst_n", 0 0, o0x7f2cad8e3208;  0 drivers
v0xed1660_0 .net "stall", 0 0, L_0xed2750;  1 drivers
v0xed1730_0 .net "write_data", 15 0, L_0xee3450;  1 drivers
E_0xe9ddf0/0 .event negedge, v0xed15c0_0;
E_0xe9ddf0/1 .event posedge, v0xecacb0_0;
E_0xe9ddf0 .event/or E_0xe9ddf0/0, E_0xe9ddf0/1;
L_0xed1890 .part v0xece9a0_0, 4, 1;
L_0xed1990 .part v0xece9a0_0, 3, 1;
v0xeceed0_1 .array/port v0xeceed0, 1;
L_0xed1ab0 .part v0xeceed0_1, 8, 4;
L_0xed1b80 .part v0xeceed0_1, 4, 4;
L_0xed1ca0 .part v0xeca6d0_0, 0, 1;
L_0xed1dc0 .part v0xeca6d0_0, 1, 1;
v0xeceff0_2 .array/port v0xeceff0, 2;
L_0xed1ea0 .part v0xeceff0_2, 8, 4;
L_0xed1f70 .part v0xeceb80_0, 1, 1;
L_0xed20c0 .part v0xeceed0_1, 12, 4;
v0xecedb0_3 .array/port v0xecedb0, 3;
L_0xed2360 .part v0xecedb0_3, 12, 4;
L_0xed24b0 .part v0xecedb0_3, 0, 4;
L_0xed2810 .part v0xeceed0_1, 4, 4;
L_0xed29b0 .part v0xeceed0_1, 0, 4;
L_0xed2a50 .part v0xecedb0_3, 8, 4;
L_0xed2b70 .part v0xeceaa0_0, 4, 1;
L_0xed2c40 .part v0xecedb0_3, 0, 4;
L_0xed2e30 .part v0xecedb0_3, 4, 4;
v0xecec40_3 .array/port v0xecec40, 3;
L_0xed2f00 .part v0xecec40_3, 8, 4;
L_0xed30a0 .part v0xeceff0_2, 8, 4;
L_0xed3140 .part v0xece9a0_0, 1, 1;
L_0xed3000 .part v0xeceb80_0, 1, 1;
L_0xed3290 .part v0xecec40_3, 9, 3;
L_0xed31e0 .arith/sum 16, v0xed1000_0, L_0x7f2cad898060;
v0xeceff0_1 .array/port v0xeceff0, 1;
v0xeceff0_0 .array/port v0xeceff0, 0;
L_0xee3450 .functor MUXZ 16, v0xeceff0_1, v0xeceff0_0, L_0x7f2cad8980a8, C4<>;
L_0xee35c0 .part v0xeceaa0_0, 6, 1;
L_0xee36b0 .part v0xecedb0_3, 0, 8;
L_0xee34f0 .concat [ 8 8 0 0], L_0xee36b0, L_0x7f2cad8980f0;
v0xecedb0_1 .array/port v0xecedb0, 1;
L_0xee38d0 .functor MUXZ 16, v0xecedb0_1, L_0xee34f0, L_0xee35c0, C4<>;
L_0xee3ab0 .cmp/eq 2, v0xecba50_0, L_0x7f2cad898138;
L_0xee3bf0 .cmp/eq 2, v0xecba50_0, L_0x7f2cad898180;
L_0xee3970 .cmp/eq 2, v0xecba50_0, L_0x7f2cad8981c8;
L_0xee3e70 .functor MUXZ 16, v0xecedb0_1, L_0xee3450, L_0xee3970, C4<>;
v0xecec40_1 .array/port v0xecec40, 1;
L_0xee3d30 .functor MUXZ 16, L_0xee3e70, v0xecec40_1, L_0xee3bf0, C4<>;
L_0xee4110 .functor MUXZ 16, L_0xee3d30, v0xecedb0_1, L_0xee3ab0, C4<>;
L_0xee42d0 .cmp/eq 2, v0xecbb10_0, L_0x7f2cad898210;
L_0xee4450 .cmp/eq 2, v0xecbb10_0, L_0x7f2cad898258;
L_0xee41b0 .cmp/eq 2, v0xecbb10_0, L_0x7f2cad8982a0;
L_0xee46b0 .functor MUXZ 16, L_0xee38d0, L_0xee3450, L_0xee41b0, C4<>;
L_0xee4890 .functor MUXZ 16, L_0xee46b0, v0xecec40_1, L_0xee4450, C4<>;
L_0xee4930 .functor MUXZ 16, L_0xee4890, L_0xee38d0, L_0xee42d0, C4<>;
S_0xe7c820 .scope module, "alu_inst" "alu" 2 114, 3 1 0, S_0xea1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUop"
    .port_info 1 /INPUT 16 "src0"
    .port_info 2 /INPUT 16 "src1"
    .port_info 3 /INPUT 4 "offset"
    .port_info 4 /OUTPUT 16 "result"
    .port_info 5 /OUTPUT 3 "flags"
P_0xe70fd0 .param/l "ADD" 1 3 9, C4<0000>;
P_0xe71010 .param/l "AND" 1 3 12, C4<0011>;
P_0xe71050 .param/l "LHB" 1 3 19, C4<1010>;
P_0xe71090 .param/l "LLB" 1 3 20, C4<1011>;
P_0xe710d0 .param/l "LW" 1 3 17, C4<1000>;
P_0xe71110 .param/l "NOR" 1 3 13, C4<0100>;
P_0xe71150 .param/l "PADDSB" 1 3 10, C4<0001>;
P_0xe71190 .param/l "SLL" 1 3 14, C4<0101>;
P_0xe711d0 .param/l "SRA" 1 3 16, C4<0111>;
P_0xe71210 .param/l "SRL" 1 3 15, C4<0110>;
P_0xe71250 .param/l "SUB" 1 3 11, C4<0010>;
P_0xe71290 .param/l "SW" 1 3 18, C4<1001>;
v0xec6fb0_0 .net "ALUop", 3 0, L_0xed2360;  1 drivers
v0xec70b0_0 .net "add_neg", 0 0, v0xec4980_0;  1 drivers
v0xec7170_0 .net "add_out", 15 0, v0xec4a50_0;  1 drivers
v0xec7270_0 .net "add_ov", 0 0, v0xec4b30_0;  1 drivers
v0xec7340_0 .net "add_zr", 0 0, v0xec4d20_0;  1 drivers
v0xec73e0_0 .net "and_out", 15 0, v0xec5340_0;  1 drivers
v0xec74b0_0 .net "and_zr", 0 0, v0xec5410_0;  1 drivers
v0xec7580_0 .var "flags", 2 0;
v0xec7620_0 .var "neg", 0 0;
v0xec7750_0 .net "nor_out", 15 0, v0xec5a90_0;  1 drivers
v0xec7820_0 .net "nor_zr", 0 0, v0xec5b50_0;  1 drivers
v0xec78f0_0 .net "offset", 3 0, L_0xed24b0;  1 drivers
v0xec7990_0 .var "ov", 0 0;
v0xec7a30_0 .net "padd_out", 15 0, v0xec60d0_0;  1 drivers
v0xec7b00_0 .var "result", 15 0;
v0xec7bc0_0 .net "shift_out", 15 0, v0xec6af0_0;  1 drivers
v0xec7cb0_0 .net "shift_zr", 0 0, v0xec6e50_0;  1 drivers
v0xec7e60_0 .net "src0", 15 0, L_0xee4110;  alias, 1 drivers
v0xec7f00_0 .net "src1", 15 0, L_0xee4930;  alias, 1 drivers
v0xec8030_0 .var "zr", 0 0;
E_0xe9cbe0/0 .event edge, v0xec6fb0_0, v0xec4a50_0, v0xec4b30_0, v0xec4d20_0;
E_0xe9cbe0/1 .event edge, v0xec4980_0, v0xec60d0_0, v0xec5340_0, v0xec5410_0;
E_0xe9cbe0/2 .event edge, v0xec5a90_0, v0xec5b50_0, v0xec6af0_0, v0xec6e50_0;
E_0xe9cbe0/3 .event edge, v0xec78f0_0, v0xea72c0_0;
E_0xe9cbe0 .event/or E_0xe9cbe0/0, E_0xe9cbe0/1, E_0xe9cbe0/2, E_0xe9cbe0/3;
E_0xe9a310 .event edge, v0xec7620_0, v0xec7990_0, v0xec8030_0;
L_0xed2190 .part L_0xee4930, 0, 4;
L_0xed2260 .part L_0xed2360, 0, 2;
S_0xe9e7d0 .scope module, "add" "adder" 3 29, 4 1 0, S_0xe7c820;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /OUTPUT 1 "zr"
    .port_info 4 /OUTPUT 1 "neg"
    .port_info 5 /OUTPUT 1 "ov"
v0xea72c0_0 .net "in1", 15 0, L_0xee4110;  alias, 1 drivers
v0xec48a0_0 .net "in2", 15 0, L_0xee4930;  alias, 1 drivers
v0xec4980_0 .var "neg", 0 0;
v0xec4a50_0 .var "out", 15 0;
v0xec4b30_0 .var "ov", 0 0;
v0xec4c40_0 .var "sum", 15 0;
v0xec4d20_0 .var "zr", 0 0;
E_0xe820c0 .event edge, v0xea72c0_0, v0xec48a0_0, v0xec4c40_0, v0xec4a50_0;
S_0xec4ee0 .scope module, "andALU" "andv" 3 47, 5 1 0, S_0xe7c820;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /OUTPUT 1 "zr"
v0xec5160_0 .net "in1", 15 0, L_0xee4110;  alias, 1 drivers
v0xec5270_0 .net "in2", 15 0, L_0xee4930;  alias, 1 drivers
v0xec5340_0 .var "out", 15 0;
v0xec5410_0 .var "zr", 0 0;
E_0xe99740 .event edge, v0xea72c0_0, v0xec48a0_0, v0xec5340_0;
S_0xec5580 .scope module, "norALUE" "norv" 3 56, 6 1 0, S_0xe7c820;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /OUTPUT 1 "zr"
v0xec5850_0 .net "in1", 15 0, L_0xee4110;  alias, 1 drivers
v0xec5980_0 .net "in2", 15 0, L_0xee4930;  alias, 1 drivers
v0xec5a90_0 .var "out", 15 0;
v0xec5b50_0 .var "zr", 0 0;
E_0xec57f0 .event edge, v0xea72c0_0, v0xec48a0_0, v0xec5a90_0;
S_0xec5c90 .scope module, "padd" "paddsb" 3 39, 7 1 0, S_0xe7c820;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /OUTPUT 16 "out"
v0xec5f30_0 .net "in1", 15 0, L_0xee4110;  alias, 1 drivers
v0xec6010_0 .net "in2", 15 0, L_0xee4930;  alias, 1 drivers
v0xec60d0_0 .var "out", 15 0;
v0xec61c0_0 .var "sum1", 7 0;
v0xec62a0_0 .var "sum2", 7 0;
E_0xec5ed0 .event edge, v0xea72c0_0, v0xec48a0_0, v0xec62a0_0, v0xec61c0_0;
S_0xec6450 .scope module, "shift" "shifter" 3 64, 8 1 0, S_0xe7c820;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "src"
    .port_info 1 /INPUT 4 "shamt"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /INPUT 2 "dir"
    .port_info 4 /OUTPUT 1 "zr"
v0xec6770_0 .net "dir", 1 0, L_0xed2260;  1 drivers
v0xec6870_0 .var "inter0", 15 0;
v0xec6950_0 .var "inter1", 15 0;
v0xec6a10_0 .var "inter2", 15 0;
v0xec6af0_0 .var "out", 15 0;
v0xec6c20_0 .net "shamt", 3 0, L_0xed2190;  1 drivers
v0xec6d00_0 .net "src", 15 0, L_0xee4110;  alias, 1 drivers
v0xec6e50_0 .var "zr", 0 0;
E_0xec66f0/0 .event edge, v0xec6770_0, v0xec6c20_0, v0xea72c0_0, v0xec6870_0;
E_0xec66f0/1 .event edge, v0xec6950_0, v0xec6a10_0, v0xec6af0_0;
E_0xec66f0 .event/or E_0xec66f0/0, E_0xec66f0/1;
S_0xec8190 .scope module, "branch_logic" "Branch" 2 147, 2 241 0, S_0xea1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "condition"
    .port_info 1 /INPUT 3 "flags"
    .port_info 2 /OUTPUT 1 "branch"
P_0xec8330 .param/l "BRANCH" 1 2 255, C4<1>;
P_0xec8370 .param/l "EQUAL" 1 2 247, C4<001>;
P_0xec83b0 .param/l "GREATER_THAN" 1 2 248, C4<010>;
P_0xec83f0 .param/l "GREATER_THAN_OR_EQUAL" 1 2 250, C4<100>;
P_0xec8430 .param/l "LESS_THAN" 1 2 249, C4<011>;
P_0xec8470 .param/l "LESS_THAN_OR_EQUAL" 1 2 251, C4<101>;
P_0xec84b0 .param/l "N" 1 2 260, +C4<010>;
P_0xec84f0 .param/l "NOT_EQUAL" 1 2 246, C4<000>;
P_0xec8530 .param/l "NO_BRANCH" 1 2 256, C4<0>;
P_0xec8570 .param/l "OVERFLOW" 1 2 252, C4<110>;
P_0xec85b0 .param/l "UNCONDITIONAL" 1 2 253, C4<111>;
P_0xec85f0 .param/l "V" 1 2 259, +C4<01>;
P_0xec8630 .param/l "Z" 1 2 258, +C4<0>;
v0xec8c70_0 .var "branch", 0 0;
v0xec8d50_0 .net "condition", 2 0, L_0xed3290;  1 drivers
v0xec8e30_0 .net "flags", 2 0, v0xecf130_0;  1 drivers
E_0xe9d7b0 .event edge, v0xec8d50_0, v0xec8e30_0;
S_0xec8fa0 .scope module, "ctrl" "Control" 2 107, 9 1 0, S_0xea1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /OUTPUT 9 "ctrl_signals"
    .port_info 2 /OUTPUT 2 "read_signals"
P_0xec91a0 .param/l "ADD" 1 9 3, C4<0000>;
P_0xec91e0 .param/l "ALUOpLSB" 1 9 27, +C4<0111>;
P_0xec9220 .param/l "ALUOpMSB" 1 9 28, +C4<01001>;
P_0xec9260 .param/l "ALUSrc" 1 9 26, +C4<0110>;
P_0xec92a0 .param/l "AND" 1 9 6, C4<0011>;
P_0xec92e0 .param/l "B" 1 9 15, C4<1100>;
P_0xec9320 .param/l "Branch" 1 9 25, +C4<0101>;
P_0xec9360 .param/l "HLT" 1 9 18, C4<1111>;
P_0xec93a0 .param/l "Halt" 1 9 20, +C4<0>;
P_0xec93e0 .param/l "JAL" 1 9 16, C4<1101>;
P_0xec9420 .param/l "JR" 1 9 17, C4<1110>;
P_0xec9460 .param/l "LHB" 1 9 13, C4<1010>;
P_0xec94a0 .param/l "LLB" 1 9 14, C4<1011>;
P_0xec94e0 .param/l "LW" 1 9 11, C4<1000>;
P_0xec9520 .param/l "MemRead" 1 9 24, +C4<0100>;
P_0xec9560 .param/l "MemToReg" 1 9 22, +C4<010>;
P_0xec95a0 .param/l "MemWrite" 1 9 23, +C4<011>;
P_0xec95e0 .param/l "NOR" 1 9 7, C4<0100>;
P_0xec9620 .param/l "PADDSB" 1 9 4, C4<0001>;
P_0xec9660 .param/l "RegWrite" 1 9 21, +C4<01>;
P_0xec96a0 .param/l "SLL" 1 9 8, C4<0101>;
P_0xec96e0 .param/l "SRA" 1 9 10, C4<0111>;
P_0xec9720 .param/l "SRL" 1 9 9, C4<0110>;
P_0xec9760 .param/l "SUB" 1 9 5, C4<0010>;
P_0xec97a0 .param/l "SW" 1 9 12, C4<1001>;
P_0xec97e0 .param/l "re0" 1 9 30, +C4<0>;
P_0xec9820 .param/l "re1" 1 9 31, +C4<01>;
v0xeca4f0_0 .var "ctrl_signals", 8 0;
v0xeca5f0_0 .net "instr", 3 0, L_0xed20c0;  1 drivers
v0xeca6d0_0 .var "read_signals", 1 0;
E_0xeca470 .event edge, v0xeca5f0_0;
S_0xeca840 .scope module, "data_mem" "DM" 2 82, 10 1 0, S_0xea1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "addr"
    .port_info 2 /INPUT 1 "re"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 16 "wrt_data"
    .port_info 5 /OUTPUT 16 "rd_data"
v0xecabb0_0 .net "addr", 15 0, v0xecec40_1;  1 drivers
v0xecacb0_0 .net "clk", 0 0, o0x7f2cad8e1d08;  alias, 0 drivers
v0xecad70 .array "data_mem", 65535 0, 15 0;
v0xecae40_0 .var "rd_data", 15 0;
v0xecaf20_0 .net "re", 0 0, L_0xed1890;  1 drivers
v0xecb030_0 .net "we", 0 0, L_0xed1990;  1 drivers
v0xecec40_2 .array/port v0xecec40, 2;
v0xecb0f0_0 .net "wrt_data", 15 0, v0xecec40_2;  1 drivers
E_0xecaaf0 .event edge, v0xecacb0_0, v0xecb030_0, v0xecabb0_0;
E_0xecab50 .event edge, v0xecacb0_0, v0xecaf20_0, v0xecabb0_0;
S_0xecb2d0 .scope module, "forward_unit" "FU" 2 135, 11 1 0, S_0xea1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "id_ex_rt"
    .port_info 1 /INPUT 4 "id_ex_rs"
    .port_info 2 /INPUT 4 "ex_mem_rd"
    .port_info 3 /INPUT 4 "mem_wb_rd"
    .port_info 4 /INPUT 1 "ex_mem_rw"
    .port_info 5 /INPUT 1 "mem_wb_rw"
    .port_info 6 /OUTPUT 2 "forwarda"
    .port_info 7 /OUTPUT 2 "forwardb"
P_0xecb4f0 .param/l "EX_HAZARD" 1 11 8, C4<10>;
P_0xecb530 .param/l "MEM_HAZARD" 1 11 9, C4<01>;
P_0xecb570 .param/l "NO_HAZARD" 1 11 7, C4<00>;
v0xecb890_0 .net "ex_mem_rd", 3 0, L_0xed2f00;  1 drivers
v0xecb990_0 .net "ex_mem_rw", 0 0, L_0xed3140;  1 drivers
v0xecba50_0 .var "forwarda", 1 0;
v0xecbb10_0 .var "forwardb", 1 0;
v0xecbbf0_0 .net "id_ex_rs", 3 0, L_0xed2e30;  1 drivers
v0xecbd20_0 .net "id_ex_rt", 3 0, L_0xed2c40;  1 drivers
v0xecbe00_0 .net "mem_wb_rd", 3 0, L_0xed30a0;  1 drivers
v0xecbee0_0 .net "mem_wb_rw", 0 0, L_0xed3000;  1 drivers
E_0xecaa10/0 .event edge, v0xecb990_0, v0xecb890_0, v0xecbbf0_0, v0xecbd20_0;
E_0xecaa10/1 .event edge, v0xecbee0_0, v0xecbe00_0;
E_0xecaa10 .event/or E_0xecaa10/0, E_0xecaa10/1;
S_0xecc0f0 .scope module, "hdu" "HDU" 2 124, 12 1 0, S_0xea1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "if_id_rs"
    .port_info 1 /INPUT 4 "if_id_rt"
    .port_info 2 /INPUT 4 "id_ex_rt"
    .port_info 3 /INPUT 1 "id_ex_mr"
    .port_info 4 /OUTPUT 1 "pc_write"
    .port_info 5 /OUTPUT 1 "if_id_write"
    .port_info 6 /OUTPUT 1 "stall"
P_0xecc270 .param/l "DETECTED" 1 12 7, C4<1>;
P_0xecc2b0 .param/l "NOT_DETECTED" 1 12 8, C4<0>;
L_0xed2580 .functor NOT 1, v0xecc530_0, C4<0>, C4<0>, C4<0>;
L_0xed2640 .functor NOT 1, v0xecc530_0, C4<0>, C4<0>, C4<0>;
L_0xed2750 .functor BUFZ 1, v0xecc530_0, C4<0>, C4<0>, C4<0>;
v0xecc530_0 .var "detected", 0 0;
v0xecc610_0 .net "id_ex_mr", 0 0, L_0xed2b70;  1 drivers
v0xecc6d0_0 .net "id_ex_rt", 3 0, L_0xed2a50;  1 drivers
v0xecc790_0 .net "if_id_rs", 3 0, L_0xed2810;  1 drivers
v0xecc870_0 .net "if_id_rt", 3 0, L_0xed29b0;  1 drivers
v0xecc9a0_0 .net "if_id_write", 0 0, L_0xed2640;  alias, 1 drivers
v0xecca60_0 .net "pc_write", 0 0, L_0xed2580;  alias, 1 drivers
v0xeccb20_0 .net "stall", 0 0, L_0xed2750;  alias, 1 drivers
E_0xecc4f0 .event edge, v0xecc610_0, v0xecc6d0_0, v0xecc790_0, v0xecc870_0;
S_0xeccd00 .scope module, "instr_mem" "IM" 2 74, 13 1 0, S_0xea1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "addr"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /OUTPUT 16 "instr"
v0xeccf80_0 .net "addr", 15 0, v0xed1000_0;  1 drivers
v0xecd080_0 .net "clk", 0 0, o0x7f2cad8e1d08;  alias, 0 drivers
v0xecd170_0 .var "instr", 15 0;
v0xecd240 .array "instr_mem", 65535 0, 15 0;
L_0x7f2cad898018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xecd2e0_0 .net "rd_en", 0 0, L_0x7f2cad898018;  1 drivers
E_0xecc400 .event edge, v0xecacb0_0, v0xecd2e0_0, v0xeccf80_0;
S_0xecd470 .scope module, "reg_file" "rf" 2 92, 14 1 0, S_0xea1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "p0_addr"
    .port_info 2 /INPUT 4 "p1_addr"
    .port_info 3 /OUTPUT 16 "p0"
    .port_info 4 /OUTPUT 16 "p1"
    .port_info 5 /INPUT 1 "re0"
    .port_info 6 /INPUT 1 "re1"
    .port_info 7 /INPUT 4 "dst_addr"
    .port_info 8 /INPUT 16 "dst"
    .port_info 9 /INPUT 1 "we"
    .port_info 10 /INPUT 1 "hlt"
v0xecd9d0_0 .net "clk", 0 0, o0x7f2cad8e1d08;  alias, 0 drivers
v0xecdac0_0 .net "dst", 15 0, L_0xee3450;  alias, 1 drivers
v0xecdba0_0 .net "dst_addr", 3 0, L_0xed1ea0;  1 drivers
v0xecdc60_0 .var "dst_addr_lat", 3 0;
v0xecdd40_0 .var "dst_lat", 15 0;
v0xecde70_0 .net "hlt", 0 0, v0xed0b90_0;  1 drivers
v0xecdf30_0 .var/i "indx", 31 0;
v0xece010 .array "mem", 15 0, 15 0;
v0xece0d0_0 .var "p0", 15 0;
v0xece240_0 .net "p0_addr", 3 0, L_0xed1ab0;  1 drivers
v0xece320_0 .var "p1", 15 0;
v0xece400_0 .net "p1_addr", 3 0, L_0xed1b80;  1 drivers
v0xece4e0_0 .net "re0", 0 0, L_0xed1ca0;  1 drivers
v0xece5a0_0 .net "re1", 0 0, L_0xed1dc0;  1 drivers
v0xece660_0 .net "we", 0 0, L_0xed1f70;  1 drivers
v0xece720_0 .var "we_lat", 0 0;
E_0xecd7b0 .event posedge, v0xecde70_0;
E_0xecd830 .event edge, v0xece400_0, v0xece5a0_0, v0xecacb0_0;
E_0xecd890 .event edge, v0xece240_0, v0xece4e0_0, v0xecacb0_0;
E_0xecd8f0 .event edge, v0xecdd40_0, v0xecdc60_0, v0xece720_0, v0xecacb0_0;
E_0xecd960 .event edge, v0xece660_0, v0xecdac0_0, v0xecdba0_0, v0xecacb0_0;
    .scope S_0xeccd00;
T_0 ;
    %wait E_0xecc400;
    %load/v 8, v0xecd080_0, 1;
    %inv 8, 1;
    %load/v 9, v0xecd2e0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 24, v0xeccf80_0, 16;
    %pad 40, 0, 2;
    %ix/get 3, 24, 18;
    %load/av 8, v0xecd240, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xecd170_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xeccd00;
T_1 ;
    %vpi_call 13 19 "$readmemh", "instr.hex", v0xecd240 {0 0};
    %end;
    .thread T_1;
    .scope S_0xeca840;
T_2 ;
    %wait E_0xecab50;
    %load/v 8, v0xecacb0_0, 1;
    %inv 8, 1;
    %load/v 9, v0xecaf20_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0xecb030_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 24, v0xecabb0_0, 16;
    %pad 40, 0, 2;
    %ix/get 3, 24, 18;
    %load/av 8, v0xecad70, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xecae40_0, 0, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xeca840;
T_3 ;
    %wait E_0xecaaf0;
    %load/v 8, v0xecacb0_0, 1;
    %inv 8, 1;
    %load/v 9, v0xecb030_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0xecaf20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0xecb0f0_0, 16;
    %load/v 24, v0xecabb0_0, 16;
    %pad 40, 0, 2;
    %ix/get 3, 24, 18;
    %jmp/1 t_0, 4;
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecad70, 0, 8;
t_0 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xecd470;
T_4 ;
    %vpi_call 14 34 "$readmemh", "C:/Users/erichoffman/Documents/ECE_Classes/ECE552/EricStuff/Project/Tests/rfinit.txt", v0xece010 {0 0};
    %ix/load 1, 0, 0;
    %ix/load 3, 0, 0;
    %set/av v0xece010, 0, 16;
    %end;
    .thread T_4;
    .scope S_0xecd470;
T_5 ;
    %wait E_0xecd960;
    %load/v 8, v0xecd9d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0xecdba0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xecdc60_0, 0, 8;
    %load/v 8, v0xecdac0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xecdd40_0, 0, 8;
    %load/v 8, v0xece660_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xece720_0, 0, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xecd470;
T_6 ;
    %wait E_0xecd8f0;
    %load/v 8, v0xecd9d0_0, 1;
    %load/v 9, v0xece720_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0xecdc60_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0xecdd40_0, 16;
    %load/v 24, v0xecdc60_0, 4;
    %pad 28, 0, 2;
    %ix/get 3, 24, 6;
    %jmp/1 t_1, 4;
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xece010, 0, 8;
t_1 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xecd470;
T_7 ;
    %wait E_0xecd890;
    %load/v 8, v0xecd9d0_0, 1;
    %inv 8, 1;
    %load/v 9, v0xece4e0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 24, v0xece240_0, 4;
    %pad 28, 0, 2;
    %ix/get 3, 24, 6;
    %load/av 8, v0xece010, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xece0d0_0, 0, 8;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xecd470;
T_8 ;
    %wait E_0xecd830;
    %load/v 8, v0xecd9d0_0, 1;
    %inv 8, 1;
    %load/v 9, v0xece5a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 24, v0xece400_0, 4;
    %pad 28, 0, 2;
    %ix/get 3, 24, 6;
    %load/av 8, v0xece010, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xece320_0, 0, 8;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xecd470;
T_9 ;
    %wait E_0xecd7b0;
    %movi 8, 1, 32;
    %set/v v0xecdf30_0, 8, 32;
T_9.0 ;
    %load/v 8, v0xecdf30_0, 32;
    %cmpi/s 8, 16, 32;
    %jmp/0xz T_9.1, 5;
    %vpi_call 14 78 "$display", "R%1h = %h", v0xecdf30_0, &A<v0xece010, v0xecdf30_0 > {0 0};
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xecdf30_0, 32;
    %set/v v0xecdf30_0, 8, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xec8fa0;
T_10 ;
    %wait E_0xeca470;
    %load/v 8, v0xeca5f0_0, 4;
    %cmpi/u 8, 9, 4;
    %mov 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 12, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 14, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 15, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %set/x0 v0xeca4f0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %ix/load 0, 1, 0;
    %set/x0 v0xeca4f0_0, 1, 1;
T_10.1 ;
    %load/v 8, v0xeca5f0_0, 4;
    %cmpi/u 8, 8, 4;
    %mov 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 10, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 11, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 2, 0;
    %set/x0 v0xeca4f0_0, 1, 1;
    %jmp T_10.3;
T_10.2 ;
    %ix/load 0, 2, 0;
    %set/x0 v0xeca4f0_0, 0, 1;
T_10.3 ;
    %load/v 8, v0xeca5f0_0, 4;
    %cmpi/u 8, 9, 4;
    %jmp/0xz  T_10.4, 4;
    %ix/load 0, 3, 0;
    %set/x0 v0xeca4f0_0, 1, 1;
    %jmp T_10.5;
T_10.4 ;
    %ix/load 0, 3, 0;
    %set/x0 v0xeca4f0_0, 0, 1;
T_10.5 ;
    %load/v 8, v0xeca5f0_0, 4;
    %cmpi/u 8, 8, 4;
    %mov 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 10, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 11, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_10.6, 8;
    %ix/load 0, 4, 0;
    %set/x0 v0xeca4f0_0, 1, 1;
    %jmp T_10.7;
T_10.6 ;
    %ix/load 0, 4, 0;
    %set/x0 v0xeca4f0_0, 0, 1;
T_10.7 ;
    %load/v 8, v0xeca5f0_0, 4;
    %cmpi/u 8, 12, 4;
    %mov 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 13, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 14, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 15, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_10.8, 8;
    %ix/load 0, 5, 0;
    %set/x0 v0xeca4f0_0, 1, 1;
    %jmp T_10.9;
T_10.8 ;
    %ix/load 0, 5, 0;
    %set/x0 v0xeca4f0_0, 0, 1;
T_10.9 ;
    %load/v 8, v0xeca5f0_0, 4;
    %cmpi/u 8, 8, 4;
    %mov 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 9, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 10, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 11, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_10.10, 8;
    %ix/load 0, 6, 0;
    %set/x0 v0xeca4f0_0, 1, 1;
    %jmp T_10.11;
T_10.10 ;
    %ix/load 0, 6, 0;
    %set/x0 v0xeca4f0_0, 0, 1;
T_10.11 ;
    %load/v 8, v0xeca5f0_0, 4;
    %cmpi/u 8, 10, 4;
    %mov 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 11, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 12, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 13, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 15, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_10.12, 8;
    %ix/load 0, 0, 0;
    %set/x0 v0xeca6d0_0, 0, 1;
    %jmp T_10.13;
T_10.12 ;
    %ix/load 0, 0, 0;
    %set/x0 v0xeca6d0_0, 1, 1;
T_10.13 ;
    %load/v 8, v0xeca5f0_0, 4;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 1, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 2, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 3, 4;
    %or 8, 4, 1;
    %load/v 9, v0xeca5f0_0, 4;
    %cmpi/u 9, 4, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_10.14, 8;
    %ix/load 0, 1, 0;
    %set/x0 v0xeca6d0_0, 0, 1;
    %jmp T_10.15;
T_10.14 ;
    %ix/load 0, 1, 0;
    %set/x0 v0xeca6d0_0, 1, 1;
T_10.15 ;
    %load/v 8, v0xeca5f0_0, 3; Only need 3 of 4 bits
; Save base=8 wid=3 in lookaside.
    %ix/load 0, 6, 0;
    %set/x0 v0xeca4f0_0, 8, 3;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xe9e7d0;
T_11 ;
    %wait E_0xe820c0;
    %load/v 8, v0xea72c0_0, 16;
    %load/v 24, v0xec48a0_0, 16;
    %add 8, 24, 16;
    %set/v v0xec4c40_0, 8, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.0, 4;
    %load/x1p 8, v0xea72c0_0, 1;
    %jmp T_11.1;
T_11.0 ;
    %mov 8, 2, 1;
T_11.1 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.2, 4;
    %load/x1p 9, v0xec48a0_0, 1;
    %jmp T_11.3;
T_11.2 ;
    %mov 9, 2, 1;
T_11.3 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.4, 4;
    %load/x1p 9, v0xec4c40_0, 1;
    %jmp T_11.5;
T_11.4 ;
    %mov 9, 2, 1;
T_11.5 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_11.6, 8;
    %movi 8, 32767, 16;
    %set/v v0xec4a50_0, 8, 16;
    %set/v v0xec4b30_0, 1, 1;
    %jmp T_11.7;
T_11.6 ;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.8, 4;
    %load/x1p 8, v0xea72c0_0, 1;
    %jmp T_11.9;
T_11.8 ;
    %mov 8, 2, 1;
T_11.9 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.10, 4;
    %load/x1p 9, v0xec48a0_0, 1;
    %jmp T_11.11;
T_11.10 ;
    %mov 9, 2, 1;
T_11.11 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.12, 4;
    %load/x1p 9, v0xec4c40_0, 1;
    %jmp T_11.13;
T_11.12 ;
    %mov 9, 2, 1;
T_11.13 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.14, 8;
    %movi 8, 32768, 16;
    %set/v v0xec4a50_0, 8, 16;
    %set/v v0xec4b30_0, 1, 1;
    %jmp T_11.15;
T_11.14 ;
    %load/v 8, v0xec4c40_0, 16;
    %set/v v0xec4a50_0, 8, 16;
    %set/v v0xec4b30_0, 0, 1;
T_11.15 ;
T_11.7 ;
    %load/v 8, v0xec4c40_0, 16;
    %cmpi/u 8, 0, 16;
    %jmp/0xz  T_11.16, 4;
    %set/v v0xec4d20_0, 1, 1;
    %jmp T_11.17;
T_11.16 ;
    %set/v v0xec4d20_0, 0, 1;
T_11.17 ;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.18, 4;
    %load/x1p 8, v0xec4a50_0, 1;
    %jmp T_11.19;
T_11.18 ;
    %mov 8, 2, 1;
T_11.19 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0xec4980_0, 8, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xec5c90;
T_12 ;
    %wait E_0xec5ed0;
    %load/v 8, v0xec5f30_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %load/v 16, v0xec6010_0, 8; Only need 8 of 16 bits
; Save base=16 wid=8 in lookaside.
    %add 8, 16, 8;
    %set/v v0xec61c0_0, 8, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.0, 4;
    %load/x1p 8, v0xec5f30_0, 8;
    %jmp T_12.1;
T_12.0 ;
    %mov 8, 2, 8;
T_12.1 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.2, 4;
    %load/x1p 16, v0xec6010_0, 8;
    %jmp T_12.3;
T_12.2 ;
    %mov 16, 2, 8;
T_12.3 ;
; Save base=16 wid=8 in lookaside.
    %add 8, 16, 8;
    %set/v v0xec62a0_0, 8, 8;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.4, 4;
    %load/x1p 8, v0xec5f30_0, 1;
    %jmp T_12.5;
T_12.4 ;
    %mov 8, 2, 1;
T_12.5 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.6, 4;
    %load/x1p 9, v0xec6010_0, 1;
    %jmp T_12.7;
T_12.6 ;
    %mov 9, 2, 1;
T_12.7 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.8, 4;
    %load/x1p 9, v0xec62a0_0, 1;
    %jmp T_12.9;
T_12.8 ;
    %mov 9, 2, 1;
T_12.9 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_12.10, 8;
    %movi 8, 127, 8;
    %set/v v0xec62a0_0, 8, 8;
T_12.10 ;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.12, 4;
    %load/x1p 8, v0xec5f30_0, 1;
    %jmp T_12.13;
T_12.12 ;
    %mov 8, 2, 1;
T_12.13 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.14, 4;
    %load/x1p 9, v0xec6010_0, 1;
    %jmp T_12.15;
T_12.14 ;
    %mov 9, 2, 1;
T_12.15 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.16, 4;
    %load/x1p 9, v0xec62a0_0, 1;
    %jmp T_12.17;
T_12.16 ;
    %mov 9, 2, 1;
T_12.17 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.18, 8;
    %movi 8, 128, 8;
    %set/v v0xec62a0_0, 8, 8;
T_12.18 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.20, 4;
    %load/x1p 8, v0xec5f30_0, 1;
    %jmp T_12.21;
T_12.20 ;
    %mov 8, 2, 1;
T_12.21 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.22, 4;
    %load/x1p 9, v0xec6010_0, 1;
    %jmp T_12.23;
T_12.22 ;
    %mov 9, 2, 1;
T_12.23 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.24, 4;
    %load/x1p 9, v0xec61c0_0, 1;
    %jmp T_12.25;
T_12.24 ;
    %mov 9, 2, 1;
T_12.25 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_12.26, 8;
    %movi 8, 127, 8;
    %set/v v0xec61c0_0, 8, 8;
T_12.26 ;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.28, 4;
    %load/x1p 8, v0xec5f30_0, 1;
    %jmp T_12.29;
T_12.28 ;
    %mov 8, 2, 1;
T_12.29 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.30, 4;
    %load/x1p 9, v0xec6010_0, 1;
    %jmp T_12.31;
T_12.30 ;
    %mov 9, 2, 1;
T_12.31 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.32, 4;
    %load/x1p 9, v0xec61c0_0, 1;
    %jmp T_12.33;
T_12.32 ;
    %mov 9, 2, 1;
T_12.33 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.34, 8;
    %movi 8, 128, 8;
    %set/v v0xec61c0_0, 8, 8;
T_12.34 ;
    %load/v 8, v0xec61c0_0, 8;
    %load/v 16, v0xec62a0_0, 8;
    %set/v v0xec60d0_0, 8, 16;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xec4ee0;
T_13 ;
    %wait E_0xe99740;
    %load/v 8, v0xec5160_0, 16;
    %load/v 24, v0xec5270_0, 16;
    %and 8, 24, 16;
    %set/v v0xec5340_0, 8, 16;
    %load/v 8, v0xec5340_0, 16;
    %cmpi/u 8, 0, 16;
    %jmp/0xz  T_13.0, 4;
    %set/v v0xec5410_0, 1, 1;
    %jmp T_13.1;
T_13.0 ;
    %set/v v0xec5410_0, 0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xec5580;
T_14 ;
    %wait E_0xec57f0;
    %load/v 8, v0xec5850_0, 16;
    %load/v 24, v0xec5980_0, 16;
    %nor 8, 24, 16;
    %set/v v0xec5a90_0, 8, 16;
    %load/v 8, v0xec5a90_0, 16;
    %cmpi/u 8, 0, 16;
    %jmp/0xz  T_14.0, 4;
    %set/v v0xec5b50_0, 1, 1;
    %jmp T_14.1;
T_14.0 ;
    %set/v v0xec5b50_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xec6450;
T_15 ;
    %wait E_0xec66f0;
    %load/v 8, v0xec6770_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v0xec6c20_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0xec6d00_0, 16;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 16;
    %set/v v0xec6870_0, 8, 16;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0xec6d00_0, 16;
    %set/v v0xec6870_0, 8, 16;
T_15.3 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.4, 4;
    %load/x1p 8, v0xec6c20_0, 1;
    %jmp T_15.5;
T_15.4 ;
    %mov 8, 2, 1;
T_15.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.6, 8;
    %load/v 8, v0xec6870_0, 16;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 16;
    %set/v v0xec6950_0, 8, 16;
    %jmp T_15.7;
T_15.6 ;
    %load/v 8, v0xec6870_0, 16;
    %set/v v0xec6950_0, 8, 16;
T_15.7 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.8, 4;
    %load/x1p 8, v0xec6c20_0, 1;
    %jmp T_15.9;
T_15.8 ;
    %mov 8, 2, 1;
T_15.9 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.10, 8;
    %load/v 8, v0xec6950_0, 16;
    %ix/load 0, 4, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 16;
    %set/v v0xec6a10_0, 8, 16;
    %jmp T_15.11;
T_15.10 ;
    %load/v 8, v0xec6950_0, 16;
    %set/v v0xec6a10_0, 8, 16;
T_15.11 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.12, 4;
    %load/x1p 8, v0xec6c20_0, 1;
    %jmp T_15.13;
T_15.12 ;
    %mov 8, 2, 1;
T_15.13 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.14, 8;
    %load/v 8, v0xec6a10_0, 16;
    %ix/load 0, 8, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 16;
    %set/v v0xec6af0_0, 8, 16;
    %jmp T_15.15;
T_15.14 ;
    %load/v 8, v0xec6a10_0, 16;
    %set/v v0xec6af0_0, 8, 16;
T_15.15 ;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0xec6770_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_15.16, 4;
    %load/v 8, v0xec6c20_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.18, 8;
    %load/v 8, v0xec6d00_0, 16;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 16;
    %set/v v0xec6870_0, 8, 16;
    %jmp T_15.19;
T_15.18 ;
    %load/v 8, v0xec6d00_0, 16;
    %set/v v0xec6870_0, 8, 16;
T_15.19 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.20, 4;
    %load/x1p 8, v0xec6c20_0, 1;
    %jmp T_15.21;
T_15.20 ;
    %mov 8, 2, 1;
T_15.21 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.22, 8;
    %load/v 8, v0xec6870_0, 16;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 16;
    %set/v v0xec6950_0, 8, 16;
    %jmp T_15.23;
T_15.22 ;
    %load/v 8, v0xec6870_0, 16;
    %set/v v0xec6950_0, 8, 16;
T_15.23 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.24, 4;
    %load/x1p 8, v0xec6c20_0, 1;
    %jmp T_15.25;
T_15.24 ;
    %mov 8, 2, 1;
T_15.25 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.26, 8;
    %load/v 8, v0xec6950_0, 16;
    %ix/load 0, 4, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 16;
    %set/v v0xec6a10_0, 8, 16;
    %jmp T_15.27;
T_15.26 ;
    %load/v 8, v0xec6950_0, 16;
    %set/v v0xec6a10_0, 8, 16;
T_15.27 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.28, 4;
    %load/x1p 8, v0xec6c20_0, 1;
    %jmp T_15.29;
T_15.28 ;
    %mov 8, 2, 1;
T_15.29 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.30, 8;
    %load/v 8, v0xec6a10_0, 16;
    %ix/load 0, 8, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 16;
    %set/v v0xec6af0_0, 8, 16;
    %jmp T_15.31;
T_15.30 ;
    %load/v 8, v0xec6a10_0, 16;
    %set/v v0xec6af0_0, 8, 16;
T_15.31 ;
    %jmp T_15.17;
T_15.16 ;
    %load/v 8, v0xec6c20_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.32, 8;
    %load/v 8, v0xec6d00_0, 16;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 16;
    %set/v v0xec6870_0, 8, 16;
    %jmp T_15.33;
T_15.32 ;
    %load/v 8, v0xec6d00_0, 16;
    %set/v v0xec6870_0, 8, 16;
T_15.33 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.34, 4;
    %load/x1p 8, v0xec6c20_0, 1;
    %jmp T_15.35;
T_15.34 ;
    %mov 8, 2, 1;
T_15.35 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.36, 8;
    %load/v 8, v0xec6870_0, 16;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 16;
    %set/v v0xec6950_0, 8, 16;
    %jmp T_15.37;
T_15.36 ;
    %load/v 8, v0xec6870_0, 16;
    %set/v v0xec6950_0, 8, 16;
T_15.37 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.38, 4;
    %load/x1p 8, v0xec6c20_0, 1;
    %jmp T_15.39;
T_15.38 ;
    %mov 8, 2, 1;
T_15.39 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.40, 8;
    %load/v 8, v0xec6950_0, 16;
    %ix/load 0, 4, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 16;
    %set/v v0xec6a10_0, 8, 16;
    %jmp T_15.41;
T_15.40 ;
    %load/v 8, v0xec6950_0, 16;
    %set/v v0xec6a10_0, 8, 16;
T_15.41 ;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.42, 4;
    %load/x1p 8, v0xec6c20_0, 1;
    %jmp T_15.43;
T_15.42 ;
    %mov 8, 2, 1;
T_15.43 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_15.44, 8;
    %load/v 8, v0xec6a10_0, 16;
    %ix/load 0, 8, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 16;
    %set/v v0xec6af0_0, 8, 16;
    %jmp T_15.45;
T_15.44 ;
    %load/v 8, v0xec6a10_0, 16;
    %set/v v0xec6af0_0, 8, 16;
T_15.45 ;
T_15.17 ;
T_15.1 ;
    %load/v 8, v0xec6af0_0, 16;
    %cmpi/u 8, 0, 16;
    %jmp/0xz  T_15.46, 4;
    %set/v v0xec6e50_0, 1, 1;
    %jmp T_15.47;
T_15.46 ;
    %set/v v0xec6e50_0, 0, 1;
T_15.47 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xe7c820;
T_16 ;
    %wait E_0xe9a310;
    %load/v 8, v0xec8030_0, 1;
    %load/v 9, v0xec7990_0, 1;
    %load/v 10, v0xec7620_0, 1;
    %set/v v0xec7580_0, 8, 3;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xe7c820;
T_17 ;
    %wait E_0xe9cbe0;
    %load/v 8, v0xec6fb0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0xec7170_0, 16;
    %set/v v0xec7b00_0, 8, 16;
    %load/v 8, v0xec7270_0, 1;
    %set/v v0xec7990_0, 8, 1;
    %load/v 8, v0xec7340_0, 1;
    %set/v v0xec8030_0, 8, 1;
    %load/v 8, v0xec70b0_0, 1;
    %set/v v0xec7620_0, 8, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0xec6fb0_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/0xz  T_17.2, 4;
    %load/v 8, v0xec7a30_0, 16;
    %set/v v0xec7b00_0, 8, 16;
    %set/v v0xec7990_0, 0, 1;
    %set/v v0xec8030_0, 0, 1;
    %set/v v0xec7620_0, 0, 1;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0xec6fb0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_17.4, 4;
    %load/v 8, v0xec7170_0, 16;
    %set/v v0xec7b00_0, 8, 16;
    %load/v 8, v0xec7270_0, 1;
    %set/v v0xec7990_0, 8, 1;
    %load/v 8, v0xec7340_0, 1;
    %set/v v0xec8030_0, 8, 1;
    %load/v 8, v0xec70b0_0, 1;
    %set/v v0xec7620_0, 8, 1;
    %jmp T_17.5;
T_17.4 ;
    %load/v 8, v0xec6fb0_0, 4;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_17.6, 4;
    %load/v 8, v0xec73e0_0, 16;
    %set/v v0xec7b00_0, 8, 16;
    %set/v v0xec7990_0, 0, 1;
    %load/v 8, v0xec74b0_0, 1;
    %set/v v0xec8030_0, 8, 1;
    %set/v v0xec7620_0, 0, 1;
    %jmp T_17.7;
T_17.6 ;
    %load/v 8, v0xec6fb0_0, 4;
    %cmpi/u 8, 4, 4;
    %jmp/0xz  T_17.8, 4;
    %load/v 8, v0xec7750_0, 16;
    %set/v v0xec7b00_0, 8, 16;
    %set/v v0xec7990_0, 0, 1;
    %load/v 8, v0xec7820_0, 1;
    %set/v v0xec8030_0, 8, 1;
    %set/v v0xec7620_0, 0, 1;
    %jmp T_17.9;
T_17.8 ;
    %load/v 8, v0xec6fb0_0, 4;
    %cmpi/u 8, 5, 4;
    %jmp/0xz  T_17.10, 4;
    %load/v 8, v0xec7bc0_0, 16;
    %set/v v0xec7b00_0, 8, 16;
    %set/v v0xec7990_0, 0, 1;
    %load/v 8, v0xec7cb0_0, 1;
    %set/v v0xec8030_0, 8, 1;
    %set/v v0xec7620_0, 0, 1;
    %jmp T_17.11;
T_17.10 ;
    %load/v 8, v0xec6fb0_0, 4;
    %cmpi/u 8, 6, 4;
    %jmp/0xz  T_17.12, 4;
    %load/v 8, v0xec7bc0_0, 16;
    %set/v v0xec7b00_0, 8, 16;
    %set/v v0xec7990_0, 0, 1;
    %load/v 8, v0xec7cb0_0, 1;
    %set/v v0xec8030_0, 8, 1;
    %set/v v0xec7620_0, 0, 1;
    %jmp T_17.13;
T_17.12 ;
    %load/v 8, v0xec6fb0_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/0xz  T_17.14, 4;
    %load/v 8, v0xec7bc0_0, 16;
    %set/v v0xec7b00_0, 8, 16;
    %set/v v0xec7990_0, 0, 1;
    %load/v 8, v0xec7cb0_0, 1;
    %set/v v0xec8030_0, 8, 1;
    %set/v v0xec7620_0, 0, 1;
    %jmp T_17.15;
T_17.14 ;
    %load/v 8, v0xec6fb0_0, 4;
    %cmpi/u 8, 8, 4;
    %mov 8, 4, 1;
    %load/v 9, v0xec6fb0_0, 4;
    %cmpi/u 9, 9, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_17.16, 8;
    %load/v 8, v0xec78f0_0, 4;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.18, 4;
    %load/x1p 36, v0xec78f0_0, 1;
    %jmp T_17.19;
T_17.18 ;
    %mov 36, 2, 1;
T_17.19 ;
    %mov 24, 36, 1; Move signal select into place
    %mov 35, 24, 1; Repetition 12
    %mov 34, 24, 1; Repetition 11
    %mov 33, 24, 1; Repetition 10
    %mov 32, 24, 1; Repetition 9
    %mov 31, 24, 1; Repetition 8
    %mov 30, 24, 1; Repetition 7
    %mov 29, 24, 1; Repetition 6
    %mov 28, 24, 1; Repetition 5
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 12, 24, 12;
    %set/v v0xec7b00_0, 8, 16;
    %set/v v0xec7990_0, 0, 1;
    %set/v v0xec8030_0, 0, 1;
    %set/v v0xec7620_0, 0, 1;
    %jmp T_17.17;
T_17.16 ;
    %load/v 8, v0xec6fb0_0, 4;
    %cmpi/u 8, 10, 4;
    %jmp/0xz  T_17.20, 4;
    %load/v 24, v0xec7e60_0, 8; Select 8 out of 16 bits
    %load/v 32, v0xec78f0_0, 4;
    %mov 8, 24, 12;
    %pad 20, 0, 4;
    %set/v v0xec7b00_0, 8, 16;
    %jmp T_17.21;
T_17.20 ;
    %load/v 8, v0xec6fb0_0, 4;
    %cmpi/u 8, 11, 4;
    %jmp/0xz  T_17.22, 4;
    %load/v 24, v0xec78f0_0, 4;
    %mov 28, 2, 8;
    %mov 8, 24, 12;
    %pad 20, 0, 4;
    %set/v v0xec7b00_0, 8, 16;
    %jmp T_17.23;
T_17.22 ;
    %set/v v0xec7b00_0, 0, 16;
T_17.23 ;
T_17.21 ;
T_17.17 ;
T_17.15 ;
T_17.13 ;
T_17.11 ;
T_17.9 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xecc0f0;
T_18 ;
    %wait E_0xecc4f0;
    %load/v 8, v0xecc610_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0xecc6d0_0, 4;
    %load/v 12, v0xecc790_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %load/v 9, v0xecc6d0_0, 4;
    %load/v 13, v0xecc870_0, 4;
    %cmp/u 9, 13, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_18.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xecc530_0, 0, 1;
    %jmp T_18.3;
T_18.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xecc530_0, 0, 0;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xecc530_0, 0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0xecb2d0;
T_19 ;
    %wait E_0xecaa10;
    %load/v 8, v0xecb990_0, 1;
    %load/v 9, v0xecb890_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0xecb890_0, 4;
    %load/v 12, v0xecbbf0_0, 4;
    %cmp/u 8, 12, 4;
    %jmp/0xz  T_19.2, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xecba50_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xecba50_0, 0, 0;
T_19.3 ;
    %load/v 8, v0xecb890_0, 4;
    %load/v 12, v0xecbd20_0, 4;
    %cmp/u 8, 12, 4;
    %jmp/0xz  T_19.4, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xecbb10_0, 0, 8;
    %jmp T_19.5;
T_19.4 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xecbb10_0, 0, 0;
T_19.5 ;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0xecbee0_0, 1;
    %load/v 9, v0xecbe00_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_19.6, 8;
    %load/v 8, v0xecb890_0, 4;
    %load/v 12, v0xecbbf0_0, 4;
    %cmp/u 8, 12, 4;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xecbe00_0, 4;
    %load/v 13, v0xecbbf0_0, 4;
    %cmp/u 9, 13, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.8, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xecba50_0, 0, 8;
    %jmp T_19.9;
T_19.8 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xecba50_0, 0, 0;
T_19.9 ;
    %load/v 8, v0xecb890_0, 4;
    %load/v 12, v0xecbd20_0, 4;
    %cmp/u 8, 12, 4;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0xecbe00_0, 4;
    %load/v 13, v0xecbd20_0, 4;
    %cmp/u 9, 13, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.10, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xecbb10_0, 0, 8;
    %jmp T_19.11;
T_19.10 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xecbb10_0, 0, 0;
T_19.11 ;
    %jmp T_19.7;
T_19.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xecba50_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xecbb10_0, 0, 0;
T_19.7 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xec8190;
T_20 ;
    %wait E_0xe9d7b0;
    %load/v 8, v0xec8d50_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_20.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_20.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_20.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_20.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_20.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_20.7, 6;
    %set/v v0xec8c70_0, 0, 1;
    %jmp T_20.9;
T_20.0 ;
    %load/v 8, v0xec8e30_0, 1; Only need 1 of 3 bits
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0  T_20.10, 8;
    %mov 9, 1, 1;
    %jmp/1  T_20.12, 8;
T_20.10 ; End of true expr.
    %jmp/0  T_20.11, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_20.12;
T_20.11 ;
    %mov 9, 0, 1; Return false value
T_20.12 ;
    %set/v v0xec8c70_0, 9, 1;
    %jmp T_20.9;
T_20.1 ;
    %load/v 8, v0xec8e30_0, 1; Only need 1 of 3 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_20.13, 8;
    %mov 9, 1, 1;
    %jmp/1  T_20.15, 8;
T_20.13 ; End of true expr.
    %jmp/0  T_20.14, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_20.15;
T_20.14 ;
    %mov 9, 0, 1; Return false value
T_20.15 ;
    %set/v v0xec8c70_0, 9, 1;
    %jmp T_20.9;
T_20.2 ;
    %load/v 8, v0xec8e30_0, 1; Only need 1 of 3 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.19, 4;
    %load/x1p 9, v0xec8e30_0, 1;
    %jmp T_20.20;
T_20.19 ;
    %mov 9, 2, 1;
T_20.20 ;
; Save base=9 wid=1 in lookaside.
    %or 8, 9, 1;
    %inv 8, 1;
    %jmp/0  T_20.16, 8;
    %mov 9, 1, 1;
    %jmp/1  T_20.18, 8;
T_20.16 ; End of true expr.
    %jmp/0  T_20.17, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_20.18;
T_20.17 ;
    %mov 9, 0, 1; Return false value
T_20.18 ;
    %set/v v0xec8c70_0, 9, 1;
    %jmp T_20.9;
T_20.3 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.24, 4;
    %load/x1p 8, v0xec8e30_0, 1;
    %jmp T_20.25;
T_20.24 ;
    %mov 8, 2, 1;
T_20.25 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_20.21, 8;
    %mov 9, 1, 1;
    %jmp/1  T_20.23, 8;
T_20.21 ; End of true expr.
    %jmp/0  T_20.22, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_20.23;
T_20.22 ;
    %mov 9, 0, 1; Return false value
T_20.23 ;
    %set/v v0xec8c70_0, 9, 1;
    %jmp T_20.9;
T_20.4 ;
    %load/v 8, v0xec8e30_0, 1; Only need 1 of 3 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.29, 4;
    %load/x1p 9, v0xec8e30_0, 1;
    %jmp T_20.30;
T_20.29 ;
    %mov 9, 2, 1;
T_20.30 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %or 8, 9, 1;
    %jmp/0  T_20.26, 8;
    %mov 9, 1, 1;
    %jmp/1  T_20.28, 8;
T_20.26 ; End of true expr.
    %jmp/0  T_20.27, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_20.28;
T_20.27 ;
    %mov 9, 0, 1; Return false value
T_20.28 ;
    %set/v v0xec8c70_0, 9, 1;
    %jmp T_20.9;
T_20.5 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.34, 4;
    %load/x1p 8, v0xec8e30_0, 1;
    %jmp T_20.35;
T_20.34 ;
    %mov 8, 2, 1;
T_20.35 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0xec8e30_0, 1; Only need 1 of 3 bits
; Save base=9 wid=1 in lookaside.
    %or 8, 9, 1;
    %jmp/0  T_20.31, 8;
    %mov 9, 1, 1;
    %jmp/1  T_20.33, 8;
T_20.31 ; End of true expr.
    %jmp/0  T_20.32, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_20.33;
T_20.32 ;
    %mov 9, 0, 1; Return false value
T_20.33 ;
    %set/v v0xec8c70_0, 9, 1;
    %jmp T_20.9;
T_20.6 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.39, 4;
    %load/x1p 8, v0xec8e30_0, 1;
    %jmp T_20.40;
T_20.39 ;
    %mov 8, 2, 1;
T_20.40 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_20.36, 8;
    %mov 9, 1, 1;
    %jmp/1  T_20.38, 8;
T_20.36 ; End of true expr.
    %jmp/0  T_20.37, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_20.38;
T_20.37 ;
    %mov 9, 0, 1; Return false value
T_20.38 ;
    %set/v v0xec8c70_0, 9, 1;
    %jmp T_20.9;
T_20.7 ;
    %set/v v0xec8c70_0, 1, 1;
    %jmp T_20.9;
T_20.9 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xea1b30;
T_21 ;
    %wait E_0xe9ddf0;
    %load/v 8, v0xed15c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0xed1000_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0xed0500_0, 1;
    %and 8, 2, 1;
    %jmp/0  T_21.2, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0xecec40, 16;
    %jmp/1  T_21.4, 8;
T_21.2 ; End of true expr.
    %load/v 25, v0xed10f0_0, 16;
    %jmp/0  T_21.3, 8;
 ; End of false expr.
    %blend  9, 25, 16; Condition unknown.
    %jmp  T_21.4;
T_21.3 ;
    %mov 9, 25, 16; Return false value
T_21.4 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0xed1000_0, 0, 9;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xea1b30;
T_22 ;
    %wait E_0xe9ddf0;
    %load/v 8, v0xed15c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 9, 0;
    %assign/v0 v0xeceaa0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0xece9a0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0xeceb80_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0xed1660_0, 1;
    %jmp/0  T_22.2, 8;
    %mov 9, 0, 9;
    %jmp/1  T_22.4, 8;
T_22.2 ; End of true expr.
    %load/v 18, v0xed0670_0, 9;
    %jmp/0  T_22.3, 8;
 ; End of false expr.
    %blend  9, 18, 9; Condition unknown.
    %jmp  T_22.4;
T_22.3 ;
    %mov 9, 18, 9; Return false value
T_22.4 ;
    %ix/load 0, 9, 0;
    %assign/v0 v0xeceaa0_0, 0, 9;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.5, 4;
    %load/x1p 13, v0xeceaa0_0, 3;
    %jmp T_22.6;
T_22.5 ;
    %mov 13, 2, 3;
T_22.6 ;
    %mov 8, 13, 3; Move signal select into place
    %pad 11, 0, 2;
    %ix/load 0, 5, 0;
    %assign/v0 v0xece9a0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.7, 4;
    %load/x1p 8, v0xece9a0_0, 2;
    %jmp T_22.8;
T_22.7 ;
    %mov 8, 2, 2;
T_22.8 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0xeceb80_0, 0, 8;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xea1b30;
T_23 ;
    %wait E_0xe9ddf0;
    %load/v 8, v0xed15c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 3, 0, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceed0, 0, 0;
t_2 ;
    %ix/load 3, 1, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceed0, 0, 0;
t_3 ;
    %ix/load 3, 0, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecedb0, 0, 0;
t_4 ;
    %ix/load 3, 1, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecedb0, 0, 0;
t_5 ;
    %ix/load 3, 2, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecedb0, 0, 0;
t_6 ;
    %ix/load 3, 3, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecedb0, 0, 0;
t_7 ;
    %ix/load 3, 0, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecec40, 0, 0;
t_8 ;
    %ix/load 3, 1, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecec40, 0, 0;
t_9 ;
    %ix/load 3, 2, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecec40, 0, 0;
t_10 ;
    %ix/load 3, 3, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecec40, 0, 0;
t_11 ;
    %ix/load 3, 0, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceff0, 0, 0;
t_12 ;
    %ix/load 3, 1, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceff0, 0, 0;
t_13 ;
    %ix/load 3, 2, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceff0, 0, 0;
t_14 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0xecf130_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v0xed0d00_0, 1;
    %jmp/0xz  T_23.2, 8;
    %load/v 8, v0xed10f0_0, 16;
    %ix/load 3, 0, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceed0, 0, 8;
t_15 ;
    %load/v 8, v0xed0dd0_0, 16;
    %ix/load 3, 1, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceed0, 0, 8;
t_16 ;
    %jmp T_23.3;
T_23.2 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xeceed0, 16;
    %ix/load 3, 0, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceed0, 0, 8;
t_17 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xeceed0, 16;
    %ix/load 3, 1, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceed0, 0, 8;
t_18 ;
T_23.3 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xeceed0, 16;
    %ix/load 3, 0, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecedb0, 0, 8;
t_19 ;
    %load/v 8, v0xed1280_0, 16;
    %ix/load 3, 1, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecedb0, 0, 8;
t_20 ;
    %load/v 8, v0xed1350_0, 16;
    %ix/load 3, 2, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecedb0, 0, 8;
t_21 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xeceed0, 16;
    %ix/load 3, 3, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecedb0, 0, 8;
t_22 ;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xecedb0, 16;
    %mov 24, 0, 2;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.4, 4;
    %ix/get/s 0, 0, 2;
T_23.4 ;
    %load/avx.p 40, v0xecedb0, 0;
    %load/avx.p 41, v0xecedb0, 0;
    %load/avx.p 42, v0xecedb0, 0;
    %load/avx.p 43, v0xecedb0, 0;
    %load/avx.p 44, v0xecedb0, 0;
    %load/avx.p 45, v0xecedb0, 0;
    %load/avx.p 46, v0xecedb0, 0;
    %load/avx.p 47, v0xecedb0, 0;
    %load/avx.p 48, v0xecedb0, 0;
    %mov 26, 40, 9; Move signal select into place
    %movi 45, 8, 5;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.5, 4;
    %ix/get/s 0, 45, 5;
T_23.5 ;
    %load/avx.p 45, v0xecedb0, 0;
    %mov 40, 45, 1; Move signal select into place
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 35, 40, 5;
    %add 8, 24, 16;
    %ix/load 3, 0, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecec40, 0, 8;
t_23 ;
    %load/v 8, v0xed14f0_0, 16;
    %ix/load 3, 1, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecec40, 0, 8;
t_24 ;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xecedb0, 16;
    %ix/load 3, 2, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecec40, 0, 8;
t_25 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xecedb0, 16;
    %ix/load 3, 3, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xecec40, 0, 8;
t_26 ;
    %load/v 8, v0xed0920_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xecf130_0, 0, 8;
    %load/v 8, v0xecfa00_0, 16;
    %ix/load 3, 0, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceff0, 0, 8;
t_27 ;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xecec40, 16;
    %ix/load 3, 1, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceff0, 0, 8;
t_28 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0xecec40, 16;
    %ix/load 3, 2, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 16, 0; word width
    %assign/av v0xeceff0, 0, 8;
t_29 ;
    %load/v 8, v0xeceb80_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0xed0b90_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cpu.v";
    "alu.v";
    "adder.v";
    "andv.v";
    "norv.v";
    "paddsb.v";
    "shifter.v";
    "control.v";
    "data_mem.v";
    "forwarding_unit.v";
    "hazard_detect.v";
    "instr_mem.v";
    "rf_single_cycle.v";
