{COMPONENT C:\VGA4.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Thu Feb 23 22:34:37 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLK_25M {Pt "INPUT"}{Lq 0}{Ploc 100 480}}
   {P VGA_RESE {Pt "INPUT"}{Lq 0}{Ploc 100 440}}
   {P CPU_VGA {Pt "INPUT"}{Lq 0}{Ploc 100 420}}
   {P SR_CE {Pt "INPUT"}{Lq 0}{Ploc 100 400}}
   {P VGA_VSYN {Pt "INPUT"}{Lq 0}{Ploc 100 380}}
   {P FONTSEL0 {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P FONTSEL1 {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P CPU_VRAM {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P VGA_HSYN {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P GRAPH_MO {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P CPU_LDS {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P CPU_D0 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CPU_D1 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P CPU_D2 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P SR_LOAD {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P CPU_D3 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P CPU_D4 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P CPU_D5 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P CPU_D6 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P CPU_RW {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P CPU_VGA_ {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P CPU_D7 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P CPU_UDS {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P VRAM_HIG {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P VRAM_LOW {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P VDP_HTOL {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P FRAM_A0 {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P VRAM_OE {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P FRAM_A1 {Pt "I/O"}{Lq 0}{Ploc 360 120}}
   {P FRAM_A2 {Pt "I/O"}{Lq 0}{Ploc 360 140}}
   {P FRAM_A3 {Pt "I/O"}{Lq 0}{Ploc 360 160}}
   {P SBUS_TO_ {Pt "I/O"}{Lq 0}{Ploc 360 180}}
   {P VRAM_WE {Pt "I/O"}{Lq 0}{Ploc 360 200}}
   {P VERT_SYN {Pt "I/O"}{Lq 0}{Ploc 360 220}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 510}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 490}
   [Ts 15][Tj "RC"]
   {Pnl 120 450}
   {Pnl 120 430}
   {Pnl 120 410}
   {Pnl 120 390}
   {Pnl 120 370}
   {Pnl 120 350}
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}
   {Pnl 340 150}
   {Pnl 340 170}
   {Pnl 340 190}
   {Pnl 340 210}
   {Pnl 340 230}

   {Sd A 83 1 2 9 10 11 12 17 24 35 44 45 46 48 49 54 55 56 57 73 74 75 76 29 30 31 33 34 36 37 39 50 52 61}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 500 330 0}
   {L 130 480 100 480}
   {L 130 490 140 480 130 470}
   {L 130 440 100 440}
   {L 130 420 100 420}
   {L 130 400 100 400}
   {L 130 380 100 380}
   {L 130 360 100 360}
   {L 130 340 100 340}
   {L 130 320 100 320}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   {L 330 120 360 120}
   {L 330 140 360 140}
   {L 330 160 360 160}
   {L 330 180 360 180}
   {L 330 200 360 200}
   {L 330 220 360 220}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLK_25M" 140 480}
   {T "VGA_RESE" 140 440}
   {T "CPU_VGA" 140 420}
   {T "SR_CE" 140 400}
   {T "VGA_VSYN" 140 380}
   {T "FONTSEL0" 140 360}
   {T "FONTSEL1" 140 340}
   {T "CPU_VRAM" 140 320}
   {T "VGA_HSYN" 140 300}
   {T "GRAPH_MO" 140 280}
   {T "CPU_LDS" 140 260}
   {T "CPU_D0" 140 240}
   {T "CPU_D1" 140 220}
   {T "CPU_D2" 140 200}
   {T "SR_LOAD" 140 180}
   {T "CPU_D3" 140 160}
   {T "CPU_D4" 140 140}
   {T "CPU_D5" 140 120}
   {T "CPU_D6" 140 100}
   {T "CPU_RW" 140 80}
   {T "CPU_VGA_" 140 60}
   {T "CPU_D7" 140 40}
   {T "CPU_UDS" 140 20}
   [Tj "RC"]
   {T "VRAM_HIG" 320 20}
   {T "VRAM_LOW" 320 40}
   {T "VDP_HTOL" 320 60}
   {T "FRAM_A0" 320 80}
   {T "VRAM_OE" 320 100}
   {T "FRAM_A1" 320 120}
   {T "FRAM_A2" 320 140}
   {T "FRAM_A3" 320 160}
   {T "SBUS_TO_" 320 180}
   {T "VRAM_WE" 320 200}
   {T "VERT_SYN" 320 220}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1508ISPPLCC84" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\VGA4 230 500}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLK_25M
   }
   {N VGA_RESE
   }
   {N CPU_VGA
   }
   {N SR_CE
   }
   {N VGA_VSYN
   }
   {N FONTSEL0
   }
   {N FONTSEL1
   }
   {N CPU_VRAM
   }
   {N VGA_HSYN
   }
   {N GRAPH_MO
   }
   {N CPU_LDS
   }
   {N CPU_D0
   }
   {N CPU_D1
   }
   {N CPU_D2
   }
   {N SR_LOAD
   }
   {N CPU_D3
   }
   {N CPU_D4
   }
   {N CPU_D5
   }
   {N CPU_D6
   }
   {N CPU_RW
   }
   {N CPU_VGA_
   }
   {N CPU_D7
   }
   {N CPU_UDS
   }
   {N VRAM_HIG
   }
   {N VRAM_LOW
   }
   {N VDP_HTOL
   }
   {N FRAM_A0
   }
   {N VRAM_OE
   }
   {N FRAM_A1
   }
   {N FRAM_A2
   }
   {N FRAM_A3
   }
   {N SBUS_TO_
   }
   {N VRAM_WE
   }
   {N VERT_SYN
   }
  }

  {SUBCOMP
  }
 }
}
