# CPU-without-Interlocked-Pipeline

There are multiple stages to this project and lab reports were written detailing each step taken to modify the original MIPS.
