+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][32]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                           sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][19]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY_reg[0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                        sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                        sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][11]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                           sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][20]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][11]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][12]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                        sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][nextinstr_addr][3]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                           sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][31]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                        sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                           sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][27]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                        sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[28]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                         sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][4]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                   sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][nextinstr_addr][10]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                        sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                         sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][1]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[30]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                               sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][mem_be][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[26]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][10]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                           sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][24]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][4]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                               sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_req][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                           sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][12]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                        sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[26]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                         sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY_reg[0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][15]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                   sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][nextinstr_addr][31]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_cond][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                        sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                             sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                        sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[24]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                   sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][nextinstr_addr][16]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][20]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                           sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][18]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][7]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                             sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_src][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][16]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][6]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][30]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                   sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][nextinstr_addr][12]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                        sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[21]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][15]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                           sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][10]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                           sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][12]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][nextinstr_addr][1]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                               sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][mem_be][3]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][13]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[22]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][nextinstr_addr][7]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[20]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][1]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[29]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                   sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][nextinstr_addr][19]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                               sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][mem_be][1]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                             sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[14]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                         sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][load_signext][0]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                        sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][14]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][9]/D|
|       clk_out1_sys_clk_1 |         clk_out1_sys_clk |                                        sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[22]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
