-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
-- Date        : Fri Jul 20 11:45:57 2018
-- Host        : viggi running 64-bit Ubuntu 16.04.4 LTS
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               /home/vighnesh/project_4/project_4.sim/sim_1/synth/func/xsim/ram_cell_func_synth.vhd
-- Design      : ram_cell
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tsbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram is
  port (
    ACC_reg : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ACC_reg_0 : out STD_LOGIC;
    ACC_reg_1 : out STD_LOGIC;
    ACC_reg_2 : out STD_LOGIC;
    ACC_reg_3 : out STD_LOGIC;
    ACC_reg_4 : out STD_LOGIC;
    ACC_reg_5 : out STD_LOGIC;
    ACC_reg_6 : out STD_LOGIC;
    ACC_reg_7 : out STD_LOGIC;
    ACC_reg_8 : out STD_LOGIC;
    ACC_reg_9 : out STD_LOGIC;
    ACC_reg_10 : out STD_LOGIC;
    ACC_reg_11 : out STD_LOGIC;
    ACC_reg_12 : out STD_LOGIC;
    ACC_reg_13 : out STD_LOGIC;
    ACC_reg_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv1[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    addr_in_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_count_reg[0]_rep\ : in STD_LOGIC;
    \mul_count_reg[1]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep\ : in STD_LOGIC;
    \mul_count_reg[3]_rep__0\ : in STD_LOGIC;
    read : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_in_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end dual_port_ram;

architecture STRUCTURE of dual_port_ram is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC_reg_i_33__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ACC_reg_i_34__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ACC_reg_i_35__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ACC_reg_i_36__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ACC_reg_i_37__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ACC_reg_i_38__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ACC_reg_i_39__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ACC_reg_i_40__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ACC_reg_i_41__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ACC_reg_i_42__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ACC_reg_i_43__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ACC_reg_i_44__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ACC_reg_i_45__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ACC_reg_i_46__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ACC_reg_i_47__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ACC_reg_i_48__0\ : label is "soft_lutpair0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\ACC_reg_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_14
    );
\ACC_reg_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_13
    );
\ACC_reg_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_12
    );
\ACC_reg_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_11
    );
\ACC_reg_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_10
    );
\ACC_reg_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_9
    );
\ACC_reg_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_8
    );
\ACC_reg_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_7
    );
\ACC_reg_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_6
    );
\ACC_reg_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_5
    );
\ACC_reg_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_4
    );
\ACC_reg_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_3
    );
\ACC_reg_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_2
    );
\ACC_reg_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_1
    );
\ACC_reg_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_0
    );
\ACC_reg_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => ACC_reg
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => read(0),
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[0]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => \mul_count_reg[1]_rep__0\,
      DPRA2 => \mul_count_reg[2]_rep\,
      DPRA3 => \mul_count_reg[3]_rep__0\,
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_0 is
  port (
    ACC_reg : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ACC_reg_0 : out STD_LOGIC;
    ACC_reg_1 : out STD_LOGIC;
    ACC_reg_2 : out STD_LOGIC;
    ACC_reg_3 : out STD_LOGIC;
    ACC_reg_4 : out STD_LOGIC;
    ACC_reg_5 : out STD_LOGIC;
    ACC_reg_6 : out STD_LOGIC;
    ACC_reg_7 : out STD_LOGIC;
    ACC_reg_8 : out STD_LOGIC;
    ACC_reg_9 : out STD_LOGIC;
    ACC_reg_10 : out STD_LOGIC;
    ACC_reg_11 : out STD_LOGIC;
    ACC_reg_12 : out STD_LOGIC;
    ACC_reg_13 : out STD_LOGIC;
    ACC_reg_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv1[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_0 : entity is "dual_port_ram";
end dual_port_ram_0;

architecture STRUCTURE of dual_port_ram_0 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC_reg_i_33__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ACC_reg_i_34__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ACC_reg_i_35__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ACC_reg_i_36__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ACC_reg_i_37__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ACC_reg_i_38__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ACC_reg_i_39__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ACC_reg_i_40__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ACC_reg_i_41__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ACC_reg_i_42__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ACC_reg_i_43__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ACC_reg_i_44__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ACC_reg_i_45__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ACC_reg_i_46__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ACC_reg_i_47__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ACC_reg_i_48__1\ : label is "soft_lutpair8";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\ACC_reg_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_14
    );
\ACC_reg_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_13
    );
\ACC_reg_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_12
    );
\ACC_reg_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_11
    );
\ACC_reg_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_10
    );
\ACC_reg_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_9
    );
\ACC_reg_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_8
    );
\ACC_reg_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_7
    );
\ACC_reg_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_6
    );
\ACC_reg_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_5
    );
\ACC_reg_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_4
    );
\ACC_reg_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_3
    );
\ACC_reg_i_45__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_2
    );
\ACC_reg_i_46__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_1
    );
\ACC_reg_i_47__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_0
    );
\ACC_reg_i_48__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => ACC_reg
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[1]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_1 is
  port (
    ACC_reg : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ACC_reg_0 : out STD_LOGIC;
    ACC_reg_1 : out STD_LOGIC;
    ACC_reg_2 : out STD_LOGIC;
    ACC_reg_3 : out STD_LOGIC;
    ACC_reg_4 : out STD_LOGIC;
    ACC_reg_5 : out STD_LOGIC;
    ACC_reg_6 : out STD_LOGIC;
    ACC_reg_7 : out STD_LOGIC;
    ACC_reg_8 : out STD_LOGIC;
    ACC_reg_9 : out STD_LOGIC;
    ACC_reg_10 : out STD_LOGIC;
    ACC_reg_11 : out STD_LOGIC;
    ACC_reg_12 : out STD_LOGIC;
    ACC_reg_13 : out STD_LOGIC;
    ACC_reg_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv1[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    addr_in_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_count_reg[0]_rep\ : in STD_LOGIC;
    addr_in_1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_1 : entity is "dual_port_ram";
end dual_port_ram_1;

architecture STRUCTURE of dual_port_ram_1 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC_reg_i_33__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ACC_reg_i_34__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ACC_reg_i_35__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ACC_reg_i_36__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ACC_reg_i_37__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ACC_reg_i_38__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ACC_reg_i_39__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ACC_reg_i_40__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ACC_reg_i_41__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ACC_reg_i_42__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ACC_reg_i_43__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ACC_reg_i_44__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ACC_reg_i_45__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ACC_reg_i_46__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ACC_reg_i_47__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ACC_reg_i_48__2\ : label is "soft_lutpair16";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\ACC_reg_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_14
    );
\ACC_reg_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_13
    );
\ACC_reg_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_12
    );
\ACC_reg_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_11
    );
\ACC_reg_i_37__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_10
    );
\ACC_reg_i_38__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_9
    );
\ACC_reg_i_39__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_8
    );
\ACC_reg_i_40__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_7
    );
\ACC_reg_i_41__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_6
    );
\ACC_reg_i_42__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_5
    );
\ACC_reg_i_43__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_4
    );
\ACC_reg_i_44__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_3
    );
\ACC_reg_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_2
    );
\ACC_reg_i_46__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_1
    );
\ACC_reg_i_47__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_0
    );
\ACC_reg_i_48__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => ACC_reg
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv1[2]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_10 is
  port (
    MULTR0 : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MULTR0_0 : out STD_LOGIC;
    MULTR0_1 : out STD_LOGIC;
    MULTR0_2 : out STD_LOGIC;
    MULTR0_3 : out STD_LOGIC;
    MULTR0_4 : out STD_LOGIC;
    MULTR0_5 : out STD_LOGIC;
    MULTR0_6 : out STD_LOGIC;
    MULTR0_7 : out STD_LOGIC;
    MULTR0_8 : out STD_LOGIC;
    MULTR0_9 : out STD_LOGIC;
    MULTR0_10 : out STD_LOGIC;
    MULTR0_11 : out STD_LOGIC;
    MULTR0_12 : out STD_LOGIC;
    MULTR0_13 : out STD_LOGIC;
    MULTR0_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv3[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addr_in_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[3]_rep\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_10 : entity is "dual_port_ram";
end dual_port_ram_10;

architecture STRUCTURE of dual_port_ram_10 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MULTR0_i_33__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \MULTR0_i_34__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \MULTR0_i_35__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \MULTR0_i_36__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \MULTR0_i_37__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \MULTR0_i_38__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \MULTR0_i_39__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \MULTR0_i_40__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \MULTR0_i_41__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \MULTR0_i_42__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \MULTR0_i_43__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \MULTR0_i_44__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \MULTR0_i_45__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \MULTR0_i_46__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \MULTR0_i_47__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \MULTR0_i_48__2\ : label is "soft_lutpair88";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\MULTR0_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => MULTR0_14
    );
\MULTR0_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => MULTR0_13
    );
\MULTR0_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => MULTR0_12
    );
\MULTR0_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => MULTR0_11
    );
\MULTR0_i_37__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => MULTR0_10
    );
\MULTR0_i_38__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => MULTR0_9
    );
\MULTR0_i_39__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => MULTR0_8
    );
\MULTR0_i_40__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => MULTR0_7
    );
\MULTR0_i_41__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => MULTR0_6
    );
\MULTR0_i_42__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => MULTR0_5
    );
\MULTR0_i_43__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => MULTR0_4
    );
\MULTR0_i_44__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => MULTR0_3
    );
\MULTR0_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => MULTR0_2
    );
\MULTR0_i_46__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => MULTR0_1
    );
\MULTR0_i_47__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => MULTR0_0
    );
\MULTR0_i_48__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => MULTR0
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => \mul_count_reg[3]_rep\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => \mul_count_reg[3]_rep\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => \mul_count_reg[3]_rep\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => \mul_count_reg[3]_rep\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => \mul_count_reg[3]_rep\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => \mul_count_reg[3]_rep\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => addr_in_1(0),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => \mul_count_reg[3]_rep\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => \mul_count_reg[3]_rep\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => \mul_count_reg[3]_rep\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => \mul_count_reg[3]_rep\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[3]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => \mul_count_reg[3]_rep\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_11 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv4[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    addr_in_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_count_reg[0]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[1]_rep\ : in STD_LOGIC;
    addr_in_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_11 : entity is "dual_port_ram";
end dual_port_ram_11;

architecture STRUCTURE of dual_port_ram_11 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\ACC_reg_i_10__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => B(6)
    );
\ACC_reg_i_11__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => B(5)
    );
\ACC_reg_i_12__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => B(4)
    );
\ACC_reg_i_13__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => B(3)
    );
\ACC_reg_i_14__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => B(2)
    );
\ACC_reg_i_15__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => B(1)
    );
\ACC_reg_i_16__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => B(0)
    );
\ACC_reg_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => B(15)
    );
\ACC_reg_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => B(14)
    );
\ACC_reg_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => B(13)
    );
\ACC_reg_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => B(12)
    );
\ACC_reg_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => B(11)
    );
\ACC_reg_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => B(10)
    );
\ACC_reg_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => B(9)
    );
\ACC_reg_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => B(8)
    );
\ACC_reg_i_9__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => B(7)
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[0]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => \mul_count_reg[0]_rep__0\,
      DPRA1 => \mul_count_reg[1]_rep\,
      DPRA2 => addr_in_1(0),
      DPRA3 => addr_in_1(1),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_12 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv4[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addr_in_1 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_12 : entity is "dual_port_ram";
end dual_port_ram_12;

architecture STRUCTURE of dual_port_ram_12 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\ACC_reg_i_10__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => B(6)
    );
\ACC_reg_i_11__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => B(5)
    );
\ACC_reg_i_12__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => B(4)
    );
\ACC_reg_i_13__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => B(3)
    );
\ACC_reg_i_14__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => B(2)
    );
\ACC_reg_i_15__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => B(1)
    );
\ACC_reg_i_16__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => B(0)
    );
\ACC_reg_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => B(15)
    );
\ACC_reg_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => B(14)
    );
\ACC_reg_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => B(13)
    );
\ACC_reg_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => B(12)
    );
\ACC_reg_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => B(11)
    );
\ACC_reg_i_6__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => B(10)
    );
\ACC_reg_i_7__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => B(9)
    );
\ACC_reg_i_8__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => B(8)
    );
\ACC_reg_i_9__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => B(7)
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[1]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_13 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv4[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    addr_in_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addr_in_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_count_reg[3]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_13 : entity is "dual_port_ram";
end dual_port_ram_13;

architecture STRUCTURE of dual_port_ram_13 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\ACC_reg_i_10__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => B(6)
    );
\ACC_reg_i_11__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => B(5)
    );
\ACC_reg_i_12__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => B(4)
    );
\ACC_reg_i_13__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => B(3)
    );
\ACC_reg_i_14__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => B(2)
    );
\ACC_reg_i_15__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => B(1)
    );
\ACC_reg_i_16__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => B(0)
    );
\ACC_reg_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => B(15)
    );
\ACC_reg_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => B(14)
    );
\ACC_reg_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => B(13)
    );
\ACC_reg_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => B(12)
    );
\ACC_reg_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => B(11)
    );
\ACC_reg_i_6__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => B(10)
    );
\ACC_reg_i_7__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => B(9)
    );
\ACC_reg_i_8__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => B(8)
    );
\ACC_reg_i_9__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => B(7)
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => \mul_count_reg[3]_rep__0\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => \mul_count_reg[3]_rep__0\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => \mul_count_reg[3]_rep__0\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => \mul_count_reg[3]_rep__0\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => \mul_count_reg[3]_rep__0\(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv4[2]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_14 is
  port (
    wr_en : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    state_OBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv4[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addr_in_1 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_14 : entity is "dual_port_ram";
end dual_port_ram_14;

architecture STRUCTURE of dual_port_ram_14 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
  wr_en <= \^wr_en\;
\ACC_reg_i_10__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => B(6)
    );
\ACC_reg_i_11__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => B(5)
    );
\ACC_reg_i_12__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => B(4)
    );
\ACC_reg_i_13__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => B(3)
    );
\ACC_reg_i_14__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => B(2)
    );
\ACC_reg_i_15__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => B(1)
    );
\ACC_reg_i_16__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => B(0)
    );
\ACC_reg_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => B(15)
    );
\ACC_reg_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => B(14)
    );
\ACC_reg_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => B(13)
    );
\ACC_reg_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => B(12)
    );
\ACC_reg_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => B(11)
    );
\ACC_reg_i_6__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => B(10)
    );
\ACC_reg_i_7__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => B(9)
    );
\ACC_reg_i_8__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => B(8)
    );
\ACC_reg_i_9__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => B(7)
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_OBUF(0),
      I1 => state_OBUF(1),
      O => \^wr_en\
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv4[3]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => addr_in_1(0),
      DPRA1 => addr_in_1(1),
      DPRA2 => addr_in_1(2),
      DPRA3 => addr_in_1(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => \^wr_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_2 is
  port (
    ACC_reg : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ACC_reg_0 : out STD_LOGIC;
    ACC_reg_1 : out STD_LOGIC;
    ACC_reg_2 : out STD_LOGIC;
    ACC_reg_3 : out STD_LOGIC;
    ACC_reg_4 : out STD_LOGIC;
    ACC_reg_5 : out STD_LOGIC;
    ACC_reg_6 : out STD_LOGIC;
    ACC_reg_7 : out STD_LOGIC;
    ACC_reg_8 : out STD_LOGIC;
    ACC_reg_9 : out STD_LOGIC;
    ACC_reg_10 : out STD_LOGIC;
    ACC_reg_11 : out STD_LOGIC;
    ACC_reg_12 : out STD_LOGIC;
    ACC_reg_13 : out STD_LOGIC;
    ACC_reg_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv1[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read : in STD_LOGIC_VECTOR ( 2 downto 0 );
    addr_in_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_2 : entity is "dual_port_ram";
end dual_port_ram_2;

architecture STRUCTURE of dual_port_ram_2 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC_reg_i_33__3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ACC_reg_i_34__3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ACC_reg_i_35__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ACC_reg_i_36__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ACC_reg_i_37__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ACC_reg_i_38__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ACC_reg_i_39__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ACC_reg_i_40__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ACC_reg_i_41__3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ACC_reg_i_42__3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ACC_reg_i_43__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ACC_reg_i_44__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ACC_reg_i_45__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ACC_reg_i_46__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ACC_reg_i_47__3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ACC_reg_i_48__3\ : label is "soft_lutpair24";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\ACC_reg_i_33__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_14
    );
\ACC_reg_i_34__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_13
    );
\ACC_reg_i_35__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_12
    );
\ACC_reg_i_36__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_11
    );
\ACC_reg_i_37__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_10
    );
\ACC_reg_i_38__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_9
    );
\ACC_reg_i_39__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_8
    );
\ACC_reg_i_40__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_7
    );
\ACC_reg_i_41__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_6
    );
\ACC_reg_i_42__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_5
    );
\ACC_reg_i_43__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_4
    );
\ACC_reg_i_44__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_3
    );
\ACC_reg_i_45__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_2
    );
\ACC_reg_i_46__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_1
    );
\ACC_reg_i_47__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_0
    );
\ACC_reg_i_48__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => ACC_reg
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv1[3]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_3 is
  port (
    ACC_reg : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ACC_reg_0 : out STD_LOGIC;
    ACC_reg_1 : out STD_LOGIC;
    ACC_reg_2 : out STD_LOGIC;
    ACC_reg_3 : out STD_LOGIC;
    ACC_reg_4 : out STD_LOGIC;
    ACC_reg_5 : out STD_LOGIC;
    ACC_reg_6 : out STD_LOGIC;
    ACC_reg_7 : out STD_LOGIC;
    ACC_reg_8 : out STD_LOGIC;
    ACC_reg_9 : out STD_LOGIC;
    ACC_reg_10 : out STD_LOGIC;
    ACC_reg_11 : out STD_LOGIC;
    ACC_reg_12 : out STD_LOGIC;
    ACC_reg_13 : out STD_LOGIC;
    ACC_reg_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv2[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    addr_in_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_count_reg[0]_rep\ : in STD_LOGIC;
    addr_in_1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_3 : entity is "dual_port_ram";
end dual_port_ram_3;

architecture STRUCTURE of dual_port_ram_3 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC_reg_i_33__4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ACC_reg_i_34__4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ACC_reg_i_35__4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ACC_reg_i_36__4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ACC_reg_i_37__4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ACC_reg_i_38__4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ACC_reg_i_39__4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ACC_reg_i_40__4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ACC_reg_i_41__4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ACC_reg_i_42__4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ACC_reg_i_43__4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ACC_reg_i_44__4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ACC_reg_i_45__4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ACC_reg_i_46__4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ACC_reg_i_47__4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ACC_reg_i_48__4\ : label is "soft_lutpair32";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\ACC_reg_i_33__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_14
    );
\ACC_reg_i_34__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_13
    );
\ACC_reg_i_35__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_12
    );
\ACC_reg_i_36__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_11
    );
\ACC_reg_i_37__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_10
    );
\ACC_reg_i_38__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_9
    );
\ACC_reg_i_39__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_8
    );
\ACC_reg_i_40__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_7
    );
\ACC_reg_i_41__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_6
    );
\ACC_reg_i_42__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_5
    );
\ACC_reg_i_43__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_4
    );
\ACC_reg_i_44__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_3
    );
\ACC_reg_i_45__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_2
    );
\ACC_reg_i_46__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_1
    );
\ACC_reg_i_47__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_0
    );
\ACC_reg_i_48__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => ACC_reg
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[0]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_4 is
  port (
    ACC_reg : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ACC_reg_0 : out STD_LOGIC;
    ACC_reg_1 : out STD_LOGIC;
    ACC_reg_2 : out STD_LOGIC;
    ACC_reg_3 : out STD_LOGIC;
    ACC_reg_4 : out STD_LOGIC;
    ACC_reg_5 : out STD_LOGIC;
    ACC_reg_6 : out STD_LOGIC;
    ACC_reg_7 : out STD_LOGIC;
    ACC_reg_8 : out STD_LOGIC;
    ACC_reg_9 : out STD_LOGIC;
    ACC_reg_10 : out STD_LOGIC;
    ACC_reg_11 : out STD_LOGIC;
    ACC_reg_12 : out STD_LOGIC;
    ACC_reg_13 : out STD_LOGIC;
    ACC_reg_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv2[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_4 : entity is "dual_port_ram";
end dual_port_ram_4;

architecture STRUCTURE of dual_port_ram_4 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC_reg_i_33__5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ACC_reg_i_34__5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ACC_reg_i_35__5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ACC_reg_i_36__5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ACC_reg_i_37__5\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ACC_reg_i_38__5\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ACC_reg_i_39__5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ACC_reg_i_40__5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ACC_reg_i_41__5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ACC_reg_i_42__5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ACC_reg_i_43__5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ACC_reg_i_44__5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ACC_reg_i_45__5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ACC_reg_i_46__5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ACC_reg_i_47__5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ACC_reg_i_48__5\ : label is "soft_lutpair40";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\ACC_reg_i_33__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_14
    );
\ACC_reg_i_34__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_13
    );
\ACC_reg_i_35__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_12
    );
\ACC_reg_i_36__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_11
    );
\ACC_reg_i_37__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_10
    );
\ACC_reg_i_38__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_9
    );
\ACC_reg_i_39__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_8
    );
\ACC_reg_i_40__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_7
    );
\ACC_reg_i_41__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_6
    );
\ACC_reg_i_42__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_5
    );
\ACC_reg_i_43__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_4
    );
\ACC_reg_i_44__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_3
    );
\ACC_reg_i_45__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_2
    );
\ACC_reg_i_46__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_1
    );
\ACC_reg_i_47__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_0
    );
\ACC_reg_i_48__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => ACC_reg
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[1]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_5 is
  port (
    ACC_reg : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ACC_reg_0 : out STD_LOGIC;
    ACC_reg_1 : out STD_LOGIC;
    ACC_reg_2 : out STD_LOGIC;
    ACC_reg_3 : out STD_LOGIC;
    ACC_reg_4 : out STD_LOGIC;
    ACC_reg_5 : out STD_LOGIC;
    ACC_reg_6 : out STD_LOGIC;
    ACC_reg_7 : out STD_LOGIC;
    ACC_reg_8 : out STD_LOGIC;
    ACC_reg_9 : out STD_LOGIC;
    ACC_reg_10 : out STD_LOGIC;
    ACC_reg_11 : out STD_LOGIC;
    ACC_reg_12 : out STD_LOGIC;
    ACC_reg_13 : out STD_LOGIC;
    ACC_reg_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv2[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    addr_in_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_count_reg[0]_rep\ : in STD_LOGIC;
    addr_in_1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_5 : entity is "dual_port_ram";
end dual_port_ram_5;

architecture STRUCTURE of dual_port_ram_5 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC_reg_i_33__6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ACC_reg_i_34__6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ACC_reg_i_35__6\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ACC_reg_i_36__6\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ACC_reg_i_37__6\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ACC_reg_i_38__6\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ACC_reg_i_39__6\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ACC_reg_i_40__6\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ACC_reg_i_41__6\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ACC_reg_i_42__6\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ACC_reg_i_43__6\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ACC_reg_i_44__6\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ACC_reg_i_45__6\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ACC_reg_i_46__6\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ACC_reg_i_47__6\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ACC_reg_i_48__6\ : label is "soft_lutpair48";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\ACC_reg_i_33__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_14
    );
\ACC_reg_i_34__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_13
    );
\ACC_reg_i_35__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_12
    );
\ACC_reg_i_36__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_11
    );
\ACC_reg_i_37__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_10
    );
\ACC_reg_i_38__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_9
    );
\ACC_reg_i_39__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_8
    );
\ACC_reg_i_40__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_7
    );
\ACC_reg_i_41__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_6
    );
\ACC_reg_i_42__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_5
    );
\ACC_reg_i_43__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_4
    );
\ACC_reg_i_44__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_3
    );
\ACC_reg_i_45__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_2
    );
\ACC_reg_i_46__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_1
    );
\ACC_reg_i_47__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_0
    );
\ACC_reg_i_48__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => ACC_reg
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv2[2]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_6 is
  port (
    ACC_reg : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ACC_reg_0 : out STD_LOGIC;
    ACC_reg_1 : out STD_LOGIC;
    ACC_reg_2 : out STD_LOGIC;
    ACC_reg_3 : out STD_LOGIC;
    ACC_reg_4 : out STD_LOGIC;
    ACC_reg_5 : out STD_LOGIC;
    ACC_reg_6 : out STD_LOGIC;
    ACC_reg_7 : out STD_LOGIC;
    ACC_reg_8 : out STD_LOGIC;
    ACC_reg_9 : out STD_LOGIC;
    ACC_reg_10 : out STD_LOGIC;
    ACC_reg_11 : out STD_LOGIC;
    ACC_reg_12 : out STD_LOGIC;
    ACC_reg_13 : out STD_LOGIC;
    ACC_reg_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv2[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read : in STD_LOGIC_VECTOR ( 2 downto 0 );
    addr_in_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_6 : entity is "dual_port_ram";
end dual_port_ram_6;

architecture STRUCTURE of dual_port_ram_6 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ACC_reg_i_33__7\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ACC_reg_i_34__7\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ACC_reg_i_35__7\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ACC_reg_i_36__7\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ACC_reg_i_37__7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ACC_reg_i_38__7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ACC_reg_i_39__7\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ACC_reg_i_40__7\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ACC_reg_i_41__7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ACC_reg_i_42__7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ACC_reg_i_43__7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ACC_reg_i_44__7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ACC_reg_i_45__7\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ACC_reg_i_46__7\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ACC_reg_i_47__7\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ACC_reg_i_48__7\ : label is "soft_lutpair56";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\ACC_reg_i_33__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_14
    );
\ACC_reg_i_34__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_13
    );
\ACC_reg_i_35__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_12
    );
\ACC_reg_i_36__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_11
    );
\ACC_reg_i_37__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_10
    );
\ACC_reg_i_38__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_9
    );
\ACC_reg_i_39__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_8
    );
\ACC_reg_i_40__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_7
    );
\ACC_reg_i_41__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_6
    );
\ACC_reg_i_42__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_5
    );
\ACC_reg_i_43__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_4
    );
\ACC_reg_i_44__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_3
    );
\ACC_reg_i_45__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_2
    );
\ACC_reg_i_46__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_1
    );
\ACC_reg_i_47__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => ACC_reg_0
    );
\ACC_reg_i_48__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => ACC_reg
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv2[3]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => addr_in_1(0),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_7 is
  port (
    MULTR0 : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MULTR0_0 : out STD_LOGIC;
    MULTR0_1 : out STD_LOGIC;
    MULTR0_2 : out STD_LOGIC;
    MULTR0_3 : out STD_LOGIC;
    MULTR0_4 : out STD_LOGIC;
    MULTR0_5 : out STD_LOGIC;
    MULTR0_6 : out STD_LOGIC;
    MULTR0_7 : out STD_LOGIC;
    MULTR0_8 : out STD_LOGIC;
    MULTR0_9 : out STD_LOGIC;
    MULTR0_10 : out STD_LOGIC;
    MULTR0_11 : out STD_LOGIC;
    MULTR0_12 : out STD_LOGIC;
    MULTR0_13 : out STD_LOGIC;
    MULTR0_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv3[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    addr_in_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_count_reg[0]_rep\ : in STD_LOGIC;
    addr_in_1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_7 : entity is "dual_port_ram";
end dual_port_ram_7;

architecture STRUCTURE of dual_port_ram_7 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of MULTR0_i_33 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of MULTR0_i_34 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of MULTR0_i_35 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of MULTR0_i_36 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of MULTR0_i_37 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of MULTR0_i_38 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of MULTR0_i_39 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of MULTR0_i_40 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of MULTR0_i_41 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of MULTR0_i_42 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of MULTR0_i_43 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of MULTR0_i_44 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of MULTR0_i_45 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of MULTR0_i_46 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of MULTR0_i_47 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of MULTR0_i_48 : label is "soft_lutpair64";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
MULTR0_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => MULTR0_14
    );
MULTR0_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => MULTR0_13
    );
MULTR0_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => MULTR0_12
    );
MULTR0_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => MULTR0_11
    );
MULTR0_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => MULTR0_10
    );
MULTR0_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => MULTR0_9
    );
MULTR0_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => MULTR0_8
    );
MULTR0_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => MULTR0_7
    );
MULTR0_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => MULTR0_6
    );
MULTR0_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => MULTR0_5
    );
MULTR0_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => MULTR0_4
    );
MULTR0_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => MULTR0_3
    );
MULTR0_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => MULTR0_2
    );
MULTR0_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => MULTR0_1
    );
MULTR0_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => MULTR0_0
    );
MULTR0_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => MULTR0
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[0]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_8 is
  port (
    MULTR0 : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MULTR0_0 : out STD_LOGIC;
    MULTR0_1 : out STD_LOGIC;
    MULTR0_2 : out STD_LOGIC;
    MULTR0_3 : out STD_LOGIC;
    MULTR0_4 : out STD_LOGIC;
    MULTR0_5 : out STD_LOGIC;
    MULTR0_6 : out STD_LOGIC;
    MULTR0_7 : out STD_LOGIC;
    MULTR0_8 : out STD_LOGIC;
    MULTR0_9 : out STD_LOGIC;
    MULTR0_10 : out STD_LOGIC;
    MULTR0_11 : out STD_LOGIC;
    MULTR0_12 : out STD_LOGIC;
    MULTR0_13 : out STD_LOGIC;
    MULTR0_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv3[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_8 : entity is "dual_port_ram";
end dual_port_ram_8;

architecture STRUCTURE of dual_port_ram_8 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MULTR0_i_33__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \MULTR0_i_34__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \MULTR0_i_35__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \MULTR0_i_36__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \MULTR0_i_37__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \MULTR0_i_38__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \MULTR0_i_39__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \MULTR0_i_40__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \MULTR0_i_41__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \MULTR0_i_42__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \MULTR0_i_43__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \MULTR0_i_44__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \MULTR0_i_45__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \MULTR0_i_46__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \MULTR0_i_47__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \MULTR0_i_48__0\ : label is "soft_lutpair72";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\MULTR0_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => MULTR0_14
    );
\MULTR0_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => MULTR0_13
    );
\MULTR0_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => MULTR0_12
    );
\MULTR0_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => MULTR0_11
    );
\MULTR0_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => MULTR0_10
    );
\MULTR0_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => MULTR0_9
    );
\MULTR0_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => MULTR0_8
    );
\MULTR0_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => MULTR0_7
    );
\MULTR0_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => MULTR0_6
    );
\MULTR0_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => MULTR0_5
    );
\MULTR0_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => MULTR0_4
    );
\MULTR0_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => MULTR0_3
    );
\MULTR0_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => MULTR0_2
    );
\MULTR0_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => MULTR0_1
    );
\MULTR0_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => MULTR0_0
    );
\MULTR0_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => MULTR0
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \out\(0),
      A1 => \out\(1),
      A2 => \out\(2),
      A3 => \out\(3),
      A4 => '0',
      D => \wv3[1]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => read(0),
      DPRA1 => read(1),
      DPRA2 => read(2),
      DPRA3 => read(3),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dual_port_ram_9 is
  port (
    MULTR0 : out STD_LOGIC;
    data_out_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    MULTR0_0 : out STD_LOGIC;
    MULTR0_1 : out STD_LOGIC;
    MULTR0_2 : out STD_LOGIC;
    MULTR0_3 : out STD_LOGIC;
    MULTR0_4 : out STD_LOGIC;
    MULTR0_5 : out STD_LOGIC;
    MULTR0_6 : out STD_LOGIC;
    MULTR0_7 : out STD_LOGIC;
    MULTR0_8 : out STD_LOGIC;
    MULTR0_9 : out STD_LOGIC;
    MULTR0_10 : out STD_LOGIC;
    MULTR0_11 : out STD_LOGIC;
    MULTR0_12 : out STD_LOGIC;
    MULTR0_13 : out STD_LOGIC;
    MULTR0_14 : out STD_LOGIC;
    \present_state_reg[1]\ : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    \wv3[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    addr_in_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_count_reg[0]_rep\ : in STD_LOGIC;
    addr_in_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dual_port_ram_9 : entity is "dual_port_ram";
end dual_port_ram_9;

architecture STRUCTURE of dual_port_ram_9 is
  signal \^data_out_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_15_10_10_n_1 : STD_LOGIC;
  signal ram_reg_0_15_11_11_n_1 : STD_LOGIC;
  signal ram_reg_0_15_12_12_n_1 : STD_LOGIC;
  signal ram_reg_0_15_13_13_n_1 : STD_LOGIC;
  signal ram_reg_0_15_14_14_n_1 : STD_LOGIC;
  signal ram_reg_0_15_15_15_n_1 : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  signal ram_reg_0_15_4_4_n_1 : STD_LOGIC;
  signal ram_reg_0_15_5_5_n_1 : STD_LOGIC;
  signal ram_reg_0_15_6_6_n_1 : STD_LOGIC;
  signal ram_reg_0_15_7_7_n_1 : STD_LOGIC;
  signal ram_reg_0_15_8_8_n_1 : STD_LOGIC;
  signal ram_reg_0_15_9_9_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MULTR0_i_33__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \MULTR0_i_34__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \MULTR0_i_35__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \MULTR0_i_36__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \MULTR0_i_37__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \MULTR0_i_38__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \MULTR0_i_39__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \MULTR0_i_40__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \MULTR0_i_41__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \MULTR0_i_42__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \MULTR0_i_43__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \MULTR0_i_44__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \MULTR0_i_45__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \MULTR0_i_46__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \MULTR0_i_47__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \MULTR0_i_48__1\ : label is "soft_lutpair80";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
begin
  data_out_10(15 downto 0) <= \^data_out_10\(15 downto 0);
\MULTR0_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(15),
      I1 => \present_state_reg[1]\,
      O => MULTR0_14
    );
\MULTR0_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(14),
      I1 => \present_state_reg[1]\,
      O => MULTR0_13
    );
\MULTR0_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(13),
      I1 => \present_state_reg[1]\,
      O => MULTR0_12
    );
\MULTR0_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(12),
      I1 => \present_state_reg[1]\,
      O => MULTR0_11
    );
\MULTR0_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(11),
      I1 => \present_state_reg[1]\,
      O => MULTR0_10
    );
\MULTR0_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(10),
      I1 => \present_state_reg[1]\,
      O => MULTR0_9
    );
\MULTR0_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(9),
      I1 => \present_state_reg[1]\,
      O => MULTR0_8
    );
\MULTR0_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(8),
      I1 => \present_state_reg[1]\,
      O => MULTR0_7
    );
\MULTR0_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(7),
      I1 => \present_state_reg[1]\,
      O => MULTR0_6
    );
\MULTR0_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(6),
      I1 => \present_state_reg[1]\,
      O => MULTR0_5
    );
\MULTR0_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(5),
      I1 => \present_state_reg[1]\,
      O => MULTR0_4
    );
\MULTR0_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(4),
      I1 => \present_state_reg[1]\,
      O => MULTR0_3
    );
\MULTR0_i_45__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(3),
      I1 => \present_state_reg[1]\,
      O => MULTR0_2
    );
\MULTR0_i_46__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(2),
      I1 => \present_state_reg[1]\,
      O => MULTR0_1
    );
\MULTR0_i_47__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(1),
      I1 => \present_state_reg[1]\,
      O => MULTR0_0
    );
\MULTR0_i_48__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_out_10\(0),
      I1 => \present_state_reg[1]\,
      O => MULTR0
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(0),
      DPO => \^data_out_10\(0),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => \mul_count_reg[2]_rep__0\(0),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_0_0_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(10),
      DPO => \^data_out_10\(10),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_10_10_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(11),
      DPO => \^data_out_10\(11),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_11_11_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(12),
      DPO => \^data_out_10\(12),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_12_12_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(13),
      DPO => \^data_out_10\(13),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_13_13_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(14),
      DPO => \^data_out_10\(14),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_14_14_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(15),
      DPO => \^data_out_10\(15),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => addr_in_1(1),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_15_15_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(1),
      DPO => \^data_out_10\(1),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => \mul_count_reg[2]_rep__0\(0),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_1_1_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(2),
      DPO => \^data_out_10\(2),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => \mul_count_reg[2]_rep__0\(0),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_2_2_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(3),
      DPO => \^data_out_10\(3),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => \mul_count_reg[2]_rep__0\(0),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_3_3_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(4),
      DPO => \^data_out_10\(4),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => \mul_count_reg[2]_rep__0\(0),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_4_4_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(5),
      DPO => \^data_out_10\(5),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => \mul_count_reg[2]_rep__0\(0),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_5_5_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(6),
      DPO => \^data_out_10\(6),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => \mul_count_reg[2]_rep__0\(0),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_6_6_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(7),
      DPO => \^data_out_10\(7),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => \mul_count_reg[2]_rep__0\(0),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_7_7_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(8),
      DPO => \^data_out_10\(8),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => \mul_count_reg[2]_rep__0\(0),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_8_8_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr_in_0(0),
      A1 => addr_in_0(1),
      A2 => addr_in_0(2),
      A3 => addr_in_0(3),
      A4 => '0',
      D => \wv3[2]\(9),
      DPO => \^data_out_10\(9),
      DPRA0 => \mul_count_reg[0]_rep\,
      DPRA1 => addr_in_1(0),
      DPRA2 => \mul_count_reg[2]_rep__0\(0),
      DPRA3 => addr_in_1(2),
      DPRA4 => '0',
      SPO => ram_reg_0_15_9_9_n_1,
      WCLK => CLK_IBUF_BUFG,
      WE => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_with_adder is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    ACC_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    ACC_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_rep\ : in STD_LOGIC;
    \write_count_reg[0]_rep_0\ : in STD_LOGIC;
    \write_count_reg[0]_rep_1\ : in STD_LOGIC;
    \write_count_reg[0]_rep_2\ : in STD_LOGIC;
    \write_count_reg[0]_rep_3\ : in STD_LOGIC;
    \write_count_reg[0]_rep_4\ : in STD_LOGIC;
    \write_count_reg[0]_rep_5\ : in STD_LOGIC;
    \write_count_reg[0]_rep_6\ : in STD_LOGIC;
    \write_count_reg[0]_rep_7\ : in STD_LOGIC;
    \write_count_reg[0]_rep_8\ : in STD_LOGIC;
    \write_count_reg[0]_rep_9\ : in STD_LOGIC;
    \write_count_reg[0]_rep_10\ : in STD_LOGIC;
    \write_count_reg[0]_rep_11\ : in STD_LOGIC;
    \write_count_reg[0]_rep_12\ : in STD_LOGIC;
    \write_count_reg[0]_rep_13\ : in STD_LOGIC;
    \write_count_reg[0]_rep_14\ : in STD_LOGIC
  );
end multiplier_with_adder;

architecture STRUCTURE of multiplier_with_adder is
  signal \ACC[11]_i_2_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_2_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_2_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_2_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_2_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_2_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[32]_i_2_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_2_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_5_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_2_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_3_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_4_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_5_n_0\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \ACC_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal MULTR0_i_10_n_0 : STD_LOGIC;
  signal MULTR0_i_11_n_0 : STD_LOGIC;
  signal MULTR0_i_12_n_0 : STD_LOGIC;
  signal MULTR0_i_13_n_0 : STD_LOGIC;
  signal MULTR0_i_14_n_0 : STD_LOGIC;
  signal MULTR0_i_15_n_0 : STD_LOGIC;
  signal MULTR0_i_16_n_0 : STD_LOGIC;
  signal \MULTR0_i_17__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_18__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_19__2_n_0\ : STD_LOGIC;
  signal MULTR0_i_1_n_0 : STD_LOGIC;
  signal \MULTR0_i_20__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_21__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_22__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_23__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_24__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_25__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_26__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_27__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_28__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_29__2_n_0\ : STD_LOGIC;
  signal MULTR0_i_2_n_0 : STD_LOGIC;
  signal \MULTR0_i_30__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_31__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_32__2_n_0\ : STD_LOGIC;
  signal MULTR0_i_3_n_0 : STD_LOGIC;
  signal MULTR0_i_4_n_0 : STD_LOGIC;
  signal MULTR0_i_5_n_0 : STD_LOGIC;
  signal MULTR0_i_6_n_0 : STD_LOGIC;
  signal MULTR0_i_7_n_0 : STD_LOGIC;
  signal MULTR0_i_8_n_0 : STD_LOGIC;
  signal MULTR0_i_9_n_0 : STD_LOGIC;
  signal MULTR0_n_100 : STD_LOGIC;
  signal MULTR0_n_101 : STD_LOGIC;
  signal MULTR0_n_102 : STD_LOGIC;
  signal MULTR0_n_103 : STD_LOGIC;
  signal MULTR0_n_104 : STD_LOGIC;
  signal MULTR0_n_105 : STD_LOGIC;
  signal MULTR0_n_74 : STD_LOGIC;
  signal MULTR0_n_75 : STD_LOGIC;
  signal MULTR0_n_76 : STD_LOGIC;
  signal MULTR0_n_77 : STD_LOGIC;
  signal MULTR0_n_78 : STD_LOGIC;
  signal MULTR0_n_79 : STD_LOGIC;
  signal MULTR0_n_80 : STD_LOGIC;
  signal MULTR0_n_81 : STD_LOGIC;
  signal MULTR0_n_82 : STD_LOGIC;
  signal MULTR0_n_83 : STD_LOGIC;
  signal MULTR0_n_84 : STD_LOGIC;
  signal MULTR0_n_85 : STD_LOGIC;
  signal MULTR0_n_86 : STD_LOGIC;
  signal MULTR0_n_87 : STD_LOGIC;
  signal MULTR0_n_88 : STD_LOGIC;
  signal MULTR0_n_89 : STD_LOGIC;
  signal MULTR0_n_90 : STD_LOGIC;
  signal MULTR0_n_91 : STD_LOGIC;
  signal MULTR0_n_92 : STD_LOGIC;
  signal MULTR0_n_93 : STD_LOGIC;
  signal MULTR0_n_94 : STD_LOGIC;
  signal MULTR0_n_95 : STD_LOGIC;
  signal MULTR0_n_96 : STD_LOGIC;
  signal MULTR0_n_97 : STD_LOGIC;
  signal MULTR0_n_98 : STD_LOGIC;
  signal MULTR0_n_99 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_ACC_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ACC_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_MULTR0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_MULTR0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_MULTR0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_MULTR0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_MULTR0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ACC[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_94,
      I1 => \^q\(11),
      O => \ACC[11]_i_2_n_0\
    );
\ACC[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_95,
      I1 => \^q\(10),
      O => \ACC[11]_i_3_n_0\
    );
\ACC[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_96,
      I1 => \^q\(9),
      O => \ACC[11]_i_4_n_0\
    );
\ACC[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_97,
      I1 => \^q\(8),
      O => \ACC[11]_i_5_n_0\
    );
\ACC[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_90,
      I1 => \^q\(15),
      O => \ACC[15]_i_2_n_0\
    );
\ACC[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_91,
      I1 => \^q\(14),
      O => \ACC[15]_i_3_n_0\
    );
\ACC[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_92,
      I1 => \^q\(13),
      O => \ACC[15]_i_4_n_0\
    );
\ACC[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_93,
      I1 => \^q\(12),
      O => \ACC[15]_i_5_n_0\
    );
\ACC[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_86,
      I1 => \^q\(19),
      O => \ACC[19]_i_2_n_0\
    );
\ACC[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_87,
      I1 => \^q\(18),
      O => \ACC[19]_i_3_n_0\
    );
\ACC[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_88,
      I1 => \^q\(17),
      O => \ACC[19]_i_4_n_0\
    );
\ACC[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_89,
      I1 => \^q\(16),
      O => \ACC[19]_i_5_n_0\
    );
\ACC[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_82,
      I1 => \^q\(23),
      O => \ACC[23]_i_2_n_0\
    );
\ACC[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_83,
      I1 => \^q\(22),
      O => \ACC[23]_i_3_n_0\
    );
\ACC[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_84,
      I1 => \^q\(21),
      O => \ACC[23]_i_4_n_0\
    );
\ACC[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_85,
      I1 => \^q\(20),
      O => \ACC[23]_i_5_n_0\
    );
\ACC[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_78,
      I1 => \^q\(27),
      O => \ACC[27]_i_2_n_0\
    );
\ACC[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_79,
      I1 => \^q\(26),
      O => \ACC[27]_i_3_n_0\
    );
\ACC[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_80,
      I1 => \^q\(25),
      O => \ACC[27]_i_4_n_0\
    );
\ACC[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_81,
      I1 => \^q\(24),
      O => \ACC[27]_i_5_n_0\
    );
\ACC[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_74,
      I1 => \^q\(31),
      O => \ACC[31]_i_2_n_0\
    );
\ACC[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_75,
      I1 => \^q\(30),
      O => \ACC[31]_i_3_n_0\
    );
\ACC[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_76,
      I1 => \^q\(29),
      O => \ACC[31]_i_4_n_0\
    );
\ACC[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_77,
      I1 => \^q\(28),
      O => \ACC[31]_i_5_n_0\
    );
\ACC[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_74,
      I1 => \^q\(32),
      O => \ACC[32]_i_2_n_0\
    );
\ACC[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_102,
      I1 => \^q\(3),
      O => \ACC[3]_i_2_n_0\
    );
\ACC[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_103,
      I1 => \^q\(2),
      O => \ACC[3]_i_3_n_0\
    );
\ACC[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_104,
      I1 => \^q\(1),
      O => \ACC[3]_i_4_n_0\
    );
\ACC[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_105,
      I1 => \^q\(0),
      O => \ACC[3]_i_5_n_0\
    );
\ACC[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_98,
      I1 => \^q\(7),
      O => \ACC[7]_i_2_n_0\
    );
\ACC[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_99,
      I1 => \^q\(6),
      O => \ACC[7]_i_3_n_0\
    );
\ACC[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_100,
      I1 => \^q\(5),
      O => \ACC[7]_i_4_n_0\
    );
\ACC[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_101,
      I1 => \^q\(4),
      O => \ACC[7]_i_5_n_0\
    );
\ACC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => RST_IBUF
    );
\ACC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1_n_5\,
      Q => \^q\(10),
      R => RST_IBUF
    );
\ACC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1_n_4\,
      Q => \^q\(11),
      R => RST_IBUF
    );
\ACC_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[7]_i_1_n_0\,
      CO(3) => \ACC_reg[11]_i_1_n_0\,
      CO(2) => \ACC_reg[11]_i_1_n_1\,
      CO(1) => \ACC_reg[11]_i_1_n_2\,
      CO(0) => \ACC_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_94,
      DI(2) => MULTR0_n_95,
      DI(1) => MULTR0_n_96,
      DI(0) => MULTR0_n_97,
      O(3) => \ACC_reg[11]_i_1_n_4\,
      O(2) => \ACC_reg[11]_i_1_n_5\,
      O(1) => \ACC_reg[11]_i_1_n_6\,
      O(0) => \ACC_reg[11]_i_1_n_7\,
      S(3) => \ACC[11]_i_2_n_0\,
      S(2) => \ACC[11]_i_3_n_0\,
      S(1) => \ACC[11]_i_4_n_0\,
      S(0) => \ACC[11]_i_5_n_0\
    );
\ACC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1_n_7\,
      Q => \^q\(12),
      R => RST_IBUF
    );
\ACC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1_n_6\,
      Q => \^q\(13),
      R => RST_IBUF
    );
\ACC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1_n_5\,
      Q => \^q\(14),
      R => RST_IBUF
    );
\ACC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1_n_4\,
      Q => \^q\(15),
      R => RST_IBUF
    );
\ACC_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[11]_i_1_n_0\,
      CO(3) => \ACC_reg[15]_i_1_n_0\,
      CO(2) => \ACC_reg[15]_i_1_n_1\,
      CO(1) => \ACC_reg[15]_i_1_n_2\,
      CO(0) => \ACC_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_90,
      DI(2) => MULTR0_n_91,
      DI(1) => MULTR0_n_92,
      DI(0) => MULTR0_n_93,
      O(3) => \ACC_reg[15]_i_1_n_4\,
      O(2) => \ACC_reg[15]_i_1_n_5\,
      O(1) => \ACC_reg[15]_i_1_n_6\,
      O(0) => \ACC_reg[15]_i_1_n_7\,
      S(3) => \ACC[15]_i_2_n_0\,
      S(2) => \ACC[15]_i_3_n_0\,
      S(1) => \ACC[15]_i_4_n_0\,
      S(0) => \ACC[15]_i_5_n_0\
    );
\ACC_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1_n_7\,
      Q => \^q\(16),
      R => RST_IBUF
    );
\ACC_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1_n_6\,
      Q => \^q\(17),
      R => RST_IBUF
    );
\ACC_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1_n_5\,
      Q => \^q\(18),
      R => RST_IBUF
    );
\ACC_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1_n_4\,
      Q => \^q\(19),
      R => RST_IBUF
    );
\ACC_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[15]_i_1_n_0\,
      CO(3) => \ACC_reg[19]_i_1_n_0\,
      CO(2) => \ACC_reg[19]_i_1_n_1\,
      CO(1) => \ACC_reg[19]_i_1_n_2\,
      CO(0) => \ACC_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_86,
      DI(2) => MULTR0_n_87,
      DI(1) => MULTR0_n_88,
      DI(0) => MULTR0_n_89,
      O(3) => \ACC_reg[19]_i_1_n_4\,
      O(2) => \ACC_reg[19]_i_1_n_5\,
      O(1) => \ACC_reg[19]_i_1_n_6\,
      O(0) => \ACC_reg[19]_i_1_n_7\,
      S(3) => \ACC[19]_i_2_n_0\,
      S(2) => \ACC[19]_i_3_n_0\,
      S(1) => \ACC[19]_i_4_n_0\,
      S(0) => \ACC[19]_i_5_n_0\
    );
\ACC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1_n_6\,
      Q => \^q\(1),
      R => RST_IBUF
    );
\ACC_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1_n_7\,
      Q => \^q\(20),
      R => RST_IBUF
    );
\ACC_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1_n_6\,
      Q => \^q\(21),
      R => RST_IBUF
    );
\ACC_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1_n_5\,
      Q => \^q\(22),
      R => RST_IBUF
    );
\ACC_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1_n_4\,
      Q => \^q\(23),
      R => RST_IBUF
    );
\ACC_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[19]_i_1_n_0\,
      CO(3) => \ACC_reg[23]_i_1_n_0\,
      CO(2) => \ACC_reg[23]_i_1_n_1\,
      CO(1) => \ACC_reg[23]_i_1_n_2\,
      CO(0) => \ACC_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_82,
      DI(2) => MULTR0_n_83,
      DI(1) => MULTR0_n_84,
      DI(0) => MULTR0_n_85,
      O(3) => \ACC_reg[23]_i_1_n_4\,
      O(2) => \ACC_reg[23]_i_1_n_5\,
      O(1) => \ACC_reg[23]_i_1_n_6\,
      O(0) => \ACC_reg[23]_i_1_n_7\,
      S(3) => \ACC[23]_i_2_n_0\,
      S(2) => \ACC[23]_i_3_n_0\,
      S(1) => \ACC[23]_i_4_n_0\,
      S(0) => \ACC[23]_i_5_n_0\
    );
\ACC_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1_n_7\,
      Q => \^q\(24),
      R => RST_IBUF
    );
\ACC_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1_n_6\,
      Q => \^q\(25),
      R => RST_IBUF
    );
\ACC_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1_n_5\,
      Q => \^q\(26),
      R => RST_IBUF
    );
\ACC_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1_n_4\,
      Q => \^q\(27),
      R => RST_IBUF
    );
\ACC_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[23]_i_1_n_0\,
      CO(3) => \ACC_reg[27]_i_1_n_0\,
      CO(2) => \ACC_reg[27]_i_1_n_1\,
      CO(1) => \ACC_reg[27]_i_1_n_2\,
      CO(0) => \ACC_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_78,
      DI(2) => MULTR0_n_79,
      DI(1) => MULTR0_n_80,
      DI(0) => MULTR0_n_81,
      O(3) => \ACC_reg[27]_i_1_n_4\,
      O(2) => \ACC_reg[27]_i_1_n_5\,
      O(1) => \ACC_reg[27]_i_1_n_6\,
      O(0) => \ACC_reg[27]_i_1_n_7\,
      S(3) => \ACC[27]_i_2_n_0\,
      S(2) => \ACC[27]_i_3_n_0\,
      S(1) => \ACC[27]_i_4_n_0\,
      S(0) => \ACC[27]_i_5_n_0\
    );
\ACC_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1_n_7\,
      Q => \^q\(28),
      R => RST_IBUF
    );
\ACC_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1_n_6\,
      Q => \^q\(29),
      R => RST_IBUF
    );
\ACC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1_n_5\,
      Q => \^q\(2),
      R => RST_IBUF
    );
\ACC_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1_n_5\,
      Q => \^q\(30),
      R => RST_IBUF
    );
\ACC_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1_n_4\,
      Q => \^q\(31),
      R => RST_IBUF
    );
\ACC_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[27]_i_1_n_0\,
      CO(3) => \ACC_reg[31]_i_1_n_0\,
      CO(2) => \ACC_reg[31]_i_1_n_1\,
      CO(1) => \ACC_reg[31]_i_1_n_2\,
      CO(0) => \ACC_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_74,
      DI(2) => MULTR0_n_75,
      DI(1) => MULTR0_n_76,
      DI(0) => MULTR0_n_77,
      O(3) => \ACC_reg[31]_i_1_n_4\,
      O(2) => \ACC_reg[31]_i_1_n_5\,
      O(1) => \ACC_reg[31]_i_1_n_6\,
      O(0) => \ACC_reg[31]_i_1_n_7\,
      S(3) => \ACC[31]_i_2_n_0\,
      S(2) => \ACC[31]_i_3_n_0\,
      S(1) => \ACC[31]_i_4_n_0\,
      S(0) => \ACC[31]_i_5_n_0\
    );
\ACC_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[32]_i_1_n_7\,
      Q => \^q\(32),
      R => RST_IBUF
    );
\ACC_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ACC_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ACC_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ACC_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \ACC[32]_i_2_n_0\
    );
\ACC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1_n_4\,
      Q => \^q\(3),
      R => RST_IBUF
    );
\ACC_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ACC_reg[3]_i_1_n_0\,
      CO(2) => \ACC_reg[3]_i_1_n_1\,
      CO(1) => \ACC_reg[3]_i_1_n_2\,
      CO(0) => \ACC_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_102,
      DI(2) => MULTR0_n_103,
      DI(1) => MULTR0_n_104,
      DI(0) => MULTR0_n_105,
      O(3) => \ACC_reg[3]_i_1_n_4\,
      O(2) => \ACC_reg[3]_i_1_n_5\,
      O(1) => \ACC_reg[3]_i_1_n_6\,
      O(0) => \ACC_reg[3]_i_1_n_7\,
      S(3) => \ACC[3]_i_2_n_0\,
      S(2) => \ACC[3]_i_3_n_0\,
      S(1) => \ACC[3]_i_4_n_0\,
      S(0) => \ACC[3]_i_5_n_0\
    );
\ACC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1_n_7\,
      Q => \^q\(4),
      R => RST_IBUF
    );
\ACC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1_n_6\,
      Q => \^q\(5),
      R => RST_IBUF
    );
\ACC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1_n_5\,
      Q => \^q\(6),
      R => RST_IBUF
    );
\ACC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1_n_4\,
      Q => \^q\(7),
      R => RST_IBUF
    );
\ACC_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[3]_i_1_n_0\,
      CO(3) => \ACC_reg[7]_i_1_n_0\,
      CO(2) => \ACC_reg[7]_i_1_n_1\,
      CO(1) => \ACC_reg[7]_i_1_n_2\,
      CO(0) => \ACC_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_98,
      DI(2) => MULTR0_n_99,
      DI(1) => MULTR0_n_100,
      DI(0) => MULTR0_n_101,
      O(3) => \ACC_reg[7]_i_1_n_4\,
      O(2) => \ACC_reg[7]_i_1_n_5\,
      O(1) => \ACC_reg[7]_i_1_n_6\,
      O(0) => \ACC_reg[7]_i_1_n_7\,
      S(3) => \ACC[7]_i_2_n_0\,
      S(2) => \ACC[7]_i_3_n_0\,
      S(1) => \ACC[7]_i_4_n_0\,
      S(0) => \ACC[7]_i_5_n_0\
    );
\ACC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1_n_7\,
      Q => \^q\(8),
      R => RST_IBUF
    );
\ACC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1_n_6\,
      Q => \^q\(9),
      R => RST_IBUF
    );
MULTR0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \MULTR0_i_17__2_n_0\,
      A(28) => \MULTR0_i_17__2_n_0\,
      A(27) => \MULTR0_i_17__2_n_0\,
      A(26) => \MULTR0_i_17__2_n_0\,
      A(25) => \MULTR0_i_17__2_n_0\,
      A(24) => \MULTR0_i_17__2_n_0\,
      A(23) => \MULTR0_i_17__2_n_0\,
      A(22) => \MULTR0_i_17__2_n_0\,
      A(21) => \MULTR0_i_17__2_n_0\,
      A(20) => \MULTR0_i_17__2_n_0\,
      A(19) => \MULTR0_i_17__2_n_0\,
      A(18) => \MULTR0_i_17__2_n_0\,
      A(17) => \MULTR0_i_17__2_n_0\,
      A(16) => \MULTR0_i_17__2_n_0\,
      A(15) => \MULTR0_i_17__2_n_0\,
      A(14) => \MULTR0_i_18__2_n_0\,
      A(13) => \MULTR0_i_19__2_n_0\,
      A(12) => \MULTR0_i_20__2_n_0\,
      A(11) => \MULTR0_i_21__2_n_0\,
      A(10) => \MULTR0_i_22__2_n_0\,
      A(9) => \MULTR0_i_23__2_n_0\,
      A(8) => \MULTR0_i_24__2_n_0\,
      A(7) => \MULTR0_i_25__2_n_0\,
      A(6) => \MULTR0_i_26__2_n_0\,
      A(5) => \MULTR0_i_27__2_n_0\,
      A(4) => \MULTR0_i_28__2_n_0\,
      A(3) => \MULTR0_i_29__2_n_0\,
      A(2) => \MULTR0_i_30__2_n_0\,
      A(1) => \MULTR0_i_31__2_n_0\,
      A(0) => \MULTR0_i_32__2_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_MULTR0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => MULTR0_i_1_n_0,
      B(16) => MULTR0_i_1_n_0,
      B(15) => MULTR0_i_1_n_0,
      B(14) => MULTR0_i_2_n_0,
      B(13) => MULTR0_i_3_n_0,
      B(12) => MULTR0_i_4_n_0,
      B(11) => MULTR0_i_5_n_0,
      B(10) => MULTR0_i_6_n_0,
      B(9) => MULTR0_i_7_n_0,
      B(8) => MULTR0_i_8_n_0,
      B(7) => MULTR0_i_9_n_0,
      B(6) => MULTR0_i_10_n_0,
      B(5) => MULTR0_i_11_n_0,
      B(4) => MULTR0_i_12_n_0,
      B(3) => MULTR0_i_13_n_0,
      B(2) => MULTR0_i_14_n_0,
      B(1) => MULTR0_i_15_n_0,
      B(0) => MULTR0_i_16_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_MULTR0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_MULTR0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_MULTR0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_MULTR0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_MULTR0_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_MULTR0_P_UNCONNECTED(47 downto 32),
      P(31) => MULTR0_n_74,
      P(30) => MULTR0_n_75,
      P(29) => MULTR0_n_76,
      P(28) => MULTR0_n_77,
      P(27) => MULTR0_n_78,
      P(26) => MULTR0_n_79,
      P(25) => MULTR0_n_80,
      P(24) => MULTR0_n_81,
      P(23) => MULTR0_n_82,
      P(22) => MULTR0_n_83,
      P(21) => MULTR0_n_84,
      P(20) => MULTR0_n_85,
      P(19) => MULTR0_n_86,
      P(18) => MULTR0_n_87,
      P(17) => MULTR0_n_88,
      P(16) => MULTR0_n_89,
      P(15) => MULTR0_n_90,
      P(14) => MULTR0_n_91,
      P(13) => MULTR0_n_92,
      P(12) => MULTR0_n_93,
      P(11) => MULTR0_n_94,
      P(10) => MULTR0_n_95,
      P(9) => MULTR0_n_96,
      P(8) => MULTR0_n_97,
      P(7) => MULTR0_n_98,
      P(6) => MULTR0_n_99,
      P(5) => MULTR0_n_100,
      P(4) => MULTR0_n_101,
      P(3) => MULTR0_n_102,
      P(2) => MULTR0_n_103,
      P(1) => MULTR0_n_104,
      P(0) => MULTR0_n_105,
      PATTERNBDETECT => NLW_MULTR0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_MULTR0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_MULTR0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_MULTR0_UNDERFLOW_UNCONNECTED
    );
MULTR0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(15),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep\,
      I3 => \out\(0),
      O => MULTR0_i_1_n_0
    );
MULTR0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(6),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_8\,
      I3 => \out\(0),
      O => MULTR0_i_10_n_0
    );
MULTR0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(5),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_9\,
      I3 => \out\(0),
      O => MULTR0_i_11_n_0
    );
MULTR0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(4),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_10\,
      I3 => \out\(0),
      O => MULTR0_i_12_n_0
    );
MULTR0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(3),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_11\,
      I3 => \out\(0),
      O => MULTR0_i_13_n_0
    );
MULTR0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(2),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_12\,
      I3 => \out\(0),
      O => MULTR0_i_14_n_0
    );
MULTR0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(1),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_13\,
      I3 => \out\(0),
      O => MULTR0_i_15_n_0
    );
MULTR0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(0),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_14\,
      I3 => \out\(0),
      O => MULTR0_i_16_n_0
    );
\MULTR0_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(15),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0\,
      I3 => \out\(0),
      O => \MULTR0_i_17__2_n_0\
    );
\MULTR0_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(14),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_0\,
      I3 => \out\(0),
      O => \MULTR0_i_18__2_n_0\
    );
\MULTR0_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(13),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_1\,
      I3 => \out\(0),
      O => \MULTR0_i_19__2_n_0\
    );
MULTR0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(14),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_0\,
      I3 => \out\(0),
      O => MULTR0_i_2_n_0
    );
\MULTR0_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(12),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_2\,
      I3 => \out\(0),
      O => \MULTR0_i_20__2_n_0\
    );
\MULTR0_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(11),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_3\,
      I3 => \out\(0),
      O => \MULTR0_i_21__2_n_0\
    );
\MULTR0_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(10),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_4\,
      I3 => \out\(0),
      O => \MULTR0_i_22__2_n_0\
    );
\MULTR0_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(9),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_5\,
      I3 => \out\(0),
      O => \MULTR0_i_23__2_n_0\
    );
\MULTR0_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(8),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_6\,
      I3 => \out\(0),
      O => \MULTR0_i_24__2_n_0\
    );
\MULTR0_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(7),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_7\,
      I3 => \out\(0),
      O => \MULTR0_i_25__2_n_0\
    );
\MULTR0_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(6),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_8\,
      I3 => \out\(0),
      O => \MULTR0_i_26__2_n_0\
    );
\MULTR0_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(5),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_9\,
      I3 => \out\(0),
      O => \MULTR0_i_27__2_n_0\
    );
\MULTR0_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(4),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_10\,
      I3 => \out\(0),
      O => \MULTR0_i_28__2_n_0\
    );
\MULTR0_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(3),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_11\,
      I3 => \out\(0),
      O => \MULTR0_i_29__2_n_0\
    );
MULTR0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(13),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_1\,
      I3 => \out\(0),
      O => MULTR0_i_3_n_0
    );
\MULTR0_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(2),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_12\,
      I3 => \out\(0),
      O => \MULTR0_i_30__2_n_0\
    );
\MULTR0_i_31__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(1),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_13\,
      I3 => \out\(0),
      O => \MULTR0_i_31__2_n_0\
    );
\MULTR0_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(0),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_14\,
      I3 => \out\(0),
      O => \MULTR0_i_32__2_n_0\
    );
MULTR0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(12),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_2\,
      I3 => \out\(0),
      O => MULTR0_i_4_n_0
    );
MULTR0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(11),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_3\,
      I3 => \out\(0),
      O => MULTR0_i_5_n_0
    );
MULTR0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(10),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_4\,
      I3 => \out\(0),
      O => MULTR0_i_6_n_0
    );
MULTR0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(9),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_5\,
      I3 => \out\(0),
      O => MULTR0_i_7_n_0
    );
MULTR0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(8),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_6\,
      I3 => \out\(0),
      O => MULTR0_i_8_n_0
    );
MULTR0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(7),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_7\,
      I3 => \out\(0),
      O => MULTR0_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_with_adder_23 is
  port (
    \ACC_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    ACC_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    ACC_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]\ : in STD_LOGIC;
    \write_count_reg[0]_0\ : in STD_LOGIC;
    \write_count_reg[0]_1\ : in STD_LOGIC;
    \write_count_reg[0]_2\ : in STD_LOGIC;
    \write_count_reg[0]_3\ : in STD_LOGIC;
    \write_count_reg[0]_4\ : in STD_LOGIC;
    \write_count_reg[0]_5\ : in STD_LOGIC;
    \write_count_reg[0]_6\ : in STD_LOGIC;
    \write_count_reg[0]_7\ : in STD_LOGIC;
    \write_count_reg[0]_8\ : in STD_LOGIC;
    \write_count_reg[0]_9\ : in STD_LOGIC;
    \write_count_reg[0]_10\ : in STD_LOGIC;
    \write_count_reg[0]_11\ : in STD_LOGIC;
    \write_count_reg[0]_12\ : in STD_LOGIC;
    \write_count_reg[0]_13\ : in STD_LOGIC;
    \write_count_reg[0]_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_with_adder_23 : entity is "multiplier_with_adder";
end multiplier_with_adder_23;

architecture STRUCTURE of multiplier_with_adder_23 is
  signal \ACC[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \ACC[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__0_n_7\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__0_n_5\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__0_n_6\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__0_n_7\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__0_n_5\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__0_n_6\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__0_n_7\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__0_n_4\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__0_n_7\ : STD_LOGIC;
  signal \^acc_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \ACC_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \MULTR0_i_10__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_11__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_12__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_13__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_14__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_15__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_16__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_17__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_18__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_19__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_1__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_20__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_21__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_22__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_23__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_24__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_25__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_26__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_27__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_28__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_29__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_2__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_30__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_31__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_32__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_3__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_4__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_5__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_6__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_7__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_8__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_9__0_n_0\ : STD_LOGIC;
  signal MULTR0_n_100 : STD_LOGIC;
  signal MULTR0_n_101 : STD_LOGIC;
  signal MULTR0_n_102 : STD_LOGIC;
  signal MULTR0_n_103 : STD_LOGIC;
  signal MULTR0_n_104 : STD_LOGIC;
  signal MULTR0_n_105 : STD_LOGIC;
  signal MULTR0_n_74 : STD_LOGIC;
  signal MULTR0_n_75 : STD_LOGIC;
  signal MULTR0_n_76 : STD_LOGIC;
  signal MULTR0_n_77 : STD_LOGIC;
  signal MULTR0_n_78 : STD_LOGIC;
  signal MULTR0_n_79 : STD_LOGIC;
  signal MULTR0_n_80 : STD_LOGIC;
  signal MULTR0_n_81 : STD_LOGIC;
  signal MULTR0_n_82 : STD_LOGIC;
  signal MULTR0_n_83 : STD_LOGIC;
  signal MULTR0_n_84 : STD_LOGIC;
  signal MULTR0_n_85 : STD_LOGIC;
  signal MULTR0_n_86 : STD_LOGIC;
  signal MULTR0_n_87 : STD_LOGIC;
  signal MULTR0_n_88 : STD_LOGIC;
  signal MULTR0_n_89 : STD_LOGIC;
  signal MULTR0_n_90 : STD_LOGIC;
  signal MULTR0_n_91 : STD_LOGIC;
  signal MULTR0_n_92 : STD_LOGIC;
  signal MULTR0_n_93 : STD_LOGIC;
  signal MULTR0_n_94 : STD_LOGIC;
  signal MULTR0_n_95 : STD_LOGIC;
  signal MULTR0_n_96 : STD_LOGIC;
  signal MULTR0_n_97 : STD_LOGIC;
  signal MULTR0_n_98 : STD_LOGIC;
  signal MULTR0_n_99 : STD_LOGIC;
  signal \NLW_ACC_reg[32]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ACC_reg[32]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_MULTR0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_MULTR0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_MULTR0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_MULTR0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_MULTR0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ACC_reg[32]_0\(32 downto 0) <= \^acc_reg[32]_0\(32 downto 0);
\ACC[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_94,
      I1 => \^acc_reg[32]_0\(11),
      O => \ACC[11]_i_2__0_n_0\
    );
\ACC[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_95,
      I1 => \^acc_reg[32]_0\(10),
      O => \ACC[11]_i_3__0_n_0\
    );
\ACC[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_96,
      I1 => \^acc_reg[32]_0\(9),
      O => \ACC[11]_i_4__0_n_0\
    );
\ACC[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_97,
      I1 => \^acc_reg[32]_0\(8),
      O => \ACC[11]_i_5__0_n_0\
    );
\ACC[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_90,
      I1 => \^acc_reg[32]_0\(15),
      O => \ACC[15]_i_2__0_n_0\
    );
\ACC[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_91,
      I1 => \^acc_reg[32]_0\(14),
      O => \ACC[15]_i_3__0_n_0\
    );
\ACC[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_92,
      I1 => \^acc_reg[32]_0\(13),
      O => \ACC[15]_i_4__0_n_0\
    );
\ACC[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_93,
      I1 => \^acc_reg[32]_0\(12),
      O => \ACC[15]_i_5__0_n_0\
    );
\ACC[19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_86,
      I1 => \^acc_reg[32]_0\(19),
      O => \ACC[19]_i_2__0_n_0\
    );
\ACC[19]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_87,
      I1 => \^acc_reg[32]_0\(18),
      O => \ACC[19]_i_3__0_n_0\
    );
\ACC[19]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_88,
      I1 => \^acc_reg[32]_0\(17),
      O => \ACC[19]_i_4__0_n_0\
    );
\ACC[19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_89,
      I1 => \^acc_reg[32]_0\(16),
      O => \ACC[19]_i_5__0_n_0\
    );
\ACC[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_82,
      I1 => \^acc_reg[32]_0\(23),
      O => \ACC[23]_i_2__0_n_0\
    );
\ACC[23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_83,
      I1 => \^acc_reg[32]_0\(22),
      O => \ACC[23]_i_3__0_n_0\
    );
\ACC[23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_84,
      I1 => \^acc_reg[32]_0\(21),
      O => \ACC[23]_i_4__0_n_0\
    );
\ACC[23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_85,
      I1 => \^acc_reg[32]_0\(20),
      O => \ACC[23]_i_5__0_n_0\
    );
\ACC[27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_78,
      I1 => \^acc_reg[32]_0\(27),
      O => \ACC[27]_i_2__0_n_0\
    );
\ACC[27]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_79,
      I1 => \^acc_reg[32]_0\(26),
      O => \ACC[27]_i_3__0_n_0\
    );
\ACC[27]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_80,
      I1 => \^acc_reg[32]_0\(25),
      O => \ACC[27]_i_4__0_n_0\
    );
\ACC[27]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_81,
      I1 => \^acc_reg[32]_0\(24),
      O => \ACC[27]_i_5__0_n_0\
    );
\ACC[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_74,
      I1 => \^acc_reg[32]_0\(31),
      O => \ACC[31]_i_2__0_n_0\
    );
\ACC[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_75,
      I1 => \^acc_reg[32]_0\(30),
      O => \ACC[31]_i_3__0_n_0\
    );
\ACC[31]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_76,
      I1 => \^acc_reg[32]_0\(29),
      O => \ACC[31]_i_4__0_n_0\
    );
\ACC[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_77,
      I1 => \^acc_reg[32]_0\(28),
      O => \ACC[31]_i_5__0_n_0\
    );
\ACC[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_74,
      I1 => \^acc_reg[32]_0\(32),
      O => \ACC[32]_i_2__0_n_0\
    );
\ACC[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_102,
      I1 => \^acc_reg[32]_0\(3),
      O => \ACC[3]_i_2__0_n_0\
    );
\ACC[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_103,
      I1 => \^acc_reg[32]_0\(2),
      O => \ACC[3]_i_3__0_n_0\
    );
\ACC[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_104,
      I1 => \^acc_reg[32]_0\(1),
      O => \ACC[3]_i_4__0_n_0\
    );
\ACC[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_105,
      I1 => \^acc_reg[32]_0\(0),
      O => \ACC[3]_i_5__0_n_0\
    );
\ACC[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_98,
      I1 => \^acc_reg[32]_0\(7),
      O => \ACC[7]_i_2__0_n_0\
    );
\ACC[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_99,
      I1 => \^acc_reg[32]_0\(6),
      O => \ACC[7]_i_3__0_n_0\
    );
\ACC[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_100,
      I1 => \^acc_reg[32]_0\(5),
      O => \ACC[7]_i_4__0_n_0\
    );
\ACC[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_101,
      I1 => \^acc_reg[32]_0\(4),
      O => \ACC[7]_i_5__0_n_0\
    );
\ACC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__0_n_7\,
      Q => \^acc_reg[32]_0\(0),
      R => RST_IBUF
    );
\ACC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__0_n_5\,
      Q => \^acc_reg[32]_0\(10),
      R => RST_IBUF
    );
\ACC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__0_n_4\,
      Q => \^acc_reg[32]_0\(11),
      R => RST_IBUF
    );
\ACC_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[7]_i_1__0_n_0\,
      CO(3) => \ACC_reg[11]_i_1__0_n_0\,
      CO(2) => \ACC_reg[11]_i_1__0_n_1\,
      CO(1) => \ACC_reg[11]_i_1__0_n_2\,
      CO(0) => \ACC_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_94,
      DI(2) => MULTR0_n_95,
      DI(1) => MULTR0_n_96,
      DI(0) => MULTR0_n_97,
      O(3) => \ACC_reg[11]_i_1__0_n_4\,
      O(2) => \ACC_reg[11]_i_1__0_n_5\,
      O(1) => \ACC_reg[11]_i_1__0_n_6\,
      O(0) => \ACC_reg[11]_i_1__0_n_7\,
      S(3) => \ACC[11]_i_2__0_n_0\,
      S(2) => \ACC[11]_i_3__0_n_0\,
      S(1) => \ACC[11]_i_4__0_n_0\,
      S(0) => \ACC[11]_i_5__0_n_0\
    );
\ACC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__0_n_7\,
      Q => \^acc_reg[32]_0\(12),
      R => RST_IBUF
    );
\ACC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__0_n_6\,
      Q => \^acc_reg[32]_0\(13),
      R => RST_IBUF
    );
\ACC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__0_n_5\,
      Q => \^acc_reg[32]_0\(14),
      R => RST_IBUF
    );
\ACC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__0_n_4\,
      Q => \^acc_reg[32]_0\(15),
      R => RST_IBUF
    );
\ACC_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[11]_i_1__0_n_0\,
      CO(3) => \ACC_reg[15]_i_1__0_n_0\,
      CO(2) => \ACC_reg[15]_i_1__0_n_1\,
      CO(1) => \ACC_reg[15]_i_1__0_n_2\,
      CO(0) => \ACC_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_90,
      DI(2) => MULTR0_n_91,
      DI(1) => MULTR0_n_92,
      DI(0) => MULTR0_n_93,
      O(3) => \ACC_reg[15]_i_1__0_n_4\,
      O(2) => \ACC_reg[15]_i_1__0_n_5\,
      O(1) => \ACC_reg[15]_i_1__0_n_6\,
      O(0) => \ACC_reg[15]_i_1__0_n_7\,
      S(3) => \ACC[15]_i_2__0_n_0\,
      S(2) => \ACC[15]_i_3__0_n_0\,
      S(1) => \ACC[15]_i_4__0_n_0\,
      S(0) => \ACC[15]_i_5__0_n_0\
    );
\ACC_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__0_n_7\,
      Q => \^acc_reg[32]_0\(16),
      R => RST_IBUF
    );
\ACC_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__0_n_6\,
      Q => \^acc_reg[32]_0\(17),
      R => RST_IBUF
    );
\ACC_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__0_n_5\,
      Q => \^acc_reg[32]_0\(18),
      R => RST_IBUF
    );
\ACC_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__0_n_4\,
      Q => \^acc_reg[32]_0\(19),
      R => RST_IBUF
    );
\ACC_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[15]_i_1__0_n_0\,
      CO(3) => \ACC_reg[19]_i_1__0_n_0\,
      CO(2) => \ACC_reg[19]_i_1__0_n_1\,
      CO(1) => \ACC_reg[19]_i_1__0_n_2\,
      CO(0) => \ACC_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_86,
      DI(2) => MULTR0_n_87,
      DI(1) => MULTR0_n_88,
      DI(0) => MULTR0_n_89,
      O(3) => \ACC_reg[19]_i_1__0_n_4\,
      O(2) => \ACC_reg[19]_i_1__0_n_5\,
      O(1) => \ACC_reg[19]_i_1__0_n_6\,
      O(0) => \ACC_reg[19]_i_1__0_n_7\,
      S(3) => \ACC[19]_i_2__0_n_0\,
      S(2) => \ACC[19]_i_3__0_n_0\,
      S(1) => \ACC[19]_i_4__0_n_0\,
      S(0) => \ACC[19]_i_5__0_n_0\
    );
\ACC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__0_n_6\,
      Q => \^acc_reg[32]_0\(1),
      R => RST_IBUF
    );
\ACC_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__0_n_7\,
      Q => \^acc_reg[32]_0\(20),
      R => RST_IBUF
    );
\ACC_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__0_n_6\,
      Q => \^acc_reg[32]_0\(21),
      R => RST_IBUF
    );
\ACC_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__0_n_5\,
      Q => \^acc_reg[32]_0\(22),
      R => RST_IBUF
    );
\ACC_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__0_n_4\,
      Q => \^acc_reg[32]_0\(23),
      R => RST_IBUF
    );
\ACC_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[19]_i_1__0_n_0\,
      CO(3) => \ACC_reg[23]_i_1__0_n_0\,
      CO(2) => \ACC_reg[23]_i_1__0_n_1\,
      CO(1) => \ACC_reg[23]_i_1__0_n_2\,
      CO(0) => \ACC_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_82,
      DI(2) => MULTR0_n_83,
      DI(1) => MULTR0_n_84,
      DI(0) => MULTR0_n_85,
      O(3) => \ACC_reg[23]_i_1__0_n_4\,
      O(2) => \ACC_reg[23]_i_1__0_n_5\,
      O(1) => \ACC_reg[23]_i_1__0_n_6\,
      O(0) => \ACC_reg[23]_i_1__0_n_7\,
      S(3) => \ACC[23]_i_2__0_n_0\,
      S(2) => \ACC[23]_i_3__0_n_0\,
      S(1) => \ACC[23]_i_4__0_n_0\,
      S(0) => \ACC[23]_i_5__0_n_0\
    );
\ACC_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__0_n_7\,
      Q => \^acc_reg[32]_0\(24),
      R => RST_IBUF
    );
\ACC_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__0_n_6\,
      Q => \^acc_reg[32]_0\(25),
      R => RST_IBUF
    );
\ACC_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__0_n_5\,
      Q => \^acc_reg[32]_0\(26),
      R => RST_IBUF
    );
\ACC_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__0_n_4\,
      Q => \^acc_reg[32]_0\(27),
      R => RST_IBUF
    );
\ACC_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[23]_i_1__0_n_0\,
      CO(3) => \ACC_reg[27]_i_1__0_n_0\,
      CO(2) => \ACC_reg[27]_i_1__0_n_1\,
      CO(1) => \ACC_reg[27]_i_1__0_n_2\,
      CO(0) => \ACC_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_78,
      DI(2) => MULTR0_n_79,
      DI(1) => MULTR0_n_80,
      DI(0) => MULTR0_n_81,
      O(3) => \ACC_reg[27]_i_1__0_n_4\,
      O(2) => \ACC_reg[27]_i_1__0_n_5\,
      O(1) => \ACC_reg[27]_i_1__0_n_6\,
      O(0) => \ACC_reg[27]_i_1__0_n_7\,
      S(3) => \ACC[27]_i_2__0_n_0\,
      S(2) => \ACC[27]_i_3__0_n_0\,
      S(1) => \ACC[27]_i_4__0_n_0\,
      S(0) => \ACC[27]_i_5__0_n_0\
    );
\ACC_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__0_n_7\,
      Q => \^acc_reg[32]_0\(28),
      R => RST_IBUF
    );
\ACC_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__0_n_6\,
      Q => \^acc_reg[32]_0\(29),
      R => RST_IBUF
    );
\ACC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__0_n_5\,
      Q => \^acc_reg[32]_0\(2),
      R => RST_IBUF
    );
\ACC_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__0_n_5\,
      Q => \^acc_reg[32]_0\(30),
      R => RST_IBUF
    );
\ACC_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__0_n_4\,
      Q => \^acc_reg[32]_0\(31),
      R => RST_IBUF
    );
\ACC_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[27]_i_1__0_n_0\,
      CO(3) => \ACC_reg[31]_i_1__0_n_0\,
      CO(2) => \ACC_reg[31]_i_1__0_n_1\,
      CO(1) => \ACC_reg[31]_i_1__0_n_2\,
      CO(0) => \ACC_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_74,
      DI(2) => MULTR0_n_75,
      DI(1) => MULTR0_n_76,
      DI(0) => MULTR0_n_77,
      O(3) => \ACC_reg[31]_i_1__0_n_4\,
      O(2) => \ACC_reg[31]_i_1__0_n_5\,
      O(1) => \ACC_reg[31]_i_1__0_n_6\,
      O(0) => \ACC_reg[31]_i_1__0_n_7\,
      S(3) => \ACC[31]_i_2__0_n_0\,
      S(2) => \ACC[31]_i_3__0_n_0\,
      S(1) => \ACC[31]_i_4__0_n_0\,
      S(0) => \ACC[31]_i_5__0_n_0\
    );
\ACC_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[32]_i_1__0_n_7\,
      Q => \^acc_reg[32]_0\(32),
      R => RST_IBUF
    );
\ACC_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[31]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_ACC_reg[32]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ACC_reg[32]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \ACC_reg[32]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \ACC[32]_i_2__0_n_0\
    );
\ACC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__0_n_4\,
      Q => \^acc_reg[32]_0\(3),
      R => RST_IBUF
    );
\ACC_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ACC_reg[3]_i_1__0_n_0\,
      CO(2) => \ACC_reg[3]_i_1__0_n_1\,
      CO(1) => \ACC_reg[3]_i_1__0_n_2\,
      CO(0) => \ACC_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_102,
      DI(2) => MULTR0_n_103,
      DI(1) => MULTR0_n_104,
      DI(0) => MULTR0_n_105,
      O(3) => \ACC_reg[3]_i_1__0_n_4\,
      O(2) => \ACC_reg[3]_i_1__0_n_5\,
      O(1) => \ACC_reg[3]_i_1__0_n_6\,
      O(0) => \ACC_reg[3]_i_1__0_n_7\,
      S(3) => \ACC[3]_i_2__0_n_0\,
      S(2) => \ACC[3]_i_3__0_n_0\,
      S(1) => \ACC[3]_i_4__0_n_0\,
      S(0) => \ACC[3]_i_5__0_n_0\
    );
\ACC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__0_n_7\,
      Q => \^acc_reg[32]_0\(4),
      R => RST_IBUF
    );
\ACC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__0_n_6\,
      Q => \^acc_reg[32]_0\(5),
      R => RST_IBUF
    );
\ACC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__0_n_5\,
      Q => \^acc_reg[32]_0\(6),
      R => RST_IBUF
    );
\ACC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__0_n_4\,
      Q => \^acc_reg[32]_0\(7),
      R => RST_IBUF
    );
\ACC_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[3]_i_1__0_n_0\,
      CO(3) => \ACC_reg[7]_i_1__0_n_0\,
      CO(2) => \ACC_reg[7]_i_1__0_n_1\,
      CO(1) => \ACC_reg[7]_i_1__0_n_2\,
      CO(0) => \ACC_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_98,
      DI(2) => MULTR0_n_99,
      DI(1) => MULTR0_n_100,
      DI(0) => MULTR0_n_101,
      O(3) => \ACC_reg[7]_i_1__0_n_4\,
      O(2) => \ACC_reg[7]_i_1__0_n_5\,
      O(1) => \ACC_reg[7]_i_1__0_n_6\,
      O(0) => \ACC_reg[7]_i_1__0_n_7\,
      S(3) => \ACC[7]_i_2__0_n_0\,
      S(2) => \ACC[7]_i_3__0_n_0\,
      S(1) => \ACC[7]_i_4__0_n_0\,
      S(0) => \ACC[7]_i_5__0_n_0\
    );
\ACC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__0_n_7\,
      Q => \^acc_reg[32]_0\(8),
      R => RST_IBUF
    );
\ACC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__0_n_6\,
      Q => \^acc_reg[32]_0\(9),
      R => RST_IBUF
    );
MULTR0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \MULTR0_i_17__1_n_0\,
      A(28) => \MULTR0_i_17__1_n_0\,
      A(27) => \MULTR0_i_17__1_n_0\,
      A(26) => \MULTR0_i_17__1_n_0\,
      A(25) => \MULTR0_i_17__1_n_0\,
      A(24) => \MULTR0_i_17__1_n_0\,
      A(23) => \MULTR0_i_17__1_n_0\,
      A(22) => \MULTR0_i_17__1_n_0\,
      A(21) => \MULTR0_i_17__1_n_0\,
      A(20) => \MULTR0_i_17__1_n_0\,
      A(19) => \MULTR0_i_17__1_n_0\,
      A(18) => \MULTR0_i_17__1_n_0\,
      A(17) => \MULTR0_i_17__1_n_0\,
      A(16) => \MULTR0_i_17__1_n_0\,
      A(15) => \MULTR0_i_17__1_n_0\,
      A(14) => \MULTR0_i_18__1_n_0\,
      A(13) => \MULTR0_i_19__1_n_0\,
      A(12) => \MULTR0_i_20__1_n_0\,
      A(11) => \MULTR0_i_21__1_n_0\,
      A(10) => \MULTR0_i_22__1_n_0\,
      A(9) => \MULTR0_i_23__1_n_0\,
      A(8) => \MULTR0_i_24__1_n_0\,
      A(7) => \MULTR0_i_25__1_n_0\,
      A(6) => \MULTR0_i_26__1_n_0\,
      A(5) => \MULTR0_i_27__1_n_0\,
      A(4) => \MULTR0_i_28__1_n_0\,
      A(3) => \MULTR0_i_29__1_n_0\,
      A(2) => \MULTR0_i_30__1_n_0\,
      A(1) => \MULTR0_i_31__1_n_0\,
      A(0) => \MULTR0_i_32__1_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_MULTR0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \MULTR0_i_1__0_n_0\,
      B(16) => \MULTR0_i_1__0_n_0\,
      B(15) => \MULTR0_i_1__0_n_0\,
      B(14) => \MULTR0_i_2__0_n_0\,
      B(13) => \MULTR0_i_3__0_n_0\,
      B(12) => \MULTR0_i_4__0_n_0\,
      B(11) => \MULTR0_i_5__0_n_0\,
      B(10) => \MULTR0_i_6__0_n_0\,
      B(9) => \MULTR0_i_7__0_n_0\,
      B(8) => \MULTR0_i_8__0_n_0\,
      B(7) => \MULTR0_i_9__0_n_0\,
      B(6) => \MULTR0_i_10__0_n_0\,
      B(5) => \MULTR0_i_11__0_n_0\,
      B(4) => \MULTR0_i_12__0_n_0\,
      B(3) => \MULTR0_i_13__0_n_0\,
      B(2) => \MULTR0_i_14__0_n_0\,
      B(1) => \MULTR0_i_15__0_n_0\,
      B(0) => \MULTR0_i_16__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_MULTR0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_MULTR0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_MULTR0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_MULTR0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_MULTR0_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_MULTR0_P_UNCONNECTED(47 downto 32),
      P(31) => MULTR0_n_74,
      P(30) => MULTR0_n_75,
      P(29) => MULTR0_n_76,
      P(28) => MULTR0_n_77,
      P(27) => MULTR0_n_78,
      P(26) => MULTR0_n_79,
      P(25) => MULTR0_n_80,
      P(24) => MULTR0_n_81,
      P(23) => MULTR0_n_82,
      P(22) => MULTR0_n_83,
      P(21) => MULTR0_n_84,
      P(20) => MULTR0_n_85,
      P(19) => MULTR0_n_86,
      P(18) => MULTR0_n_87,
      P(17) => MULTR0_n_88,
      P(16) => MULTR0_n_89,
      P(15) => MULTR0_n_90,
      P(14) => MULTR0_n_91,
      P(13) => MULTR0_n_92,
      P(12) => MULTR0_n_93,
      P(11) => MULTR0_n_94,
      P(10) => MULTR0_n_95,
      P(9) => MULTR0_n_96,
      P(8) => MULTR0_n_97,
      P(7) => MULTR0_n_98,
      P(6) => MULTR0_n_99,
      P(5) => MULTR0_n_100,
      P(4) => MULTR0_n_101,
      P(3) => MULTR0_n_102,
      P(2) => MULTR0_n_103,
      P(1) => MULTR0_n_104,
      P(0) => MULTR0_n_105,
      PATTERNBDETECT => NLW_MULTR0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_MULTR0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_MULTR0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_MULTR0_UNDERFLOW_UNCONNECTED
    );
\MULTR0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(6),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_8\,
      I3 => \out\(0),
      O => \MULTR0_i_10__0_n_0\
    );
\MULTR0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(5),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_9\,
      I3 => \out\(0),
      O => \MULTR0_i_11__0_n_0\
    );
\MULTR0_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(4),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_10\,
      I3 => \out\(0),
      O => \MULTR0_i_12__0_n_0\
    );
\MULTR0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(3),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_11\,
      I3 => \out\(0),
      O => \MULTR0_i_13__0_n_0\
    );
\MULTR0_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(2),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_12\,
      I3 => \out\(0),
      O => \MULTR0_i_14__0_n_0\
    );
\MULTR0_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(1),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_13\,
      I3 => \out\(0),
      O => \MULTR0_i_15__0_n_0\
    );
\MULTR0_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(0),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_14\,
      I3 => \out\(0),
      O => \MULTR0_i_16__0_n_0\
    );
\MULTR0_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(15),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0\,
      I3 => \out\(0),
      O => \MULTR0_i_17__1_n_0\
    );
\MULTR0_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(14),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_0\,
      I3 => \out\(0),
      O => \MULTR0_i_18__1_n_0\
    );
\MULTR0_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(13),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_1\,
      I3 => \out\(0),
      O => \MULTR0_i_19__1_n_0\
    );
\MULTR0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(15),
      I1 => \out\(1),
      I2 => \write_count_reg[0]\,
      I3 => \out\(0),
      O => \MULTR0_i_1__0_n_0\
    );
\MULTR0_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(12),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_2\,
      I3 => \out\(0),
      O => \MULTR0_i_20__1_n_0\
    );
\MULTR0_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(11),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_3\,
      I3 => \out\(0),
      O => \MULTR0_i_21__1_n_0\
    );
\MULTR0_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(10),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_4\,
      I3 => \out\(0),
      O => \MULTR0_i_22__1_n_0\
    );
\MULTR0_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(9),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_5\,
      I3 => \out\(0),
      O => \MULTR0_i_23__1_n_0\
    );
\MULTR0_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(8),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_6\,
      I3 => \out\(0),
      O => \MULTR0_i_24__1_n_0\
    );
\MULTR0_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(7),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_7\,
      I3 => \out\(0),
      O => \MULTR0_i_25__1_n_0\
    );
\MULTR0_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(6),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_8\,
      I3 => \out\(0),
      O => \MULTR0_i_26__1_n_0\
    );
\MULTR0_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(5),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_9\,
      I3 => \out\(0),
      O => \MULTR0_i_27__1_n_0\
    );
\MULTR0_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(4),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_10\,
      I3 => \out\(0),
      O => \MULTR0_i_28__1_n_0\
    );
\MULTR0_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(3),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_11\,
      I3 => \out\(0),
      O => \MULTR0_i_29__1_n_0\
    );
\MULTR0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(14),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_0\,
      I3 => \out\(0),
      O => \MULTR0_i_2__0_n_0\
    );
\MULTR0_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(2),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_12\,
      I3 => \out\(0),
      O => \MULTR0_i_30__1_n_0\
    );
\MULTR0_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(1),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_13\,
      I3 => \out\(0),
      O => \MULTR0_i_31__1_n_0\
    );
\MULTR0_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(0),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_14\,
      I3 => \out\(0),
      O => \MULTR0_i_32__1_n_0\
    );
\MULTR0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(13),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_1\,
      I3 => \out\(0),
      O => \MULTR0_i_3__0_n_0\
    );
\MULTR0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(12),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_2\,
      I3 => \out\(0),
      O => \MULTR0_i_4__0_n_0\
    );
\MULTR0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(11),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_3\,
      I3 => \out\(0),
      O => \MULTR0_i_5__0_n_0\
    );
\MULTR0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(10),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_4\,
      I3 => \out\(0),
      O => \MULTR0_i_6__0_n_0\
    );
\MULTR0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(9),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_5\,
      I3 => \out\(0),
      O => \MULTR0_i_7__0_n_0\
    );
\MULTR0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(8),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_6\,
      I3 => \out\(0),
      O => \MULTR0_i_8__0_n_0\
    );
\MULTR0_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(7),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_7\,
      I3 => \out\(0),
      O => \MULTR0_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_with_adder_24 is
  port (
    \ACC_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    ACC_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    ACC_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_rep\ : in STD_LOGIC;
    \write_count_reg[0]_rep_0\ : in STD_LOGIC;
    \write_count_reg[0]_rep_1\ : in STD_LOGIC;
    \write_count_reg[0]_rep_2\ : in STD_LOGIC;
    \write_count_reg[0]_rep_3\ : in STD_LOGIC;
    \write_count_reg[0]_rep_4\ : in STD_LOGIC;
    \write_count_reg[0]_rep_5\ : in STD_LOGIC;
    \write_count_reg[0]_rep_6\ : in STD_LOGIC;
    \write_count_reg[0]_rep_7\ : in STD_LOGIC;
    \write_count_reg[0]_rep_8\ : in STD_LOGIC;
    \write_count_reg[0]_rep_9\ : in STD_LOGIC;
    \write_count_reg[0]_rep_10\ : in STD_LOGIC;
    \write_count_reg[0]_rep_11\ : in STD_LOGIC;
    \write_count_reg[0]_rep_12\ : in STD_LOGIC;
    \write_count_reg[0]_rep_13\ : in STD_LOGIC;
    \write_count_reg[0]_rep_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_with_adder_24 : entity is "multiplier_with_adder";
end multiplier_with_adder_24;

architecture STRUCTURE of multiplier_with_adder_24 is
  signal \ACC[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_4__1_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_5__1_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \ACC[32]_i_2__1_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__1_n_5\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__1_n_6\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__1_n_7\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__1_n_4\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__1_n_5\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__1_n_7\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__1_n_4\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__1_n_5\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__1_n_6\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__1_n_7\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__1_n_4\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__1_n_5\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__1_n_6\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__1_n_7\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__1_n_4\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__1_n_5\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__1_n_6\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__1_n_7\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__1_n_1\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__1_n_4\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__1_n_5\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__1_n_6\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__1_n_7\ : STD_LOGIC;
  signal \^acc_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \ACC_reg[32]_i_1__1_n_7\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \MULTR0_i_10__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_11__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_12__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_13__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_14__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_15__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_16__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_17__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_18__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_19__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_1__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_20__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_21__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_22__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_23__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_24__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_25__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_26__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_27__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_28__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_29__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_2__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_30__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_31__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_32__0_n_0\ : STD_LOGIC;
  signal \MULTR0_i_3__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_4__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_5__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_6__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_7__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_8__1_n_0\ : STD_LOGIC;
  signal \MULTR0_i_9__1_n_0\ : STD_LOGIC;
  signal MULTR0_n_100 : STD_LOGIC;
  signal MULTR0_n_101 : STD_LOGIC;
  signal MULTR0_n_102 : STD_LOGIC;
  signal MULTR0_n_103 : STD_LOGIC;
  signal MULTR0_n_104 : STD_LOGIC;
  signal MULTR0_n_105 : STD_LOGIC;
  signal MULTR0_n_74 : STD_LOGIC;
  signal MULTR0_n_75 : STD_LOGIC;
  signal MULTR0_n_76 : STD_LOGIC;
  signal MULTR0_n_77 : STD_LOGIC;
  signal MULTR0_n_78 : STD_LOGIC;
  signal MULTR0_n_79 : STD_LOGIC;
  signal MULTR0_n_80 : STD_LOGIC;
  signal MULTR0_n_81 : STD_LOGIC;
  signal MULTR0_n_82 : STD_LOGIC;
  signal MULTR0_n_83 : STD_LOGIC;
  signal MULTR0_n_84 : STD_LOGIC;
  signal MULTR0_n_85 : STD_LOGIC;
  signal MULTR0_n_86 : STD_LOGIC;
  signal MULTR0_n_87 : STD_LOGIC;
  signal MULTR0_n_88 : STD_LOGIC;
  signal MULTR0_n_89 : STD_LOGIC;
  signal MULTR0_n_90 : STD_LOGIC;
  signal MULTR0_n_91 : STD_LOGIC;
  signal MULTR0_n_92 : STD_LOGIC;
  signal MULTR0_n_93 : STD_LOGIC;
  signal MULTR0_n_94 : STD_LOGIC;
  signal MULTR0_n_95 : STD_LOGIC;
  signal MULTR0_n_96 : STD_LOGIC;
  signal MULTR0_n_97 : STD_LOGIC;
  signal MULTR0_n_98 : STD_LOGIC;
  signal MULTR0_n_99 : STD_LOGIC;
  signal \NLW_ACC_reg[32]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ACC_reg[32]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_MULTR0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_MULTR0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_MULTR0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_MULTR0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_MULTR0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ACC_reg[32]_0\(32 downto 0) <= \^acc_reg[32]_0\(32 downto 0);
\ACC[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_94,
      I1 => \^acc_reg[32]_0\(11),
      O => \ACC[11]_i_2__1_n_0\
    );
\ACC[11]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_95,
      I1 => \^acc_reg[32]_0\(10),
      O => \ACC[11]_i_3__1_n_0\
    );
\ACC[11]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_96,
      I1 => \^acc_reg[32]_0\(9),
      O => \ACC[11]_i_4__1_n_0\
    );
\ACC[11]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_97,
      I1 => \^acc_reg[32]_0\(8),
      O => \ACC[11]_i_5__1_n_0\
    );
\ACC[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_90,
      I1 => \^acc_reg[32]_0\(15),
      O => \ACC[15]_i_2__1_n_0\
    );
\ACC[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_91,
      I1 => \^acc_reg[32]_0\(14),
      O => \ACC[15]_i_3__1_n_0\
    );
\ACC[15]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_92,
      I1 => \^acc_reg[32]_0\(13),
      O => \ACC[15]_i_4__1_n_0\
    );
\ACC[15]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_93,
      I1 => \^acc_reg[32]_0\(12),
      O => \ACC[15]_i_5__1_n_0\
    );
\ACC[19]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_86,
      I1 => \^acc_reg[32]_0\(19),
      O => \ACC[19]_i_2__1_n_0\
    );
\ACC[19]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_87,
      I1 => \^acc_reg[32]_0\(18),
      O => \ACC[19]_i_3__1_n_0\
    );
\ACC[19]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_88,
      I1 => \^acc_reg[32]_0\(17),
      O => \ACC[19]_i_4__1_n_0\
    );
\ACC[19]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_89,
      I1 => \^acc_reg[32]_0\(16),
      O => \ACC[19]_i_5__1_n_0\
    );
\ACC[23]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_82,
      I1 => \^acc_reg[32]_0\(23),
      O => \ACC[23]_i_2__1_n_0\
    );
\ACC[23]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_83,
      I1 => \^acc_reg[32]_0\(22),
      O => \ACC[23]_i_3__1_n_0\
    );
\ACC[23]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_84,
      I1 => \^acc_reg[32]_0\(21),
      O => \ACC[23]_i_4__1_n_0\
    );
\ACC[23]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_85,
      I1 => \^acc_reg[32]_0\(20),
      O => \ACC[23]_i_5__1_n_0\
    );
\ACC[27]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_78,
      I1 => \^acc_reg[32]_0\(27),
      O => \ACC[27]_i_2__1_n_0\
    );
\ACC[27]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_79,
      I1 => \^acc_reg[32]_0\(26),
      O => \ACC[27]_i_3__1_n_0\
    );
\ACC[27]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_80,
      I1 => \^acc_reg[32]_0\(25),
      O => \ACC[27]_i_4__1_n_0\
    );
\ACC[27]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_81,
      I1 => \^acc_reg[32]_0\(24),
      O => \ACC[27]_i_5__1_n_0\
    );
\ACC[31]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_74,
      I1 => \^acc_reg[32]_0\(31),
      O => \ACC[31]_i_2__1_n_0\
    );
\ACC[31]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_75,
      I1 => \^acc_reg[32]_0\(30),
      O => \ACC[31]_i_3__1_n_0\
    );
\ACC[31]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_76,
      I1 => \^acc_reg[32]_0\(29),
      O => \ACC[31]_i_4__1_n_0\
    );
\ACC[31]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_77,
      I1 => \^acc_reg[32]_0\(28),
      O => \ACC[31]_i_5__1_n_0\
    );
\ACC[32]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_74,
      I1 => \^acc_reg[32]_0\(32),
      O => \ACC[32]_i_2__1_n_0\
    );
\ACC[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_102,
      I1 => \^acc_reg[32]_0\(3),
      O => \ACC[3]_i_2__1_n_0\
    );
\ACC[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_103,
      I1 => \^acc_reg[32]_0\(2),
      O => \ACC[3]_i_3__1_n_0\
    );
\ACC[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_104,
      I1 => \^acc_reg[32]_0\(1),
      O => \ACC[3]_i_4__1_n_0\
    );
\ACC[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_105,
      I1 => \^acc_reg[32]_0\(0),
      O => \ACC[3]_i_5__1_n_0\
    );
\ACC[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_98,
      I1 => \^acc_reg[32]_0\(7),
      O => \ACC[7]_i_2__1_n_0\
    );
\ACC[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_99,
      I1 => \^acc_reg[32]_0\(6),
      O => \ACC[7]_i_3__1_n_0\
    );
\ACC[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_100,
      I1 => \^acc_reg[32]_0\(5),
      O => \ACC[7]_i_4__1_n_0\
    );
\ACC[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_101,
      I1 => \^acc_reg[32]_0\(4),
      O => \ACC[7]_i_5__1_n_0\
    );
\ACC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__1_n_7\,
      Q => \^acc_reg[32]_0\(0),
      R => RST_IBUF
    );
\ACC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__1_n_5\,
      Q => \^acc_reg[32]_0\(10),
      R => RST_IBUF
    );
\ACC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__1_n_4\,
      Q => \^acc_reg[32]_0\(11),
      R => RST_IBUF
    );
\ACC_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[7]_i_1__1_n_0\,
      CO(3) => \ACC_reg[11]_i_1__1_n_0\,
      CO(2) => \ACC_reg[11]_i_1__1_n_1\,
      CO(1) => \ACC_reg[11]_i_1__1_n_2\,
      CO(0) => \ACC_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_94,
      DI(2) => MULTR0_n_95,
      DI(1) => MULTR0_n_96,
      DI(0) => MULTR0_n_97,
      O(3) => \ACC_reg[11]_i_1__1_n_4\,
      O(2) => \ACC_reg[11]_i_1__1_n_5\,
      O(1) => \ACC_reg[11]_i_1__1_n_6\,
      O(0) => \ACC_reg[11]_i_1__1_n_7\,
      S(3) => \ACC[11]_i_2__1_n_0\,
      S(2) => \ACC[11]_i_3__1_n_0\,
      S(1) => \ACC[11]_i_4__1_n_0\,
      S(0) => \ACC[11]_i_5__1_n_0\
    );
\ACC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__1_n_7\,
      Q => \^acc_reg[32]_0\(12),
      R => RST_IBUF
    );
\ACC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__1_n_6\,
      Q => \^acc_reg[32]_0\(13),
      R => RST_IBUF
    );
\ACC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__1_n_5\,
      Q => \^acc_reg[32]_0\(14),
      R => RST_IBUF
    );
\ACC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__1_n_4\,
      Q => \^acc_reg[32]_0\(15),
      R => RST_IBUF
    );
\ACC_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[11]_i_1__1_n_0\,
      CO(3) => \ACC_reg[15]_i_1__1_n_0\,
      CO(2) => \ACC_reg[15]_i_1__1_n_1\,
      CO(1) => \ACC_reg[15]_i_1__1_n_2\,
      CO(0) => \ACC_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_90,
      DI(2) => MULTR0_n_91,
      DI(1) => MULTR0_n_92,
      DI(0) => MULTR0_n_93,
      O(3) => \ACC_reg[15]_i_1__1_n_4\,
      O(2) => \ACC_reg[15]_i_1__1_n_5\,
      O(1) => \ACC_reg[15]_i_1__1_n_6\,
      O(0) => \ACC_reg[15]_i_1__1_n_7\,
      S(3) => \ACC[15]_i_2__1_n_0\,
      S(2) => \ACC[15]_i_3__1_n_0\,
      S(1) => \ACC[15]_i_4__1_n_0\,
      S(0) => \ACC[15]_i_5__1_n_0\
    );
\ACC_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__1_n_7\,
      Q => \^acc_reg[32]_0\(16),
      R => RST_IBUF
    );
\ACC_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__1_n_6\,
      Q => \^acc_reg[32]_0\(17),
      R => RST_IBUF
    );
\ACC_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__1_n_5\,
      Q => \^acc_reg[32]_0\(18),
      R => RST_IBUF
    );
\ACC_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__1_n_4\,
      Q => \^acc_reg[32]_0\(19),
      R => RST_IBUF
    );
\ACC_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[15]_i_1__1_n_0\,
      CO(3) => \ACC_reg[19]_i_1__1_n_0\,
      CO(2) => \ACC_reg[19]_i_1__1_n_1\,
      CO(1) => \ACC_reg[19]_i_1__1_n_2\,
      CO(0) => \ACC_reg[19]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_86,
      DI(2) => MULTR0_n_87,
      DI(1) => MULTR0_n_88,
      DI(0) => MULTR0_n_89,
      O(3) => \ACC_reg[19]_i_1__1_n_4\,
      O(2) => \ACC_reg[19]_i_1__1_n_5\,
      O(1) => \ACC_reg[19]_i_1__1_n_6\,
      O(0) => \ACC_reg[19]_i_1__1_n_7\,
      S(3) => \ACC[19]_i_2__1_n_0\,
      S(2) => \ACC[19]_i_3__1_n_0\,
      S(1) => \ACC[19]_i_4__1_n_0\,
      S(0) => \ACC[19]_i_5__1_n_0\
    );
\ACC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__1_n_6\,
      Q => \^acc_reg[32]_0\(1),
      R => RST_IBUF
    );
\ACC_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__1_n_7\,
      Q => \^acc_reg[32]_0\(20),
      R => RST_IBUF
    );
\ACC_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__1_n_6\,
      Q => \^acc_reg[32]_0\(21),
      R => RST_IBUF
    );
\ACC_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__1_n_5\,
      Q => \^acc_reg[32]_0\(22),
      R => RST_IBUF
    );
\ACC_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__1_n_4\,
      Q => \^acc_reg[32]_0\(23),
      R => RST_IBUF
    );
\ACC_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[19]_i_1__1_n_0\,
      CO(3) => \ACC_reg[23]_i_1__1_n_0\,
      CO(2) => \ACC_reg[23]_i_1__1_n_1\,
      CO(1) => \ACC_reg[23]_i_1__1_n_2\,
      CO(0) => \ACC_reg[23]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_82,
      DI(2) => MULTR0_n_83,
      DI(1) => MULTR0_n_84,
      DI(0) => MULTR0_n_85,
      O(3) => \ACC_reg[23]_i_1__1_n_4\,
      O(2) => \ACC_reg[23]_i_1__1_n_5\,
      O(1) => \ACC_reg[23]_i_1__1_n_6\,
      O(0) => \ACC_reg[23]_i_1__1_n_7\,
      S(3) => \ACC[23]_i_2__1_n_0\,
      S(2) => \ACC[23]_i_3__1_n_0\,
      S(1) => \ACC[23]_i_4__1_n_0\,
      S(0) => \ACC[23]_i_5__1_n_0\
    );
\ACC_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__1_n_7\,
      Q => \^acc_reg[32]_0\(24),
      R => RST_IBUF
    );
\ACC_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__1_n_6\,
      Q => \^acc_reg[32]_0\(25),
      R => RST_IBUF
    );
\ACC_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__1_n_5\,
      Q => \^acc_reg[32]_0\(26),
      R => RST_IBUF
    );
\ACC_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__1_n_4\,
      Q => \^acc_reg[32]_0\(27),
      R => RST_IBUF
    );
\ACC_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[23]_i_1__1_n_0\,
      CO(3) => \ACC_reg[27]_i_1__1_n_0\,
      CO(2) => \ACC_reg[27]_i_1__1_n_1\,
      CO(1) => \ACC_reg[27]_i_1__1_n_2\,
      CO(0) => \ACC_reg[27]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_78,
      DI(2) => MULTR0_n_79,
      DI(1) => MULTR0_n_80,
      DI(0) => MULTR0_n_81,
      O(3) => \ACC_reg[27]_i_1__1_n_4\,
      O(2) => \ACC_reg[27]_i_1__1_n_5\,
      O(1) => \ACC_reg[27]_i_1__1_n_6\,
      O(0) => \ACC_reg[27]_i_1__1_n_7\,
      S(3) => \ACC[27]_i_2__1_n_0\,
      S(2) => \ACC[27]_i_3__1_n_0\,
      S(1) => \ACC[27]_i_4__1_n_0\,
      S(0) => \ACC[27]_i_5__1_n_0\
    );
\ACC_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__1_n_7\,
      Q => \^acc_reg[32]_0\(28),
      R => RST_IBUF
    );
\ACC_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__1_n_6\,
      Q => \^acc_reg[32]_0\(29),
      R => RST_IBUF
    );
\ACC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__1_n_5\,
      Q => \^acc_reg[32]_0\(2),
      R => RST_IBUF
    );
\ACC_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__1_n_5\,
      Q => \^acc_reg[32]_0\(30),
      R => RST_IBUF
    );
\ACC_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__1_n_4\,
      Q => \^acc_reg[32]_0\(31),
      R => RST_IBUF
    );
\ACC_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[27]_i_1__1_n_0\,
      CO(3) => \ACC_reg[31]_i_1__1_n_0\,
      CO(2) => \ACC_reg[31]_i_1__1_n_1\,
      CO(1) => \ACC_reg[31]_i_1__1_n_2\,
      CO(0) => \ACC_reg[31]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_74,
      DI(2) => MULTR0_n_75,
      DI(1) => MULTR0_n_76,
      DI(0) => MULTR0_n_77,
      O(3) => \ACC_reg[31]_i_1__1_n_4\,
      O(2) => \ACC_reg[31]_i_1__1_n_5\,
      O(1) => \ACC_reg[31]_i_1__1_n_6\,
      O(0) => \ACC_reg[31]_i_1__1_n_7\,
      S(3) => \ACC[31]_i_2__1_n_0\,
      S(2) => \ACC[31]_i_3__1_n_0\,
      S(1) => \ACC[31]_i_4__1_n_0\,
      S(0) => \ACC[31]_i_5__1_n_0\
    );
\ACC_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[32]_i_1__1_n_7\,
      Q => \^acc_reg[32]_0\(32),
      R => RST_IBUF
    );
\ACC_reg[32]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[31]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_ACC_reg[32]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ACC_reg[32]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \ACC_reg[32]_i_1__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \ACC[32]_i_2__1_n_0\
    );
\ACC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__1_n_4\,
      Q => \^acc_reg[32]_0\(3),
      R => RST_IBUF
    );
\ACC_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ACC_reg[3]_i_1__1_n_0\,
      CO(2) => \ACC_reg[3]_i_1__1_n_1\,
      CO(1) => \ACC_reg[3]_i_1__1_n_2\,
      CO(0) => \ACC_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_102,
      DI(2) => MULTR0_n_103,
      DI(1) => MULTR0_n_104,
      DI(0) => MULTR0_n_105,
      O(3) => \ACC_reg[3]_i_1__1_n_4\,
      O(2) => \ACC_reg[3]_i_1__1_n_5\,
      O(1) => \ACC_reg[3]_i_1__1_n_6\,
      O(0) => \ACC_reg[3]_i_1__1_n_7\,
      S(3) => \ACC[3]_i_2__1_n_0\,
      S(2) => \ACC[3]_i_3__1_n_0\,
      S(1) => \ACC[3]_i_4__1_n_0\,
      S(0) => \ACC[3]_i_5__1_n_0\
    );
\ACC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__1_n_7\,
      Q => \^acc_reg[32]_0\(4),
      R => RST_IBUF
    );
\ACC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__1_n_6\,
      Q => \^acc_reg[32]_0\(5),
      R => RST_IBUF
    );
\ACC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__1_n_5\,
      Q => \^acc_reg[32]_0\(6),
      R => RST_IBUF
    );
\ACC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__1_n_4\,
      Q => \^acc_reg[32]_0\(7),
      R => RST_IBUF
    );
\ACC_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[3]_i_1__1_n_0\,
      CO(3) => \ACC_reg[7]_i_1__1_n_0\,
      CO(2) => \ACC_reg[7]_i_1__1_n_1\,
      CO(1) => \ACC_reg[7]_i_1__1_n_2\,
      CO(0) => \ACC_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_98,
      DI(2) => MULTR0_n_99,
      DI(1) => MULTR0_n_100,
      DI(0) => MULTR0_n_101,
      O(3) => \ACC_reg[7]_i_1__1_n_4\,
      O(2) => \ACC_reg[7]_i_1__1_n_5\,
      O(1) => \ACC_reg[7]_i_1__1_n_6\,
      O(0) => \ACC_reg[7]_i_1__1_n_7\,
      S(3) => \ACC[7]_i_2__1_n_0\,
      S(2) => \ACC[7]_i_3__1_n_0\,
      S(1) => \ACC[7]_i_4__1_n_0\,
      S(0) => \ACC[7]_i_5__1_n_0\
    );
\ACC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__1_n_7\,
      Q => \^acc_reg[32]_0\(8),
      R => RST_IBUF
    );
\ACC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__1_n_6\,
      Q => \^acc_reg[32]_0\(9),
      R => RST_IBUF
    );
MULTR0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \MULTR0_i_17__0_n_0\,
      A(28) => \MULTR0_i_17__0_n_0\,
      A(27) => \MULTR0_i_17__0_n_0\,
      A(26) => \MULTR0_i_17__0_n_0\,
      A(25) => \MULTR0_i_17__0_n_0\,
      A(24) => \MULTR0_i_17__0_n_0\,
      A(23) => \MULTR0_i_17__0_n_0\,
      A(22) => \MULTR0_i_17__0_n_0\,
      A(21) => \MULTR0_i_17__0_n_0\,
      A(20) => \MULTR0_i_17__0_n_0\,
      A(19) => \MULTR0_i_17__0_n_0\,
      A(18) => \MULTR0_i_17__0_n_0\,
      A(17) => \MULTR0_i_17__0_n_0\,
      A(16) => \MULTR0_i_17__0_n_0\,
      A(15) => \MULTR0_i_17__0_n_0\,
      A(14) => \MULTR0_i_18__0_n_0\,
      A(13) => \MULTR0_i_19__0_n_0\,
      A(12) => \MULTR0_i_20__0_n_0\,
      A(11) => \MULTR0_i_21__0_n_0\,
      A(10) => \MULTR0_i_22__0_n_0\,
      A(9) => \MULTR0_i_23__0_n_0\,
      A(8) => \MULTR0_i_24__0_n_0\,
      A(7) => \MULTR0_i_25__0_n_0\,
      A(6) => \MULTR0_i_26__0_n_0\,
      A(5) => \MULTR0_i_27__0_n_0\,
      A(4) => \MULTR0_i_28__0_n_0\,
      A(3) => \MULTR0_i_29__0_n_0\,
      A(2) => \MULTR0_i_30__0_n_0\,
      A(1) => \MULTR0_i_31__0_n_0\,
      A(0) => \MULTR0_i_32__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_MULTR0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \MULTR0_i_1__1_n_0\,
      B(16) => \MULTR0_i_1__1_n_0\,
      B(15) => \MULTR0_i_1__1_n_0\,
      B(14) => \MULTR0_i_2__1_n_0\,
      B(13) => \MULTR0_i_3__1_n_0\,
      B(12) => \MULTR0_i_4__1_n_0\,
      B(11) => \MULTR0_i_5__1_n_0\,
      B(10) => \MULTR0_i_6__1_n_0\,
      B(9) => \MULTR0_i_7__1_n_0\,
      B(8) => \MULTR0_i_8__1_n_0\,
      B(7) => \MULTR0_i_9__1_n_0\,
      B(6) => \MULTR0_i_10__1_n_0\,
      B(5) => \MULTR0_i_11__1_n_0\,
      B(4) => \MULTR0_i_12__1_n_0\,
      B(3) => \MULTR0_i_13__1_n_0\,
      B(2) => \MULTR0_i_14__1_n_0\,
      B(1) => \MULTR0_i_15__1_n_0\,
      B(0) => \MULTR0_i_16__1_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_MULTR0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_MULTR0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_MULTR0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_MULTR0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_MULTR0_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_MULTR0_P_UNCONNECTED(47 downto 32),
      P(31) => MULTR0_n_74,
      P(30) => MULTR0_n_75,
      P(29) => MULTR0_n_76,
      P(28) => MULTR0_n_77,
      P(27) => MULTR0_n_78,
      P(26) => MULTR0_n_79,
      P(25) => MULTR0_n_80,
      P(24) => MULTR0_n_81,
      P(23) => MULTR0_n_82,
      P(22) => MULTR0_n_83,
      P(21) => MULTR0_n_84,
      P(20) => MULTR0_n_85,
      P(19) => MULTR0_n_86,
      P(18) => MULTR0_n_87,
      P(17) => MULTR0_n_88,
      P(16) => MULTR0_n_89,
      P(15) => MULTR0_n_90,
      P(14) => MULTR0_n_91,
      P(13) => MULTR0_n_92,
      P(12) => MULTR0_n_93,
      P(11) => MULTR0_n_94,
      P(10) => MULTR0_n_95,
      P(9) => MULTR0_n_96,
      P(8) => MULTR0_n_97,
      P(7) => MULTR0_n_98,
      P(6) => MULTR0_n_99,
      P(5) => MULTR0_n_100,
      P(4) => MULTR0_n_101,
      P(3) => MULTR0_n_102,
      P(2) => MULTR0_n_103,
      P(1) => MULTR0_n_104,
      P(0) => MULTR0_n_105,
      PATTERNBDETECT => NLW_MULTR0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_MULTR0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_MULTR0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_MULTR0_UNDERFLOW_UNCONNECTED
    );
\MULTR0_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(6),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_8\,
      I3 => \out\(0),
      O => \MULTR0_i_10__1_n_0\
    );
\MULTR0_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(5),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_9\,
      I3 => \out\(0),
      O => \MULTR0_i_11__1_n_0\
    );
\MULTR0_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(4),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_10\,
      I3 => \out\(0),
      O => \MULTR0_i_12__1_n_0\
    );
\MULTR0_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(3),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_11\,
      I3 => \out\(0),
      O => \MULTR0_i_13__1_n_0\
    );
\MULTR0_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(2),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_12\,
      I3 => \out\(0),
      O => \MULTR0_i_14__1_n_0\
    );
\MULTR0_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(1),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_13\,
      I3 => \out\(0),
      O => \MULTR0_i_15__1_n_0\
    );
\MULTR0_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(0),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_14\,
      I3 => \out\(0),
      O => \MULTR0_i_16__1_n_0\
    );
\MULTR0_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(15),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0\,
      I3 => \out\(0),
      O => \MULTR0_i_17__0_n_0\
    );
\MULTR0_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(14),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_0\,
      I3 => \out\(0),
      O => \MULTR0_i_18__0_n_0\
    );
\MULTR0_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(13),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_1\,
      I3 => \out\(0),
      O => \MULTR0_i_19__0_n_0\
    );
\MULTR0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(15),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep\,
      I3 => \out\(0),
      O => \MULTR0_i_1__1_n_0\
    );
\MULTR0_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(12),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_2\,
      I3 => \out\(0),
      O => \MULTR0_i_20__0_n_0\
    );
\MULTR0_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(11),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_3\,
      I3 => \out\(0),
      O => \MULTR0_i_21__0_n_0\
    );
\MULTR0_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(10),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_4\,
      I3 => \out\(0),
      O => \MULTR0_i_22__0_n_0\
    );
\MULTR0_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(9),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_5\,
      I3 => \out\(0),
      O => \MULTR0_i_23__0_n_0\
    );
\MULTR0_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(8),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_6\,
      I3 => \out\(0),
      O => \MULTR0_i_24__0_n_0\
    );
\MULTR0_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(7),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_7\,
      I3 => \out\(0),
      O => \MULTR0_i_25__0_n_0\
    );
\MULTR0_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(6),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_8\,
      I3 => \out\(0),
      O => \MULTR0_i_26__0_n_0\
    );
\MULTR0_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(5),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_9\,
      I3 => \out\(0),
      O => \MULTR0_i_27__0_n_0\
    );
\MULTR0_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(4),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_10\,
      I3 => \out\(0),
      O => \MULTR0_i_28__0_n_0\
    );
\MULTR0_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(3),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_11\,
      I3 => \out\(0),
      O => \MULTR0_i_29__0_n_0\
    );
\MULTR0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(14),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_0\,
      I3 => \out\(0),
      O => \MULTR0_i_2__1_n_0\
    );
\MULTR0_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(2),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_12\,
      I3 => \out\(0),
      O => \MULTR0_i_30__0_n_0\
    );
\MULTR0_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(1),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_13\,
      I3 => \out\(0),
      O => \MULTR0_i_31__0_n_0\
    );
\MULTR0_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(0),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_14\,
      I3 => \out\(0),
      O => \MULTR0_i_32__0_n_0\
    );
\MULTR0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(13),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_1\,
      I3 => \out\(0),
      O => \MULTR0_i_3__1_n_0\
    );
\MULTR0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(12),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_2\,
      I3 => \out\(0),
      O => \MULTR0_i_4__1_n_0\
    );
\MULTR0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(11),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_3\,
      I3 => \out\(0),
      O => \MULTR0_i_5__1_n_0\
    );
\MULTR0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(10),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_4\,
      I3 => \out\(0),
      O => \MULTR0_i_6__1_n_0\
    );
\MULTR0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(9),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_5\,
      I3 => \out\(0),
      O => \MULTR0_i_7__1_n_0\
    );
\MULTR0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(8),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_6\,
      I3 => \out\(0),
      O => \MULTR0_i_8__1_n_0\
    );
\MULTR0_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg_0(7),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_7\,
      I3 => \out\(0),
      O => \MULTR0_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_with_adder_25 is
  port (
    \mul_count_reg[3]_rep__0\ : out STD_LOGIC;
    \ACC_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    ACC_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]\ : in STD_LOGIC;
    \write_count_reg[0]_0\ : in STD_LOGIC;
    \write_count_reg[0]_1\ : in STD_LOGIC;
    \write_count_reg[0]_2\ : in STD_LOGIC;
    \write_count_reg[0]_3\ : in STD_LOGIC;
    \write_count_reg[0]_4\ : in STD_LOGIC;
    \write_count_reg[0]_5\ : in STD_LOGIC;
    \write_count_reg[0]_6\ : in STD_LOGIC;
    \write_count_reg[0]_7\ : in STD_LOGIC;
    \write_count_reg[0]_8\ : in STD_LOGIC;
    \write_count_reg[0]_9\ : in STD_LOGIC;
    \write_count_reg[0]_10\ : in STD_LOGIC;
    \write_count_reg[0]_11\ : in STD_LOGIC;
    \write_count_reg[0]_12\ : in STD_LOGIC;
    \write_count_reg[0]_13\ : in STD_LOGIC;
    \write_count_reg[0]_14\ : in STD_LOGIC;
    state_OBUF : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_with_adder_25 : entity is "multiplier_with_adder";
end multiplier_with_adder_25;

architecture STRUCTURE of multiplier_with_adder_25 is
  signal \ACC[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \ACC[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \ACC[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_3__2_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_4__2_n_0\ : STD_LOGIC;
  signal \ACC[19]_i_5__2_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \ACC[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_3__2_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_4__2_n_0\ : STD_LOGIC;
  signal \ACC[27]_i_5__2_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \ACC[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \ACC[32]_i_2__2_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \ACC[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \ACC[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__2_n_4\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__2_n_5\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__2_n_6\ : STD_LOGIC;
  signal \ACC_reg[11]_i_1__2_n_7\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__2_n_4\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__2_n_5\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__2_n_6\ : STD_LOGIC;
  signal \ACC_reg[15]_i_1__2_n_7\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__2_n_4\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__2_n_5\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__2_n_6\ : STD_LOGIC;
  signal \ACC_reg[19]_i_1__2_n_7\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__2_n_4\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__2_n_5\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__2_n_6\ : STD_LOGIC;
  signal \ACC_reg[23]_i_1__2_n_7\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__2_n_1\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__2_n_2\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__2_n_3\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__2_n_4\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__2_n_5\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__2_n_6\ : STD_LOGIC;
  signal \ACC_reg[27]_i_1__2_n_7\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__2_n_1\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__2_n_2\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__2_n_4\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__2_n_5\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__2_n_6\ : STD_LOGIC;
  signal \ACC_reg[31]_i_1__2_n_7\ : STD_LOGIC;
  signal \^acc_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \ACC_reg[32]_i_1__2_n_7\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \ACC_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \ACC_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \MULTR0_i_10__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_11__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_12__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_13__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_14__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_15__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_16__2_n_0\ : STD_LOGIC;
  signal MULTR0_i_17_n_0 : STD_LOGIC;
  signal MULTR0_i_18_n_0 : STD_LOGIC;
  signal MULTR0_i_19_n_0 : STD_LOGIC;
  signal \MULTR0_i_1__2_n_0\ : STD_LOGIC;
  signal MULTR0_i_20_n_0 : STD_LOGIC;
  signal MULTR0_i_21_n_0 : STD_LOGIC;
  signal MULTR0_i_22_n_0 : STD_LOGIC;
  signal MULTR0_i_23_n_0 : STD_LOGIC;
  signal MULTR0_i_24_n_0 : STD_LOGIC;
  signal MULTR0_i_25_n_0 : STD_LOGIC;
  signal MULTR0_i_26_n_0 : STD_LOGIC;
  signal MULTR0_i_27_n_0 : STD_LOGIC;
  signal MULTR0_i_28_n_0 : STD_LOGIC;
  signal MULTR0_i_29_n_0 : STD_LOGIC;
  signal \MULTR0_i_2__2_n_0\ : STD_LOGIC;
  signal MULTR0_i_30_n_0 : STD_LOGIC;
  signal MULTR0_i_31_n_0 : STD_LOGIC;
  signal MULTR0_i_32_n_0 : STD_LOGIC;
  signal \MULTR0_i_3__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_4__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_5__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_6__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_7__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_8__2_n_0\ : STD_LOGIC;
  signal \MULTR0_i_9__2_n_0\ : STD_LOGIC;
  signal MULTR0_n_100 : STD_LOGIC;
  signal MULTR0_n_101 : STD_LOGIC;
  signal MULTR0_n_102 : STD_LOGIC;
  signal MULTR0_n_103 : STD_LOGIC;
  signal MULTR0_n_104 : STD_LOGIC;
  signal MULTR0_n_105 : STD_LOGIC;
  signal MULTR0_n_74 : STD_LOGIC;
  signal MULTR0_n_75 : STD_LOGIC;
  signal MULTR0_n_76 : STD_LOGIC;
  signal MULTR0_n_77 : STD_LOGIC;
  signal MULTR0_n_78 : STD_LOGIC;
  signal MULTR0_n_79 : STD_LOGIC;
  signal MULTR0_n_80 : STD_LOGIC;
  signal MULTR0_n_81 : STD_LOGIC;
  signal MULTR0_n_82 : STD_LOGIC;
  signal MULTR0_n_83 : STD_LOGIC;
  signal MULTR0_n_84 : STD_LOGIC;
  signal MULTR0_n_85 : STD_LOGIC;
  signal MULTR0_n_86 : STD_LOGIC;
  signal MULTR0_n_87 : STD_LOGIC;
  signal MULTR0_n_88 : STD_LOGIC;
  signal MULTR0_n_89 : STD_LOGIC;
  signal MULTR0_n_90 : STD_LOGIC;
  signal MULTR0_n_91 : STD_LOGIC;
  signal MULTR0_n_92 : STD_LOGIC;
  signal MULTR0_n_93 : STD_LOGIC;
  signal MULTR0_n_94 : STD_LOGIC;
  signal MULTR0_n_95 : STD_LOGIC;
  signal MULTR0_n_96 : STD_LOGIC;
  signal MULTR0_n_97 : STD_LOGIC;
  signal MULTR0_n_98 : STD_LOGIC;
  signal MULTR0_n_99 : STD_LOGIC;
  signal \NLW_ACC_reg[32]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ACC_reg[32]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_MULTR0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_MULTR0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_MULTR0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_MULTR0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_MULTR0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_MULTR0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ACC_reg[32]_0\(32 downto 0) <= \^acc_reg[32]_0\(32 downto 0);
\ACC[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_94,
      I1 => \^acc_reg[32]_0\(11),
      O => \ACC[11]_i_2__2_n_0\
    );
\ACC[11]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_95,
      I1 => \^acc_reg[32]_0\(10),
      O => \ACC[11]_i_3__2_n_0\
    );
\ACC[11]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_96,
      I1 => \^acc_reg[32]_0\(9),
      O => \ACC[11]_i_4__2_n_0\
    );
\ACC[11]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_97,
      I1 => \^acc_reg[32]_0\(8),
      O => \ACC[11]_i_5__2_n_0\
    );
\ACC[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_90,
      I1 => \^acc_reg[32]_0\(15),
      O => \ACC[15]_i_2__2_n_0\
    );
\ACC[15]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_91,
      I1 => \^acc_reg[32]_0\(14),
      O => \ACC[15]_i_3__2_n_0\
    );
\ACC[15]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_92,
      I1 => \^acc_reg[32]_0\(13),
      O => \ACC[15]_i_4__2_n_0\
    );
\ACC[15]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_93,
      I1 => \^acc_reg[32]_0\(12),
      O => \ACC[15]_i_5__2_n_0\
    );
\ACC[19]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_86,
      I1 => \^acc_reg[32]_0\(19),
      O => \ACC[19]_i_2__2_n_0\
    );
\ACC[19]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_87,
      I1 => \^acc_reg[32]_0\(18),
      O => \ACC[19]_i_3__2_n_0\
    );
\ACC[19]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_88,
      I1 => \^acc_reg[32]_0\(17),
      O => \ACC[19]_i_4__2_n_0\
    );
\ACC[19]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_89,
      I1 => \^acc_reg[32]_0\(16),
      O => \ACC[19]_i_5__2_n_0\
    );
\ACC[23]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_82,
      I1 => \^acc_reg[32]_0\(23),
      O => \ACC[23]_i_2__2_n_0\
    );
\ACC[23]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_83,
      I1 => \^acc_reg[32]_0\(22),
      O => \ACC[23]_i_3__2_n_0\
    );
\ACC[23]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_84,
      I1 => \^acc_reg[32]_0\(21),
      O => \ACC[23]_i_4__2_n_0\
    );
\ACC[23]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_85,
      I1 => \^acc_reg[32]_0\(20),
      O => \ACC[23]_i_5__2_n_0\
    );
\ACC[27]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_78,
      I1 => \^acc_reg[32]_0\(27),
      O => \ACC[27]_i_2__2_n_0\
    );
\ACC[27]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_79,
      I1 => \^acc_reg[32]_0\(26),
      O => \ACC[27]_i_3__2_n_0\
    );
\ACC[27]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_80,
      I1 => \^acc_reg[32]_0\(25),
      O => \ACC[27]_i_4__2_n_0\
    );
\ACC[27]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_81,
      I1 => \^acc_reg[32]_0\(24),
      O => \ACC[27]_i_5__2_n_0\
    );
\ACC[31]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_74,
      I1 => \^acc_reg[32]_0\(31),
      O => \ACC[31]_i_2__2_n_0\
    );
\ACC[31]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_75,
      I1 => \^acc_reg[32]_0\(30),
      O => \ACC[31]_i_3__2_n_0\
    );
\ACC[31]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_76,
      I1 => \^acc_reg[32]_0\(29),
      O => \ACC[31]_i_4__2_n_0\
    );
\ACC[31]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_77,
      I1 => \^acc_reg[32]_0\(28),
      O => \ACC[31]_i_5__2_n_0\
    );
\ACC[32]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_74,
      I1 => \^acc_reg[32]_0\(32),
      O => \ACC[32]_i_2__2_n_0\
    );
\ACC[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_102,
      I1 => \^acc_reg[32]_0\(3),
      O => \ACC[3]_i_2__2_n_0\
    );
\ACC[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_103,
      I1 => \^acc_reg[32]_0\(2),
      O => \ACC[3]_i_3__2_n_0\
    );
\ACC[3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_104,
      I1 => \^acc_reg[32]_0\(1),
      O => \ACC[3]_i_4__2_n_0\
    );
\ACC[3]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_105,
      I1 => \^acc_reg[32]_0\(0),
      O => \ACC[3]_i_5__2_n_0\
    );
\ACC[7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_98,
      I1 => \^acc_reg[32]_0\(7),
      O => \ACC[7]_i_2__2_n_0\
    );
\ACC[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_99,
      I1 => \^acc_reg[32]_0\(6),
      O => \ACC[7]_i_3__2_n_0\
    );
\ACC[7]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_100,
      I1 => \^acc_reg[32]_0\(5),
      O => \ACC[7]_i_4__2_n_0\
    );
\ACC[7]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => MULTR0_n_101,
      I1 => \^acc_reg[32]_0\(4),
      O => \ACC[7]_i_5__2_n_0\
    );
\ACC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__2_n_7\,
      Q => \^acc_reg[32]_0\(0),
      R => RST_IBUF
    );
\ACC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__2_n_5\,
      Q => \^acc_reg[32]_0\(10),
      R => RST_IBUF
    );
\ACC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__2_n_4\,
      Q => \^acc_reg[32]_0\(11),
      R => RST_IBUF
    );
\ACC_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[7]_i_1__2_n_0\,
      CO(3) => \ACC_reg[11]_i_1__2_n_0\,
      CO(2) => \ACC_reg[11]_i_1__2_n_1\,
      CO(1) => \ACC_reg[11]_i_1__2_n_2\,
      CO(0) => \ACC_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_94,
      DI(2) => MULTR0_n_95,
      DI(1) => MULTR0_n_96,
      DI(0) => MULTR0_n_97,
      O(3) => \ACC_reg[11]_i_1__2_n_4\,
      O(2) => \ACC_reg[11]_i_1__2_n_5\,
      O(1) => \ACC_reg[11]_i_1__2_n_6\,
      O(0) => \ACC_reg[11]_i_1__2_n_7\,
      S(3) => \ACC[11]_i_2__2_n_0\,
      S(2) => \ACC[11]_i_3__2_n_0\,
      S(1) => \ACC[11]_i_4__2_n_0\,
      S(0) => \ACC[11]_i_5__2_n_0\
    );
\ACC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__2_n_7\,
      Q => \^acc_reg[32]_0\(12),
      R => RST_IBUF
    );
\ACC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__2_n_6\,
      Q => \^acc_reg[32]_0\(13),
      R => RST_IBUF
    );
\ACC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__2_n_5\,
      Q => \^acc_reg[32]_0\(14),
      R => RST_IBUF
    );
\ACC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[15]_i_1__2_n_4\,
      Q => \^acc_reg[32]_0\(15),
      R => RST_IBUF
    );
\ACC_reg[15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[11]_i_1__2_n_0\,
      CO(3) => \ACC_reg[15]_i_1__2_n_0\,
      CO(2) => \ACC_reg[15]_i_1__2_n_1\,
      CO(1) => \ACC_reg[15]_i_1__2_n_2\,
      CO(0) => \ACC_reg[15]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_90,
      DI(2) => MULTR0_n_91,
      DI(1) => MULTR0_n_92,
      DI(0) => MULTR0_n_93,
      O(3) => \ACC_reg[15]_i_1__2_n_4\,
      O(2) => \ACC_reg[15]_i_1__2_n_5\,
      O(1) => \ACC_reg[15]_i_1__2_n_6\,
      O(0) => \ACC_reg[15]_i_1__2_n_7\,
      S(3) => \ACC[15]_i_2__2_n_0\,
      S(2) => \ACC[15]_i_3__2_n_0\,
      S(1) => \ACC[15]_i_4__2_n_0\,
      S(0) => \ACC[15]_i_5__2_n_0\
    );
\ACC_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__2_n_7\,
      Q => \^acc_reg[32]_0\(16),
      R => RST_IBUF
    );
\ACC_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__2_n_6\,
      Q => \^acc_reg[32]_0\(17),
      R => RST_IBUF
    );
\ACC_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__2_n_5\,
      Q => \^acc_reg[32]_0\(18),
      R => RST_IBUF
    );
\ACC_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[19]_i_1__2_n_4\,
      Q => \^acc_reg[32]_0\(19),
      R => RST_IBUF
    );
\ACC_reg[19]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[15]_i_1__2_n_0\,
      CO(3) => \ACC_reg[19]_i_1__2_n_0\,
      CO(2) => \ACC_reg[19]_i_1__2_n_1\,
      CO(1) => \ACC_reg[19]_i_1__2_n_2\,
      CO(0) => \ACC_reg[19]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_86,
      DI(2) => MULTR0_n_87,
      DI(1) => MULTR0_n_88,
      DI(0) => MULTR0_n_89,
      O(3) => \ACC_reg[19]_i_1__2_n_4\,
      O(2) => \ACC_reg[19]_i_1__2_n_5\,
      O(1) => \ACC_reg[19]_i_1__2_n_6\,
      O(0) => \ACC_reg[19]_i_1__2_n_7\,
      S(3) => \ACC[19]_i_2__2_n_0\,
      S(2) => \ACC[19]_i_3__2_n_0\,
      S(1) => \ACC[19]_i_4__2_n_0\,
      S(0) => \ACC[19]_i_5__2_n_0\
    );
\ACC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__2_n_6\,
      Q => \^acc_reg[32]_0\(1),
      R => RST_IBUF
    );
\ACC_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__2_n_7\,
      Q => \^acc_reg[32]_0\(20),
      R => RST_IBUF
    );
\ACC_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__2_n_6\,
      Q => \^acc_reg[32]_0\(21),
      R => RST_IBUF
    );
\ACC_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__2_n_5\,
      Q => \^acc_reg[32]_0\(22),
      R => RST_IBUF
    );
\ACC_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[23]_i_1__2_n_4\,
      Q => \^acc_reg[32]_0\(23),
      R => RST_IBUF
    );
\ACC_reg[23]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[19]_i_1__2_n_0\,
      CO(3) => \ACC_reg[23]_i_1__2_n_0\,
      CO(2) => \ACC_reg[23]_i_1__2_n_1\,
      CO(1) => \ACC_reg[23]_i_1__2_n_2\,
      CO(0) => \ACC_reg[23]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_82,
      DI(2) => MULTR0_n_83,
      DI(1) => MULTR0_n_84,
      DI(0) => MULTR0_n_85,
      O(3) => \ACC_reg[23]_i_1__2_n_4\,
      O(2) => \ACC_reg[23]_i_1__2_n_5\,
      O(1) => \ACC_reg[23]_i_1__2_n_6\,
      O(0) => \ACC_reg[23]_i_1__2_n_7\,
      S(3) => \ACC[23]_i_2__2_n_0\,
      S(2) => \ACC[23]_i_3__2_n_0\,
      S(1) => \ACC[23]_i_4__2_n_0\,
      S(0) => \ACC[23]_i_5__2_n_0\
    );
\ACC_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__2_n_7\,
      Q => \^acc_reg[32]_0\(24),
      R => RST_IBUF
    );
\ACC_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__2_n_6\,
      Q => \^acc_reg[32]_0\(25),
      R => RST_IBUF
    );
\ACC_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__2_n_5\,
      Q => \^acc_reg[32]_0\(26),
      R => RST_IBUF
    );
\ACC_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[27]_i_1__2_n_4\,
      Q => \^acc_reg[32]_0\(27),
      R => RST_IBUF
    );
\ACC_reg[27]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[23]_i_1__2_n_0\,
      CO(3) => \ACC_reg[27]_i_1__2_n_0\,
      CO(2) => \ACC_reg[27]_i_1__2_n_1\,
      CO(1) => \ACC_reg[27]_i_1__2_n_2\,
      CO(0) => \ACC_reg[27]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_78,
      DI(2) => MULTR0_n_79,
      DI(1) => MULTR0_n_80,
      DI(0) => MULTR0_n_81,
      O(3) => \ACC_reg[27]_i_1__2_n_4\,
      O(2) => \ACC_reg[27]_i_1__2_n_5\,
      O(1) => \ACC_reg[27]_i_1__2_n_6\,
      O(0) => \ACC_reg[27]_i_1__2_n_7\,
      S(3) => \ACC[27]_i_2__2_n_0\,
      S(2) => \ACC[27]_i_3__2_n_0\,
      S(1) => \ACC[27]_i_4__2_n_0\,
      S(0) => \ACC[27]_i_5__2_n_0\
    );
\ACC_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__2_n_7\,
      Q => \^acc_reg[32]_0\(28),
      R => RST_IBUF
    );
\ACC_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__2_n_6\,
      Q => \^acc_reg[32]_0\(29),
      R => RST_IBUF
    );
\ACC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__2_n_5\,
      Q => \^acc_reg[32]_0\(2),
      R => RST_IBUF
    );
\ACC_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__2_n_5\,
      Q => \^acc_reg[32]_0\(30),
      R => RST_IBUF
    );
\ACC_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[31]_i_1__2_n_4\,
      Q => \^acc_reg[32]_0\(31),
      R => RST_IBUF
    );
\ACC_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[27]_i_1__2_n_0\,
      CO(3) => \ACC_reg[31]_i_1__2_n_0\,
      CO(2) => \ACC_reg[31]_i_1__2_n_1\,
      CO(1) => \ACC_reg[31]_i_1__2_n_2\,
      CO(0) => \ACC_reg[31]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_74,
      DI(2) => MULTR0_n_75,
      DI(1) => MULTR0_n_76,
      DI(0) => MULTR0_n_77,
      O(3) => \ACC_reg[31]_i_1__2_n_4\,
      O(2) => \ACC_reg[31]_i_1__2_n_5\,
      O(1) => \ACC_reg[31]_i_1__2_n_6\,
      O(0) => \ACC_reg[31]_i_1__2_n_7\,
      S(3) => \ACC[31]_i_2__2_n_0\,
      S(2) => \ACC[31]_i_3__2_n_0\,
      S(1) => \ACC[31]_i_4__2_n_0\,
      S(0) => \ACC[31]_i_5__2_n_0\
    );
\ACC_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[32]_i_1__2_n_7\,
      Q => \^acc_reg[32]_0\(32),
      R => RST_IBUF
    );
\ACC_reg[32]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[31]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_ACC_reg[32]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ACC_reg[32]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \ACC_reg[32]_i_1__2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \ACC[32]_i_2__2_n_0\
    );
\ACC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[3]_i_1__2_n_4\,
      Q => \^acc_reg[32]_0\(3),
      R => RST_IBUF
    );
\ACC_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ACC_reg[3]_i_1__2_n_0\,
      CO(2) => \ACC_reg[3]_i_1__2_n_1\,
      CO(1) => \ACC_reg[3]_i_1__2_n_2\,
      CO(0) => \ACC_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_102,
      DI(2) => MULTR0_n_103,
      DI(1) => MULTR0_n_104,
      DI(0) => MULTR0_n_105,
      O(3) => \ACC_reg[3]_i_1__2_n_4\,
      O(2) => \ACC_reg[3]_i_1__2_n_5\,
      O(1) => \ACC_reg[3]_i_1__2_n_6\,
      O(0) => \ACC_reg[3]_i_1__2_n_7\,
      S(3) => \ACC[3]_i_2__2_n_0\,
      S(2) => \ACC[3]_i_3__2_n_0\,
      S(1) => \ACC[3]_i_4__2_n_0\,
      S(0) => \ACC[3]_i_5__2_n_0\
    );
\ACC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__2_n_7\,
      Q => \^acc_reg[32]_0\(4),
      R => RST_IBUF
    );
\ACC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__2_n_6\,
      Q => \^acc_reg[32]_0\(5),
      R => RST_IBUF
    );
\ACC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__2_n_5\,
      Q => \^acc_reg[32]_0\(6),
      R => RST_IBUF
    );
\ACC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[7]_i_1__2_n_4\,
      Q => \^acc_reg[32]_0\(7),
      R => RST_IBUF
    );
\ACC_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACC_reg[3]_i_1__2_n_0\,
      CO(3) => \ACC_reg[7]_i_1__2_n_0\,
      CO(2) => \ACC_reg[7]_i_1__2_n_1\,
      CO(1) => \ACC_reg[7]_i_1__2_n_2\,
      CO(0) => \ACC_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => MULTR0_n_98,
      DI(2) => MULTR0_n_99,
      DI(1) => MULTR0_n_100,
      DI(0) => MULTR0_n_101,
      O(3) => \ACC_reg[7]_i_1__2_n_4\,
      O(2) => \ACC_reg[7]_i_1__2_n_5\,
      O(1) => \ACC_reg[7]_i_1__2_n_6\,
      O(0) => \ACC_reg[7]_i_1__2_n_7\,
      S(3) => \ACC[7]_i_2__2_n_0\,
      S(2) => \ACC[7]_i_3__2_n_0\,
      S(1) => \ACC[7]_i_4__2_n_0\,
      S(0) => \ACC[7]_i_5__2_n_0\
    );
\ACC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__2_n_7\,
      Q => \^acc_reg[32]_0\(8),
      R => RST_IBUF
    );
\ACC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => CE_common_reg,
      D => \ACC_reg[11]_i_1__2_n_6\,
      Q => \^acc_reg[32]_0\(9),
      R => RST_IBUF
    );
MULTR0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => MULTR0_i_17_n_0,
      A(28) => MULTR0_i_17_n_0,
      A(27) => MULTR0_i_17_n_0,
      A(26) => MULTR0_i_17_n_0,
      A(25) => MULTR0_i_17_n_0,
      A(24) => MULTR0_i_17_n_0,
      A(23) => MULTR0_i_17_n_0,
      A(22) => MULTR0_i_17_n_0,
      A(21) => MULTR0_i_17_n_0,
      A(20) => MULTR0_i_17_n_0,
      A(19) => MULTR0_i_17_n_0,
      A(18) => MULTR0_i_17_n_0,
      A(17) => MULTR0_i_17_n_0,
      A(16) => MULTR0_i_17_n_0,
      A(15) => MULTR0_i_17_n_0,
      A(14) => MULTR0_i_18_n_0,
      A(13) => MULTR0_i_19_n_0,
      A(12) => MULTR0_i_20_n_0,
      A(11) => MULTR0_i_21_n_0,
      A(10) => MULTR0_i_22_n_0,
      A(9) => MULTR0_i_23_n_0,
      A(8) => MULTR0_i_24_n_0,
      A(7) => MULTR0_i_25_n_0,
      A(6) => MULTR0_i_26_n_0,
      A(5) => MULTR0_i_27_n_0,
      A(4) => MULTR0_i_28_n_0,
      A(3) => MULTR0_i_29_n_0,
      A(2) => MULTR0_i_30_n_0,
      A(1) => MULTR0_i_31_n_0,
      A(0) => MULTR0_i_32_n_0,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_MULTR0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \MULTR0_i_1__2_n_0\,
      B(16) => \MULTR0_i_1__2_n_0\,
      B(15) => \MULTR0_i_1__2_n_0\,
      B(14) => \MULTR0_i_2__2_n_0\,
      B(13) => \MULTR0_i_3__2_n_0\,
      B(12) => \MULTR0_i_4__2_n_0\,
      B(11) => \MULTR0_i_5__2_n_0\,
      B(10) => \MULTR0_i_6__2_n_0\,
      B(9) => \MULTR0_i_7__2_n_0\,
      B(8) => \MULTR0_i_8__2_n_0\,
      B(7) => \MULTR0_i_9__2_n_0\,
      B(6) => \MULTR0_i_10__2_n_0\,
      B(5) => \MULTR0_i_11__2_n_0\,
      B(4) => \MULTR0_i_12__2_n_0\,
      B(3) => \MULTR0_i_13__2_n_0\,
      B(2) => \MULTR0_i_14__2_n_0\,
      B(1) => \MULTR0_i_15__2_n_0\,
      B(0) => \MULTR0_i_16__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_MULTR0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_MULTR0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_MULTR0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_MULTR0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_MULTR0_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_MULTR0_P_UNCONNECTED(47 downto 32),
      P(31) => MULTR0_n_74,
      P(30) => MULTR0_n_75,
      P(29) => MULTR0_n_76,
      P(28) => MULTR0_n_77,
      P(27) => MULTR0_n_78,
      P(26) => MULTR0_n_79,
      P(25) => MULTR0_n_80,
      P(24) => MULTR0_n_81,
      P(23) => MULTR0_n_82,
      P(22) => MULTR0_n_83,
      P(21) => MULTR0_n_84,
      P(20) => MULTR0_n_85,
      P(19) => MULTR0_n_86,
      P(18) => MULTR0_n_87,
      P(17) => MULTR0_n_88,
      P(16) => MULTR0_n_89,
      P(15) => MULTR0_n_90,
      P(14) => MULTR0_n_91,
      P(13) => MULTR0_n_92,
      P(12) => MULTR0_n_93,
      P(11) => MULTR0_n_94,
      P(10) => MULTR0_n_95,
      P(9) => MULTR0_n_96,
      P(8) => MULTR0_n_97,
      P(7) => MULTR0_n_98,
      P(6) => MULTR0_n_99,
      P(5) => MULTR0_n_100,
      P(4) => MULTR0_n_101,
      P(3) => MULTR0_n_102,
      P(2) => MULTR0_n_103,
      P(1) => MULTR0_n_104,
      P(0) => MULTR0_n_105,
      PATTERNBDETECT => NLW_MULTR0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_MULTR0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_MULTR0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_MULTR0_UNDERFLOW_UNCONNECTED
    );
\MULTR0_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(6),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_8\,
      I3 => \out\(0),
      O => \MULTR0_i_10__2_n_0\
    );
\MULTR0_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(5),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_9\,
      I3 => \out\(0),
      O => \MULTR0_i_11__2_n_0\
    );
\MULTR0_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(4),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_10\,
      I3 => \out\(0),
      O => \MULTR0_i_12__2_n_0\
    );
\MULTR0_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(3),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_11\,
      I3 => \out\(0),
      O => \MULTR0_i_13__2_n_0\
    );
\MULTR0_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(2),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_12\,
      I3 => \out\(0),
      O => \MULTR0_i_14__2_n_0\
    );
\MULTR0_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(1),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_13\,
      I3 => \out\(0),
      O => \MULTR0_i_15__2_n_0\
    );
\MULTR0_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(0),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_14\,
      I3 => \out\(0),
      O => \MULTR0_i_16__2_n_0\
    );
MULTR0_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(15),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0\,
      I3 => \out\(0),
      O => MULTR0_i_17_n_0
    );
MULTR0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(14),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_0\,
      I3 => \out\(0),
      O => MULTR0_i_18_n_0
    );
MULTR0_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(13),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_1\,
      I3 => \out\(0),
      O => MULTR0_i_19_n_0
    );
\MULTR0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(15),
      I1 => \out\(1),
      I2 => \write_count_reg[0]\,
      I3 => \out\(0),
      O => \MULTR0_i_1__2_n_0\
    );
MULTR0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(12),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_2\,
      I3 => \out\(0),
      O => MULTR0_i_20_n_0
    );
MULTR0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(11),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_3\,
      I3 => \out\(0),
      O => MULTR0_i_21_n_0
    );
MULTR0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(10),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_4\,
      I3 => \out\(0),
      O => MULTR0_i_22_n_0
    );
MULTR0_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(9),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_5\,
      I3 => \out\(0),
      O => MULTR0_i_23_n_0
    );
MULTR0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(8),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_6\,
      I3 => \out\(0),
      O => MULTR0_i_24_n_0
    );
MULTR0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(7),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_7\,
      I3 => \out\(0),
      O => MULTR0_i_25_n_0
    );
MULTR0_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(6),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_8\,
      I3 => \out\(0),
      O => MULTR0_i_26_n_0
    );
MULTR0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(5),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_9\,
      I3 => \out\(0),
      O => MULTR0_i_27_n_0
    );
MULTR0_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(4),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_10\,
      I3 => \out\(0),
      O => MULTR0_i_28_n_0
    );
MULTR0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(3),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_11\,
      I3 => \out\(0),
      O => MULTR0_i_29_n_0
    );
\MULTR0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(14),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_0\,
      I3 => \out\(0),
      O => \MULTR0_i_2__2_n_0\
    );
MULTR0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(2),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_12\,
      I3 => \out\(0),
      O => MULTR0_i_30_n_0
    );
MULTR0_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(1),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_13\,
      I3 => \out\(0),
      O => MULTR0_i_31_n_0
    );
MULTR0_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => P(0),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_14\,
      I3 => \out\(0),
      O => MULTR0_i_32_n_0
    );
\MULTR0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(13),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_1\,
      I3 => \out\(0),
      O => \MULTR0_i_3__2_n_0\
    );
\MULTR0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(12),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_2\,
      I3 => \out\(0),
      O => \MULTR0_i_4__2_n_0\
    );
\MULTR0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(11),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_3\,
      I3 => \out\(0),
      O => \MULTR0_i_5__2_n_0\
    );
\MULTR0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(10),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_4\,
      I3 => \out\(0),
      O => \MULTR0_i_6__2_n_0\
    );
\MULTR0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(9),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_5\,
      I3 => \out\(0),
      O => \MULTR0_i_7__2_n_0\
    );
\MULTR0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(8),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_6\,
      I3 => \out\(0),
      O => \MULTR0_i_8__2_n_0\
    );
\MULTR0_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ACC_reg(7),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_7\,
      I3 => \out\(0),
      O => \MULTR0_i_9__2_n_0\
    );
\mul_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_OBUF(1),
      I1 => state_OBUF(0),
      O => \mul_count_reg[3]_rep__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_rep\ : in STD_LOGIC;
    \write_count_reg[0]_rep_0\ : in STD_LOGIC;
    \write_count_reg[0]_rep_1\ : in STD_LOGIC;
    \write_count_reg[0]_rep_2\ : in STD_LOGIC;
    \write_count_reg[0]_rep_3\ : in STD_LOGIC;
    \write_count_reg[0]_rep_4\ : in STD_LOGIC;
    \write_count_reg[0]_rep_5\ : in STD_LOGIC;
    \write_count_reg[0]_rep_6\ : in STD_LOGIC;
    \write_count_reg[0]_rep_7\ : in STD_LOGIC;
    \write_count_reg[0]_rep_8\ : in STD_LOGIC;
    \write_count_reg[0]_rep_9\ : in STD_LOGIC;
    \write_count_reg[0]_rep_10\ : in STD_LOGIC;
    \write_count_reg[0]_rep_11\ : in STD_LOGIC;
    \write_count_reg[0]_rep_12\ : in STD_LOGIC;
    \write_count_reg[0]_rep_13\ : in STD_LOGIC;
    \write_count_reg[0]_rep_14\ : in STD_LOGIC
  );
end simple_multiplier;

architecture STRUCTURE of simple_multiplier is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(32 downto 0) <= \^p\(32 downto 0);
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CE_common_reg,
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^p\(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
\ACC_reg_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(6),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_8\,
      I3 => \out\(0),
      O => B(6)
    );
\ACC_reg_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(5),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_9\,
      I3 => \out\(0),
      O => B(5)
    );
\ACC_reg_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(4),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_10\,
      I3 => \out\(0),
      O => B(4)
    );
\ACC_reg_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(3),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_11\,
      I3 => \out\(0),
      O => B(3)
    );
\ACC_reg_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(2),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_12\,
      I3 => \out\(0),
      O => B(2)
    );
\ACC_reg_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(1),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_13\,
      I3 => \out\(0),
      O => B(1)
    );
\ACC_reg_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(0),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_14\,
      I3 => \out\(0),
      O => B(0)
    );
\ACC_reg_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(15),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0\,
      I3 => \out\(0),
      O => A(15)
    );
\ACC_reg_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(14),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_0\,
      I3 => \out\(0),
      O => A(14)
    );
\ACC_reg_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(13),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_1\,
      I3 => \out\(0),
      O => A(13)
    );
\ACC_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(15),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep\,
      I3 => \out\(0),
      O => B(15)
    );
\ACC_reg_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(12),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_2\,
      I3 => \out\(0),
      O => A(12)
    );
\ACC_reg_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(11),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_3\,
      I3 => \out\(0),
      O => A(11)
    );
\ACC_reg_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(10),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_4\,
      I3 => \out\(0),
      O => A(10)
    );
\ACC_reg_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(9),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_5\,
      I3 => \out\(0),
      O => A(9)
    );
\ACC_reg_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(8),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_6\,
      I3 => \out\(0),
      O => A(8)
    );
\ACC_reg_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(7),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_7\,
      I3 => \out\(0),
      O => A(7)
    );
\ACC_reg_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(6),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_8\,
      I3 => \out\(0),
      O => A(6)
    );
\ACC_reg_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(5),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_9\,
      I3 => \out\(0),
      O => A(5)
    );
\ACC_reg_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(4),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_10\,
      I3 => \out\(0),
      O => A(4)
    );
\ACC_reg_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(3),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_11\,
      I3 => \out\(0),
      O => A(3)
    );
\ACC_reg_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(14),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_0\,
      I3 => \out\(0),
      O => B(14)
    );
\ACC_reg_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(2),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_12\,
      I3 => \out\(0),
      O => A(2)
    );
\ACC_reg_i_31__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(1),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_13\,
      I3 => \out\(0),
      O => A(1)
    );
\ACC_reg_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(0),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_14\,
      I3 => \out\(0),
      O => A(0)
    );
\ACC_reg_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(13),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_1\,
      I3 => \out\(0),
      O => B(13)
    );
\ACC_reg_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(12),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_2\,
      I3 => \out\(0),
      O => B(12)
    );
\ACC_reg_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(11),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_3\,
      I3 => \out\(0),
      O => B(11)
    );
\ACC_reg_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(10),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_4\,
      I3 => \out\(0),
      O => B(10)
    );
\ACC_reg_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(9),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_5\,
      I3 => \out\(0),
      O => B(9)
    );
\ACC_reg_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(8),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_6\,
      I3 => \out\(0),
      O => B(8)
    );
\ACC_reg_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(7),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_7\,
      I3 => \out\(0),
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier_16 is
  port (
    \S2[1][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    \ACC_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]\ : in STD_LOGIC;
    \write_count_reg[0]_0\ : in STD_LOGIC;
    \write_count_reg[0]_1\ : in STD_LOGIC;
    \write_count_reg[0]_2\ : in STD_LOGIC;
    \write_count_reg[0]_3\ : in STD_LOGIC;
    \write_count_reg[0]_4\ : in STD_LOGIC;
    \write_count_reg[0]_5\ : in STD_LOGIC;
    \write_count_reg[0]_6\ : in STD_LOGIC;
    \write_count_reg[0]_7\ : in STD_LOGIC;
    \write_count_reg[0]_8\ : in STD_LOGIC;
    \write_count_reg[0]_9\ : in STD_LOGIC;
    \write_count_reg[0]_10\ : in STD_LOGIC;
    \write_count_reg[0]_11\ : in STD_LOGIC;
    \write_count_reg[0]_12\ : in STD_LOGIC;
    \write_count_reg[0]_13\ : in STD_LOGIC;
    \write_count_reg[0]_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of simple_multiplier_16 : entity is "simple_multiplier";
end simple_multiplier_16;

architecture STRUCTURE of simple_multiplier_16 is
  signal \ACC_reg_i_10__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_11__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_12__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_13__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_14__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_15__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_16__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_17__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_18__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_19__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_1__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_20__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_21__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_22__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_23__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_24__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_25__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_26__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_27__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_28__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_29__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_2__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_30__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_31__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_32__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_3__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_4__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_5__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_6__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_7__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_8__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_9__4_n_0\ : STD_LOGIC;
  signal \^s2[1][32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \S2[1][32]\(32 downto 0) <= \^s2[1][32]\(32 downto 0);
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \ACC_reg_i_17__1_n_0\,
      A(28) => \ACC_reg_i_17__1_n_0\,
      A(27) => \ACC_reg_i_17__1_n_0\,
      A(26) => \ACC_reg_i_17__1_n_0\,
      A(25) => \ACC_reg_i_17__1_n_0\,
      A(24) => \ACC_reg_i_17__1_n_0\,
      A(23) => \ACC_reg_i_17__1_n_0\,
      A(22) => \ACC_reg_i_17__1_n_0\,
      A(21) => \ACC_reg_i_17__1_n_0\,
      A(20) => \ACC_reg_i_17__1_n_0\,
      A(19) => \ACC_reg_i_17__1_n_0\,
      A(18) => \ACC_reg_i_17__1_n_0\,
      A(17) => \ACC_reg_i_17__1_n_0\,
      A(16) => \ACC_reg_i_17__1_n_0\,
      A(15) => \ACC_reg_i_17__1_n_0\,
      A(14) => \ACC_reg_i_18__1_n_0\,
      A(13) => \ACC_reg_i_19__1_n_0\,
      A(12) => \ACC_reg_i_20__1_n_0\,
      A(11) => \ACC_reg_i_21__1_n_0\,
      A(10) => \ACC_reg_i_22__1_n_0\,
      A(9) => \ACC_reg_i_23__1_n_0\,
      A(8) => \ACC_reg_i_24__1_n_0\,
      A(7) => \ACC_reg_i_25__1_n_0\,
      A(6) => \ACC_reg_i_26__1_n_0\,
      A(5) => \ACC_reg_i_27__1_n_0\,
      A(4) => \ACC_reg_i_28__1_n_0\,
      A(3) => \ACC_reg_i_29__1_n_0\,
      A(2) => \ACC_reg_i_30__1_n_0\,
      A(1) => \ACC_reg_i_31__1_n_0\,
      A(0) => \ACC_reg_i_32__1_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \ACC_reg_i_1__4_n_0\,
      B(16) => \ACC_reg_i_1__4_n_0\,
      B(15) => \ACC_reg_i_1__4_n_0\,
      B(14) => \ACC_reg_i_2__4_n_0\,
      B(13) => \ACC_reg_i_3__4_n_0\,
      B(12) => \ACC_reg_i_4__4_n_0\,
      B(11) => \ACC_reg_i_5__4_n_0\,
      B(10) => \ACC_reg_i_6__4_n_0\,
      B(9) => \ACC_reg_i_7__4_n_0\,
      B(8) => \ACC_reg_i_8__4_n_0\,
      B(7) => \ACC_reg_i_9__4_n_0\,
      B(6) => \ACC_reg_i_10__4_n_0\,
      B(5) => \ACC_reg_i_11__4_n_0\,
      B(4) => \ACC_reg_i_12__4_n_0\,
      B(3) => \ACC_reg_i_13__4_n_0\,
      B(2) => \ACC_reg_i_14__4_n_0\,
      B(1) => \ACC_reg_i_15__4_n_0\,
      B(0) => \ACC_reg_i_16__4_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CE_common_reg,
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^s2[1][32]\(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
\ACC_reg_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(6),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_8\,
      I3 => \out\(0),
      O => \ACC_reg_i_10__4_n_0\
    );
\ACC_reg_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(5),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_9\,
      I3 => \out\(0),
      O => \ACC_reg_i_11__4_n_0\
    );
\ACC_reg_i_12__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(4),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_10\,
      I3 => \out\(0),
      O => \ACC_reg_i_12__4_n_0\
    );
\ACC_reg_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(3),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_11\,
      I3 => \out\(0),
      O => \ACC_reg_i_13__4_n_0\
    );
\ACC_reg_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(2),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_12\,
      I3 => \out\(0),
      O => \ACC_reg_i_14__4_n_0\
    );
\ACC_reg_i_15__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(1),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_13\,
      I3 => \out\(0),
      O => \ACC_reg_i_15__4_n_0\
    );
\ACC_reg_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(0),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_14\,
      I3 => \out\(0),
      O => \ACC_reg_i_16__4_n_0\
    );
\ACC_reg_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(15),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0\,
      I3 => \out\(0),
      O => \ACC_reg_i_17__1_n_0\
    );
\ACC_reg_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(14),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_0\,
      I3 => \out\(0),
      O => \ACC_reg_i_18__1_n_0\
    );
\ACC_reg_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(13),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_1\,
      I3 => \out\(0),
      O => \ACC_reg_i_19__1_n_0\
    );
\ACC_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(15),
      I1 => \out\(1),
      I2 => \write_count_reg[0]\,
      I3 => \out\(0),
      O => \ACC_reg_i_1__4_n_0\
    );
\ACC_reg_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(12),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_2\,
      I3 => \out\(0),
      O => \ACC_reg_i_20__1_n_0\
    );
\ACC_reg_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(11),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_3\,
      I3 => \out\(0),
      O => \ACC_reg_i_21__1_n_0\
    );
\ACC_reg_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(10),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_4\,
      I3 => \out\(0),
      O => \ACC_reg_i_22__1_n_0\
    );
\ACC_reg_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(9),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_5\,
      I3 => \out\(0),
      O => \ACC_reg_i_23__1_n_0\
    );
\ACC_reg_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(8),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_6\,
      I3 => \out\(0),
      O => \ACC_reg_i_24__1_n_0\
    );
\ACC_reg_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(7),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_7\,
      I3 => \out\(0),
      O => \ACC_reg_i_25__1_n_0\
    );
\ACC_reg_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(6),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_8\,
      I3 => \out\(0),
      O => \ACC_reg_i_26__1_n_0\
    );
\ACC_reg_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(5),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_9\,
      I3 => \out\(0),
      O => \ACC_reg_i_27__1_n_0\
    );
\ACC_reg_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(4),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_10\,
      I3 => \out\(0),
      O => \ACC_reg_i_28__1_n_0\
    );
\ACC_reg_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(3),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_11\,
      I3 => \out\(0),
      O => \ACC_reg_i_29__1_n_0\
    );
\ACC_reg_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(14),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_0\,
      I3 => \out\(0),
      O => \ACC_reg_i_2__4_n_0\
    );
\ACC_reg_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(2),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_12\,
      I3 => \out\(0),
      O => \ACC_reg_i_30__1_n_0\
    );
\ACC_reg_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(1),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_13\,
      I3 => \out\(0),
      O => \ACC_reg_i_31__1_n_0\
    );
\ACC_reg_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[1][32]\(0),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_14\,
      I3 => \out\(0),
      O => \ACC_reg_i_32__1_n_0\
    );
\ACC_reg_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(13),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_1\,
      I3 => \out\(0),
      O => \ACC_reg_i_3__4_n_0\
    );
\ACC_reg_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(12),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_2\,
      I3 => \out\(0),
      O => \ACC_reg_i_4__4_n_0\
    );
\ACC_reg_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(11),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_3\,
      I3 => \out\(0),
      O => \ACC_reg_i_5__4_n_0\
    );
\ACC_reg_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(10),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_4\,
      I3 => \out\(0),
      O => \ACC_reg_i_6__4_n_0\
    );
\ACC_reg_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(9),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_5\,
      I3 => \out\(0),
      O => \ACC_reg_i_7__4_n_0\
    );
\ACC_reg_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(8),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_6\,
      I3 => \out\(0),
      O => \ACC_reg_i_8__4_n_0\
    );
\ACC_reg_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(7),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_7\,
      I3 => \out\(0),
      O => \ACC_reg_i_9__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier_17 is
  port (
    \S2[2][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    \ACC_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_rep\ : in STD_LOGIC;
    \write_count_reg[0]_rep_0\ : in STD_LOGIC;
    \write_count_reg[0]_rep_1\ : in STD_LOGIC;
    \write_count_reg[0]_rep_2\ : in STD_LOGIC;
    \write_count_reg[0]_rep_3\ : in STD_LOGIC;
    \write_count_reg[0]_rep_4\ : in STD_LOGIC;
    \write_count_reg[0]_rep_5\ : in STD_LOGIC;
    \write_count_reg[0]_rep_6\ : in STD_LOGIC;
    \write_count_reg[0]_rep_7\ : in STD_LOGIC;
    \write_count_reg[0]_rep_8\ : in STD_LOGIC;
    \write_count_reg[0]_rep_9\ : in STD_LOGIC;
    \write_count_reg[0]_rep_10\ : in STD_LOGIC;
    \write_count_reg[0]_rep_11\ : in STD_LOGIC;
    \write_count_reg[0]_rep_12\ : in STD_LOGIC;
    \write_count_reg[0]_rep_13\ : in STD_LOGIC;
    \write_count_reg[0]_rep_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of simple_multiplier_17 : entity is "simple_multiplier";
end simple_multiplier_17;

architecture STRUCTURE of simple_multiplier_17 is
  signal \ACC_reg_i_10__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_11__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_12__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_13__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_14__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_15__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_16__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_17__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_18__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_1__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_20__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_22__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_23__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_24__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_26__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_27__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_28__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_29__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_2__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_30__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_31__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_32__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_3__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_4__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_5__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_6__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_7__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_8__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_9__5_n_0\ : STD_LOGIC;
  signal \^s2[2][32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \S2[2][32]\(32 downto 0) <= \^s2[2][32]\(32 downto 0);
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \ACC_reg_i_17__0_n_0\,
      A(28) => \ACC_reg_i_17__0_n_0\,
      A(27) => \ACC_reg_i_17__0_n_0\,
      A(26) => \ACC_reg_i_17__0_n_0\,
      A(25) => \ACC_reg_i_17__0_n_0\,
      A(24) => \ACC_reg_i_17__0_n_0\,
      A(23) => \ACC_reg_i_17__0_n_0\,
      A(22) => \ACC_reg_i_17__0_n_0\,
      A(21) => \ACC_reg_i_17__0_n_0\,
      A(20) => \ACC_reg_i_17__0_n_0\,
      A(19) => \ACC_reg_i_17__0_n_0\,
      A(18) => \ACC_reg_i_17__0_n_0\,
      A(17) => \ACC_reg_i_17__0_n_0\,
      A(16) => \ACC_reg_i_17__0_n_0\,
      A(15) => \ACC_reg_i_17__0_n_0\,
      A(14) => \ACC_reg_i_18__0_n_0\,
      A(13) => \ACC_reg_i_19__0_n_0\,
      A(12) => \ACC_reg_i_20__0_n_0\,
      A(11) => \ACC_reg_i_21__0_n_0\,
      A(10) => \ACC_reg_i_22__0_n_0\,
      A(9) => \ACC_reg_i_23__0_n_0\,
      A(8) => \ACC_reg_i_24__0_n_0\,
      A(7) => \ACC_reg_i_25__0_n_0\,
      A(6) => \ACC_reg_i_26__0_n_0\,
      A(5) => \ACC_reg_i_27__0_n_0\,
      A(4) => \ACC_reg_i_28__0_n_0\,
      A(3) => \ACC_reg_i_29__0_n_0\,
      A(2) => \ACC_reg_i_30__0_n_0\,
      A(1) => \ACC_reg_i_31__0_n_0\,
      A(0) => \ACC_reg_i_32__0_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \ACC_reg_i_1__5_n_0\,
      B(16) => \ACC_reg_i_1__5_n_0\,
      B(15) => \ACC_reg_i_1__5_n_0\,
      B(14) => \ACC_reg_i_2__5_n_0\,
      B(13) => \ACC_reg_i_3__5_n_0\,
      B(12) => \ACC_reg_i_4__5_n_0\,
      B(11) => \ACC_reg_i_5__5_n_0\,
      B(10) => \ACC_reg_i_6__5_n_0\,
      B(9) => \ACC_reg_i_7__5_n_0\,
      B(8) => \ACC_reg_i_8__5_n_0\,
      B(7) => \ACC_reg_i_9__5_n_0\,
      B(6) => \ACC_reg_i_10__5_n_0\,
      B(5) => \ACC_reg_i_11__5_n_0\,
      B(4) => \ACC_reg_i_12__5_n_0\,
      B(3) => \ACC_reg_i_13__5_n_0\,
      B(2) => \ACC_reg_i_14__5_n_0\,
      B(1) => \ACC_reg_i_15__5_n_0\,
      B(0) => \ACC_reg_i_16__5_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CE_common_reg,
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^s2[2][32]\(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
\ACC_reg_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(6),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_8\,
      I3 => \out\(0),
      O => \ACC_reg_i_10__5_n_0\
    );
\ACC_reg_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(5),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_9\,
      I3 => \out\(0),
      O => \ACC_reg_i_11__5_n_0\
    );
\ACC_reg_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(4),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_10\,
      I3 => \out\(0),
      O => \ACC_reg_i_12__5_n_0\
    );
\ACC_reg_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(3),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_11\,
      I3 => \out\(0),
      O => \ACC_reg_i_13__5_n_0\
    );
\ACC_reg_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(2),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_12\,
      I3 => \out\(0),
      O => \ACC_reg_i_14__5_n_0\
    );
\ACC_reg_i_15__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(1),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_13\,
      I3 => \out\(0),
      O => \ACC_reg_i_15__5_n_0\
    );
\ACC_reg_i_16__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(0),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_14\,
      I3 => \out\(0),
      O => \ACC_reg_i_16__5_n_0\
    );
\ACC_reg_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(15),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0\,
      I3 => \out\(0),
      O => \ACC_reg_i_17__0_n_0\
    );
\ACC_reg_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(14),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_0\,
      I3 => \out\(0),
      O => \ACC_reg_i_18__0_n_0\
    );
\ACC_reg_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(13),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_1\,
      I3 => \out\(0),
      O => \ACC_reg_i_19__0_n_0\
    );
\ACC_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(15),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep\,
      I3 => \out\(0),
      O => \ACC_reg_i_1__5_n_0\
    );
\ACC_reg_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(12),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_2\,
      I3 => \out\(0),
      O => \ACC_reg_i_20__0_n_0\
    );
\ACC_reg_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(11),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_3\,
      I3 => \out\(0),
      O => \ACC_reg_i_21__0_n_0\
    );
\ACC_reg_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(10),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_4\,
      I3 => \out\(0),
      O => \ACC_reg_i_22__0_n_0\
    );
\ACC_reg_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(9),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_5\,
      I3 => \out\(0),
      O => \ACC_reg_i_23__0_n_0\
    );
\ACC_reg_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(8),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_6\,
      I3 => \out\(0),
      O => \ACC_reg_i_24__0_n_0\
    );
\ACC_reg_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(7),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_7\,
      I3 => \out\(0),
      O => \ACC_reg_i_25__0_n_0\
    );
\ACC_reg_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(6),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_8\,
      I3 => \out\(0),
      O => \ACC_reg_i_26__0_n_0\
    );
\ACC_reg_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(5),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_9\,
      I3 => \out\(0),
      O => \ACC_reg_i_27__0_n_0\
    );
\ACC_reg_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(4),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_10\,
      I3 => \out\(0),
      O => \ACC_reg_i_28__0_n_0\
    );
\ACC_reg_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(3),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_11\,
      I3 => \out\(0),
      O => \ACC_reg_i_29__0_n_0\
    );
\ACC_reg_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(14),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_0\,
      I3 => \out\(0),
      O => \ACC_reg_i_2__5_n_0\
    );
\ACC_reg_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(2),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_12\,
      I3 => \out\(0),
      O => \ACC_reg_i_30__0_n_0\
    );
\ACC_reg_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(1),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_13\,
      I3 => \out\(0),
      O => \ACC_reg_i_31__0_n_0\
    );
\ACC_reg_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[2][32]\(0),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_14\,
      I3 => \out\(0),
      O => \ACC_reg_i_32__0_n_0\
    );
\ACC_reg_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(13),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_1\,
      I3 => \out\(0),
      O => \ACC_reg_i_3__5_n_0\
    );
\ACC_reg_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(12),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_2\,
      I3 => \out\(0),
      O => \ACC_reg_i_4__5_n_0\
    );
\ACC_reg_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(11),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_3\,
      I3 => \out\(0),
      O => \ACC_reg_i_5__5_n_0\
    );
\ACC_reg_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(10),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_4\,
      I3 => \out\(0),
      O => \ACC_reg_i_6__5_n_0\
    );
\ACC_reg_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(9),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_5\,
      I3 => \out\(0),
      O => \ACC_reg_i_7__5_n_0\
    );
\ACC_reg_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(8),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_6\,
      I3 => \out\(0),
      O => \ACC_reg_i_8__5_n_0\
    );
\ACC_reg_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(7),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_rep_7\,
      I3 => \out\(0),
      O => \ACC_reg_i_9__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier_18 is
  port (
    \S2[3][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    \ACC_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]\ : in STD_LOGIC;
    \write_count_reg[0]_0\ : in STD_LOGIC;
    \write_count_reg[0]_1\ : in STD_LOGIC;
    \write_count_reg[0]_2\ : in STD_LOGIC;
    \write_count_reg[0]_3\ : in STD_LOGIC;
    \write_count_reg[0]_4\ : in STD_LOGIC;
    \write_count_reg[0]_5\ : in STD_LOGIC;
    \write_count_reg[0]_6\ : in STD_LOGIC;
    \write_count_reg[0]_7\ : in STD_LOGIC;
    \write_count_reg[0]_8\ : in STD_LOGIC;
    \write_count_reg[0]_9\ : in STD_LOGIC;
    \write_count_reg[0]_10\ : in STD_LOGIC;
    \write_count_reg[0]_11\ : in STD_LOGIC;
    \write_count_reg[0]_12\ : in STD_LOGIC;
    \write_count_reg[0]_13\ : in STD_LOGIC;
    \write_count_reg[0]_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of simple_multiplier_18 : entity is "simple_multiplier";
end simple_multiplier_18;

architecture STRUCTURE of simple_multiplier_18 is
  signal \ACC_reg_i_10__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_11__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_12__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_13__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_14__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_15__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_16__6_n_0\ : STD_LOGIC;
  signal ACC_reg_i_17_n_0 : STD_LOGIC;
  signal ACC_reg_i_18_n_0 : STD_LOGIC;
  signal ACC_reg_i_19_n_0 : STD_LOGIC;
  signal \ACC_reg_i_1__6_n_0\ : STD_LOGIC;
  signal ACC_reg_i_20_n_0 : STD_LOGIC;
  signal ACC_reg_i_21_n_0 : STD_LOGIC;
  signal ACC_reg_i_22_n_0 : STD_LOGIC;
  signal ACC_reg_i_23_n_0 : STD_LOGIC;
  signal ACC_reg_i_24_n_0 : STD_LOGIC;
  signal ACC_reg_i_25_n_0 : STD_LOGIC;
  signal ACC_reg_i_26_n_0 : STD_LOGIC;
  signal ACC_reg_i_27_n_0 : STD_LOGIC;
  signal ACC_reg_i_28_n_0 : STD_LOGIC;
  signal ACC_reg_i_29_n_0 : STD_LOGIC;
  signal \ACC_reg_i_2__6_n_0\ : STD_LOGIC;
  signal ACC_reg_i_30_n_0 : STD_LOGIC;
  signal ACC_reg_i_31_n_0 : STD_LOGIC;
  signal ACC_reg_i_32_n_0 : STD_LOGIC;
  signal \ACC_reg_i_3__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_4__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_5__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_6__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_7__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_8__6_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_9__6_n_0\ : STD_LOGIC;
  signal \^s2[3][32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \S2[3][32]\(32 downto 0) <= \^s2[3][32]\(32 downto 0);
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => ACC_reg_i_17_n_0,
      A(28) => ACC_reg_i_17_n_0,
      A(27) => ACC_reg_i_17_n_0,
      A(26) => ACC_reg_i_17_n_0,
      A(25) => ACC_reg_i_17_n_0,
      A(24) => ACC_reg_i_17_n_0,
      A(23) => ACC_reg_i_17_n_0,
      A(22) => ACC_reg_i_17_n_0,
      A(21) => ACC_reg_i_17_n_0,
      A(20) => ACC_reg_i_17_n_0,
      A(19) => ACC_reg_i_17_n_0,
      A(18) => ACC_reg_i_17_n_0,
      A(17) => ACC_reg_i_17_n_0,
      A(16) => ACC_reg_i_17_n_0,
      A(15) => ACC_reg_i_17_n_0,
      A(14) => ACC_reg_i_18_n_0,
      A(13) => ACC_reg_i_19_n_0,
      A(12) => ACC_reg_i_20_n_0,
      A(11) => ACC_reg_i_21_n_0,
      A(10) => ACC_reg_i_22_n_0,
      A(9) => ACC_reg_i_23_n_0,
      A(8) => ACC_reg_i_24_n_0,
      A(7) => ACC_reg_i_25_n_0,
      A(6) => ACC_reg_i_26_n_0,
      A(5) => ACC_reg_i_27_n_0,
      A(4) => ACC_reg_i_28_n_0,
      A(3) => ACC_reg_i_29_n_0,
      A(2) => ACC_reg_i_30_n_0,
      A(1) => ACC_reg_i_31_n_0,
      A(0) => ACC_reg_i_32_n_0,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \ACC_reg_i_1__6_n_0\,
      B(16) => \ACC_reg_i_1__6_n_0\,
      B(15) => \ACC_reg_i_1__6_n_0\,
      B(14) => \ACC_reg_i_2__6_n_0\,
      B(13) => \ACC_reg_i_3__6_n_0\,
      B(12) => \ACC_reg_i_4__6_n_0\,
      B(11) => \ACC_reg_i_5__6_n_0\,
      B(10) => \ACC_reg_i_6__6_n_0\,
      B(9) => \ACC_reg_i_7__6_n_0\,
      B(8) => \ACC_reg_i_8__6_n_0\,
      B(7) => \ACC_reg_i_9__6_n_0\,
      B(6) => \ACC_reg_i_10__6_n_0\,
      B(5) => \ACC_reg_i_11__6_n_0\,
      B(4) => \ACC_reg_i_12__6_n_0\,
      B(3) => \ACC_reg_i_13__6_n_0\,
      B(2) => \ACC_reg_i_14__6_n_0\,
      B(1) => \ACC_reg_i_15__6_n_0\,
      B(0) => \ACC_reg_i_16__6_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CE_common_reg,
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^s2[3][32]\(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
\ACC_reg_i_10__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(6),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_8\,
      I3 => \out\(0),
      O => \ACC_reg_i_10__6_n_0\
    );
\ACC_reg_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(5),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_9\,
      I3 => \out\(0),
      O => \ACC_reg_i_11__6_n_0\
    );
\ACC_reg_i_12__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(4),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_10\,
      I3 => \out\(0),
      O => \ACC_reg_i_12__6_n_0\
    );
\ACC_reg_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(3),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_11\,
      I3 => \out\(0),
      O => \ACC_reg_i_13__6_n_0\
    );
\ACC_reg_i_14__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(2),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_12\,
      I3 => \out\(0),
      O => \ACC_reg_i_14__6_n_0\
    );
\ACC_reg_i_15__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(1),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_13\,
      I3 => \out\(0),
      O => \ACC_reg_i_15__6_n_0\
    );
\ACC_reg_i_16__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(0),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_14\,
      I3 => \out\(0),
      O => \ACC_reg_i_16__6_n_0\
    );
ACC_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(15),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0\,
      I3 => \out\(0),
      O => ACC_reg_i_17_n_0
    );
ACC_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(14),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_0\,
      I3 => \out\(0),
      O => ACC_reg_i_18_n_0
    );
ACC_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(13),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_1\,
      I3 => \out\(0),
      O => ACC_reg_i_19_n_0
    );
\ACC_reg_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(15),
      I1 => \out\(1),
      I2 => \write_count_reg[0]\,
      I3 => \out\(0),
      O => \ACC_reg_i_1__6_n_0\
    );
ACC_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(12),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_2\,
      I3 => \out\(0),
      O => ACC_reg_i_20_n_0
    );
ACC_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(11),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_3\,
      I3 => \out\(0),
      O => ACC_reg_i_21_n_0
    );
ACC_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(10),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_4\,
      I3 => \out\(0),
      O => ACC_reg_i_22_n_0
    );
ACC_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(9),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_5\,
      I3 => \out\(0),
      O => ACC_reg_i_23_n_0
    );
ACC_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(8),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_6\,
      I3 => \out\(0),
      O => ACC_reg_i_24_n_0
    );
ACC_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(7),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_7\,
      I3 => \out\(0),
      O => ACC_reg_i_25_n_0
    );
ACC_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(6),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_8\,
      I3 => \out\(0),
      O => ACC_reg_i_26_n_0
    );
ACC_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(5),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_9\,
      I3 => \out\(0),
      O => ACC_reg_i_27_n_0
    );
ACC_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(4),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_10\,
      I3 => \out\(0),
      O => ACC_reg_i_28_n_0
    );
ACC_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(3),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_11\,
      I3 => \out\(0),
      O => ACC_reg_i_29_n_0
    );
\ACC_reg_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(14),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_0\,
      I3 => \out\(0),
      O => \ACC_reg_i_2__6_n_0\
    );
ACC_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(2),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_12\,
      I3 => \out\(0),
      O => ACC_reg_i_30_n_0
    );
ACC_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(1),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_13\,
      I3 => \out\(0),
      O => ACC_reg_i_31_n_0
    );
ACC_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s2[3][32]\(0),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_14\,
      I3 => \out\(0),
      O => ACC_reg_i_32_n_0
    );
\ACC_reg_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(13),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_1\,
      I3 => \out\(0),
      O => \ACC_reg_i_3__6_n_0\
    );
\ACC_reg_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(12),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_2\,
      I3 => \out\(0),
      O => \ACC_reg_i_4__6_n_0\
    );
\ACC_reg_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(11),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_3\,
      I3 => \out\(0),
      O => \ACC_reg_i_5__6_n_0\
    );
\ACC_reg_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(10),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_4\,
      I3 => \out\(0),
      O => \ACC_reg_i_6__6_n_0\
    );
\ACC_reg_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(9),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_5\,
      I3 => \out\(0),
      O => \ACC_reg_i_7__6_n_0\
    );
\ACC_reg_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(8),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_6\,
      I3 => \out\(0),
      O => \ACC_reg_i_8__6_n_0\
    );
\ACC_reg_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \ACC_reg[15]\(7),
      I1 => \out\(1),
      I2 => \write_count_reg[0]_7\,
      I3 => \out\(0),
      O => \ACC_reg_i_9__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ACC_reg_0 : out STD_LOGIC;
    ACC_reg_1 : out STD_LOGIC;
    ACC_reg_2 : out STD_LOGIC;
    ACC_reg_3 : out STD_LOGIC;
    ACC_reg_4 : out STD_LOGIC;
    ACC_reg_5 : out STD_LOGIC;
    ACC_reg_6 : out STD_LOGIC;
    ACC_reg_7 : out STD_LOGIC;
    ACC_reg_8 : out STD_LOGIC;
    ACC_reg_9 : out STD_LOGIC;
    ACC_reg_10 : out STD_LOGIC;
    ACC_reg_11 : out STD_LOGIC;
    ACC_reg_12 : out STD_LOGIC;
    ACC_reg_13 : out STD_LOGIC;
    ACC_reg_14 : out STD_LOGIC;
    ACC_reg_15 : out STD_LOGIC;
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr_in_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \input_vector[7][15]\ : in STD_LOGIC;
    \input_vector[6][15]\ : in STD_LOGIC;
    \input_vector[5][15]\ : in STD_LOGIC;
    \input_vector[4][15]\ : in STD_LOGIC;
    \input_vector[3][15]\ : in STD_LOGIC;
    \input_vector[2][15]\ : in STD_LOGIC;
    \mul_count_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \input_vector[1][15]\ : in STD_LOGIC;
    \input_vector[0][15]\ : in STD_LOGIC;
    \input_vector[7][14]\ : in STD_LOGIC;
    \input_vector[6][14]\ : in STD_LOGIC;
    \input_vector[5][14]\ : in STD_LOGIC;
    \input_vector[4][14]\ : in STD_LOGIC;
    \input_vector[3][14]\ : in STD_LOGIC;
    \input_vector[2][14]\ : in STD_LOGIC;
    \input_vector[1][14]\ : in STD_LOGIC;
    \input_vector[0][14]\ : in STD_LOGIC;
    \input_vector[7][13]\ : in STD_LOGIC;
    \input_vector[6][13]\ : in STD_LOGIC;
    \input_vector[5][13]\ : in STD_LOGIC;
    \input_vector[4][13]\ : in STD_LOGIC;
    \input_vector[3][13]\ : in STD_LOGIC;
    \input_vector[2][13]\ : in STD_LOGIC;
    \input_vector[1][13]\ : in STD_LOGIC;
    \input_vector[0][13]\ : in STD_LOGIC;
    \input_vector[7][12]\ : in STD_LOGIC;
    \input_vector[6][12]\ : in STD_LOGIC;
    \input_vector[5][12]\ : in STD_LOGIC;
    \input_vector[4][12]\ : in STD_LOGIC;
    \input_vector[3][12]\ : in STD_LOGIC;
    \input_vector[2][12]\ : in STD_LOGIC;
    \input_vector[1][12]\ : in STD_LOGIC;
    \input_vector[0][12]\ : in STD_LOGIC;
    \input_vector[7][11]\ : in STD_LOGIC;
    \input_vector[6][11]\ : in STD_LOGIC;
    \input_vector[5][11]\ : in STD_LOGIC;
    \input_vector[4][11]\ : in STD_LOGIC;
    \input_vector[3][11]\ : in STD_LOGIC;
    \input_vector[2][11]\ : in STD_LOGIC;
    \input_vector[1][11]\ : in STD_LOGIC;
    \input_vector[0][11]\ : in STD_LOGIC;
    \input_vector[7][10]\ : in STD_LOGIC;
    \input_vector[6][10]\ : in STD_LOGIC;
    \input_vector[5][10]\ : in STD_LOGIC;
    \input_vector[4][10]\ : in STD_LOGIC;
    \input_vector[3][10]\ : in STD_LOGIC;
    \input_vector[2][10]\ : in STD_LOGIC;
    \input_vector[1][10]\ : in STD_LOGIC;
    \input_vector[0][10]\ : in STD_LOGIC;
    \input_vector[7][9]\ : in STD_LOGIC;
    \input_vector[6][9]\ : in STD_LOGIC;
    \input_vector[5][9]\ : in STD_LOGIC;
    \input_vector[4][9]\ : in STD_LOGIC;
    \input_vector[3][9]\ : in STD_LOGIC;
    \input_vector[2][9]\ : in STD_LOGIC;
    \input_vector[1][9]\ : in STD_LOGIC;
    \input_vector[0][9]\ : in STD_LOGIC;
    \input_vector[7][8]\ : in STD_LOGIC;
    \input_vector[6][8]\ : in STD_LOGIC;
    \input_vector[5][8]\ : in STD_LOGIC;
    \input_vector[4][8]\ : in STD_LOGIC;
    \input_vector[3][8]\ : in STD_LOGIC;
    \input_vector[2][8]\ : in STD_LOGIC;
    \input_vector[1][8]\ : in STD_LOGIC;
    \input_vector[0][8]\ : in STD_LOGIC;
    \input_vector[7][7]\ : in STD_LOGIC;
    \input_vector[6][7]\ : in STD_LOGIC;
    \input_vector[5][7]\ : in STD_LOGIC;
    \input_vector[4][7]\ : in STD_LOGIC;
    \input_vector[3][7]\ : in STD_LOGIC;
    \input_vector[2][7]\ : in STD_LOGIC;
    \input_vector[1][7]\ : in STD_LOGIC;
    \input_vector[0][7]\ : in STD_LOGIC;
    \input_vector[7][6]\ : in STD_LOGIC;
    \input_vector[6][6]\ : in STD_LOGIC;
    \input_vector[5][6]\ : in STD_LOGIC;
    \input_vector[4][6]\ : in STD_LOGIC;
    \input_vector[3][6]\ : in STD_LOGIC;
    \input_vector[2][6]\ : in STD_LOGIC;
    \input_vector[1][6]\ : in STD_LOGIC;
    \input_vector[0][6]\ : in STD_LOGIC;
    \input_vector[7][5]\ : in STD_LOGIC;
    \input_vector[6][5]\ : in STD_LOGIC;
    \input_vector[5][5]\ : in STD_LOGIC;
    \input_vector[4][5]\ : in STD_LOGIC;
    \input_vector[3][5]\ : in STD_LOGIC;
    \input_vector[2][5]\ : in STD_LOGIC;
    \input_vector[1][5]\ : in STD_LOGIC;
    \input_vector[0][5]\ : in STD_LOGIC;
    \input_vector[7][4]\ : in STD_LOGIC;
    \input_vector[6][4]\ : in STD_LOGIC;
    \input_vector[5][4]\ : in STD_LOGIC;
    \input_vector[4][4]\ : in STD_LOGIC;
    \input_vector[3][4]\ : in STD_LOGIC;
    \input_vector[2][4]\ : in STD_LOGIC;
    \input_vector[1][4]\ : in STD_LOGIC;
    \input_vector[0][4]\ : in STD_LOGIC;
    \input_vector[7][3]\ : in STD_LOGIC;
    \input_vector[6][3]\ : in STD_LOGIC;
    \input_vector[5][3]\ : in STD_LOGIC;
    \input_vector[4][3]\ : in STD_LOGIC;
    \input_vector[3][3]\ : in STD_LOGIC;
    \input_vector[2][3]\ : in STD_LOGIC;
    \input_vector[1][3]\ : in STD_LOGIC;
    \input_vector[0][3]\ : in STD_LOGIC;
    \input_vector[7][2]\ : in STD_LOGIC;
    \input_vector[6][2]\ : in STD_LOGIC;
    \input_vector[5][2]\ : in STD_LOGIC;
    \input_vector[4][2]\ : in STD_LOGIC;
    \input_vector[3][2]\ : in STD_LOGIC;
    \input_vector[2][2]\ : in STD_LOGIC;
    \input_vector[1][2]\ : in STD_LOGIC;
    \input_vector[0][2]\ : in STD_LOGIC;
    \input_vector[7][1]\ : in STD_LOGIC;
    \input_vector[6][1]\ : in STD_LOGIC;
    \input_vector[5][1]\ : in STD_LOGIC;
    \input_vector[4][1]\ : in STD_LOGIC;
    \input_vector[3][1]\ : in STD_LOGIC;
    \input_vector[2][1]\ : in STD_LOGIC;
    \input_vector[1][1]\ : in STD_LOGIC;
    \input_vector[0][1]\ : in STD_LOGIC;
    \input_vector[7][0]\ : in STD_LOGIC;
    \input_vector[6][0]\ : in STD_LOGIC;
    \input_vector[5][0]\ : in STD_LOGIC;
    \input_vector[4][0]\ : in STD_LOGIC;
    \input_vector[3][0]\ : in STD_LOGIC;
    \input_vector[2][0]\ : in STD_LOGIC;
    \input_vector[1][0]\ : in STD_LOGIC;
    \input_vector[0][0]\ : in STD_LOGIC;
    \write_count_reg[0]_rep\ : in STD_LOGIC;
    \write_count_reg[0]_rep_0\ : in STD_LOGIC;
    \write_count_reg[0]_rep_1\ : in STD_LOGIC;
    \write_count_reg[0]_rep_2\ : in STD_LOGIC;
    \write_count_reg[0]_rep_3\ : in STD_LOGIC;
    \write_count_reg[0]_rep_4\ : in STD_LOGIC;
    \write_count_reg[0]_rep_5\ : in STD_LOGIC;
    \write_count_reg[0]_rep_6\ : in STD_LOGIC;
    \write_count_reg[0]_rep_7\ : in STD_LOGIC;
    \write_count_reg[0]_rep_8\ : in STD_LOGIC;
    \write_count_reg[0]_rep_9\ : in STD_LOGIC;
    \write_count_reg[0]_rep_10\ : in STD_LOGIC;
    \write_count_reg[0]_rep_11\ : in STD_LOGIC;
    \write_count_reg[0]_rep_12\ : in STD_LOGIC;
    \write_count_reg[0]_rep_13\ : in STD_LOGIC;
    \write_count_reg[0]_rep_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of simple_multiplier_19 : entity is "simple_multiplier";
end simple_multiplier_19;

architecture STRUCTURE of simple_multiplier_19 is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^acc_reg_0\ : STD_LOGIC;
  signal \^acc_reg_1\ : STD_LOGIC;
  signal \^acc_reg_10\ : STD_LOGIC;
  signal \^acc_reg_11\ : STD_LOGIC;
  signal \^acc_reg_12\ : STD_LOGIC;
  signal \^acc_reg_13\ : STD_LOGIC;
  signal \^acc_reg_14\ : STD_LOGIC;
  signal \^acc_reg_15\ : STD_LOGIC;
  signal \^acc_reg_2\ : STD_LOGIC;
  signal \^acc_reg_3\ : STD_LOGIC;
  signal \^acc_reg_4\ : STD_LOGIC;
  signal \^acc_reg_5\ : STD_LOGIC;
  signal \^acc_reg_6\ : STD_LOGIC;
  signal \^acc_reg_7\ : STD_LOGIC;
  signal \^acc_reg_8\ : STD_LOGIC;
  signal \^acc_reg_9\ : STD_LOGIC;
  signal ACC_reg_i_49_n_0 : STD_LOGIC;
  signal ACC_reg_i_50_n_0 : STD_LOGIC;
  signal ACC_reg_i_51_n_0 : STD_LOGIC;
  signal ACC_reg_i_52_n_0 : STD_LOGIC;
  signal ACC_reg_i_53_n_0 : STD_LOGIC;
  signal ACC_reg_i_54_n_0 : STD_LOGIC;
  signal ACC_reg_i_55_n_0 : STD_LOGIC;
  signal ACC_reg_i_56_n_0 : STD_LOGIC;
  signal ACC_reg_i_57_n_0 : STD_LOGIC;
  signal ACC_reg_i_58_n_0 : STD_LOGIC;
  signal ACC_reg_i_59_n_0 : STD_LOGIC;
  signal ACC_reg_i_60_n_0 : STD_LOGIC;
  signal ACC_reg_i_61_n_0 : STD_LOGIC;
  signal ACC_reg_i_62_n_0 : STD_LOGIC;
  signal ACC_reg_i_63_n_0 : STD_LOGIC;
  signal ACC_reg_i_64_n_0 : STD_LOGIC;
  signal ACC_reg_i_65_n_0 : STD_LOGIC;
  signal ACC_reg_i_66_n_0 : STD_LOGIC;
  signal ACC_reg_i_67_n_0 : STD_LOGIC;
  signal ACC_reg_i_68_n_0 : STD_LOGIC;
  signal ACC_reg_i_69_n_0 : STD_LOGIC;
  signal ACC_reg_i_70_n_0 : STD_LOGIC;
  signal ACC_reg_i_71_n_0 : STD_LOGIC;
  signal ACC_reg_i_72_n_0 : STD_LOGIC;
  signal ACC_reg_i_73_n_0 : STD_LOGIC;
  signal ACC_reg_i_74_n_0 : STD_LOGIC;
  signal ACC_reg_i_75_n_0 : STD_LOGIC;
  signal ACC_reg_i_76_n_0 : STD_LOGIC;
  signal ACC_reg_i_77_n_0 : STD_LOGIC;
  signal ACC_reg_i_78_n_0 : STD_LOGIC;
  signal ACC_reg_i_79_n_0 : STD_LOGIC;
  signal ACC_reg_i_80_n_0 : STD_LOGIC;
  signal B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  ACC_reg_0 <= \^acc_reg_0\;
  ACC_reg_1 <= \^acc_reg_1\;
  ACC_reg_10 <= \^acc_reg_10\;
  ACC_reg_11 <= \^acc_reg_11\;
  ACC_reg_12 <= \^acc_reg_12\;
  ACC_reg_13 <= \^acc_reg_13\;
  ACC_reg_14 <= \^acc_reg_14\;
  ACC_reg_15 <= \^acc_reg_15\;
  ACC_reg_2 <= \^acc_reg_2\;
  ACC_reg_3 <= \^acc_reg_3\;
  ACC_reg_4 <= \^acc_reg_4\;
  ACC_reg_5 <= \^acc_reg_5\;
  ACC_reg_6 <= \^acc_reg_6\;
  ACC_reg_7 <= \^acc_reg_7\;
  ACC_reg_8 <= \^acc_reg_8\;
  ACC_reg_9 <= \^acc_reg_9\;
  P(32 downto 0) <= \^p\(32 downto 0);
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CE_common_reg,
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^p\(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
ACC_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep\,
      I2 => \out\(1),
      O => B(15)
    );
ACC_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_8\,
      I2 => \out\(1),
      O => B(6)
    );
ACC_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_9\,
      I2 => \out\(1),
      O => B(5)
    );
ACC_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_10\,
      I2 => \out\(1),
      O => B(4)
    );
ACC_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_11\,
      I2 => \out\(1),
      O => B(3)
    );
ACC_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_12\,
      I2 => \out\(1),
      O => B(2)
    );
ACC_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_13\,
      I2 => \out\(1),
      O => B(1)
    );
ACC_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_14\,
      I2 => \out\(1),
      O => B(0)
    );
\ACC_reg_i_17__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(15),
      I1 => \out\(1),
      I2 => \^acc_reg_0\,
      I3 => \out\(0),
      O => A(15)
    );
\ACC_reg_i_18__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(14),
      I1 => \out\(1),
      I2 => \^acc_reg_1\,
      I3 => \out\(0),
      O => A(14)
    );
\ACC_reg_i_19__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(13),
      I1 => \out\(1),
      I2 => \^acc_reg_2\,
      I3 => \out\(0),
      O => A(13)
    );
ACC_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_0\,
      I2 => \out\(1),
      O => B(14)
    );
\ACC_reg_i_20__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(12),
      I1 => \out\(1),
      I2 => \^acc_reg_3\,
      I3 => \out\(0),
      O => A(12)
    );
\ACC_reg_i_21__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(11),
      I1 => \out\(1),
      I2 => \^acc_reg_4\,
      I3 => \out\(0),
      O => A(11)
    );
\ACC_reg_i_22__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(10),
      I1 => \out\(1),
      I2 => \^acc_reg_5\,
      I3 => \out\(0),
      O => A(10)
    );
\ACC_reg_i_23__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(9),
      I1 => \out\(1),
      I2 => \^acc_reg_6\,
      I3 => \out\(0),
      O => A(9)
    );
\ACC_reg_i_24__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(8),
      I1 => \out\(1),
      I2 => \^acc_reg_7\,
      I3 => \out\(0),
      O => A(8)
    );
\ACC_reg_i_25__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(7),
      I1 => \out\(1),
      I2 => \^acc_reg_8\,
      I3 => \out\(0),
      O => A(7)
    );
\ACC_reg_i_26__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(6),
      I1 => \out\(1),
      I2 => \^acc_reg_9\,
      I3 => \out\(0),
      O => A(6)
    );
\ACC_reg_i_27__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(5),
      I1 => \out\(1),
      I2 => \^acc_reg_10\,
      I3 => \out\(0),
      O => A(5)
    );
\ACC_reg_i_28__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(4),
      I1 => \out\(1),
      I2 => \^acc_reg_11\,
      I3 => \out\(0),
      O => A(4)
    );
\ACC_reg_i_29__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(3),
      I1 => \out\(1),
      I2 => \^acc_reg_12\,
      I3 => \out\(0),
      O => A(3)
    );
ACC_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_1\,
      I2 => \out\(1),
      O => B(13)
    );
\ACC_reg_i_30__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(2),
      I1 => \out\(1),
      I2 => \^acc_reg_13\,
      I3 => \out\(0),
      O => A(2)
    );
\ACC_reg_i_31__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(1),
      I1 => \out\(1),
      I2 => \^acc_reg_14\,
      I3 => \out\(0),
      O => A(1)
    );
\ACC_reg_i_32__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p\(0),
      I1 => \out\(1),
      I2 => \^acc_reg_15\,
      I3 => \out\(0),
      O => A(0)
    );
ACC_reg_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_49_n_0,
      I1 => ACC_reg_i_50_n_0,
      O => \^acc_reg_0\,
      S => addr_in_1(2)
    );
ACC_reg_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_51_n_0,
      I1 => ACC_reg_i_52_n_0,
      O => \^acc_reg_1\,
      S => addr_in_1(2)
    );
ACC_reg_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_53_n_0,
      I1 => ACC_reg_i_54_n_0,
      O => \^acc_reg_2\,
      S => addr_in_1(2)
    );
ACC_reg_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_55_n_0,
      I1 => ACC_reg_i_56_n_0,
      O => \^acc_reg_3\,
      S => addr_in_1(2)
    );
ACC_reg_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_57_n_0,
      I1 => ACC_reg_i_58_n_0,
      O => \^acc_reg_4\,
      S => addr_in_1(2)
    );
ACC_reg_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_59_n_0,
      I1 => ACC_reg_i_60_n_0,
      O => \^acc_reg_5\,
      S => addr_in_1(2)
    );
ACC_reg_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_61_n_0,
      I1 => ACC_reg_i_62_n_0,
      O => \^acc_reg_6\,
      S => addr_in_1(2)
    );
ACC_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_2\,
      I2 => \out\(1),
      O => B(12)
    );
ACC_reg_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_63_n_0,
      I1 => ACC_reg_i_64_n_0,
      O => \^acc_reg_7\,
      S => addr_in_1(2)
    );
ACC_reg_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_65_n_0,
      I1 => ACC_reg_i_66_n_0,
      O => \^acc_reg_8\,
      S => addr_in_1(2)
    );
ACC_reg_i_42: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_67_n_0,
      I1 => ACC_reg_i_68_n_0,
      O => \^acc_reg_9\,
      S => addr_in_1(2)
    );
ACC_reg_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_69_n_0,
      I1 => ACC_reg_i_70_n_0,
      O => \^acc_reg_10\,
      S => addr_in_1(2)
    );
ACC_reg_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_71_n_0,
      I1 => ACC_reg_i_72_n_0,
      O => \^acc_reg_11\,
      S => addr_in_1(2)
    );
ACC_reg_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_73_n_0,
      I1 => ACC_reg_i_74_n_0,
      O => \^acc_reg_12\,
      S => addr_in_1(2)
    );
ACC_reg_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_75_n_0,
      I1 => ACC_reg_i_76_n_0,
      O => \^acc_reg_13\,
      S => addr_in_1(2)
    );
ACC_reg_i_47: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_77_n_0,
      I1 => ACC_reg_i_78_n_0,
      O => \^acc_reg_14\,
      S => addr_in_1(2)
    );
ACC_reg_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => ACC_reg_i_79_n_0,
      I1 => ACC_reg_i_80_n_0,
      O => \^acc_reg_15\,
      S => addr_in_1(2)
    );
ACC_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][15]\,
      I1 => \input_vector[2][15]\,
      I2 => \mul_count_reg[1]_rep__0\(0),
      I3 => \input_vector[1][15]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][15]\,
      O => ACC_reg_i_49_n_0
    );
ACC_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_3\,
      I2 => \out\(1),
      O => B(11)
    );
ACC_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][15]\,
      I1 => \input_vector[6][15]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][15]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][15]\,
      O => ACC_reg_i_50_n_0
    );
ACC_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][14]\,
      I1 => \input_vector[2][14]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][14]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][14]\,
      O => ACC_reg_i_51_n_0
    );
ACC_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][14]\,
      I1 => \input_vector[6][14]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][14]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][14]\,
      O => ACC_reg_i_52_n_0
    );
ACC_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][13]\,
      I1 => \input_vector[2][13]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][13]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][13]\,
      O => ACC_reg_i_53_n_0
    );
ACC_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][13]\,
      I1 => \input_vector[6][13]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][13]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][13]\,
      O => ACC_reg_i_54_n_0
    );
ACC_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][12]\,
      I1 => \input_vector[2][12]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][12]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][12]\,
      O => ACC_reg_i_55_n_0
    );
ACC_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][12]\,
      I1 => \input_vector[6][12]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][12]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][12]\,
      O => ACC_reg_i_56_n_0
    );
ACC_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][11]\,
      I1 => \input_vector[2][11]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][11]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][11]\,
      O => ACC_reg_i_57_n_0
    );
ACC_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][11]\,
      I1 => \input_vector[6][11]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][11]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][11]\,
      O => ACC_reg_i_58_n_0
    );
ACC_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][10]\,
      I1 => \input_vector[2][10]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][10]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][10]\,
      O => ACC_reg_i_59_n_0
    );
ACC_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_4\,
      I2 => \out\(1),
      O => B(10)
    );
ACC_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][10]\,
      I1 => \input_vector[6][10]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][10]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][10]\,
      O => ACC_reg_i_60_n_0
    );
ACC_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][9]\,
      I1 => \input_vector[2][9]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][9]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][9]\,
      O => ACC_reg_i_61_n_0
    );
ACC_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][9]\,
      I1 => \input_vector[6][9]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][9]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][9]\,
      O => ACC_reg_i_62_n_0
    );
ACC_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][8]\,
      I1 => \input_vector[2][8]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][8]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][8]\,
      O => ACC_reg_i_63_n_0
    );
ACC_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][8]\,
      I1 => \input_vector[6][8]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][8]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][8]\,
      O => ACC_reg_i_64_n_0
    );
ACC_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][7]\,
      I1 => \input_vector[2][7]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][7]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][7]\,
      O => ACC_reg_i_65_n_0
    );
ACC_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][7]\,
      I1 => \input_vector[6][7]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][7]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][7]\,
      O => ACC_reg_i_66_n_0
    );
ACC_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][6]\,
      I1 => \input_vector[2][6]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][6]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][6]\,
      O => ACC_reg_i_67_n_0
    );
ACC_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][6]\,
      I1 => \input_vector[6][6]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][6]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][6]\,
      O => ACC_reg_i_68_n_0
    );
ACC_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][5]\,
      I1 => \input_vector[2][5]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][5]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][5]\,
      O => ACC_reg_i_69_n_0
    );
ACC_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_5\,
      I2 => \out\(1),
      O => B(9)
    );
ACC_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][5]\,
      I1 => \input_vector[6][5]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][5]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][5]\,
      O => ACC_reg_i_70_n_0
    );
ACC_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][4]\,
      I1 => \input_vector[2][4]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][4]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][4]\,
      O => ACC_reg_i_71_n_0
    );
ACC_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][4]\,
      I1 => \input_vector[6][4]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][4]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][4]\,
      O => ACC_reg_i_72_n_0
    );
ACC_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][3]\,
      I1 => \input_vector[2][3]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][3]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][3]\,
      O => ACC_reg_i_73_n_0
    );
ACC_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][3]\,
      I1 => \input_vector[6][3]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][3]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][3]\,
      O => ACC_reg_i_74_n_0
    );
ACC_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][2]\,
      I1 => \input_vector[2][2]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][2]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][2]\,
      O => ACC_reg_i_75_n_0
    );
ACC_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][2]\,
      I1 => \input_vector[6][2]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][2]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][2]\,
      O => ACC_reg_i_76_n_0
    );
ACC_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][1]\,
      I1 => \input_vector[2][1]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][1]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][1]\,
      O => ACC_reg_i_77_n_0
    );
ACC_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][1]\,
      I1 => \input_vector[6][1]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][1]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][1]\,
      O => ACC_reg_i_78_n_0
    );
ACC_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[3][0]\,
      I1 => \input_vector[2][0]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[1][0]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[0][0]\,
      O => ACC_reg_i_79_n_0
    );
ACC_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_6\,
      I2 => \out\(1),
      O => B(8)
    );
ACC_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \input_vector[7][0]\,
      I1 => \input_vector[6][0]\,
      I2 => addr_in_1(1),
      I3 => \input_vector[5][0]\,
      I4 => addr_in_1(0),
      I5 => \input_vector[4][0]\,
      O => ACC_reg_i_80_n_0
    );
ACC_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_7\,
      I2 => \out\(1),
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier_20 is
  port (
    \S1[1][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    \write_count_reg[0]\ : in STD_LOGIC;
    \write_count_reg[0]_0\ : in STD_LOGIC;
    \write_count_reg[0]_1\ : in STD_LOGIC;
    \write_count_reg[0]_2\ : in STD_LOGIC;
    \write_count_reg[0]_3\ : in STD_LOGIC;
    \write_count_reg[0]_4\ : in STD_LOGIC;
    \write_count_reg[0]_5\ : in STD_LOGIC;
    \write_count_reg[0]_6\ : in STD_LOGIC;
    \write_count_reg[0]_7\ : in STD_LOGIC;
    \write_count_reg[0]_8\ : in STD_LOGIC;
    \write_count_reg[0]_9\ : in STD_LOGIC;
    \write_count_reg[0]_10\ : in STD_LOGIC;
    \write_count_reg[0]_11\ : in STD_LOGIC;
    \write_count_reg[0]_12\ : in STD_LOGIC;
    \write_count_reg[0]_13\ : in STD_LOGIC;
    \write_count_reg[0]_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of simple_multiplier_20 : entity is "simple_multiplier";
end simple_multiplier_20;

architecture STRUCTURE of simple_multiplier_20 is
  signal \ACC_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_11__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_13__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_14__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_15__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_16__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_17__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_18__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_19__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_20__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_21__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_22__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_23__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_24__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_25__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_26__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_27__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_28__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_29__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_30__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_31__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_32__5_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_9__0_n_0\ : STD_LOGIC;
  signal \^s1[1][32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \S1[1][32]\(32 downto 0) <= \^s1[1][32]\(32 downto 0);
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \ACC_reg_i_17__5_n_0\,
      A(28) => \ACC_reg_i_17__5_n_0\,
      A(27) => \ACC_reg_i_17__5_n_0\,
      A(26) => \ACC_reg_i_17__5_n_0\,
      A(25) => \ACC_reg_i_17__5_n_0\,
      A(24) => \ACC_reg_i_17__5_n_0\,
      A(23) => \ACC_reg_i_17__5_n_0\,
      A(22) => \ACC_reg_i_17__5_n_0\,
      A(21) => \ACC_reg_i_17__5_n_0\,
      A(20) => \ACC_reg_i_17__5_n_0\,
      A(19) => \ACC_reg_i_17__5_n_0\,
      A(18) => \ACC_reg_i_17__5_n_0\,
      A(17) => \ACC_reg_i_17__5_n_0\,
      A(16) => \ACC_reg_i_17__5_n_0\,
      A(15) => \ACC_reg_i_17__5_n_0\,
      A(14) => \ACC_reg_i_18__5_n_0\,
      A(13) => \ACC_reg_i_19__5_n_0\,
      A(12) => \ACC_reg_i_20__5_n_0\,
      A(11) => \ACC_reg_i_21__5_n_0\,
      A(10) => \ACC_reg_i_22__5_n_0\,
      A(9) => \ACC_reg_i_23__5_n_0\,
      A(8) => \ACC_reg_i_24__5_n_0\,
      A(7) => \ACC_reg_i_25__5_n_0\,
      A(6) => \ACC_reg_i_26__5_n_0\,
      A(5) => \ACC_reg_i_27__5_n_0\,
      A(4) => \ACC_reg_i_28__5_n_0\,
      A(3) => \ACC_reg_i_29__5_n_0\,
      A(2) => \ACC_reg_i_30__5_n_0\,
      A(1) => \ACC_reg_i_31__5_n_0\,
      A(0) => \ACC_reg_i_32__5_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \ACC_reg_i_1__0_n_0\,
      B(16) => \ACC_reg_i_1__0_n_0\,
      B(15) => \ACC_reg_i_1__0_n_0\,
      B(14) => \ACC_reg_i_2__0_n_0\,
      B(13) => \ACC_reg_i_3__0_n_0\,
      B(12) => \ACC_reg_i_4__0_n_0\,
      B(11) => \ACC_reg_i_5__0_n_0\,
      B(10) => \ACC_reg_i_6__0_n_0\,
      B(9) => \ACC_reg_i_7__0_n_0\,
      B(8) => \ACC_reg_i_8__0_n_0\,
      B(7) => \ACC_reg_i_9__0_n_0\,
      B(6) => \ACC_reg_i_10__0_n_0\,
      B(5) => \ACC_reg_i_11__0_n_0\,
      B(4) => \ACC_reg_i_12__0_n_0\,
      B(3) => \ACC_reg_i_13__0_n_0\,
      B(2) => \ACC_reg_i_14__0_n_0\,
      B(1) => \ACC_reg_i_15__0_n_0\,
      B(0) => \ACC_reg_i_16__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CE_common_reg,
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^s1[1][32]\(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
\ACC_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_8\,
      I2 => \out\(1),
      O => \ACC_reg_i_10__0_n_0\
    );
\ACC_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_9\,
      I2 => \out\(1),
      O => \ACC_reg_i_11__0_n_0\
    );
\ACC_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_10\,
      I2 => \out\(1),
      O => \ACC_reg_i_12__0_n_0\
    );
\ACC_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_11\,
      I2 => \out\(1),
      O => \ACC_reg_i_13__0_n_0\
    );
\ACC_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_12\,
      I2 => \out\(1),
      O => \ACC_reg_i_14__0_n_0\
    );
\ACC_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_13\,
      I2 => \out\(1),
      O => \ACC_reg_i_15__0_n_0\
    );
\ACC_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_14\,
      I2 => \out\(1),
      O => \ACC_reg_i_16__0_n_0\
    );
\ACC_reg_i_17__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(15),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0\,
      I3 => \out\(0),
      O => \ACC_reg_i_17__5_n_0\
    );
\ACC_reg_i_18__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(14),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_0\,
      I3 => \out\(0),
      O => \ACC_reg_i_18__5_n_0\
    );
\ACC_reg_i_19__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(13),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_1\,
      I3 => \out\(0),
      O => \ACC_reg_i_19__5_n_0\
    );
\ACC_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]\,
      I2 => \out\(1),
      O => \ACC_reg_i_1__0_n_0\
    );
\ACC_reg_i_20__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(12),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_2\,
      I3 => \out\(0),
      O => \ACC_reg_i_20__5_n_0\
    );
\ACC_reg_i_21__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(11),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_3\,
      I3 => \out\(0),
      O => \ACC_reg_i_21__5_n_0\
    );
\ACC_reg_i_22__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(10),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_4\,
      I3 => \out\(0),
      O => \ACC_reg_i_22__5_n_0\
    );
\ACC_reg_i_23__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(9),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_5\,
      I3 => \out\(0),
      O => \ACC_reg_i_23__5_n_0\
    );
\ACC_reg_i_24__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(8),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_6\,
      I3 => \out\(0),
      O => \ACC_reg_i_24__5_n_0\
    );
\ACC_reg_i_25__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(7),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_7\,
      I3 => \out\(0),
      O => \ACC_reg_i_25__5_n_0\
    );
\ACC_reg_i_26__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(6),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_8\,
      I3 => \out\(0),
      O => \ACC_reg_i_26__5_n_0\
    );
\ACC_reg_i_27__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(5),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_9\,
      I3 => \out\(0),
      O => \ACC_reg_i_27__5_n_0\
    );
\ACC_reg_i_28__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(4),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_10\,
      I3 => \out\(0),
      O => \ACC_reg_i_28__5_n_0\
    );
\ACC_reg_i_29__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(3),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_11\,
      I3 => \out\(0),
      O => \ACC_reg_i_29__5_n_0\
    );
\ACC_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_0\,
      I2 => \out\(1),
      O => \ACC_reg_i_2__0_n_0\
    );
\ACC_reg_i_30__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(2),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_12\,
      I3 => \out\(0),
      O => \ACC_reg_i_30__5_n_0\
    );
\ACC_reg_i_31__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(1),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_13\,
      I3 => \out\(0),
      O => \ACC_reg_i_31__5_n_0\
    );
\ACC_reg_i_32__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[1][32]\(0),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_14\,
      I3 => \out\(0),
      O => \ACC_reg_i_32__5_n_0\
    );
\ACC_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_1\,
      I2 => \out\(1),
      O => \ACC_reg_i_3__0_n_0\
    );
\ACC_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_2\,
      I2 => \out\(1),
      O => \ACC_reg_i_4__0_n_0\
    );
\ACC_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_3\,
      I2 => \out\(1),
      O => \ACC_reg_i_5__0_n_0\
    );
\ACC_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_4\,
      I2 => \out\(1),
      O => \ACC_reg_i_6__0_n_0\
    );
\ACC_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_5\,
      I2 => \out\(1),
      O => \ACC_reg_i_7__0_n_0\
    );
\ACC_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_6\,
      I2 => \out\(1),
      O => \ACC_reg_i_8__0_n_0\
    );
\ACC_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_7\,
      I2 => \out\(1),
      O => \ACC_reg_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier_21 is
  port (
    \S1[2][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    \write_count_reg[0]_rep\ : in STD_LOGIC;
    \write_count_reg[0]_rep_0\ : in STD_LOGIC;
    \write_count_reg[0]_rep_1\ : in STD_LOGIC;
    \write_count_reg[0]_rep_2\ : in STD_LOGIC;
    \write_count_reg[0]_rep_3\ : in STD_LOGIC;
    \write_count_reg[0]_rep_4\ : in STD_LOGIC;
    \write_count_reg[0]_rep_5\ : in STD_LOGIC;
    \write_count_reg[0]_rep_6\ : in STD_LOGIC;
    \write_count_reg[0]_rep_7\ : in STD_LOGIC;
    \write_count_reg[0]_rep_8\ : in STD_LOGIC;
    \write_count_reg[0]_rep_9\ : in STD_LOGIC;
    \write_count_reg[0]_rep_10\ : in STD_LOGIC;
    \write_count_reg[0]_rep_11\ : in STD_LOGIC;
    \write_count_reg[0]_rep_12\ : in STD_LOGIC;
    \write_count_reg[0]_rep_13\ : in STD_LOGIC;
    \write_count_reg[0]_rep_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of simple_multiplier_21 : entity is "simple_multiplier";
end simple_multiplier_21;

architecture STRUCTURE of simple_multiplier_21 is
  signal \ACC_reg_i_10__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_11__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_12__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_13__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_14__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_15__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_16__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_17__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_18__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_19__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_20__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_21__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_22__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_23__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_24__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_25__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_26__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_27__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_28__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_29__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_30__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_31__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_32__4_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_3__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_4__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_5__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_6__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_7__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_8__1_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_9__1_n_0\ : STD_LOGIC;
  signal \^s1[2][32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \S1[2][32]\(32 downto 0) <= \^s1[2][32]\(32 downto 0);
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \ACC_reg_i_17__4_n_0\,
      A(28) => \ACC_reg_i_17__4_n_0\,
      A(27) => \ACC_reg_i_17__4_n_0\,
      A(26) => \ACC_reg_i_17__4_n_0\,
      A(25) => \ACC_reg_i_17__4_n_0\,
      A(24) => \ACC_reg_i_17__4_n_0\,
      A(23) => \ACC_reg_i_17__4_n_0\,
      A(22) => \ACC_reg_i_17__4_n_0\,
      A(21) => \ACC_reg_i_17__4_n_0\,
      A(20) => \ACC_reg_i_17__4_n_0\,
      A(19) => \ACC_reg_i_17__4_n_0\,
      A(18) => \ACC_reg_i_17__4_n_0\,
      A(17) => \ACC_reg_i_17__4_n_0\,
      A(16) => \ACC_reg_i_17__4_n_0\,
      A(15) => \ACC_reg_i_17__4_n_0\,
      A(14) => \ACC_reg_i_18__4_n_0\,
      A(13) => \ACC_reg_i_19__4_n_0\,
      A(12) => \ACC_reg_i_20__4_n_0\,
      A(11) => \ACC_reg_i_21__4_n_0\,
      A(10) => \ACC_reg_i_22__4_n_0\,
      A(9) => \ACC_reg_i_23__4_n_0\,
      A(8) => \ACC_reg_i_24__4_n_0\,
      A(7) => \ACC_reg_i_25__4_n_0\,
      A(6) => \ACC_reg_i_26__4_n_0\,
      A(5) => \ACC_reg_i_27__4_n_0\,
      A(4) => \ACC_reg_i_28__4_n_0\,
      A(3) => \ACC_reg_i_29__4_n_0\,
      A(2) => \ACC_reg_i_30__4_n_0\,
      A(1) => \ACC_reg_i_31__4_n_0\,
      A(0) => \ACC_reg_i_32__4_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \ACC_reg_i_1__1_n_0\,
      B(16) => \ACC_reg_i_1__1_n_0\,
      B(15) => \ACC_reg_i_1__1_n_0\,
      B(14) => \ACC_reg_i_2__1_n_0\,
      B(13) => \ACC_reg_i_3__1_n_0\,
      B(12) => \ACC_reg_i_4__1_n_0\,
      B(11) => \ACC_reg_i_5__1_n_0\,
      B(10) => \ACC_reg_i_6__1_n_0\,
      B(9) => \ACC_reg_i_7__1_n_0\,
      B(8) => \ACC_reg_i_8__1_n_0\,
      B(7) => \ACC_reg_i_9__1_n_0\,
      B(6) => \ACC_reg_i_10__1_n_0\,
      B(5) => \ACC_reg_i_11__1_n_0\,
      B(4) => \ACC_reg_i_12__1_n_0\,
      B(3) => \ACC_reg_i_13__1_n_0\,
      B(2) => \ACC_reg_i_14__1_n_0\,
      B(1) => \ACC_reg_i_15__1_n_0\,
      B(0) => \ACC_reg_i_16__1_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CE_common_reg,
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^s1[2][32]\(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
\ACC_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_8\,
      I2 => \out\(1),
      O => \ACC_reg_i_10__1_n_0\
    );
\ACC_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_9\,
      I2 => \out\(1),
      O => \ACC_reg_i_11__1_n_0\
    );
\ACC_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_10\,
      I2 => \out\(1),
      O => \ACC_reg_i_12__1_n_0\
    );
\ACC_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_11\,
      I2 => \out\(1),
      O => \ACC_reg_i_13__1_n_0\
    );
\ACC_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_12\,
      I2 => \out\(1),
      O => \ACC_reg_i_14__1_n_0\
    );
\ACC_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_13\,
      I2 => \out\(1),
      O => \ACC_reg_i_15__1_n_0\
    );
\ACC_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_14\,
      I2 => \out\(1),
      O => \ACC_reg_i_16__1_n_0\
    );
\ACC_reg_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(15),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0\,
      I3 => \out\(0),
      O => \ACC_reg_i_17__4_n_0\
    );
\ACC_reg_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(14),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_0\,
      I3 => \out\(0),
      O => \ACC_reg_i_18__4_n_0\
    );
\ACC_reg_i_19__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(13),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_1\,
      I3 => \out\(0),
      O => \ACC_reg_i_19__4_n_0\
    );
\ACC_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep\,
      I2 => \out\(1),
      O => \ACC_reg_i_1__1_n_0\
    );
\ACC_reg_i_20__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(12),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_2\,
      I3 => \out\(0),
      O => \ACC_reg_i_20__4_n_0\
    );
\ACC_reg_i_21__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(11),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_3\,
      I3 => \out\(0),
      O => \ACC_reg_i_21__4_n_0\
    );
\ACC_reg_i_22__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(10),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_4\,
      I3 => \out\(0),
      O => \ACC_reg_i_22__4_n_0\
    );
\ACC_reg_i_23__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(9),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_5\,
      I3 => \out\(0),
      O => \ACC_reg_i_23__4_n_0\
    );
\ACC_reg_i_24__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(8),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_6\,
      I3 => \out\(0),
      O => \ACC_reg_i_24__4_n_0\
    );
\ACC_reg_i_25__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(7),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_7\,
      I3 => \out\(0),
      O => \ACC_reg_i_25__4_n_0\
    );
\ACC_reg_i_26__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(6),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_8\,
      I3 => \out\(0),
      O => \ACC_reg_i_26__4_n_0\
    );
\ACC_reg_i_27__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(5),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_9\,
      I3 => \out\(0),
      O => \ACC_reg_i_27__4_n_0\
    );
\ACC_reg_i_28__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(4),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_10\,
      I3 => \out\(0),
      O => \ACC_reg_i_28__4_n_0\
    );
\ACC_reg_i_29__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(3),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_11\,
      I3 => \out\(0),
      O => \ACC_reg_i_29__4_n_0\
    );
\ACC_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_0\,
      I2 => \out\(1),
      O => \ACC_reg_i_2__1_n_0\
    );
\ACC_reg_i_30__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(2),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_12\,
      I3 => \out\(0),
      O => \ACC_reg_i_30__4_n_0\
    );
\ACC_reg_i_31__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(1),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_13\,
      I3 => \out\(0),
      O => \ACC_reg_i_31__4_n_0\
    );
\ACC_reg_i_32__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[2][32]\(0),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_14\,
      I3 => \out\(0),
      O => \ACC_reg_i_32__4_n_0\
    );
\ACC_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_1\,
      I2 => \out\(1),
      O => \ACC_reg_i_3__1_n_0\
    );
\ACC_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_2\,
      I2 => \out\(1),
      O => \ACC_reg_i_4__1_n_0\
    );
\ACC_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_3\,
      I2 => \out\(1),
      O => \ACC_reg_i_5__1_n_0\
    );
\ACC_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_4\,
      I2 => \out\(1),
      O => \ACC_reg_i_6__1_n_0\
    );
\ACC_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_5\,
      I2 => \out\(1),
      O => \ACC_reg_i_7__1_n_0\
    );
\ACC_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_6\,
      I2 => \out\(1),
      O => \ACC_reg_i_8__1_n_0\
    );
\ACC_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_rep_7\,
      I2 => \out\(1),
      O => \ACC_reg_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier_22 is
  port (
    \S1[3][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CE_common_reg : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    \write_count_reg[0]\ : in STD_LOGIC;
    \write_count_reg[0]_0\ : in STD_LOGIC;
    \write_count_reg[0]_1\ : in STD_LOGIC;
    \write_count_reg[0]_2\ : in STD_LOGIC;
    \write_count_reg[0]_3\ : in STD_LOGIC;
    \write_count_reg[0]_4\ : in STD_LOGIC;
    \write_count_reg[0]_5\ : in STD_LOGIC;
    \write_count_reg[0]_6\ : in STD_LOGIC;
    \write_count_reg[0]_7\ : in STD_LOGIC;
    \write_count_reg[0]_8\ : in STD_LOGIC;
    \write_count_reg[0]_9\ : in STD_LOGIC;
    \write_count_reg[0]_10\ : in STD_LOGIC;
    \write_count_reg[0]_11\ : in STD_LOGIC;
    \write_count_reg[0]_12\ : in STD_LOGIC;
    \write_count_reg[0]_13\ : in STD_LOGIC;
    \write_count_reg[0]_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of simple_multiplier_22 : entity is "simple_multiplier";
end simple_multiplier_22;

architecture STRUCTURE of simple_multiplier_22 is
  signal \ACC_reg_i_10__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_11__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_12__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_13__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_14__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_15__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_16__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_17__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_18__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_19__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_20__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_21__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_22__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_23__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_24__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_25__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_26__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_27__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_28__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_29__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_30__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_31__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_32__3_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_3__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_4__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_5__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_6__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_7__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_8__2_n_0\ : STD_LOGIC;
  signal \ACC_reg_i_9__2_n_0\ : STD_LOGIC;
  signal \^s1[3][32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \S1[3][32]\(32 downto 0) <= \^s1[3][32]\(32 downto 0);
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \ACC_reg_i_17__3_n_0\,
      A(28) => \ACC_reg_i_17__3_n_0\,
      A(27) => \ACC_reg_i_17__3_n_0\,
      A(26) => \ACC_reg_i_17__3_n_0\,
      A(25) => \ACC_reg_i_17__3_n_0\,
      A(24) => \ACC_reg_i_17__3_n_0\,
      A(23) => \ACC_reg_i_17__3_n_0\,
      A(22) => \ACC_reg_i_17__3_n_0\,
      A(21) => \ACC_reg_i_17__3_n_0\,
      A(20) => \ACC_reg_i_17__3_n_0\,
      A(19) => \ACC_reg_i_17__3_n_0\,
      A(18) => \ACC_reg_i_17__3_n_0\,
      A(17) => \ACC_reg_i_17__3_n_0\,
      A(16) => \ACC_reg_i_17__3_n_0\,
      A(15) => \ACC_reg_i_17__3_n_0\,
      A(14) => \ACC_reg_i_18__3_n_0\,
      A(13) => \ACC_reg_i_19__3_n_0\,
      A(12) => \ACC_reg_i_20__3_n_0\,
      A(11) => \ACC_reg_i_21__3_n_0\,
      A(10) => \ACC_reg_i_22__3_n_0\,
      A(9) => \ACC_reg_i_23__3_n_0\,
      A(8) => \ACC_reg_i_24__3_n_0\,
      A(7) => \ACC_reg_i_25__3_n_0\,
      A(6) => \ACC_reg_i_26__3_n_0\,
      A(5) => \ACC_reg_i_27__3_n_0\,
      A(4) => \ACC_reg_i_28__3_n_0\,
      A(3) => \ACC_reg_i_29__3_n_0\,
      A(2) => \ACC_reg_i_30__3_n_0\,
      A(1) => \ACC_reg_i_31__3_n_0\,
      A(0) => \ACC_reg_i_32__3_n_0\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \ACC_reg_i_1__2_n_0\,
      B(16) => \ACC_reg_i_1__2_n_0\,
      B(15) => \ACC_reg_i_1__2_n_0\,
      B(14) => \ACC_reg_i_2__2_n_0\,
      B(13) => \ACC_reg_i_3__2_n_0\,
      B(12) => \ACC_reg_i_4__2_n_0\,
      B(11) => \ACC_reg_i_5__2_n_0\,
      B(10) => \ACC_reg_i_6__2_n_0\,
      B(9) => \ACC_reg_i_7__2_n_0\,
      B(8) => \ACC_reg_i_8__2_n_0\,
      B(7) => \ACC_reg_i_9__2_n_0\,
      B(6) => \ACC_reg_i_10__2_n_0\,
      B(5) => \ACC_reg_i_11__2_n_0\,
      B(4) => \ACC_reg_i_12__2_n_0\,
      B(3) => \ACC_reg_i_13__2_n_0\,
      B(2) => \ACC_reg_i_14__2_n_0\,
      B(1) => \ACC_reg_i_15__2_n_0\,
      B(0) => \ACC_reg_i_16__2_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CE_common_reg,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CE_common_reg,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CE_common_reg,
      CEP => CE_common_reg,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^s1[3][32]\(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
\ACC_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_8\,
      I2 => \out\(1),
      O => \ACC_reg_i_10__2_n_0\
    );
\ACC_reg_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_9\,
      I2 => \out\(1),
      O => \ACC_reg_i_11__2_n_0\
    );
\ACC_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_10\,
      I2 => \out\(1),
      O => \ACC_reg_i_12__2_n_0\
    );
\ACC_reg_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_11\,
      I2 => \out\(1),
      O => \ACC_reg_i_13__2_n_0\
    );
\ACC_reg_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_12\,
      I2 => \out\(1),
      O => \ACC_reg_i_14__2_n_0\
    );
\ACC_reg_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_13\,
      I2 => \out\(1),
      O => \ACC_reg_i_15__2_n_0\
    );
\ACC_reg_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_14\,
      I2 => \out\(1),
      O => \ACC_reg_i_16__2_n_0\
    );
\ACC_reg_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(15),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0\,
      I3 => \out\(0),
      O => \ACC_reg_i_17__3_n_0\
    );
\ACC_reg_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(14),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_0\,
      I3 => \out\(0),
      O => \ACC_reg_i_18__3_n_0\
    );
\ACC_reg_i_19__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(13),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_1\,
      I3 => \out\(0),
      O => \ACC_reg_i_19__3_n_0\
    );
\ACC_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]\,
      I2 => \out\(1),
      O => \ACC_reg_i_1__2_n_0\
    );
\ACC_reg_i_20__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(12),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_2\,
      I3 => \out\(0),
      O => \ACC_reg_i_20__3_n_0\
    );
\ACC_reg_i_21__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(11),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_3\,
      I3 => \out\(0),
      O => \ACC_reg_i_21__3_n_0\
    );
\ACC_reg_i_22__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(10),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_4\,
      I3 => \out\(0),
      O => \ACC_reg_i_22__3_n_0\
    );
\ACC_reg_i_23__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(9),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_5\,
      I3 => \out\(0),
      O => \ACC_reg_i_23__3_n_0\
    );
\ACC_reg_i_24__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(8),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_6\,
      I3 => \out\(0),
      O => \ACC_reg_i_24__3_n_0\
    );
\ACC_reg_i_25__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(7),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_7\,
      I3 => \out\(0),
      O => \ACC_reg_i_25__3_n_0\
    );
\ACC_reg_i_26__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(6),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_8\,
      I3 => \out\(0),
      O => \ACC_reg_i_26__3_n_0\
    );
\ACC_reg_i_27__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(5),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_9\,
      I3 => \out\(0),
      O => \ACC_reg_i_27__3_n_0\
    );
\ACC_reg_i_28__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(4),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_10\,
      I3 => \out\(0),
      O => \ACC_reg_i_28__3_n_0\
    );
\ACC_reg_i_29__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(3),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_11\,
      I3 => \out\(0),
      O => \ACC_reg_i_29__3_n_0\
    );
\ACC_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_0\,
      I2 => \out\(1),
      O => \ACC_reg_i_2__2_n_0\
    );
\ACC_reg_i_30__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(2),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_12\,
      I3 => \out\(0),
      O => \ACC_reg_i_30__3_n_0\
    );
\ACC_reg_i_31__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(1),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_13\,
      I3 => \out\(0),
      O => \ACC_reg_i_31__3_n_0\
    );
\ACC_reg_i_32__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^s1[3][32]\(0),
      I1 => \out\(1),
      I2 => \mul_count_reg[2]_rep__0_14\,
      I3 => \out\(0),
      O => \ACC_reg_i_32__3_n_0\
    );
\ACC_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_1\,
      I2 => \out\(1),
      O => \ACC_reg_i_3__2_n_0\
    );
\ACC_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_2\,
      I2 => \out\(1),
      O => \ACC_reg_i_4__2_n_0\
    );
\ACC_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_3\,
      I2 => \out\(1),
      O => \ACC_reg_i_5__2_n_0\
    );
\ACC_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_4\,
      I2 => \out\(1),
      O => \ACC_reg_i_6__2_n_0\
    );
\ACC_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_5\,
      I2 => \out\(1),
      O => \ACC_reg_i_7__2_n_0\
    );
\ACC_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_6\,
      I2 => \out\(1),
      O => \ACC_reg_i_8__2_n_0\
    );
\ACC_reg_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(0),
      I1 => \write_count_reg[0]_7\,
      I2 => \out\(1),
      O => \ACC_reg_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    common_enable : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of simple_multiplier_26 : entity is "simple_multiplier";
end simple_multiplier_26;

architecture STRUCTURE of simple_multiplier_26 is
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => common_enable,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => common_enable,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => common_enable,
      CEP => common_enable,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => P(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier_27 is
  port (
    \S4[1][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    common_enable : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    \write_count_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of simple_multiplier_27 : entity is "simple_multiplier";
end simple_multiplier_27;

architecture STRUCTURE of simple_multiplier_27 is
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \write_count_reg[0]\(15),
      B(16) => \write_count_reg[0]\(15),
      B(15 downto 0) => \write_count_reg[0]\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => common_enable,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => common_enable,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => common_enable,
      CEP => common_enable,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \S4[1][32]\(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier_28 is
  port (
    \S4[2][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    common_enable : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    \write_count_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of simple_multiplier_28 : entity is "simple_multiplier";
end simple_multiplier_28;

architecture STRUCTURE of simple_multiplier_28 is
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \write_count_reg[0]_rep\(15),
      B(16) => \write_count_reg[0]_rep\(15),
      B(15 downto 0) => \write_count_reg[0]_rep\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => common_enable,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => common_enable,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => common_enable,
      CEP => common_enable,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \S4[2][32]\(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_multiplier_29 is
  port (
    \S4[3][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    common_enable : in STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    \write_count_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of simple_multiplier_29 : entity is "simple_multiplier";
end simple_multiplier_29;

architecture STRUCTURE of simple_multiplier_29 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_ACC_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ACC_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_ACC_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ACC_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_ACC_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  A(15 downto 0) <= \^a\(15 downto 0);
ACC_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^a\(15),
      A(28) => \^a\(15),
      A(27) => \^a\(15),
      A(26) => \^a\(15),
      A(25) => \^a\(15),
      A(24) => \^a\(15),
      A(23) => \^a\(15),
      A(22) => \^a\(15),
      A(21) => \^a\(15),
      A(20) => \^a\(15),
      A(19) => \^a\(15),
      A(18) => \^a\(15),
      A(17) => \^a\(15),
      A(16) => \^a\(15),
      A(15 downto 0) => \^a\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_ACC_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \write_count_reg[0]\(15),
      B(16) => \write_count_reg[0]\(15),
      B(15 downto 0) => \write_count_reg[0]\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_ACC_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_ACC_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_ACC_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => common_enable,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => common_enable,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => common_enable,
      CEP => common_enable,
      CLK => CLK_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_ACC_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0100101",
      OVERFLOW => NLW_ACC_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_ACC_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \S4[3][32]\(32 downto 0),
      PATTERNBDETECT => NLW_ACC_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_ACC_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_ACC_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RST_IBUF,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RST_IBUF,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => RST_IBUF,
      RSTP => RST_IBUF,
      UNDERFLOW => NLW_ACC_reg_UNDERFLOW_UNCONNECTED
    );
\ACC_reg_i_17__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0\,
      I1 => Q(0),
      O => \^a\(15)
    );
\ACC_reg_i_18__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_0\,
      I1 => Q(0),
      O => \^a\(14)
    );
\ACC_reg_i_19__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_1\,
      I1 => Q(0),
      O => \^a\(13)
    );
\ACC_reg_i_20__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_2\,
      I1 => Q(0),
      O => \^a\(12)
    );
\ACC_reg_i_21__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_3\,
      I1 => Q(0),
      O => \^a\(11)
    );
\ACC_reg_i_22__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_4\,
      I1 => Q(0),
      O => \^a\(10)
    );
\ACC_reg_i_23__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_5\,
      I1 => Q(0),
      O => \^a\(9)
    );
\ACC_reg_i_24__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_6\,
      I1 => Q(0),
      O => \^a\(8)
    );
\ACC_reg_i_25__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_7\,
      I1 => Q(0),
      O => \^a\(7)
    );
\ACC_reg_i_26__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_8\,
      I1 => Q(0),
      O => \^a\(6)
    );
\ACC_reg_i_27__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_9\,
      I1 => Q(0),
      O => \^a\(5)
    );
\ACC_reg_i_28__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_10\,
      I1 => Q(0),
      O => \^a\(4)
    );
\ACC_reg_i_29__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_11\,
      I1 => Q(0),
      O => \^a\(3)
    );
\ACC_reg_i_30__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_12\,
      I1 => Q(0),
      O => \^a\(2)
    );
\ACC_reg_i_31__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_13\,
      I1 => Q(0),
      O => \^a\(1)
    );
\ACC_reg_i_32__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_count_reg[2]_rep__0_14\,
      I1 => Q(0),
      O => \^a\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mm_unit is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S4[1][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S4[2][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S4[3][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    done_OBUF : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \present_state_reg[1]\ : in STD_LOGIC;
    state_OBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC
  );
end mm_unit;

architecture STRUCTURE of mm_unit is
  signal A_signal : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal common_enable : STD_LOGIC;
  signal common_enable_i_1_n_0 : STD_LOGIC;
  signal \^done_obuf\ : STD_LOGIC;
  signal done_signal : STD_LOGIC;
  signal done_signal_i_1_n_0 : STD_LOGIC;
  signal loop_counter : STD_LOGIC;
  signal \loop_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \loop_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \loop_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \loop_counter[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop_counter[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \loop_counter[1]_i_1__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \loop_counter[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \loop_counter[3]_i_2__2\ : label is "soft_lutpair96";
begin
  done_OBUF <= \^done_obuf\;
common_enable_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => done_signal,
      I1 => common_enable,
      O => common_enable_i_1_n_0
    );
common_enable_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => common_enable_i_1_n_0,
      Q => common_enable,
      S => RST_IBUF
    );
done_signal_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => done_signal,
      I1 => \^done_obuf\,
      O => done_signal_i_1_n_0
    );
done_signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => done_signal_i_1_n_0,
      Q => \^done_obuf\,
      R => RST_IBUF
    );
\generate_mac_units[0].mul0\: entity work.simple_multiplier_26
     port map (
      A(15 downto 0) => A_signal(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      P(32 downto 0) => P(32 downto 0),
      RST_IBUF => RST_IBUF,
      common_enable => common_enable
    );
\generate_mac_units[1].mul0\: entity work.simple_multiplier_27
     port map (
      A(15 downto 0) => A_signal(15 downto 0),
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RST_IBUF => RST_IBUF,
      \S4[1][32]\(32 downto 0) => \S4[1][32]\(32 downto 0),
      common_enable => common_enable,
      \write_count_reg[0]\(15 downto 0) => \write_count_reg[0]\(15 downto 0)
    );
\generate_mac_units[2].mul0\: entity work.simple_multiplier_28
     port map (
      A(15 downto 0) => A_signal(15 downto 0),
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RST_IBUF => RST_IBUF,
      \S4[2][32]\(32 downto 0) => \S4[2][32]\(32 downto 0),
      common_enable => common_enable,
      \write_count_reg[0]_rep\(15 downto 0) => \write_count_reg[0]_rep\(15 downto 0)
    );
\generate_mac_units[3].mul0\: entity work.simple_multiplier_29
     port map (
      A(15 downto 0) => A_signal(15 downto 0),
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      Q(0) => \loop_counter_reg_n_0_[3]\,
      RST_IBUF => RST_IBUF,
      \S4[3][32]\(32 downto 0) => \S4[3][32]\(32 downto 0),
      common_enable => common_enable,
      \mul_count_reg[2]_rep__0\ => \mul_count_reg[2]_rep__0\,
      \mul_count_reg[2]_rep__0_0\ => \mul_count_reg[2]_rep__0_0\,
      \mul_count_reg[2]_rep__0_1\ => \mul_count_reg[2]_rep__0_1\,
      \mul_count_reg[2]_rep__0_10\ => \mul_count_reg[2]_rep__0_10\,
      \mul_count_reg[2]_rep__0_11\ => \mul_count_reg[2]_rep__0_11\,
      \mul_count_reg[2]_rep__0_12\ => \mul_count_reg[2]_rep__0_12\,
      \mul_count_reg[2]_rep__0_13\ => \mul_count_reg[2]_rep__0_13\,
      \mul_count_reg[2]_rep__0_14\ => \mul_count_reg[2]_rep__0_14\,
      \mul_count_reg[2]_rep__0_2\ => \mul_count_reg[2]_rep__0_2\,
      \mul_count_reg[2]_rep__0_3\ => \mul_count_reg[2]_rep__0_3\,
      \mul_count_reg[2]_rep__0_4\ => \mul_count_reg[2]_rep__0_4\,
      \mul_count_reg[2]_rep__0_5\ => \mul_count_reg[2]_rep__0_5\,
      \mul_count_reg[2]_rep__0_6\ => \mul_count_reg[2]_rep__0_6\,
      \mul_count_reg[2]_rep__0_7\ => \mul_count_reg[2]_rep__0_7\,
      \mul_count_reg[2]_rep__0_8\ => \mul_count_reg[2]_rep__0_8\,
      \mul_count_reg[2]_rep__0_9\ => \mul_count_reg[2]_rep__0_9\,
      \write_count_reg[0]\(15 downto 0) => \write_count_reg[0]_0\(15 downto 0)
    );
\loop_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \loop_counter_reg_n_0_[2]\,
      I1 => \loop_counter_reg_n_0_[1]\,
      I2 => \loop_counter_reg_n_0_[3]\,
      I3 => \loop_counter_reg_n_0_[0]\,
      O => \loop_counter[0]_i_1_n_0\
    );
\loop_counter[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => \loop_counter_reg_n_0_[2]\,
      I1 => \loop_counter_reg_n_0_[3]\,
      I2 => \loop_counter_reg_n_0_[1]\,
      I3 => \loop_counter_reg_n_0_[0]\,
      O => \loop_counter[1]_i_1__2_n_0\
    );
\loop_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \loop_counter_reg_n_0_[2]\,
      I1 => \loop_counter_reg_n_0_[1]\,
      I2 => \loop_counter_reg_n_0_[0]\,
      O => \loop_counter[2]_i_1_n_0\
    );
\loop_counter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => done_signal,
      I1 => \^done_obuf\,
      I2 => \present_state_reg[1]\,
      O => loop_counter
    );
\loop_counter[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA2"
    )
        port map (
      I0 => \loop_counter_reg_n_0_[3]\,
      I1 => \loop_counter_reg_n_0_[1]\,
      I2 => \loop_counter_reg_n_0_[0]\,
      I3 => \loop_counter_reg_n_0_[2]\,
      O => \loop_counter[3]_i_2__2_n_0\
    );
\loop_counter[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => state_OBUF(0),
      I1 => \loop_counter_reg_n_0_[2]\,
      I2 => \loop_counter_reg_n_0_[1]\,
      I3 => \loop_counter_reg_n_0_[0]\,
      I4 => \loop_counter_reg_n_0_[3]\,
      I5 => state_OBUF(1),
      O => done_signal
    );
\loop_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => loop_counter,
      D => \loop_counter[0]_i_1_n_0\,
      Q => \loop_counter_reg_n_0_[0]\,
      R => RST_IBUF
    );
\loop_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => loop_counter,
      D => \loop_counter[1]_i_1__2_n_0\,
      Q => \loop_counter_reg_n_0_[1]\,
      R => RST_IBUF
    );
\loop_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => loop_counter,
      D => \loop_counter[2]_i_1_n_0\,
      Q => \loop_counter_reg_n_0_[2]\,
      R => RST_IBUF
    );
\loop_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => loop_counter,
      D => \loop_counter[3]_i_2__2_n_0\,
      Q => \loop_counter_reg_n_0_[3]\,
      R => RST_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mma_unit is
  port (
    \mul_count_reg[3]_rep__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ACC_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ACC_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ACC_reg[32]_1\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    state_OBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    ACC_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACC_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACC_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    ACC_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_rep\ : in STD_LOGIC;
    \write_count_reg[0]_rep_0\ : in STD_LOGIC;
    \write_count_reg[0]_rep_1\ : in STD_LOGIC;
    \write_count_reg[0]_rep_2\ : in STD_LOGIC;
    \write_count_reg[0]_rep_3\ : in STD_LOGIC;
    \write_count_reg[0]_rep_4\ : in STD_LOGIC;
    \write_count_reg[0]_rep_5\ : in STD_LOGIC;
    \write_count_reg[0]_rep_6\ : in STD_LOGIC;
    \write_count_reg[0]_rep_7\ : in STD_LOGIC;
    \write_count_reg[0]_rep_8\ : in STD_LOGIC;
    \write_count_reg[0]_rep_9\ : in STD_LOGIC;
    \write_count_reg[0]_rep_10\ : in STD_LOGIC;
    \write_count_reg[0]_rep_11\ : in STD_LOGIC;
    \write_count_reg[0]_rep_12\ : in STD_LOGIC;
    \write_count_reg[0]_rep_13\ : in STD_LOGIC;
    \write_count_reg[0]_rep_14\ : in STD_LOGIC;
    ACC_reg_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]\ : in STD_LOGIC;
    \write_count_reg[0]_0\ : in STD_LOGIC;
    \write_count_reg[0]_1\ : in STD_LOGIC;
    \write_count_reg[0]_2\ : in STD_LOGIC;
    \write_count_reg[0]_3\ : in STD_LOGIC;
    \write_count_reg[0]_4\ : in STD_LOGIC;
    \write_count_reg[0]_5\ : in STD_LOGIC;
    \write_count_reg[0]_6\ : in STD_LOGIC;
    \write_count_reg[0]_7\ : in STD_LOGIC;
    \write_count_reg[0]_8\ : in STD_LOGIC;
    \write_count_reg[0]_9\ : in STD_LOGIC;
    \write_count_reg[0]_10\ : in STD_LOGIC;
    \write_count_reg[0]_11\ : in STD_LOGIC;
    \write_count_reg[0]_12\ : in STD_LOGIC;
    \write_count_reg[0]_13\ : in STD_LOGIC;
    \write_count_reg[0]_14\ : in STD_LOGIC;
    ACC_reg_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_rep_15\ : in STD_LOGIC;
    \write_count_reg[0]_rep_16\ : in STD_LOGIC;
    \write_count_reg[0]_rep_17\ : in STD_LOGIC;
    \write_count_reg[0]_rep_18\ : in STD_LOGIC;
    \write_count_reg[0]_rep_19\ : in STD_LOGIC;
    \write_count_reg[0]_rep_20\ : in STD_LOGIC;
    \write_count_reg[0]_rep_21\ : in STD_LOGIC;
    \write_count_reg[0]_rep_22\ : in STD_LOGIC;
    \write_count_reg[0]_rep_23\ : in STD_LOGIC;
    \write_count_reg[0]_rep_24\ : in STD_LOGIC;
    \write_count_reg[0]_rep_25\ : in STD_LOGIC;
    \write_count_reg[0]_rep_26\ : in STD_LOGIC;
    \write_count_reg[0]_rep_27\ : in STD_LOGIC;
    \write_count_reg[0]_rep_28\ : in STD_LOGIC;
    \write_count_reg[0]_rep_29\ : in STD_LOGIC;
    \write_count_reg[0]_rep_30\ : in STD_LOGIC;
    ACC_reg_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_15\ : in STD_LOGIC;
    \write_count_reg[0]_16\ : in STD_LOGIC;
    \write_count_reg[0]_17\ : in STD_LOGIC;
    \write_count_reg[0]_18\ : in STD_LOGIC;
    \write_count_reg[0]_19\ : in STD_LOGIC;
    \write_count_reg[0]_20\ : in STD_LOGIC;
    \write_count_reg[0]_21\ : in STD_LOGIC;
    \write_count_reg[0]_22\ : in STD_LOGIC;
    \write_count_reg[0]_23\ : in STD_LOGIC;
    \write_count_reg[0]_24\ : in STD_LOGIC;
    \write_count_reg[0]_25\ : in STD_LOGIC;
    \write_count_reg[0]_26\ : in STD_LOGIC;
    \write_count_reg[0]_27\ : in STD_LOGIC;
    \write_count_reg[0]_28\ : in STD_LOGIC;
    \write_count_reg[0]_29\ : in STD_LOGIC;
    \write_count_reg[0]_30\ : in STD_LOGIC
  );
end mma_unit;

architecture STRUCTURE of mma_unit is
  signal \CE_common_i_1__1_n_0\ : STD_LOGIC;
  signal CE_common_reg_n_0 : STD_LOGIC;
  signal \FSM_sequential_present_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal loop_counter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \loop_counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \^mul_count_reg[3]_rep__0\ : STD_LOGIC;
  signal \present_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \present_state__0\ : signal is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_present_state[1]_i_4__1\ : label is "soft_lutpair98";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_present_state_reg[0]\ : label is "iSTATE:11,iSTATE0:00,iSTATE1:10,iSTATE2:01";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_present_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_present_state_reg[1]\ : label is "iSTATE:11,iSTATE0:00,iSTATE1:10,iSTATE2:01";
  attribute KEEP of \FSM_sequential_present_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \loop_counter[2]_i_1__2\ : label is "soft_lutpair98";
begin
  \mul_count_reg[3]_rep__0\ <= \^mul_count_reg[3]_rep__0\;
\CE_common_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002AAA2A"
    )
        port map (
      I0 => CE_common_reg_n_0,
      I1 => \present_state__0\(0),
      I2 => \FSM_sequential_present_state[1]_i_3__1_n_0\,
      I3 => \present_state__0\(1),
      I4 => \FSM_sequential_present_state[1]_i_2__1_n_0\,
      O => \CE_common_i_1__1_n_0\
    );
CE_common_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \CE_common_i_1__1_n_0\,
      Q => CE_common_reg_n_0,
      S => RST_IBUF
    );
\FSM_sequential_present_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \^mul_count_reg[3]_rep__0\,
      I1 => \present_state__0\(0),
      I2 => \FSM_sequential_present_state[1]_i_3__1_n_0\,
      I3 => \present_state__0\(1),
      I4 => \FSM_sequential_present_state[1]_i_2__1_n_0\,
      I5 => \present_state__0\(0),
      O => \FSM_sequential_present_state[0]_i_1__1_n_0\
    );
\FSM_sequential_present_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFB888B888"
    )
        port map (
      I0 => \FSM_sequential_present_state[1]_i_2__1_n_0\,
      I1 => \present_state__0\(1),
      I2 => \FSM_sequential_present_state[1]_i_3__1_n_0\,
      I3 => \present_state__0\(0),
      I4 => \^mul_count_reg[3]_rep__0\,
      I5 => \present_state__0\(1),
      O => \FSM_sequential_present_state[1]_i_1__1_n_0\
    );
\FSM_sequential_present_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => state_OBUF(1),
      I1 => \loop_counter_reg_n_0_[3]\,
      I2 => \FSM_sequential_present_state[1]_i_4__1_n_0\,
      I3 => \loop_counter_reg_n_0_[2]\,
      I4 => state_OBUF(0),
      I5 => \present_state__0\(0),
      O => \FSM_sequential_present_state[1]_i_2__1_n_0\
    );
\FSM_sequential_present_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => state_OBUF(0),
      I1 => \loop_counter_reg_n_0_[2]\,
      I2 => \loop_counter_reg_n_0_[0]\,
      I3 => \loop_counter_reg_n_0_[1]\,
      I4 => \loop_counter_reg_n_0_[3]\,
      I5 => state_OBUF(1),
      O => \FSM_sequential_present_state[1]_i_3__1_n_0\
    );
\FSM_sequential_present_state[1]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop_counter_reg_n_0_[1]\,
      I1 => \loop_counter_reg_n_0_[0]\,
      O => \FSM_sequential_present_state[1]_i_4__1_n_0\
    );
\FSM_sequential_present_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \FSM_sequential_present_state[0]_i_1__1_n_0\,
      Q => \present_state__0\(0),
      R => RST_IBUF
    );
\FSM_sequential_present_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \FSM_sequential_present_state[1]_i_1__1_n_0\,
      Q => \present_state__0\(1),
      R => RST_IBUF
    );
\generate_mac_units[0].mul0\: entity work.multiplier_with_adder
     port map (
      ACC_reg(15 downto 0) => ACC_reg_1(15 downto 0),
      ACC_reg_0(15 downto 0) => ACC_reg_2(15 downto 0),
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      Q(32 downto 0) => Q(32 downto 0),
      RST_IBUF => RST_IBUF,
      \mul_count_reg[2]_rep__0\ => \mul_count_reg[2]_rep__0\,
      \mul_count_reg[2]_rep__0_0\ => \mul_count_reg[2]_rep__0_0\,
      \mul_count_reg[2]_rep__0_1\ => \mul_count_reg[2]_rep__0_1\,
      \mul_count_reg[2]_rep__0_10\ => \mul_count_reg[2]_rep__0_10\,
      \mul_count_reg[2]_rep__0_11\ => \mul_count_reg[2]_rep__0_11\,
      \mul_count_reg[2]_rep__0_12\ => \mul_count_reg[2]_rep__0_12\,
      \mul_count_reg[2]_rep__0_13\ => \mul_count_reg[2]_rep__0_13\,
      \mul_count_reg[2]_rep__0_14\ => \mul_count_reg[2]_rep__0_14\,
      \mul_count_reg[2]_rep__0_2\ => \mul_count_reg[2]_rep__0_2\,
      \mul_count_reg[2]_rep__0_3\ => \mul_count_reg[2]_rep__0_3\,
      \mul_count_reg[2]_rep__0_4\ => \mul_count_reg[2]_rep__0_4\,
      \mul_count_reg[2]_rep__0_5\ => \mul_count_reg[2]_rep__0_5\,
      \mul_count_reg[2]_rep__0_6\ => \mul_count_reg[2]_rep__0_6\,
      \mul_count_reg[2]_rep__0_7\ => \mul_count_reg[2]_rep__0_7\,
      \mul_count_reg[2]_rep__0_8\ => \mul_count_reg[2]_rep__0_8\,
      \mul_count_reg[2]_rep__0_9\ => \mul_count_reg[2]_rep__0_9\,
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      \write_count_reg[0]_rep\ => \write_count_reg[0]_rep\,
      \write_count_reg[0]_rep_0\ => \write_count_reg[0]_rep_0\,
      \write_count_reg[0]_rep_1\ => \write_count_reg[0]_rep_1\,
      \write_count_reg[0]_rep_10\ => \write_count_reg[0]_rep_10\,
      \write_count_reg[0]_rep_11\ => \write_count_reg[0]_rep_11\,
      \write_count_reg[0]_rep_12\ => \write_count_reg[0]_rep_12\,
      \write_count_reg[0]_rep_13\ => \write_count_reg[0]_rep_13\,
      \write_count_reg[0]_rep_14\ => \write_count_reg[0]_rep_14\,
      \write_count_reg[0]_rep_2\ => \write_count_reg[0]_rep_2\,
      \write_count_reg[0]_rep_3\ => \write_count_reg[0]_rep_3\,
      \write_count_reg[0]_rep_4\ => \write_count_reg[0]_rep_4\,
      \write_count_reg[0]_rep_5\ => \write_count_reg[0]_rep_5\,
      \write_count_reg[0]_rep_6\ => \write_count_reg[0]_rep_6\,
      \write_count_reg[0]_rep_7\ => \write_count_reg[0]_rep_7\,
      \write_count_reg[0]_rep_8\ => \write_count_reg[0]_rep_8\,
      \write_count_reg[0]_rep_9\ => \write_count_reg[0]_rep_9\
    );
\generate_mac_units[1].mul0\: entity work.multiplier_with_adder_23
     port map (
      ACC_reg(15 downto 0) => ACC_reg_0(15 downto 0),
      \ACC_reg[32]_0\(32 downto 0) => \ACC_reg[32]\(32 downto 0),
      ACC_reg_0(15 downto 0) => ACC_reg_3(15 downto 0),
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RST_IBUF => RST_IBUF,
      \mul_count_reg[2]_rep__0\ => \mul_count_reg[2]_rep__0\,
      \mul_count_reg[2]_rep__0_0\ => \mul_count_reg[2]_rep__0_0\,
      \mul_count_reg[2]_rep__0_1\ => \mul_count_reg[2]_rep__0_1\,
      \mul_count_reg[2]_rep__0_10\ => \mul_count_reg[2]_rep__0_10\,
      \mul_count_reg[2]_rep__0_11\ => \mul_count_reg[2]_rep__0_11\,
      \mul_count_reg[2]_rep__0_12\ => \mul_count_reg[2]_rep__0_12\,
      \mul_count_reg[2]_rep__0_13\ => \mul_count_reg[2]_rep__0_13\,
      \mul_count_reg[2]_rep__0_14\ => \mul_count_reg[2]_rep__0_14\,
      \mul_count_reg[2]_rep__0_2\ => \mul_count_reg[2]_rep__0_2\,
      \mul_count_reg[2]_rep__0_3\ => \mul_count_reg[2]_rep__0_3\,
      \mul_count_reg[2]_rep__0_4\ => \mul_count_reg[2]_rep__0_4\,
      \mul_count_reg[2]_rep__0_5\ => \mul_count_reg[2]_rep__0_5\,
      \mul_count_reg[2]_rep__0_6\ => \mul_count_reg[2]_rep__0_6\,
      \mul_count_reg[2]_rep__0_7\ => \mul_count_reg[2]_rep__0_7\,
      \mul_count_reg[2]_rep__0_8\ => \mul_count_reg[2]_rep__0_8\,
      \mul_count_reg[2]_rep__0_9\ => \mul_count_reg[2]_rep__0_9\,
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      \write_count_reg[0]\ => \write_count_reg[0]\,
      \write_count_reg[0]_0\ => \write_count_reg[0]_0\,
      \write_count_reg[0]_1\ => \write_count_reg[0]_1\,
      \write_count_reg[0]_10\ => \write_count_reg[0]_10\,
      \write_count_reg[0]_11\ => \write_count_reg[0]_11\,
      \write_count_reg[0]_12\ => \write_count_reg[0]_12\,
      \write_count_reg[0]_13\ => \write_count_reg[0]_13\,
      \write_count_reg[0]_14\ => \write_count_reg[0]_14\,
      \write_count_reg[0]_2\ => \write_count_reg[0]_2\,
      \write_count_reg[0]_3\ => \write_count_reg[0]_3\,
      \write_count_reg[0]_4\ => \write_count_reg[0]_4\,
      \write_count_reg[0]_5\ => \write_count_reg[0]_5\,
      \write_count_reg[0]_6\ => \write_count_reg[0]_6\,
      \write_count_reg[0]_7\ => \write_count_reg[0]_7\,
      \write_count_reg[0]_8\ => \write_count_reg[0]_8\,
      \write_count_reg[0]_9\ => \write_count_reg[0]_9\
    );
\generate_mac_units[2].mul0\: entity work.multiplier_with_adder_24
     port map (
      ACC_reg(15 downto 0) => ACC_reg(15 downto 0),
      \ACC_reg[32]_0\(32 downto 0) => \ACC_reg[32]_0\(32 downto 0),
      ACC_reg_0(15 downto 0) => ACC_reg_4(15 downto 0),
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RST_IBUF => RST_IBUF,
      \mul_count_reg[2]_rep__0\ => \mul_count_reg[2]_rep__0\,
      \mul_count_reg[2]_rep__0_0\ => \mul_count_reg[2]_rep__0_0\,
      \mul_count_reg[2]_rep__0_1\ => \mul_count_reg[2]_rep__0_1\,
      \mul_count_reg[2]_rep__0_10\ => \mul_count_reg[2]_rep__0_10\,
      \mul_count_reg[2]_rep__0_11\ => \mul_count_reg[2]_rep__0_11\,
      \mul_count_reg[2]_rep__0_12\ => \mul_count_reg[2]_rep__0_12\,
      \mul_count_reg[2]_rep__0_13\ => \mul_count_reg[2]_rep__0_13\,
      \mul_count_reg[2]_rep__0_14\ => \mul_count_reg[2]_rep__0_14\,
      \mul_count_reg[2]_rep__0_2\ => \mul_count_reg[2]_rep__0_2\,
      \mul_count_reg[2]_rep__0_3\ => \mul_count_reg[2]_rep__0_3\,
      \mul_count_reg[2]_rep__0_4\ => \mul_count_reg[2]_rep__0_4\,
      \mul_count_reg[2]_rep__0_5\ => \mul_count_reg[2]_rep__0_5\,
      \mul_count_reg[2]_rep__0_6\ => \mul_count_reg[2]_rep__0_6\,
      \mul_count_reg[2]_rep__0_7\ => \mul_count_reg[2]_rep__0_7\,
      \mul_count_reg[2]_rep__0_8\ => \mul_count_reg[2]_rep__0_8\,
      \mul_count_reg[2]_rep__0_9\ => \mul_count_reg[2]_rep__0_9\,
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      \write_count_reg[0]_rep\ => \write_count_reg[0]_rep_15\,
      \write_count_reg[0]_rep_0\ => \write_count_reg[0]_rep_16\,
      \write_count_reg[0]_rep_1\ => \write_count_reg[0]_rep_17\,
      \write_count_reg[0]_rep_10\ => \write_count_reg[0]_rep_26\,
      \write_count_reg[0]_rep_11\ => \write_count_reg[0]_rep_27\,
      \write_count_reg[0]_rep_12\ => \write_count_reg[0]_rep_28\,
      \write_count_reg[0]_rep_13\ => \write_count_reg[0]_rep_29\,
      \write_count_reg[0]_rep_14\ => \write_count_reg[0]_rep_30\,
      \write_count_reg[0]_rep_2\ => \write_count_reg[0]_rep_18\,
      \write_count_reg[0]_rep_3\ => \write_count_reg[0]_rep_19\,
      \write_count_reg[0]_rep_4\ => \write_count_reg[0]_rep_20\,
      \write_count_reg[0]_rep_5\ => \write_count_reg[0]_rep_21\,
      \write_count_reg[0]_rep_6\ => \write_count_reg[0]_rep_22\,
      \write_count_reg[0]_rep_7\ => \write_count_reg[0]_rep_23\,
      \write_count_reg[0]_rep_8\ => \write_count_reg[0]_rep_24\,
      \write_count_reg[0]_rep_9\ => \write_count_reg[0]_rep_25\
    );
\generate_mac_units[3].mul0\: entity work.multiplier_with_adder_25
     port map (
      ACC_reg(15 downto 0) => ACC_reg_5(15 downto 0),
      \ACC_reg[32]_0\(32 downto 0) => \ACC_reg[32]_1\(32 downto 0),
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      P(15 downto 0) => P(15 downto 0),
      RST_IBUF => RST_IBUF,
      \mul_count_reg[2]_rep__0\ => \mul_count_reg[2]_rep__0\,
      \mul_count_reg[2]_rep__0_0\ => \mul_count_reg[2]_rep__0_0\,
      \mul_count_reg[2]_rep__0_1\ => \mul_count_reg[2]_rep__0_1\,
      \mul_count_reg[2]_rep__0_10\ => \mul_count_reg[2]_rep__0_10\,
      \mul_count_reg[2]_rep__0_11\ => \mul_count_reg[2]_rep__0_11\,
      \mul_count_reg[2]_rep__0_12\ => \mul_count_reg[2]_rep__0_12\,
      \mul_count_reg[2]_rep__0_13\ => \mul_count_reg[2]_rep__0_13\,
      \mul_count_reg[2]_rep__0_14\ => \mul_count_reg[2]_rep__0_14\,
      \mul_count_reg[2]_rep__0_2\ => \mul_count_reg[2]_rep__0_2\,
      \mul_count_reg[2]_rep__0_3\ => \mul_count_reg[2]_rep__0_3\,
      \mul_count_reg[2]_rep__0_4\ => \mul_count_reg[2]_rep__0_4\,
      \mul_count_reg[2]_rep__0_5\ => \mul_count_reg[2]_rep__0_5\,
      \mul_count_reg[2]_rep__0_6\ => \mul_count_reg[2]_rep__0_6\,
      \mul_count_reg[2]_rep__0_7\ => \mul_count_reg[2]_rep__0_7\,
      \mul_count_reg[2]_rep__0_8\ => \mul_count_reg[2]_rep__0_8\,
      \mul_count_reg[2]_rep__0_9\ => \mul_count_reg[2]_rep__0_9\,
      \mul_count_reg[3]_rep__0\ => \^mul_count_reg[3]_rep__0\,
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      state_OBUF(1 downto 0) => state_OBUF(1 downto 0),
      \write_count_reg[0]\ => \write_count_reg[0]_15\,
      \write_count_reg[0]_0\ => \write_count_reg[0]_16\,
      \write_count_reg[0]_1\ => \write_count_reg[0]_17\,
      \write_count_reg[0]_10\ => \write_count_reg[0]_26\,
      \write_count_reg[0]_11\ => \write_count_reg[0]_27\,
      \write_count_reg[0]_12\ => \write_count_reg[0]_28\,
      \write_count_reg[0]_13\ => \write_count_reg[0]_29\,
      \write_count_reg[0]_14\ => \write_count_reg[0]_30\,
      \write_count_reg[0]_2\ => \write_count_reg[0]_18\,
      \write_count_reg[0]_3\ => \write_count_reg[0]_19\,
      \write_count_reg[0]_4\ => \write_count_reg[0]_20\,
      \write_count_reg[0]_5\ => \write_count_reg[0]_21\,
      \write_count_reg[0]_6\ => \write_count_reg[0]_22\,
      \write_count_reg[0]_7\ => \write_count_reg[0]_23\,
      \write_count_reg[0]_8\ => \write_count_reg[0]_24\,
      \write_count_reg[0]_9\ => \write_count_reg[0]_25\
    );
\loop_counter[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF40000FFFF"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \present_state__0\(0),
      I2 => \loop_counter_reg_n_0_[3]\,
      I3 => \loop_counter_reg_n_0_[2]\,
      I4 => \loop_counter_reg_n_0_[0]\,
      I5 => \loop_counter_reg_n_0_[1]\,
      O => loop_counter(0)
    );
\loop_counter[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF4FFBF0000"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \present_state__0\(0),
      I2 => \loop_counter_reg_n_0_[3]\,
      I3 => \loop_counter_reg_n_0_[2]\,
      I4 => \loop_counter_reg_n_0_[0]\,
      I5 => \loop_counter_reg_n_0_[1]\,
      O => loop_counter(1)
    );
\loop_counter[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \loop_counter_reg_n_0_[2]\,
      I1 => \loop_counter_reg_n_0_[1]\,
      I2 => \loop_counter_reg_n_0_[0]\,
      O => loop_counter(2)
    );
\loop_counter[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \^mul_count_reg[3]_rep__0\,
      I2 => \present_state__0\(0),
      O => \loop_counter[3]_i_1__2_n_0\
    );
\loop_counter[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F0F0F0B0F0F0"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \present_state__0\(0),
      I2 => \loop_counter_reg_n_0_[3]\,
      I3 => \loop_counter_reg_n_0_[1]\,
      I4 => \loop_counter_reg_n_0_[0]\,
      I5 => \loop_counter_reg_n_0_[2]\,
      O => loop_counter(3)
    );
\loop_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__2_n_0\,
      D => loop_counter(0),
      Q => \loop_counter_reg_n_0_[0]\,
      R => RST_IBUF
    );
\loop_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__2_n_0\,
      D => loop_counter(1),
      Q => \loop_counter_reg_n_0_[1]\,
      R => RST_IBUF
    );
\loop_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__2_n_0\,
      D => loop_counter(2),
      Q => \loop_counter_reg_n_0_[2]\,
      R => RST_IBUF
    );
\loop_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__2_n_0\,
      D => loop_counter(3),
      Q => \loop_counter_reg_n_0_[3]\,
      R => RST_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mmx_unit is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S1[1][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S1[2][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S1[3][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ACC_reg : out STD_LOGIC;
    ACC_reg_0 : out STD_LOGIC;
    ACC_reg_1 : out STD_LOGIC;
    ACC_reg_2 : out STD_LOGIC;
    ACC_reg_3 : out STD_LOGIC;
    ACC_reg_4 : out STD_LOGIC;
    ACC_reg_5 : out STD_LOGIC;
    ACC_reg_6 : out STD_LOGIC;
    ACC_reg_7 : out STD_LOGIC;
    ACC_reg_8 : out STD_LOGIC;
    ACC_reg_9 : out STD_LOGIC;
    ACC_reg_10 : out STD_LOGIC;
    ACC_reg_11 : out STD_LOGIC;
    ACC_reg_12 : out STD_LOGIC;
    ACC_reg_13 : out STD_LOGIC;
    ACC_reg_14 : out STD_LOGIC;
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    state_OBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \present_state_reg[1]\ : in STD_LOGIC;
    addr_in_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \input_vector[7][15]\ : in STD_LOGIC;
    \input_vector[6][15]\ : in STD_LOGIC;
    \input_vector[5][15]\ : in STD_LOGIC;
    \input_vector[4][15]\ : in STD_LOGIC;
    \input_vector[3][15]\ : in STD_LOGIC;
    \input_vector[2][15]\ : in STD_LOGIC;
    \mul_count_reg[1]_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \input_vector[1][15]\ : in STD_LOGIC;
    \input_vector[0][15]\ : in STD_LOGIC;
    \input_vector[7][14]\ : in STD_LOGIC;
    \input_vector[6][14]\ : in STD_LOGIC;
    \input_vector[5][14]\ : in STD_LOGIC;
    \input_vector[4][14]\ : in STD_LOGIC;
    \input_vector[3][14]\ : in STD_LOGIC;
    \input_vector[2][14]\ : in STD_LOGIC;
    \input_vector[1][14]\ : in STD_LOGIC;
    \input_vector[0][14]\ : in STD_LOGIC;
    \input_vector[7][13]\ : in STD_LOGIC;
    \input_vector[6][13]\ : in STD_LOGIC;
    \input_vector[5][13]\ : in STD_LOGIC;
    \input_vector[4][13]\ : in STD_LOGIC;
    \input_vector[3][13]\ : in STD_LOGIC;
    \input_vector[2][13]\ : in STD_LOGIC;
    \input_vector[1][13]\ : in STD_LOGIC;
    \input_vector[0][13]\ : in STD_LOGIC;
    \input_vector[7][12]\ : in STD_LOGIC;
    \input_vector[6][12]\ : in STD_LOGIC;
    \input_vector[5][12]\ : in STD_LOGIC;
    \input_vector[4][12]\ : in STD_LOGIC;
    \input_vector[3][12]\ : in STD_LOGIC;
    \input_vector[2][12]\ : in STD_LOGIC;
    \input_vector[1][12]\ : in STD_LOGIC;
    \input_vector[0][12]\ : in STD_LOGIC;
    \input_vector[7][11]\ : in STD_LOGIC;
    \input_vector[6][11]\ : in STD_LOGIC;
    \input_vector[5][11]\ : in STD_LOGIC;
    \input_vector[4][11]\ : in STD_LOGIC;
    \input_vector[3][11]\ : in STD_LOGIC;
    \input_vector[2][11]\ : in STD_LOGIC;
    \input_vector[1][11]\ : in STD_LOGIC;
    \input_vector[0][11]\ : in STD_LOGIC;
    \input_vector[7][10]\ : in STD_LOGIC;
    \input_vector[6][10]\ : in STD_LOGIC;
    \input_vector[5][10]\ : in STD_LOGIC;
    \input_vector[4][10]\ : in STD_LOGIC;
    \input_vector[3][10]\ : in STD_LOGIC;
    \input_vector[2][10]\ : in STD_LOGIC;
    \input_vector[1][10]\ : in STD_LOGIC;
    \input_vector[0][10]\ : in STD_LOGIC;
    \input_vector[7][9]\ : in STD_LOGIC;
    \input_vector[6][9]\ : in STD_LOGIC;
    \input_vector[5][9]\ : in STD_LOGIC;
    \input_vector[4][9]\ : in STD_LOGIC;
    \input_vector[3][9]\ : in STD_LOGIC;
    \input_vector[2][9]\ : in STD_LOGIC;
    \input_vector[1][9]\ : in STD_LOGIC;
    \input_vector[0][9]\ : in STD_LOGIC;
    \input_vector[7][8]\ : in STD_LOGIC;
    \input_vector[6][8]\ : in STD_LOGIC;
    \input_vector[5][8]\ : in STD_LOGIC;
    \input_vector[4][8]\ : in STD_LOGIC;
    \input_vector[3][8]\ : in STD_LOGIC;
    \input_vector[2][8]\ : in STD_LOGIC;
    \input_vector[1][8]\ : in STD_LOGIC;
    \input_vector[0][8]\ : in STD_LOGIC;
    \input_vector[7][7]\ : in STD_LOGIC;
    \input_vector[6][7]\ : in STD_LOGIC;
    \input_vector[5][7]\ : in STD_LOGIC;
    \input_vector[4][7]\ : in STD_LOGIC;
    \input_vector[3][7]\ : in STD_LOGIC;
    \input_vector[2][7]\ : in STD_LOGIC;
    \input_vector[1][7]\ : in STD_LOGIC;
    \input_vector[0][7]\ : in STD_LOGIC;
    \input_vector[7][6]\ : in STD_LOGIC;
    \input_vector[6][6]\ : in STD_LOGIC;
    \input_vector[5][6]\ : in STD_LOGIC;
    \input_vector[4][6]\ : in STD_LOGIC;
    \input_vector[3][6]\ : in STD_LOGIC;
    \input_vector[2][6]\ : in STD_LOGIC;
    \input_vector[1][6]\ : in STD_LOGIC;
    \input_vector[0][6]\ : in STD_LOGIC;
    \input_vector[7][5]\ : in STD_LOGIC;
    \input_vector[6][5]\ : in STD_LOGIC;
    \input_vector[5][5]\ : in STD_LOGIC;
    \input_vector[4][5]\ : in STD_LOGIC;
    \input_vector[3][5]\ : in STD_LOGIC;
    \input_vector[2][5]\ : in STD_LOGIC;
    \input_vector[1][5]\ : in STD_LOGIC;
    \input_vector[0][5]\ : in STD_LOGIC;
    \input_vector[7][4]\ : in STD_LOGIC;
    \input_vector[6][4]\ : in STD_LOGIC;
    \input_vector[5][4]\ : in STD_LOGIC;
    \input_vector[4][4]\ : in STD_LOGIC;
    \input_vector[3][4]\ : in STD_LOGIC;
    \input_vector[2][4]\ : in STD_LOGIC;
    \input_vector[1][4]\ : in STD_LOGIC;
    \input_vector[0][4]\ : in STD_LOGIC;
    \input_vector[7][3]\ : in STD_LOGIC;
    \input_vector[6][3]\ : in STD_LOGIC;
    \input_vector[5][3]\ : in STD_LOGIC;
    \input_vector[4][3]\ : in STD_LOGIC;
    \input_vector[3][3]\ : in STD_LOGIC;
    \input_vector[2][3]\ : in STD_LOGIC;
    \input_vector[1][3]\ : in STD_LOGIC;
    \input_vector[0][3]\ : in STD_LOGIC;
    \input_vector[7][2]\ : in STD_LOGIC;
    \input_vector[6][2]\ : in STD_LOGIC;
    \input_vector[5][2]\ : in STD_LOGIC;
    \input_vector[4][2]\ : in STD_LOGIC;
    \input_vector[3][2]\ : in STD_LOGIC;
    \input_vector[2][2]\ : in STD_LOGIC;
    \input_vector[1][2]\ : in STD_LOGIC;
    \input_vector[0][2]\ : in STD_LOGIC;
    \input_vector[7][1]\ : in STD_LOGIC;
    \input_vector[6][1]\ : in STD_LOGIC;
    \input_vector[5][1]\ : in STD_LOGIC;
    \input_vector[4][1]\ : in STD_LOGIC;
    \input_vector[3][1]\ : in STD_LOGIC;
    \input_vector[2][1]\ : in STD_LOGIC;
    \input_vector[1][1]\ : in STD_LOGIC;
    \input_vector[0][1]\ : in STD_LOGIC;
    \input_vector[7][0]\ : in STD_LOGIC;
    \input_vector[6][0]\ : in STD_LOGIC;
    \input_vector[5][0]\ : in STD_LOGIC;
    \input_vector[4][0]\ : in STD_LOGIC;
    \input_vector[3][0]\ : in STD_LOGIC;
    \input_vector[2][0]\ : in STD_LOGIC;
    \input_vector[1][0]\ : in STD_LOGIC;
    \input_vector[0][0]\ : in STD_LOGIC;
    \write_count_reg[0]_rep\ : in STD_LOGIC;
    \write_count_reg[0]_rep_0\ : in STD_LOGIC;
    \write_count_reg[0]_rep_1\ : in STD_LOGIC;
    \write_count_reg[0]_rep_2\ : in STD_LOGIC;
    \write_count_reg[0]_rep_3\ : in STD_LOGIC;
    \write_count_reg[0]_rep_4\ : in STD_LOGIC;
    \write_count_reg[0]_rep_5\ : in STD_LOGIC;
    \write_count_reg[0]_rep_6\ : in STD_LOGIC;
    \write_count_reg[0]_rep_7\ : in STD_LOGIC;
    \write_count_reg[0]_rep_8\ : in STD_LOGIC;
    \write_count_reg[0]_rep_9\ : in STD_LOGIC;
    \write_count_reg[0]_rep_10\ : in STD_LOGIC;
    \write_count_reg[0]_rep_11\ : in STD_LOGIC;
    \write_count_reg[0]_rep_12\ : in STD_LOGIC;
    \write_count_reg[0]_rep_13\ : in STD_LOGIC;
    \write_count_reg[0]_rep_14\ : in STD_LOGIC;
    \write_count_reg[0]\ : in STD_LOGIC;
    \write_count_reg[0]_0\ : in STD_LOGIC;
    \write_count_reg[0]_1\ : in STD_LOGIC;
    \write_count_reg[0]_2\ : in STD_LOGIC;
    \write_count_reg[0]_3\ : in STD_LOGIC;
    \write_count_reg[0]_4\ : in STD_LOGIC;
    \write_count_reg[0]_5\ : in STD_LOGIC;
    \write_count_reg[0]_6\ : in STD_LOGIC;
    \write_count_reg[0]_7\ : in STD_LOGIC;
    \write_count_reg[0]_8\ : in STD_LOGIC;
    \write_count_reg[0]_9\ : in STD_LOGIC;
    \write_count_reg[0]_10\ : in STD_LOGIC;
    \write_count_reg[0]_11\ : in STD_LOGIC;
    \write_count_reg[0]_12\ : in STD_LOGIC;
    \write_count_reg[0]_13\ : in STD_LOGIC;
    \write_count_reg[0]_14\ : in STD_LOGIC;
    \write_count_reg[0]_rep_15\ : in STD_LOGIC;
    \write_count_reg[0]_rep_16\ : in STD_LOGIC;
    \write_count_reg[0]_rep_17\ : in STD_LOGIC;
    \write_count_reg[0]_rep_18\ : in STD_LOGIC;
    \write_count_reg[0]_rep_19\ : in STD_LOGIC;
    \write_count_reg[0]_rep_20\ : in STD_LOGIC;
    \write_count_reg[0]_rep_21\ : in STD_LOGIC;
    \write_count_reg[0]_rep_22\ : in STD_LOGIC;
    \write_count_reg[0]_rep_23\ : in STD_LOGIC;
    \write_count_reg[0]_rep_24\ : in STD_LOGIC;
    \write_count_reg[0]_rep_25\ : in STD_LOGIC;
    \write_count_reg[0]_rep_26\ : in STD_LOGIC;
    \write_count_reg[0]_rep_27\ : in STD_LOGIC;
    \write_count_reg[0]_rep_28\ : in STD_LOGIC;
    \write_count_reg[0]_rep_29\ : in STD_LOGIC;
    \write_count_reg[0]_rep_30\ : in STD_LOGIC;
    \write_count_reg[0]_15\ : in STD_LOGIC;
    \write_count_reg[0]_16\ : in STD_LOGIC;
    \write_count_reg[0]_17\ : in STD_LOGIC;
    \write_count_reg[0]_18\ : in STD_LOGIC;
    \write_count_reg[0]_19\ : in STD_LOGIC;
    \write_count_reg[0]_20\ : in STD_LOGIC;
    \write_count_reg[0]_21\ : in STD_LOGIC;
    \write_count_reg[0]_22\ : in STD_LOGIC;
    \write_count_reg[0]_23\ : in STD_LOGIC;
    \write_count_reg[0]_24\ : in STD_LOGIC;
    \write_count_reg[0]_25\ : in STD_LOGIC;
    \write_count_reg[0]_26\ : in STD_LOGIC;
    \write_count_reg[0]_27\ : in STD_LOGIC;
    \write_count_reg[0]_28\ : in STD_LOGIC;
    \write_count_reg[0]_29\ : in STD_LOGIC;
    \write_count_reg[0]_30\ : in STD_LOGIC
  );
end mmx_unit;

architecture STRUCTURE of mmx_unit is
  signal \^acc_reg\ : STD_LOGIC;
  signal \^acc_reg_0\ : STD_LOGIC;
  signal \^acc_reg_1\ : STD_LOGIC;
  signal \^acc_reg_10\ : STD_LOGIC;
  signal \^acc_reg_11\ : STD_LOGIC;
  signal \^acc_reg_12\ : STD_LOGIC;
  signal \^acc_reg_13\ : STD_LOGIC;
  signal \^acc_reg_14\ : STD_LOGIC;
  signal \^acc_reg_2\ : STD_LOGIC;
  signal \^acc_reg_3\ : STD_LOGIC;
  signal \^acc_reg_4\ : STD_LOGIC;
  signal \^acc_reg_5\ : STD_LOGIC;
  signal \^acc_reg_6\ : STD_LOGIC;
  signal \^acc_reg_7\ : STD_LOGIC;
  signal \^acc_reg_8\ : STD_LOGIC;
  signal \^acc_reg_9\ : STD_LOGIC;
  signal CE_common_i_1_n_0 : STD_LOGIC;
  signal CE_common_reg_n_0 : STD_LOGIC;
  signal \FSM_sequential_present_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_4_n_0\ : STD_LOGIC;
  signal loop_counter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \loop_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \present_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \present_state__0\ : signal is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_present_state[1]_i_4\ : label is "soft_lutpair99";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_present_state_reg[0]\ : label is "iSTATE:11,iSTATE0:00,iSTATE1:10,iSTATE2:01";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_present_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_present_state_reg[1]\ : label is "iSTATE:11,iSTATE0:00,iSTATE1:10,iSTATE2:01";
  attribute KEEP of \FSM_sequential_present_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \loop_counter[2]_i_1__0\ : label is "soft_lutpair99";
begin
  ACC_reg <= \^acc_reg\;
  ACC_reg_0 <= \^acc_reg_0\;
  ACC_reg_1 <= \^acc_reg_1\;
  ACC_reg_10 <= \^acc_reg_10\;
  ACC_reg_11 <= \^acc_reg_11\;
  ACC_reg_12 <= \^acc_reg_12\;
  ACC_reg_13 <= \^acc_reg_13\;
  ACC_reg_14 <= \^acc_reg_14\;
  ACC_reg_2 <= \^acc_reg_2\;
  ACC_reg_3 <= \^acc_reg_3\;
  ACC_reg_4 <= \^acc_reg_4\;
  ACC_reg_5 <= \^acc_reg_5\;
  ACC_reg_6 <= \^acc_reg_6\;
  ACC_reg_7 <= \^acc_reg_7\;
  ACC_reg_8 <= \^acc_reg_8\;
  ACC_reg_9 <= \^acc_reg_9\;
CE_common_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002AAA2A"
    )
        port map (
      I0 => CE_common_reg_n_0,
      I1 => \present_state__0\(0),
      I2 => \FSM_sequential_present_state[1]_i_3_n_0\,
      I3 => \present_state__0\(1),
      I4 => \FSM_sequential_present_state[1]_i_2_n_0\,
      O => CE_common_i_1_n_0
    );
CE_common_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => CE_common_i_1_n_0,
      Q => CE_common_reg_n_0,
      S => RST_IBUF
    );
\FSM_sequential_present_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \present_state_reg[1]\,
      I1 => \present_state__0\(0),
      I2 => \FSM_sequential_present_state[1]_i_3_n_0\,
      I3 => \present_state__0\(1),
      I4 => \FSM_sequential_present_state[1]_i_2_n_0\,
      I5 => \present_state__0\(0),
      O => \FSM_sequential_present_state[0]_i_1_n_0\
    );
\FSM_sequential_present_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFB888B888"
    )
        port map (
      I0 => \FSM_sequential_present_state[1]_i_2_n_0\,
      I1 => \present_state__0\(1),
      I2 => \FSM_sequential_present_state[1]_i_3_n_0\,
      I3 => \present_state__0\(0),
      I4 => \present_state_reg[1]\,
      I5 => \present_state__0\(1),
      O => \FSM_sequential_present_state[1]_i_1_n_0\
    );
\FSM_sequential_present_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => state_OBUF(1),
      I1 => \loop_counter_reg_n_0_[3]\,
      I2 => \FSM_sequential_present_state[1]_i_4_n_0\,
      I3 => \loop_counter_reg_n_0_[2]\,
      I4 => state_OBUF(0),
      I5 => \present_state__0\(0),
      O => \FSM_sequential_present_state[1]_i_2_n_0\
    );
\FSM_sequential_present_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => state_OBUF(0),
      I1 => \loop_counter_reg_n_0_[2]\,
      I2 => \loop_counter_reg_n_0_[0]\,
      I3 => \loop_counter_reg_n_0_[1]\,
      I4 => \loop_counter_reg_n_0_[3]\,
      I5 => state_OBUF(1),
      O => \FSM_sequential_present_state[1]_i_3_n_0\
    );
\FSM_sequential_present_state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop_counter_reg_n_0_[1]\,
      I1 => \loop_counter_reg_n_0_[0]\,
      O => \FSM_sequential_present_state[1]_i_4_n_0\
    );
\FSM_sequential_present_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \FSM_sequential_present_state[0]_i_1_n_0\,
      Q => \present_state__0\(0),
      R => RST_IBUF
    );
\FSM_sequential_present_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \FSM_sequential_present_state[1]_i_1_n_0\,
      Q => \present_state__0\(1),
      R => RST_IBUF
    );
\generate_mac_units[0].mul0\: entity work.simple_multiplier_19
     port map (
      ACC_reg_0 => \^acc_reg\,
      ACC_reg_1 => \^acc_reg_0\,
      ACC_reg_10 => \^acc_reg_9\,
      ACC_reg_11 => \^acc_reg_10\,
      ACC_reg_12 => \^acc_reg_11\,
      ACC_reg_13 => \^acc_reg_12\,
      ACC_reg_14 => \^acc_reg_13\,
      ACC_reg_15 => \^acc_reg_14\,
      ACC_reg_2 => \^acc_reg_1\,
      ACC_reg_3 => \^acc_reg_2\,
      ACC_reg_4 => \^acc_reg_3\,
      ACC_reg_5 => \^acc_reg_4\,
      ACC_reg_6 => \^acc_reg_5\,
      ACC_reg_7 => \^acc_reg_6\,
      ACC_reg_8 => \^acc_reg_7\,
      ACC_reg_9 => \^acc_reg_8\,
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      P(32 downto 0) => P(32 downto 0),
      RST_IBUF => RST_IBUF,
      addr_in_1(2 downto 0) => addr_in_1(2 downto 0),
      \input_vector[0][0]\ => \input_vector[0][0]\,
      \input_vector[0][10]\ => \input_vector[0][10]\,
      \input_vector[0][11]\ => \input_vector[0][11]\,
      \input_vector[0][12]\ => \input_vector[0][12]\,
      \input_vector[0][13]\ => \input_vector[0][13]\,
      \input_vector[0][14]\ => \input_vector[0][14]\,
      \input_vector[0][15]\ => \input_vector[0][15]\,
      \input_vector[0][1]\ => \input_vector[0][1]\,
      \input_vector[0][2]\ => \input_vector[0][2]\,
      \input_vector[0][3]\ => \input_vector[0][3]\,
      \input_vector[0][4]\ => \input_vector[0][4]\,
      \input_vector[0][5]\ => \input_vector[0][5]\,
      \input_vector[0][6]\ => \input_vector[0][6]\,
      \input_vector[0][7]\ => \input_vector[0][7]\,
      \input_vector[0][8]\ => \input_vector[0][8]\,
      \input_vector[0][9]\ => \input_vector[0][9]\,
      \input_vector[1][0]\ => \input_vector[1][0]\,
      \input_vector[1][10]\ => \input_vector[1][10]\,
      \input_vector[1][11]\ => \input_vector[1][11]\,
      \input_vector[1][12]\ => \input_vector[1][12]\,
      \input_vector[1][13]\ => \input_vector[1][13]\,
      \input_vector[1][14]\ => \input_vector[1][14]\,
      \input_vector[1][15]\ => \input_vector[1][15]\,
      \input_vector[1][1]\ => \input_vector[1][1]\,
      \input_vector[1][2]\ => \input_vector[1][2]\,
      \input_vector[1][3]\ => \input_vector[1][3]\,
      \input_vector[1][4]\ => \input_vector[1][4]\,
      \input_vector[1][5]\ => \input_vector[1][5]\,
      \input_vector[1][6]\ => \input_vector[1][6]\,
      \input_vector[1][7]\ => \input_vector[1][7]\,
      \input_vector[1][8]\ => \input_vector[1][8]\,
      \input_vector[1][9]\ => \input_vector[1][9]\,
      \input_vector[2][0]\ => \input_vector[2][0]\,
      \input_vector[2][10]\ => \input_vector[2][10]\,
      \input_vector[2][11]\ => \input_vector[2][11]\,
      \input_vector[2][12]\ => \input_vector[2][12]\,
      \input_vector[2][13]\ => \input_vector[2][13]\,
      \input_vector[2][14]\ => \input_vector[2][14]\,
      \input_vector[2][15]\ => \input_vector[2][15]\,
      \input_vector[2][1]\ => \input_vector[2][1]\,
      \input_vector[2][2]\ => \input_vector[2][2]\,
      \input_vector[2][3]\ => \input_vector[2][3]\,
      \input_vector[2][4]\ => \input_vector[2][4]\,
      \input_vector[2][5]\ => \input_vector[2][5]\,
      \input_vector[2][6]\ => \input_vector[2][6]\,
      \input_vector[2][7]\ => \input_vector[2][7]\,
      \input_vector[2][8]\ => \input_vector[2][8]\,
      \input_vector[2][9]\ => \input_vector[2][9]\,
      \input_vector[3][0]\ => \input_vector[3][0]\,
      \input_vector[3][10]\ => \input_vector[3][10]\,
      \input_vector[3][11]\ => \input_vector[3][11]\,
      \input_vector[3][12]\ => \input_vector[3][12]\,
      \input_vector[3][13]\ => \input_vector[3][13]\,
      \input_vector[3][14]\ => \input_vector[3][14]\,
      \input_vector[3][15]\ => \input_vector[3][15]\,
      \input_vector[3][1]\ => \input_vector[3][1]\,
      \input_vector[3][2]\ => \input_vector[3][2]\,
      \input_vector[3][3]\ => \input_vector[3][3]\,
      \input_vector[3][4]\ => \input_vector[3][4]\,
      \input_vector[3][5]\ => \input_vector[3][5]\,
      \input_vector[3][6]\ => \input_vector[3][6]\,
      \input_vector[3][7]\ => \input_vector[3][7]\,
      \input_vector[3][8]\ => \input_vector[3][8]\,
      \input_vector[3][9]\ => \input_vector[3][9]\,
      \input_vector[4][0]\ => \input_vector[4][0]\,
      \input_vector[4][10]\ => \input_vector[4][10]\,
      \input_vector[4][11]\ => \input_vector[4][11]\,
      \input_vector[4][12]\ => \input_vector[4][12]\,
      \input_vector[4][13]\ => \input_vector[4][13]\,
      \input_vector[4][14]\ => \input_vector[4][14]\,
      \input_vector[4][15]\ => \input_vector[4][15]\,
      \input_vector[4][1]\ => \input_vector[4][1]\,
      \input_vector[4][2]\ => \input_vector[4][2]\,
      \input_vector[4][3]\ => \input_vector[4][3]\,
      \input_vector[4][4]\ => \input_vector[4][4]\,
      \input_vector[4][5]\ => \input_vector[4][5]\,
      \input_vector[4][6]\ => \input_vector[4][6]\,
      \input_vector[4][7]\ => \input_vector[4][7]\,
      \input_vector[4][8]\ => \input_vector[4][8]\,
      \input_vector[4][9]\ => \input_vector[4][9]\,
      \input_vector[5][0]\ => \input_vector[5][0]\,
      \input_vector[5][10]\ => \input_vector[5][10]\,
      \input_vector[5][11]\ => \input_vector[5][11]\,
      \input_vector[5][12]\ => \input_vector[5][12]\,
      \input_vector[5][13]\ => \input_vector[5][13]\,
      \input_vector[5][14]\ => \input_vector[5][14]\,
      \input_vector[5][15]\ => \input_vector[5][15]\,
      \input_vector[5][1]\ => \input_vector[5][1]\,
      \input_vector[5][2]\ => \input_vector[5][2]\,
      \input_vector[5][3]\ => \input_vector[5][3]\,
      \input_vector[5][4]\ => \input_vector[5][4]\,
      \input_vector[5][5]\ => \input_vector[5][5]\,
      \input_vector[5][6]\ => \input_vector[5][6]\,
      \input_vector[5][7]\ => \input_vector[5][7]\,
      \input_vector[5][8]\ => \input_vector[5][8]\,
      \input_vector[5][9]\ => \input_vector[5][9]\,
      \input_vector[6][0]\ => \input_vector[6][0]\,
      \input_vector[6][10]\ => \input_vector[6][10]\,
      \input_vector[6][11]\ => \input_vector[6][11]\,
      \input_vector[6][12]\ => \input_vector[6][12]\,
      \input_vector[6][13]\ => \input_vector[6][13]\,
      \input_vector[6][14]\ => \input_vector[6][14]\,
      \input_vector[6][15]\ => \input_vector[6][15]\,
      \input_vector[6][1]\ => \input_vector[6][1]\,
      \input_vector[6][2]\ => \input_vector[6][2]\,
      \input_vector[6][3]\ => \input_vector[6][3]\,
      \input_vector[6][4]\ => \input_vector[6][4]\,
      \input_vector[6][5]\ => \input_vector[6][5]\,
      \input_vector[6][6]\ => \input_vector[6][6]\,
      \input_vector[6][7]\ => \input_vector[6][7]\,
      \input_vector[6][8]\ => \input_vector[6][8]\,
      \input_vector[6][9]\ => \input_vector[6][9]\,
      \input_vector[7][0]\ => \input_vector[7][0]\,
      \input_vector[7][10]\ => \input_vector[7][10]\,
      \input_vector[7][11]\ => \input_vector[7][11]\,
      \input_vector[7][12]\ => \input_vector[7][12]\,
      \input_vector[7][13]\ => \input_vector[7][13]\,
      \input_vector[7][14]\ => \input_vector[7][14]\,
      \input_vector[7][15]\ => \input_vector[7][15]\,
      \input_vector[7][1]\ => \input_vector[7][1]\,
      \input_vector[7][2]\ => \input_vector[7][2]\,
      \input_vector[7][3]\ => \input_vector[7][3]\,
      \input_vector[7][4]\ => \input_vector[7][4]\,
      \input_vector[7][5]\ => \input_vector[7][5]\,
      \input_vector[7][6]\ => \input_vector[7][6]\,
      \input_vector[7][7]\ => \input_vector[7][7]\,
      \input_vector[7][8]\ => \input_vector[7][8]\,
      \input_vector[7][9]\ => \input_vector[7][9]\,
      \mul_count_reg[1]_rep__0\(0) => \mul_count_reg[1]_rep__0\(0),
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      \write_count_reg[0]_rep\ => \write_count_reg[0]_rep\,
      \write_count_reg[0]_rep_0\ => \write_count_reg[0]_rep_0\,
      \write_count_reg[0]_rep_1\ => \write_count_reg[0]_rep_1\,
      \write_count_reg[0]_rep_10\ => \write_count_reg[0]_rep_10\,
      \write_count_reg[0]_rep_11\ => \write_count_reg[0]_rep_11\,
      \write_count_reg[0]_rep_12\ => \write_count_reg[0]_rep_12\,
      \write_count_reg[0]_rep_13\ => \write_count_reg[0]_rep_13\,
      \write_count_reg[0]_rep_14\ => \write_count_reg[0]_rep_14\,
      \write_count_reg[0]_rep_2\ => \write_count_reg[0]_rep_2\,
      \write_count_reg[0]_rep_3\ => \write_count_reg[0]_rep_3\,
      \write_count_reg[0]_rep_4\ => \write_count_reg[0]_rep_4\,
      \write_count_reg[0]_rep_5\ => \write_count_reg[0]_rep_5\,
      \write_count_reg[0]_rep_6\ => \write_count_reg[0]_rep_6\,
      \write_count_reg[0]_rep_7\ => \write_count_reg[0]_rep_7\,
      \write_count_reg[0]_rep_8\ => \write_count_reg[0]_rep_8\,
      \write_count_reg[0]_rep_9\ => \write_count_reg[0]_rep_9\
    );
\generate_mac_units[1].mul0\: entity work.simple_multiplier_20
     port map (
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RST_IBUF => RST_IBUF,
      \S1[1][32]\(32 downto 0) => \S1[1][32]\(32 downto 0),
      \mul_count_reg[2]_rep__0\ => \^acc_reg\,
      \mul_count_reg[2]_rep__0_0\ => \^acc_reg_0\,
      \mul_count_reg[2]_rep__0_1\ => \^acc_reg_1\,
      \mul_count_reg[2]_rep__0_10\ => \^acc_reg_10\,
      \mul_count_reg[2]_rep__0_11\ => \^acc_reg_11\,
      \mul_count_reg[2]_rep__0_12\ => \^acc_reg_12\,
      \mul_count_reg[2]_rep__0_13\ => \^acc_reg_13\,
      \mul_count_reg[2]_rep__0_14\ => \^acc_reg_14\,
      \mul_count_reg[2]_rep__0_2\ => \^acc_reg_2\,
      \mul_count_reg[2]_rep__0_3\ => \^acc_reg_3\,
      \mul_count_reg[2]_rep__0_4\ => \^acc_reg_4\,
      \mul_count_reg[2]_rep__0_5\ => \^acc_reg_5\,
      \mul_count_reg[2]_rep__0_6\ => \^acc_reg_6\,
      \mul_count_reg[2]_rep__0_7\ => \^acc_reg_7\,
      \mul_count_reg[2]_rep__0_8\ => \^acc_reg_8\,
      \mul_count_reg[2]_rep__0_9\ => \^acc_reg_9\,
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      \write_count_reg[0]\ => \write_count_reg[0]\,
      \write_count_reg[0]_0\ => \write_count_reg[0]_0\,
      \write_count_reg[0]_1\ => \write_count_reg[0]_1\,
      \write_count_reg[0]_10\ => \write_count_reg[0]_10\,
      \write_count_reg[0]_11\ => \write_count_reg[0]_11\,
      \write_count_reg[0]_12\ => \write_count_reg[0]_12\,
      \write_count_reg[0]_13\ => \write_count_reg[0]_13\,
      \write_count_reg[0]_14\ => \write_count_reg[0]_14\,
      \write_count_reg[0]_2\ => \write_count_reg[0]_2\,
      \write_count_reg[0]_3\ => \write_count_reg[0]_3\,
      \write_count_reg[0]_4\ => \write_count_reg[0]_4\,
      \write_count_reg[0]_5\ => \write_count_reg[0]_5\,
      \write_count_reg[0]_6\ => \write_count_reg[0]_6\,
      \write_count_reg[0]_7\ => \write_count_reg[0]_7\,
      \write_count_reg[0]_8\ => \write_count_reg[0]_8\,
      \write_count_reg[0]_9\ => \write_count_reg[0]_9\
    );
\generate_mac_units[2].mul0\: entity work.simple_multiplier_21
     port map (
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RST_IBUF => RST_IBUF,
      \S1[2][32]\(32 downto 0) => \S1[2][32]\(32 downto 0),
      \mul_count_reg[2]_rep__0\ => \^acc_reg\,
      \mul_count_reg[2]_rep__0_0\ => \^acc_reg_0\,
      \mul_count_reg[2]_rep__0_1\ => \^acc_reg_1\,
      \mul_count_reg[2]_rep__0_10\ => \^acc_reg_10\,
      \mul_count_reg[2]_rep__0_11\ => \^acc_reg_11\,
      \mul_count_reg[2]_rep__0_12\ => \^acc_reg_12\,
      \mul_count_reg[2]_rep__0_13\ => \^acc_reg_13\,
      \mul_count_reg[2]_rep__0_14\ => \^acc_reg_14\,
      \mul_count_reg[2]_rep__0_2\ => \^acc_reg_2\,
      \mul_count_reg[2]_rep__0_3\ => \^acc_reg_3\,
      \mul_count_reg[2]_rep__0_4\ => \^acc_reg_4\,
      \mul_count_reg[2]_rep__0_5\ => \^acc_reg_5\,
      \mul_count_reg[2]_rep__0_6\ => \^acc_reg_6\,
      \mul_count_reg[2]_rep__0_7\ => \^acc_reg_7\,
      \mul_count_reg[2]_rep__0_8\ => \^acc_reg_8\,
      \mul_count_reg[2]_rep__0_9\ => \^acc_reg_9\,
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      \write_count_reg[0]_rep\ => \write_count_reg[0]_rep_15\,
      \write_count_reg[0]_rep_0\ => \write_count_reg[0]_rep_16\,
      \write_count_reg[0]_rep_1\ => \write_count_reg[0]_rep_17\,
      \write_count_reg[0]_rep_10\ => \write_count_reg[0]_rep_26\,
      \write_count_reg[0]_rep_11\ => \write_count_reg[0]_rep_27\,
      \write_count_reg[0]_rep_12\ => \write_count_reg[0]_rep_28\,
      \write_count_reg[0]_rep_13\ => \write_count_reg[0]_rep_29\,
      \write_count_reg[0]_rep_14\ => \write_count_reg[0]_rep_30\,
      \write_count_reg[0]_rep_2\ => \write_count_reg[0]_rep_18\,
      \write_count_reg[0]_rep_3\ => \write_count_reg[0]_rep_19\,
      \write_count_reg[0]_rep_4\ => \write_count_reg[0]_rep_20\,
      \write_count_reg[0]_rep_5\ => \write_count_reg[0]_rep_21\,
      \write_count_reg[0]_rep_6\ => \write_count_reg[0]_rep_22\,
      \write_count_reg[0]_rep_7\ => \write_count_reg[0]_rep_23\,
      \write_count_reg[0]_rep_8\ => \write_count_reg[0]_rep_24\,
      \write_count_reg[0]_rep_9\ => \write_count_reg[0]_rep_25\
    );
\generate_mac_units[3].mul0\: entity work.simple_multiplier_22
     port map (
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RST_IBUF => RST_IBUF,
      \S1[3][32]\(32 downto 0) => \S1[3][32]\(32 downto 0),
      \mul_count_reg[2]_rep__0\ => \^acc_reg\,
      \mul_count_reg[2]_rep__0_0\ => \^acc_reg_0\,
      \mul_count_reg[2]_rep__0_1\ => \^acc_reg_1\,
      \mul_count_reg[2]_rep__0_10\ => \^acc_reg_10\,
      \mul_count_reg[2]_rep__0_11\ => \^acc_reg_11\,
      \mul_count_reg[2]_rep__0_12\ => \^acc_reg_12\,
      \mul_count_reg[2]_rep__0_13\ => \^acc_reg_13\,
      \mul_count_reg[2]_rep__0_14\ => \^acc_reg_14\,
      \mul_count_reg[2]_rep__0_2\ => \^acc_reg_2\,
      \mul_count_reg[2]_rep__0_3\ => \^acc_reg_3\,
      \mul_count_reg[2]_rep__0_4\ => \^acc_reg_4\,
      \mul_count_reg[2]_rep__0_5\ => \^acc_reg_5\,
      \mul_count_reg[2]_rep__0_6\ => \^acc_reg_6\,
      \mul_count_reg[2]_rep__0_7\ => \^acc_reg_7\,
      \mul_count_reg[2]_rep__0_8\ => \^acc_reg_8\,
      \mul_count_reg[2]_rep__0_9\ => \^acc_reg_9\,
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      \write_count_reg[0]\ => \write_count_reg[0]_15\,
      \write_count_reg[0]_0\ => \write_count_reg[0]_16\,
      \write_count_reg[0]_1\ => \write_count_reg[0]_17\,
      \write_count_reg[0]_10\ => \write_count_reg[0]_26\,
      \write_count_reg[0]_11\ => \write_count_reg[0]_27\,
      \write_count_reg[0]_12\ => \write_count_reg[0]_28\,
      \write_count_reg[0]_13\ => \write_count_reg[0]_29\,
      \write_count_reg[0]_14\ => \write_count_reg[0]_30\,
      \write_count_reg[0]_2\ => \write_count_reg[0]_18\,
      \write_count_reg[0]_3\ => \write_count_reg[0]_19\,
      \write_count_reg[0]_4\ => \write_count_reg[0]_20\,
      \write_count_reg[0]_5\ => \write_count_reg[0]_21\,
      \write_count_reg[0]_6\ => \write_count_reg[0]_22\,
      \write_count_reg[0]_7\ => \write_count_reg[0]_23\,
      \write_count_reg[0]_8\ => \write_count_reg[0]_24\,
      \write_count_reg[0]_9\ => \write_count_reg[0]_25\
    );
\loop_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF40000FFFF"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \present_state__0\(0),
      I2 => \loop_counter_reg_n_0_[3]\,
      I3 => \loop_counter_reg_n_0_[2]\,
      I4 => \loop_counter_reg_n_0_[0]\,
      I5 => \loop_counter_reg_n_0_[1]\,
      O => loop_counter(0)
    );
\loop_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF4FFBF0000"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \present_state__0\(0),
      I2 => \loop_counter_reg_n_0_[3]\,
      I3 => \loop_counter_reg_n_0_[2]\,
      I4 => \loop_counter_reg_n_0_[0]\,
      I5 => \loop_counter_reg_n_0_[1]\,
      O => loop_counter(1)
    );
\loop_counter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \loop_counter_reg_n_0_[2]\,
      I1 => \loop_counter_reg_n_0_[1]\,
      I2 => \loop_counter_reg_n_0_[0]\,
      O => loop_counter(2)
    );
\loop_counter[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \present_state_reg[1]\,
      I2 => \present_state__0\(0),
      O => \loop_counter[3]_i_1__0_n_0\
    );
\loop_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F0F0F0B0F0F0"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \present_state__0\(0),
      I2 => \loop_counter_reg_n_0_[3]\,
      I3 => \loop_counter_reg_n_0_[1]\,
      I4 => \loop_counter_reg_n_0_[0]\,
      I5 => \loop_counter_reg_n_0_[2]\,
      O => loop_counter(3)
    );
\loop_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__0_n_0\,
      D => loop_counter(0),
      Q => \loop_counter_reg_n_0_[0]\,
      R => RST_IBUF
    );
\loop_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__0_n_0\,
      D => loop_counter(1),
      Q => \loop_counter_reg_n_0_[1]\,
      R => RST_IBUF
    );
\loop_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__0_n_0\,
      D => loop_counter(2),
      Q => \loop_counter_reg_n_0_[2]\,
      R => RST_IBUF
    );
\loop_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__0_n_0\,
      D => loop_counter(3),
      Q => \loop_counter_reg_n_0_[3]\,
      R => RST_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mmx_unit_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S2[1][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S2[2][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S2[3][32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CLK_IBUF_BUFG : in STD_LOGIC;
    RST_IBUF : in STD_LOGIC;
    state_OBUF : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \present_state_reg[1]\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_0\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_1\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_2\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_3\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_4\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_5\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_6\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_7\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_8\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_9\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_10\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_11\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_12\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_13\ : in STD_LOGIC;
    \mul_count_reg[2]_rep__0_14\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_rep\ : in STD_LOGIC;
    \write_count_reg[0]_rep_0\ : in STD_LOGIC;
    \write_count_reg[0]_rep_1\ : in STD_LOGIC;
    \write_count_reg[0]_rep_2\ : in STD_LOGIC;
    \write_count_reg[0]_rep_3\ : in STD_LOGIC;
    \write_count_reg[0]_rep_4\ : in STD_LOGIC;
    \write_count_reg[0]_rep_5\ : in STD_LOGIC;
    \write_count_reg[0]_rep_6\ : in STD_LOGIC;
    \write_count_reg[0]_rep_7\ : in STD_LOGIC;
    \write_count_reg[0]_rep_8\ : in STD_LOGIC;
    \write_count_reg[0]_rep_9\ : in STD_LOGIC;
    \write_count_reg[0]_rep_10\ : in STD_LOGIC;
    \write_count_reg[0]_rep_11\ : in STD_LOGIC;
    \write_count_reg[0]_rep_12\ : in STD_LOGIC;
    \write_count_reg[0]_rep_13\ : in STD_LOGIC;
    \write_count_reg[0]_rep_14\ : in STD_LOGIC;
    \ACC_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]\ : in STD_LOGIC;
    \write_count_reg[0]_0\ : in STD_LOGIC;
    \write_count_reg[0]_1\ : in STD_LOGIC;
    \write_count_reg[0]_2\ : in STD_LOGIC;
    \write_count_reg[0]_3\ : in STD_LOGIC;
    \write_count_reg[0]_4\ : in STD_LOGIC;
    \write_count_reg[0]_5\ : in STD_LOGIC;
    \write_count_reg[0]_6\ : in STD_LOGIC;
    \write_count_reg[0]_7\ : in STD_LOGIC;
    \write_count_reg[0]_8\ : in STD_LOGIC;
    \write_count_reg[0]_9\ : in STD_LOGIC;
    \write_count_reg[0]_10\ : in STD_LOGIC;
    \write_count_reg[0]_11\ : in STD_LOGIC;
    \write_count_reg[0]_12\ : in STD_LOGIC;
    \write_count_reg[0]_13\ : in STD_LOGIC;
    \write_count_reg[0]_14\ : in STD_LOGIC;
    \ACC_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_rep_15\ : in STD_LOGIC;
    \write_count_reg[0]_rep_16\ : in STD_LOGIC;
    \write_count_reg[0]_rep_17\ : in STD_LOGIC;
    \write_count_reg[0]_rep_18\ : in STD_LOGIC;
    \write_count_reg[0]_rep_19\ : in STD_LOGIC;
    \write_count_reg[0]_rep_20\ : in STD_LOGIC;
    \write_count_reg[0]_rep_21\ : in STD_LOGIC;
    \write_count_reg[0]_rep_22\ : in STD_LOGIC;
    \write_count_reg[0]_rep_23\ : in STD_LOGIC;
    \write_count_reg[0]_rep_24\ : in STD_LOGIC;
    \write_count_reg[0]_rep_25\ : in STD_LOGIC;
    \write_count_reg[0]_rep_26\ : in STD_LOGIC;
    \write_count_reg[0]_rep_27\ : in STD_LOGIC;
    \write_count_reg[0]_rep_28\ : in STD_LOGIC;
    \write_count_reg[0]_rep_29\ : in STD_LOGIC;
    \write_count_reg[0]_rep_30\ : in STD_LOGIC;
    \ACC_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \write_count_reg[0]_15\ : in STD_LOGIC;
    \write_count_reg[0]_16\ : in STD_LOGIC;
    \write_count_reg[0]_17\ : in STD_LOGIC;
    \write_count_reg[0]_18\ : in STD_LOGIC;
    \write_count_reg[0]_19\ : in STD_LOGIC;
    \write_count_reg[0]_20\ : in STD_LOGIC;
    \write_count_reg[0]_21\ : in STD_LOGIC;
    \write_count_reg[0]_22\ : in STD_LOGIC;
    \write_count_reg[0]_23\ : in STD_LOGIC;
    \write_count_reg[0]_24\ : in STD_LOGIC;
    \write_count_reg[0]_25\ : in STD_LOGIC;
    \write_count_reg[0]_26\ : in STD_LOGIC;
    \write_count_reg[0]_27\ : in STD_LOGIC;
    \write_count_reg[0]_28\ : in STD_LOGIC;
    \write_count_reg[0]_29\ : in STD_LOGIC;
    \write_count_reg[0]_30\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mmx_unit_15 : entity is "mmx_unit";
end mmx_unit_15;

architecture STRUCTURE of mmx_unit_15 is
  signal \CE_common_i_1__0_n_0\ : STD_LOGIC;
  signal CE_common_reg_n_0 : STD_LOGIC;
  signal \FSM_sequential_present_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_present_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal loop_counter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \loop_counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \loop_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \present_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \present_state__0\ : signal is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_present_state[1]_i_4__0\ : label is "soft_lutpair100";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_present_state_reg[0]\ : label is "iSTATE:11,iSTATE0:00,iSTATE1:10,iSTATE2:01";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_present_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_present_state_reg[1]\ : label is "iSTATE:11,iSTATE0:00,iSTATE1:10,iSTATE2:01";
  attribute KEEP of \FSM_sequential_present_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \loop_counter[2]_i_1__1\ : label is "soft_lutpair100";
begin
\CE_common_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002AAA2A"
    )
        port map (
      I0 => CE_common_reg_n_0,
      I1 => \present_state__0\(0),
      I2 => \FSM_sequential_present_state[1]_i_3__0_n_0\,
      I3 => \present_state__0\(1),
      I4 => \FSM_sequential_present_state[1]_i_2__0_n_0\,
      O => \CE_common_i_1__0_n_0\
    );
CE_common_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \CE_common_i_1__0_n_0\,
      Q => CE_common_reg_n_0,
      S => RST_IBUF
    );
\FSM_sequential_present_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \present_state_reg[1]\,
      I1 => \present_state__0\(0),
      I2 => \FSM_sequential_present_state[1]_i_3__0_n_0\,
      I3 => \present_state__0\(1),
      I4 => \FSM_sequential_present_state[1]_i_2__0_n_0\,
      I5 => \present_state__0\(0),
      O => \FSM_sequential_present_state[0]_i_1__0_n_0\
    );
\FSM_sequential_present_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFB888B888"
    )
        port map (
      I0 => \FSM_sequential_present_state[1]_i_2__0_n_0\,
      I1 => \present_state__0\(1),
      I2 => \FSM_sequential_present_state[1]_i_3__0_n_0\,
      I3 => \present_state__0\(0),
      I4 => \present_state_reg[1]\,
      I5 => \present_state__0\(1),
      O => \FSM_sequential_present_state[1]_i_1__0_n_0\
    );
\FSM_sequential_present_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => state_OBUF(1),
      I1 => \loop_counter_reg_n_0_[3]\,
      I2 => \FSM_sequential_present_state[1]_i_4__0_n_0\,
      I3 => \loop_counter_reg_n_0_[2]\,
      I4 => state_OBUF(0),
      I5 => \present_state__0\(0),
      O => \FSM_sequential_present_state[1]_i_2__0_n_0\
    );
\FSM_sequential_present_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => state_OBUF(0),
      I1 => \loop_counter_reg_n_0_[2]\,
      I2 => \loop_counter_reg_n_0_[0]\,
      I3 => \loop_counter_reg_n_0_[1]\,
      I4 => \loop_counter_reg_n_0_[3]\,
      I5 => state_OBUF(1),
      O => \FSM_sequential_present_state[1]_i_3__0_n_0\
    );
\FSM_sequential_present_state[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop_counter_reg_n_0_[1]\,
      I1 => \loop_counter_reg_n_0_[0]\,
      O => \FSM_sequential_present_state[1]_i_4__0_n_0\
    );
\FSM_sequential_present_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \FSM_sequential_present_state[0]_i_1__0_n_0\,
      Q => \present_state__0\(0),
      R => RST_IBUF
    );
\FSM_sequential_present_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \FSM_sequential_present_state[1]_i_1__0_n_0\,
      Q => \present_state__0\(1),
      R => RST_IBUF
    );
\generate_mac_units[0].mul0\: entity work.simple_multiplier
     port map (
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      P(32 downto 0) => P(32 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RST_IBUF => RST_IBUF,
      \mul_count_reg[2]_rep__0\ => \mul_count_reg[2]_rep__0\,
      \mul_count_reg[2]_rep__0_0\ => \mul_count_reg[2]_rep__0_0\,
      \mul_count_reg[2]_rep__0_1\ => \mul_count_reg[2]_rep__0_1\,
      \mul_count_reg[2]_rep__0_10\ => \mul_count_reg[2]_rep__0_10\,
      \mul_count_reg[2]_rep__0_11\ => \mul_count_reg[2]_rep__0_11\,
      \mul_count_reg[2]_rep__0_12\ => \mul_count_reg[2]_rep__0_12\,
      \mul_count_reg[2]_rep__0_13\ => \mul_count_reg[2]_rep__0_13\,
      \mul_count_reg[2]_rep__0_14\ => \mul_count_reg[2]_rep__0_14\,
      \mul_count_reg[2]_rep__0_2\ => \mul_count_reg[2]_rep__0_2\,
      \mul_count_reg[2]_rep__0_3\ => \mul_count_reg[2]_rep__0_3\,
      \mul_count_reg[2]_rep__0_4\ => \mul_count_reg[2]_rep__0_4\,
      \mul_count_reg[2]_rep__0_5\ => \mul_count_reg[2]_rep__0_5\,
      \mul_count_reg[2]_rep__0_6\ => \mul_count_reg[2]_rep__0_6\,
      \mul_count_reg[2]_rep__0_7\ => \mul_count_reg[2]_rep__0_7\,
      \mul_count_reg[2]_rep__0_8\ => \mul_count_reg[2]_rep__0_8\,
      \mul_count_reg[2]_rep__0_9\ => \mul_count_reg[2]_rep__0_9\,
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      \write_count_reg[0]_rep\ => \write_count_reg[0]_rep\,
      \write_count_reg[0]_rep_0\ => \write_count_reg[0]_rep_0\,
      \write_count_reg[0]_rep_1\ => \write_count_reg[0]_rep_1\,
      \write_count_reg[0]_rep_10\ => \write_count_reg[0]_rep_10\,
      \write_count_reg[0]_rep_11\ => \write_count_reg[0]_rep_11\,
      \write_count_reg[0]_rep_12\ => \write_count_reg[0]_rep_12\,
      \write_count_reg[0]_rep_13\ => \write_count_reg[0]_rep_13\,
      \write_count_reg[0]_rep_14\ => \write_count_reg[0]_rep_14\,
      \write_count_reg[0]_rep_2\ => \write_count_reg[0]_rep_2\,
      \write_count_reg[0]_rep_3\ => \write_count_reg[0]_rep_3\,
      \write_count_reg[0]_rep_4\ => \write_count_reg[0]_rep_4\,
      \write_count_reg[0]_rep_5\ => \write_count_reg[0]_rep_5\,
      \write_count_reg[0]_rep_6\ => \write_count_reg[0]_rep_6\,
      \write_count_reg[0]_rep_7\ => \write_count_reg[0]_rep_7\,
      \write_count_reg[0]_rep_8\ => \write_count_reg[0]_rep_8\,
      \write_count_reg[0]_rep_9\ => \write_count_reg[0]_rep_9\
    );
\generate_mac_units[1].mul0\: entity work.simple_multiplier_16
     port map (
      \ACC_reg[15]\(15 downto 0) => \ACC_reg[15]\(15 downto 0),
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RST_IBUF => RST_IBUF,
      \S2[1][32]\(32 downto 0) => \S2[1][32]\(32 downto 0),
      \mul_count_reg[2]_rep__0\ => \mul_count_reg[2]_rep__0\,
      \mul_count_reg[2]_rep__0_0\ => \mul_count_reg[2]_rep__0_0\,
      \mul_count_reg[2]_rep__0_1\ => \mul_count_reg[2]_rep__0_1\,
      \mul_count_reg[2]_rep__0_10\ => \mul_count_reg[2]_rep__0_10\,
      \mul_count_reg[2]_rep__0_11\ => \mul_count_reg[2]_rep__0_11\,
      \mul_count_reg[2]_rep__0_12\ => \mul_count_reg[2]_rep__0_12\,
      \mul_count_reg[2]_rep__0_13\ => \mul_count_reg[2]_rep__0_13\,
      \mul_count_reg[2]_rep__0_14\ => \mul_count_reg[2]_rep__0_14\,
      \mul_count_reg[2]_rep__0_2\ => \mul_count_reg[2]_rep__0_2\,
      \mul_count_reg[2]_rep__0_3\ => \mul_count_reg[2]_rep__0_3\,
      \mul_count_reg[2]_rep__0_4\ => \mul_count_reg[2]_rep__0_4\,
      \mul_count_reg[2]_rep__0_5\ => \mul_count_reg[2]_rep__0_5\,
      \mul_count_reg[2]_rep__0_6\ => \mul_count_reg[2]_rep__0_6\,
      \mul_count_reg[2]_rep__0_7\ => \mul_count_reg[2]_rep__0_7\,
      \mul_count_reg[2]_rep__0_8\ => \mul_count_reg[2]_rep__0_8\,
      \mul_count_reg[2]_rep__0_9\ => \mul_count_reg[2]_rep__0_9\,
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      \write_count_reg[0]\ => \write_count_reg[0]\,
      \write_count_reg[0]_0\ => \write_count_reg[0]_0\,
      \write_count_reg[0]_1\ => \write_count_reg[0]_1\,
      \write_count_reg[0]_10\ => \write_count_reg[0]_10\,
      \write_count_reg[0]_11\ => \write_count_reg[0]_11\,
      \write_count_reg[0]_12\ => \write_count_reg[0]_12\,
      \write_count_reg[0]_13\ => \write_count_reg[0]_13\,
      \write_count_reg[0]_14\ => \write_count_reg[0]_14\,
      \write_count_reg[0]_2\ => \write_count_reg[0]_2\,
      \write_count_reg[0]_3\ => \write_count_reg[0]_3\,
      \write_count_reg[0]_4\ => \write_count_reg[0]_4\,
      \write_count_reg[0]_5\ => \write_count_reg[0]_5\,
      \write_count_reg[0]_6\ => \write_count_reg[0]_6\,
      \write_count_reg[0]_7\ => \write_count_reg[0]_7\,
      \write_count_reg[0]_8\ => \write_count_reg[0]_8\,
      \write_count_reg[0]_9\ => \write_count_reg[0]_9\
    );
\generate_mac_units[2].mul0\: entity work.simple_multiplier_17
     port map (
      \ACC_reg[15]\(15 downto 0) => \ACC_reg[15]_0\(15 downto 0),
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RST_IBUF => RST_IBUF,
      \S2[2][32]\(32 downto 0) => \S2[2][32]\(32 downto 0),
      \mul_count_reg[2]_rep__0\ => \mul_count_reg[2]_rep__0\,
      \mul_count_reg[2]_rep__0_0\ => \mul_count_reg[2]_rep__0_0\,
      \mul_count_reg[2]_rep__0_1\ => \mul_count_reg[2]_rep__0_1\,
      \mul_count_reg[2]_rep__0_10\ => \mul_count_reg[2]_rep__0_10\,
      \mul_count_reg[2]_rep__0_11\ => \mul_count_reg[2]_rep__0_11\,
      \mul_count_reg[2]_rep__0_12\ => \mul_count_reg[2]_rep__0_12\,
      \mul_count_reg[2]_rep__0_13\ => \mul_count_reg[2]_rep__0_13\,
      \mul_count_reg[2]_rep__0_14\ => \mul_count_reg[2]_rep__0_14\,
      \mul_count_reg[2]_rep__0_2\ => \mul_count_reg[2]_rep__0_2\,
      \mul_count_reg[2]_rep__0_3\ => \mul_count_reg[2]_rep__0_3\,
      \mul_count_reg[2]_rep__0_4\ => \mul_count_reg[2]_rep__0_4\,
      \mul_count_reg[2]_rep__0_5\ => \mul_count_reg[2]_rep__0_5\,
      \mul_count_reg[2]_rep__0_6\ => \mul_count_reg[2]_rep__0_6\,
      \mul_count_reg[2]_rep__0_7\ => \mul_count_reg[2]_rep__0_7\,
      \mul_count_reg[2]_rep__0_8\ => \mul_count_reg[2]_rep__0_8\,
      \mul_count_reg[2]_rep__0_9\ => \mul_count_reg[2]_rep__0_9\,
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      \write_count_reg[0]_rep\ => \write_count_reg[0]_rep_15\,
      \write_count_reg[0]_rep_0\ => \write_count_reg[0]_rep_16\,
      \write_count_reg[0]_rep_1\ => \write_count_reg[0]_rep_17\,
      \write_count_reg[0]_rep_10\ => \write_count_reg[0]_rep_26\,
      \write_count_reg[0]_rep_11\ => \write_count_reg[0]_rep_27\,
      \write_count_reg[0]_rep_12\ => \write_count_reg[0]_rep_28\,
      \write_count_reg[0]_rep_13\ => \write_count_reg[0]_rep_29\,
      \write_count_reg[0]_rep_14\ => \write_count_reg[0]_rep_30\,
      \write_count_reg[0]_rep_2\ => \write_count_reg[0]_rep_18\,
      \write_count_reg[0]_rep_3\ => \write_count_reg[0]_rep_19\,
      \write_count_reg[0]_rep_4\ => \write_count_reg[0]_rep_20\,
      \write_count_reg[0]_rep_5\ => \write_count_reg[0]_rep_21\,
      \write_count_reg[0]_rep_6\ => \write_count_reg[0]_rep_22\,
      \write_count_reg[0]_rep_7\ => \write_count_reg[0]_rep_23\,
      \write_count_reg[0]_rep_8\ => \write_count_reg[0]_rep_24\,
      \write_count_reg[0]_rep_9\ => \write_count_reg[0]_rep_25\
    );
\generate_mac_units[3].mul0\: entity work.simple_multiplier_18
     port map (
      \ACC_reg[15]\(15 downto 0) => \ACC_reg[15]_1\(15 downto 0),
      CE_common_reg => CE_common_reg_n_0,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      RST_IBUF => RST_IBUF,
      \S2[3][32]\(32 downto 0) => \S2[3][32]\(32 downto 0),
      \mul_count_reg[2]_rep__0\ => \mul_count_reg[2]_rep__0\,
      \mul_count_reg[2]_rep__0_0\ => \mul_count_reg[2]_rep__0_0\,
      \mul_count_reg[2]_rep__0_1\ => \mul_count_reg[2]_rep__0_1\,
      \mul_count_reg[2]_rep__0_10\ => \mul_count_reg[2]_rep__0_10\,
      \mul_count_reg[2]_rep__0_11\ => \mul_count_reg[2]_rep__0_11\,
      \mul_count_reg[2]_rep__0_12\ => \mul_count_reg[2]_rep__0_12\,
      \mul_count_reg[2]_rep__0_13\ => \mul_count_reg[2]_rep__0_13\,
      \mul_count_reg[2]_rep__0_14\ => \mul_count_reg[2]_rep__0_14\,
      \mul_count_reg[2]_rep__0_2\ => \mul_count_reg[2]_rep__0_2\,
      \mul_count_reg[2]_rep__0_3\ => \mul_count_reg[2]_rep__0_3\,
      \mul_count_reg[2]_rep__0_4\ => \mul_count_reg[2]_rep__0_4\,
      \mul_count_reg[2]_rep__0_5\ => \mul_count_reg[2]_rep__0_5\,
      \mul_count_reg[2]_rep__0_6\ => \mul_count_reg[2]_rep__0_6\,
      \mul_count_reg[2]_rep__0_7\ => \mul_count_reg[2]_rep__0_7\,
      \mul_count_reg[2]_rep__0_8\ => \mul_count_reg[2]_rep__0_8\,
      \mul_count_reg[2]_rep__0_9\ => \mul_count_reg[2]_rep__0_9\,
      \out\(1 downto 0) => \present_state__0\(1 downto 0),
      \write_count_reg[0]\ => \write_count_reg[0]_15\,
      \write_count_reg[0]_0\ => \write_count_reg[0]_16\,
      \write_count_reg[0]_1\ => \write_count_reg[0]_17\,
      \write_count_reg[0]_10\ => \write_count_reg[0]_26\,
      \write_count_reg[0]_11\ => \write_count_reg[0]_27\,
      \write_count_reg[0]_12\ => \write_count_reg[0]_28\,
      \write_count_reg[0]_13\ => \write_count_reg[0]_29\,
      \write_count_reg[0]_14\ => \write_count_reg[0]_30\,
      \write_count_reg[0]_2\ => \write_count_reg[0]_18\,
      \write_count_reg[0]_3\ => \write_count_reg[0]_19\,
      \write_count_reg[0]_4\ => \write_count_reg[0]_20\,
      \write_count_reg[0]_5\ => \write_count_reg[0]_21\,
      \write_count_reg[0]_6\ => \write_count_reg[0]_22\,
      \write_count_reg[0]_7\ => \write_count_reg[0]_23\,
      \write_count_reg[0]_8\ => \write_count_reg[0]_24\,
      \write_count_reg[0]_9\ => \write_count_reg[0]_25\
    );
\loop_counter[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF40000FFFF"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \present_state__0\(0),
      I2 => \loop_counter_reg_n_0_[3]\,
      I3 => \loop_counter_reg_n_0_[2]\,
      I4 => \loop_counter_reg_n_0_[0]\,
      I5 => \loop_counter_reg_n_0_[1]\,
      O => loop_counter(0)
    );
\loop_counter[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF4FFBF0000"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \present_state__0\(0),
      I2 => \loop_counter_reg_n_0_[3]\,
      I3 => \loop_counter_reg_n_0_[2]\,
      I4 => \loop_counter_reg_n_0_[0]\,
      I5 => \loop_counter_reg_n_0_[1]\,
      O => loop_counter(1)
    );
\loop_counter[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \loop_counter_reg_n_0_[2]\,
      I1 => \loop_counter_reg_n_0_[1]\,
      I2 => \loop_counter_reg_n_0_[0]\,
      O => loop_counter(2)
    );
\loop_counter[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \present_state_reg[1]\,
      I2 => \present_state__0\(0),
      O => \loop_counter[3]_i_1__1_n_0\
    );
\loop_counter[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F0F0F0B0F0F0"
    )
        port map (
      I0 => \present_state__0\(1),
      I1 => \present_state__0\(0),
      I2 => \loop_counter_reg_n_0_[3]\,
      I3 => \loop_counter_reg_n_0_[1]\,
      I4 => \loop_counter_reg_n_0_[0]\,
      I5 => \loop_counter_reg_n_0_[2]\,
      O => loop_counter(3)
    );
\loop_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__1_n_0\,
      D => loop_counter(0),
      Q => \loop_counter_reg_n_0_[0]\,
      R => RST_IBUF
    );
\loop_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__1_n_0\,
      D => loop_counter(1),
      Q => \loop_counter_reg_n_0_[1]\,
      R => RST_IBUF
    );
\loop_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__1_n_0\,
      D => loop_counter(2),
      Q => \loop_counter_reg_n_0_[2]\,
      R => RST_IBUF
    );
\loop_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \loop_counter[3]_i_1__1_n_0\,
      D => loop_counter(3),
      Q => \loop_counter_reg_n_0_[3]\,
      R => RST_IBUF
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ram_cell is
  port (
    start_bram_assign : in STD_LOGIC;
    \input_vector[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_vector[6]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_vector[5]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_vector[4]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_vector[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_vector[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_vector[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \input_vector[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_bram_read : in STD_LOGIC;
    start_mul : in STD_LOGIC;
    CLK : in STD_LOGIC;
    RST : in STD_LOGIC;
    \wv1[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv1[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv1[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv1[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv2[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv2[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv2[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv2[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv3[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv3[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv3[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv3[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv4[3]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv4[2]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv4[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \wv4[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \r1[3]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r1[2]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r1[1]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r1[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r2[3]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r2[2]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r2[1]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r2[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r3[3]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r3[2]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r3[1]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r3[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r4[3]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r4[2]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r4[1]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \r4[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    read : out STD_LOGIC_VECTOR ( 7 downto 0 );
    done : out STD_LOGIC;
    \S1[3]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S1[2]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S1[1]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S1[0]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S2[3]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S2[2]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S2[1]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S2[0]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S3[3]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S3[2]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S3[1]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S3[0]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S4[3]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S4[2]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S4[1]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \S4[0]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    state : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ram_cell : entity is true;
  attribute H : integer;
  attribute H of ram_cell : entity is 4;
  attribute N : integer;
  attribute N of ram_cell : entity is 4;
  attribute data_width : integer;
  attribute data_width of ram_cell : entity is 16;
end ram_cell;

architecture STRUCTURE of ram_cell is
  signal ACC_reg_i_100_n_0 : STD_LOGIC;
  signal ACC_reg_i_101_n_0 : STD_LOGIC;
  signal ACC_reg_i_102_n_0 : STD_LOGIC;
  signal ACC_reg_i_103_n_0 : STD_LOGIC;
  signal ACC_reg_i_104_n_0 : STD_LOGIC;
  signal ACC_reg_i_105_n_0 : STD_LOGIC;
  signal ACC_reg_i_106_n_0 : STD_LOGIC;
  signal ACC_reg_i_107_n_0 : STD_LOGIC;
  signal ACC_reg_i_108_n_0 : STD_LOGIC;
  signal ACC_reg_i_109_n_0 : STD_LOGIC;
  signal ACC_reg_i_110_n_0 : STD_LOGIC;
  signal ACC_reg_i_111_n_0 : STD_LOGIC;
  signal ACC_reg_i_112_n_0 : STD_LOGIC;
  signal ACC_reg_i_113_n_0 : STD_LOGIC;
  signal ACC_reg_i_114_n_0 : STD_LOGIC;
  signal ACC_reg_i_115_n_0 : STD_LOGIC;
  signal ACC_reg_i_116_n_0 : STD_LOGIC;
  signal ACC_reg_i_117_n_0 : STD_LOGIC;
  signal ACC_reg_i_118_n_0 : STD_LOGIC;
  signal ACC_reg_i_119_n_0 : STD_LOGIC;
  signal ACC_reg_i_120_n_0 : STD_LOGIC;
  signal ACC_reg_i_121_n_0 : STD_LOGIC;
  signal ACC_reg_i_122_n_0 : STD_LOGIC;
  signal ACC_reg_i_123_n_0 : STD_LOGIC;
  signal ACC_reg_i_124_n_0 : STD_LOGIC;
  signal ACC_reg_i_125_n_0 : STD_LOGIC;
  signal ACC_reg_i_126_n_0 : STD_LOGIC;
  signal ACC_reg_i_127_n_0 : STD_LOGIC;
  signal ACC_reg_i_128_n_0 : STD_LOGIC;
  signal ACC_reg_i_129_n_0 : STD_LOGIC;
  signal ACC_reg_i_130_n_0 : STD_LOGIC;
  signal ACC_reg_i_131_n_0 : STD_LOGIC;
  signal ACC_reg_i_132_n_0 : STD_LOGIC;
  signal ACC_reg_i_133_n_0 : STD_LOGIC;
  signal ACC_reg_i_134_n_0 : STD_LOGIC;
  signal ACC_reg_i_135_n_0 : STD_LOGIC;
  signal ACC_reg_i_136_n_0 : STD_LOGIC;
  signal ACC_reg_i_137_n_0 : STD_LOGIC;
  signal ACC_reg_i_138_n_0 : STD_LOGIC;
  signal ACC_reg_i_139_n_0 : STD_LOGIC;
  signal ACC_reg_i_140_n_0 : STD_LOGIC;
  signal ACC_reg_i_141_n_0 : STD_LOGIC;
  signal ACC_reg_i_142_n_0 : STD_LOGIC;
  signal ACC_reg_i_143_n_0 : STD_LOGIC;
  signal ACC_reg_i_144_n_0 : STD_LOGIC;
  signal ACC_reg_i_145_n_0 : STD_LOGIC;
  signal ACC_reg_i_146_n_0 : STD_LOGIC;
  signal ACC_reg_i_147_n_0 : STD_LOGIC;
  signal ACC_reg_i_148_n_0 : STD_LOGIC;
  signal ACC_reg_i_149_n_0 : STD_LOGIC;
  signal ACC_reg_i_150_n_0 : STD_LOGIC;
  signal ACC_reg_i_151_n_0 : STD_LOGIC;
  signal ACC_reg_i_152_n_0 : STD_LOGIC;
  signal ACC_reg_i_153_n_0 : STD_LOGIC;
  signal ACC_reg_i_154_n_0 : STD_LOGIC;
  signal ACC_reg_i_155_n_0 : STD_LOGIC;
  signal ACC_reg_i_156_n_0 : STD_LOGIC;
  signal ACC_reg_i_157_n_0 : STD_LOGIC;
  signal ACC_reg_i_158_n_0 : STD_LOGIC;
  signal ACC_reg_i_159_n_0 : STD_LOGIC;
  signal ACC_reg_i_160_n_0 : STD_LOGIC;
  signal ACC_reg_i_161_n_0 : STD_LOGIC;
  signal ACC_reg_i_162_n_0 : STD_LOGIC;
  signal ACC_reg_i_163_n_0 : STD_LOGIC;
  signal ACC_reg_i_164_n_0 : STD_LOGIC;
  signal ACC_reg_i_165_n_0 : STD_LOGIC;
  signal ACC_reg_i_166_n_0 : STD_LOGIC;
  signal ACC_reg_i_167_n_0 : STD_LOGIC;
  signal ACC_reg_i_168_n_0 : STD_LOGIC;
  signal ACC_reg_i_169_n_0 : STD_LOGIC;
  signal ACC_reg_i_170_n_0 : STD_LOGIC;
  signal ACC_reg_i_171_n_0 : STD_LOGIC;
  signal ACC_reg_i_172_n_0 : STD_LOGIC;
  signal ACC_reg_i_173_n_0 : STD_LOGIC;
  signal ACC_reg_i_174_n_0 : STD_LOGIC;
  signal ACC_reg_i_175_n_0 : STD_LOGIC;
  signal ACC_reg_i_176_n_0 : STD_LOGIC;
  signal ACC_reg_i_177_n_0 : STD_LOGIC;
  signal ACC_reg_i_178_n_0 : STD_LOGIC;
  signal ACC_reg_i_179_n_0 : STD_LOGIC;
  signal ACC_reg_i_180_n_0 : STD_LOGIC;
  signal ACC_reg_i_181_n_0 : STD_LOGIC;
  signal ACC_reg_i_182_n_0 : STD_LOGIC;
  signal ACC_reg_i_183_n_0 : STD_LOGIC;
  signal ACC_reg_i_184_n_0 : STD_LOGIC;
  signal ACC_reg_i_185_n_0 : STD_LOGIC;
  signal ACC_reg_i_186_n_0 : STD_LOGIC;
  signal ACC_reg_i_187_n_0 : STD_LOGIC;
  signal ACC_reg_i_188_n_0 : STD_LOGIC;
  signal ACC_reg_i_189_n_0 : STD_LOGIC;
  signal ACC_reg_i_190_n_0 : STD_LOGIC;
  signal ACC_reg_i_191_n_0 : STD_LOGIC;
  signal ACC_reg_i_192_n_0 : STD_LOGIC;
  signal ACC_reg_i_193_n_0 : STD_LOGIC;
  signal ACC_reg_i_194_n_0 : STD_LOGIC;
  signal ACC_reg_i_195_n_0 : STD_LOGIC;
  signal ACC_reg_i_196_n_0 : STD_LOGIC;
  signal ACC_reg_i_197_n_0 : STD_LOGIC;
  signal ACC_reg_i_198_n_0 : STD_LOGIC;
  signal ACC_reg_i_199_n_0 : STD_LOGIC;
  signal ACC_reg_i_200_n_0 : STD_LOGIC;
  signal ACC_reg_i_201_n_0 : STD_LOGIC;
  signal ACC_reg_i_202_n_0 : STD_LOGIC;
  signal ACC_reg_i_203_n_0 : STD_LOGIC;
  signal ACC_reg_i_204_n_0 : STD_LOGIC;
  signal ACC_reg_i_205_n_0 : STD_LOGIC;
  signal ACC_reg_i_206_n_0 : STD_LOGIC;
  signal ACC_reg_i_207_n_0 : STD_LOGIC;
  signal ACC_reg_i_208_n_0 : STD_LOGIC;
  signal ACC_reg_i_81_n_0 : STD_LOGIC;
  signal ACC_reg_i_82_n_0 : STD_LOGIC;
  signal ACC_reg_i_83_n_0 : STD_LOGIC;
  signal ACC_reg_i_84_n_0 : STD_LOGIC;
  signal ACC_reg_i_85_n_0 : STD_LOGIC;
  signal ACC_reg_i_86_n_0 : STD_LOGIC;
  signal ACC_reg_i_87_n_0 : STD_LOGIC;
  signal ACC_reg_i_88_n_0 : STD_LOGIC;
  signal ACC_reg_i_89_n_0 : STD_LOGIC;
  signal ACC_reg_i_90_n_0 : STD_LOGIC;
  signal ACC_reg_i_91_n_0 : STD_LOGIC;
  signal ACC_reg_i_92_n_0 : STD_LOGIC;
  signal ACC_reg_i_93_n_0 : STD_LOGIC;
  signal ACC_reg_i_94_n_0 : STD_LOGIC;
  signal ACC_reg_i_95_n_0 : STD_LOGIC;
  signal ACC_reg_i_96_n_0 : STD_LOGIC;
  signal ACC_reg_i_97_n_0 : STD_LOGIC;
  signal ACC_reg_i_98_n_0 : STD_LOGIC;
  signal ACC_reg_i_99_n_0 : STD_LOGIC;
  signal CLK_IBUF : STD_LOGIC;
  signal CLK_IBUF_BUFG : STD_LOGIC;
  signal RST_IBUF : STD_LOGIC;
  signal \S1[0]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S1[1]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S1[2]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S1[3]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S2[0]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S2[1]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S2[2]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S2[3]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S3[0]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S3[1]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S3[2]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S3[3]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S4[0]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S4[1]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S4[2]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \S4[3]_OBUF\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal done_OBUF : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module1[0].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module1[1].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module1[2].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module1[3].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module2[0].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module2[1].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module2[2].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module2[3].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module3[0].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module3[1].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module3[2].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_17\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_18\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_19\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_20\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_21\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_22\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_23\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_24\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_25\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_26\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_27\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_28\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_29\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_30\ : STD_LOGIC;
  signal \generate_BRAM_module3[3].bram_instance_n_31\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_1\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_10\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_11\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_12\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_13\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_14\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_15\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_2\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_3\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_4\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_5\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_6\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_7\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_8\ : STD_LOGIC;
  signal \generate_BRAM_module4[0].bram_instance_n_9\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_1\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_10\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_11\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_12\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_13\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_14\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_15\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_2\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_3\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_4\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_5\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_6\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_7\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_8\ : STD_LOGIC;
  signal \generate_BRAM_module4[1].bram_instance_n_9\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_0\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_1\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_10\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_11\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_12\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_13\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_14\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_15\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_2\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_3\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_4\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_5\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_6\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_7\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_8\ : STD_LOGIC;
  signal \generate_BRAM_module4[2].bram_instance_n_9\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_1\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_10\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_11\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_12\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_13\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_14\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_15\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_16\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_2\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_3\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_4\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_5\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_6\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_7\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_8\ : STD_LOGIC;
  signal \generate_BRAM_module4[3].bram_instance_n_9\ : STD_LOGIC;
  signal mma_unit_1_n_0 : STD_LOGIC;
  signal mmx_unit_1_n_132 : STD_LOGIC;
  signal mmx_unit_1_n_133 : STD_LOGIC;
  signal mmx_unit_1_n_134 : STD_LOGIC;
  signal mmx_unit_1_n_135 : STD_LOGIC;
  signal mmx_unit_1_n_136 : STD_LOGIC;
  signal mmx_unit_1_n_137 : STD_LOGIC;
  signal mmx_unit_1_n_138 : STD_LOGIC;
  signal mmx_unit_1_n_139 : STD_LOGIC;
  signal mmx_unit_1_n_140 : STD_LOGIC;
  signal mmx_unit_1_n_141 : STD_LOGIC;
  signal mmx_unit_1_n_142 : STD_LOGIC;
  signal mmx_unit_1_n_143 : STD_LOGIC;
  signal mmx_unit_1_n_144 : STD_LOGIC;
  signal mmx_unit_1_n_145 : STD_LOGIC;
  signal mmx_unit_1_n_146 : STD_LOGIC;
  signal mmx_unit_1_n_147 : STD_LOGIC;
  signal \mul_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \mul_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \mul_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \mul_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \mul_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \mul_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \mul_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \mul_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \mul_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \mul_count_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \mul_count_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \mul_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \mul_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \mul_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \mul_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \mul_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \mul_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \mul_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \mul_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \mul_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \mul_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \mul_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \mul_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \mul_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \mul_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \mul_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \mul_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \mul_count_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \mul_count_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \mul_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \mul_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \mul_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \mul_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \mul_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \mul_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \mul_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \mul_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \mul_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \mul_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \mul_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \mul_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \mul_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \mul_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \mul_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \mul_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \mul_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \mul_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \mul_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \mul_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \mul_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \mul_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \mul_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \mul_count_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \mul_count_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \mul_count_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \mul_count_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \mul_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \mul_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \mul_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \mul_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \mul_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \mul_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \mul_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \mul_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \mul_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \mul_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \mul_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \mul_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \mul_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \mul_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \mul_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \mul_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \mul_count_reg_n_0_[9]\ : STD_LOGIC;
  signal present_state1 : STD_LOGIC;
  signal present_state2 : STD_LOGIC;
  signal \present_state[0]_i_10_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_11_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_12_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_14_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_15_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_16_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_17_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_19_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_20_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_21_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_22_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_23_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_24_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_25_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_26_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_27_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_28_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_29_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_30_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \present_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \present_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \present_state_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \present_state_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \present_state_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \present_state_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \present_state_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \present_state_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \present_state_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \present_state_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \present_state_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \present_state_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \present_state_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \present_state_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \present_state_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \present_state_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \present_state_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \present_state_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \present_state_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \present_state_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \present_state_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \present_state_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \r1[0]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r1[1]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r1[2]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r1[3][15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \r1[3]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r2[0]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r2[1]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r2[2]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r2[3]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r3[0]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r3[1]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r3[2]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r3[3]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r4[0]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r4[1]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r4[2]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \r4[3]_OBUF\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_0_15_0_0_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_10_10_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_11_11_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_15_15_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_3_3_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_6_6_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_7_7_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__10_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__11_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__12_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__13_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__14_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__9_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_1_n_0 : STD_LOGIC;
  signal read_OBUF : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal start_bram_assign_IBUF : STD_LOGIC;
  signal start_mul_IBUF : STD_LOGIC;
  signal state_OBUF : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_en : STD_LOGIC;
  signal \write_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \write_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \write_count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \write_count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \write_count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \write_count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \write_count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \write_count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \write_count_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \write_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \write_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \write_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \write_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \write_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \write_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \write_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \write_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \write_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \write_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \write_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \write_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \write_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \write_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \write_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \write_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \write_count_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \write_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \write_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \write_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \write_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \write_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \write_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \write_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \write_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \write_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \write_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \write_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \write_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \write_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \write_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \write_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \write_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \write_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \write_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \write_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \write_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \write_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \write_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \write_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \write_count_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \write_count_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \write_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \write_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \write_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \write_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \write_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \write_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \write_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \write_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \write_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \write_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \write_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \write_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \write_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \write_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \write_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \write_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \write_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \write_count_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_mul_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_present_state_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_present_state_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_present_state_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_present_state_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_present_state_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_present_state_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_present_state_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_present_state_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_write_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \mul_count_reg[0]\ : label is "mul_count_reg[0]";
  attribute ORIG_CELL_NAME of \mul_count_reg[0]_rep\ : label is "mul_count_reg[0]";
  attribute ORIG_CELL_NAME of \mul_count_reg[0]_rep__0\ : label is "mul_count_reg[0]";
  attribute ORIG_CELL_NAME of \mul_count_reg[1]\ : label is "mul_count_reg[1]";
  attribute ORIG_CELL_NAME of \mul_count_reg[1]_rep\ : label is "mul_count_reg[1]";
  attribute ORIG_CELL_NAME of \mul_count_reg[1]_rep__0\ : label is "mul_count_reg[1]";
  attribute ORIG_CELL_NAME of \mul_count_reg[2]\ : label is "mul_count_reg[2]";
  attribute ORIG_CELL_NAME of \mul_count_reg[2]_rep\ : label is "mul_count_reg[2]";
  attribute ORIG_CELL_NAME of \mul_count_reg[2]_rep__0\ : label is "mul_count_reg[2]";
  attribute ORIG_CELL_NAME of \mul_count_reg[3]\ : label is "mul_count_reg[3]";
  attribute ORIG_CELL_NAME of \mul_count_reg[3]_rep\ : label is "mul_count_reg[3]";
  attribute ORIG_CELL_NAME of \mul_count_reg[3]_rep__0\ : label is "mul_count_reg[3]";
  attribute ORIG_CELL_NAME of \write_count_reg[0]\ : label is "write_count_reg[0]";
  attribute ORIG_CELL_NAME of \write_count_reg[0]_rep\ : label is "write_count_reg[0]";
  attribute ORIG_CELL_NAME of \write_count_reg[1]\ : label is "write_count_reg[1]";
  attribute ORIG_CELL_NAME of \write_count_reg[1]_rep\ : label is "write_count_reg[1]";
  attribute ORIG_CELL_NAME of \write_count_reg[2]\ : label is "write_count_reg[2]";
  attribute ORIG_CELL_NAME of \write_count_reg[2]_rep\ : label is "write_count_reg[2]";
  attribute ORIG_CELL_NAME of \write_count_reg[3]\ : label is "write_count_reg[3]";
  attribute ORIG_CELL_NAME of \write_count_reg[3]_rep\ : label is "write_count_reg[3]";
begin
ACC_reg_i_100: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(13),
      O => ACC_reg_i_100_n_0
    );
ACC_reg_i_101: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(13),
      O => ACC_reg_i_101_n_0
    );
ACC_reg_i_102: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(13),
      O => ACC_reg_i_102_n_0
    );
ACC_reg_i_103: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(13),
      O => ACC_reg_i_103_n_0
    );
ACC_reg_i_104: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(13),
      O => ACC_reg_i_104_n_0
    );
ACC_reg_i_105: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(12),
      O => ACC_reg_i_105_n_0
    );
ACC_reg_i_106: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(12),
      O => ACC_reg_i_106_n_0
    );
ACC_reg_i_107: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(12),
      O => ACC_reg_i_107_n_0
    );
ACC_reg_i_108: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(12),
      O => ACC_reg_i_108_n_0
    );
ACC_reg_i_109: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(12),
      O => ACC_reg_i_109_n_0
    );
ACC_reg_i_110: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(12),
      O => ACC_reg_i_110_n_0
    );
ACC_reg_i_111: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(12),
      O => ACC_reg_i_111_n_0
    );
ACC_reg_i_112: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(12),
      O => ACC_reg_i_112_n_0
    );
ACC_reg_i_113: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(11),
      O => ACC_reg_i_113_n_0
    );
ACC_reg_i_114: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(11),
      O => ACC_reg_i_114_n_0
    );
ACC_reg_i_115: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(11),
      O => ACC_reg_i_115_n_0
    );
ACC_reg_i_116: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(11),
      O => ACC_reg_i_116_n_0
    );
ACC_reg_i_117: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(11),
      O => ACC_reg_i_117_n_0
    );
ACC_reg_i_118: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(11),
      O => ACC_reg_i_118_n_0
    );
ACC_reg_i_119: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(11),
      O => ACC_reg_i_119_n_0
    );
ACC_reg_i_120: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(11),
      O => ACC_reg_i_120_n_0
    );
ACC_reg_i_121: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(10),
      O => ACC_reg_i_121_n_0
    );
ACC_reg_i_122: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(10),
      O => ACC_reg_i_122_n_0
    );
ACC_reg_i_123: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(10),
      O => ACC_reg_i_123_n_0
    );
ACC_reg_i_124: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(10),
      O => ACC_reg_i_124_n_0
    );
ACC_reg_i_125: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(10),
      O => ACC_reg_i_125_n_0
    );
ACC_reg_i_126: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(10),
      O => ACC_reg_i_126_n_0
    );
ACC_reg_i_127: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(10),
      O => ACC_reg_i_127_n_0
    );
ACC_reg_i_128: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(10),
      O => ACC_reg_i_128_n_0
    );
ACC_reg_i_129: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(9),
      O => ACC_reg_i_129_n_0
    );
ACC_reg_i_130: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(9),
      O => ACC_reg_i_130_n_0
    );
ACC_reg_i_131: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(9),
      O => ACC_reg_i_131_n_0
    );
ACC_reg_i_132: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(9),
      O => ACC_reg_i_132_n_0
    );
ACC_reg_i_133: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(9),
      O => ACC_reg_i_133_n_0
    );
ACC_reg_i_134: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(9),
      O => ACC_reg_i_134_n_0
    );
ACC_reg_i_135: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(9),
      O => ACC_reg_i_135_n_0
    );
ACC_reg_i_136: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(9),
      O => ACC_reg_i_136_n_0
    );
ACC_reg_i_137: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(8),
      O => ACC_reg_i_137_n_0
    );
ACC_reg_i_138: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(8),
      O => ACC_reg_i_138_n_0
    );
ACC_reg_i_139: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(8),
      O => ACC_reg_i_139_n_0
    );
ACC_reg_i_140: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(8),
      O => ACC_reg_i_140_n_0
    );
ACC_reg_i_141: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(8),
      O => ACC_reg_i_141_n_0
    );
ACC_reg_i_142: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(8),
      O => ACC_reg_i_142_n_0
    );
ACC_reg_i_143: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(8),
      O => ACC_reg_i_143_n_0
    );
ACC_reg_i_144: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(8),
      O => ACC_reg_i_144_n_0
    );
ACC_reg_i_145: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(7),
      O => ACC_reg_i_145_n_0
    );
ACC_reg_i_146: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(7),
      O => ACC_reg_i_146_n_0
    );
ACC_reg_i_147: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(7),
      O => ACC_reg_i_147_n_0
    );
ACC_reg_i_148: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(7),
      O => ACC_reg_i_148_n_0
    );
ACC_reg_i_149: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(7),
      O => ACC_reg_i_149_n_0
    );
ACC_reg_i_150: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(7),
      O => ACC_reg_i_150_n_0
    );
ACC_reg_i_151: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(7),
      O => ACC_reg_i_151_n_0
    );
ACC_reg_i_152: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(7),
      O => ACC_reg_i_152_n_0
    );
ACC_reg_i_153: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(6),
      O => ACC_reg_i_153_n_0
    );
ACC_reg_i_154: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(6),
      O => ACC_reg_i_154_n_0
    );
ACC_reg_i_155: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(6),
      O => ACC_reg_i_155_n_0
    );
ACC_reg_i_156: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(6),
      O => ACC_reg_i_156_n_0
    );
ACC_reg_i_157: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(6),
      O => ACC_reg_i_157_n_0
    );
ACC_reg_i_158: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(6),
      O => ACC_reg_i_158_n_0
    );
ACC_reg_i_159: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(6),
      O => ACC_reg_i_159_n_0
    );
ACC_reg_i_160: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(6),
      O => ACC_reg_i_160_n_0
    );
ACC_reg_i_161: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(5),
      O => ACC_reg_i_161_n_0
    );
ACC_reg_i_162: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(5),
      O => ACC_reg_i_162_n_0
    );
ACC_reg_i_163: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(5),
      O => ACC_reg_i_163_n_0
    );
ACC_reg_i_164: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(5),
      O => ACC_reg_i_164_n_0
    );
ACC_reg_i_165: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(5),
      O => ACC_reg_i_165_n_0
    );
ACC_reg_i_166: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(5),
      O => ACC_reg_i_166_n_0
    );
ACC_reg_i_167: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(5),
      O => ACC_reg_i_167_n_0
    );
ACC_reg_i_168: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(5),
      O => ACC_reg_i_168_n_0
    );
ACC_reg_i_169: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(4),
      O => ACC_reg_i_169_n_0
    );
ACC_reg_i_170: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(4),
      O => ACC_reg_i_170_n_0
    );
ACC_reg_i_171: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(4),
      O => ACC_reg_i_171_n_0
    );
ACC_reg_i_172: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(4),
      O => ACC_reg_i_172_n_0
    );
ACC_reg_i_173: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(4),
      O => ACC_reg_i_173_n_0
    );
ACC_reg_i_174: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(4),
      O => ACC_reg_i_174_n_0
    );
ACC_reg_i_175: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(4),
      O => ACC_reg_i_175_n_0
    );
ACC_reg_i_176: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(4),
      O => ACC_reg_i_176_n_0
    );
ACC_reg_i_177: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(3),
      O => ACC_reg_i_177_n_0
    );
ACC_reg_i_178: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(3),
      O => ACC_reg_i_178_n_0
    );
ACC_reg_i_179: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(3),
      O => ACC_reg_i_179_n_0
    );
ACC_reg_i_180: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(3),
      O => ACC_reg_i_180_n_0
    );
ACC_reg_i_181: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(3),
      O => ACC_reg_i_181_n_0
    );
ACC_reg_i_182: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(3),
      O => ACC_reg_i_182_n_0
    );
ACC_reg_i_183: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(3),
      O => ACC_reg_i_183_n_0
    );
ACC_reg_i_184: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(3),
      O => ACC_reg_i_184_n_0
    );
ACC_reg_i_185: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(2),
      O => ACC_reg_i_185_n_0
    );
ACC_reg_i_186: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(2),
      O => ACC_reg_i_186_n_0
    );
ACC_reg_i_187: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(2),
      O => ACC_reg_i_187_n_0
    );
ACC_reg_i_188: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(2),
      O => ACC_reg_i_188_n_0
    );
ACC_reg_i_189: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(2),
      O => ACC_reg_i_189_n_0
    );
ACC_reg_i_190: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(2),
      O => ACC_reg_i_190_n_0
    );
ACC_reg_i_191: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(2),
      O => ACC_reg_i_191_n_0
    );
ACC_reg_i_192: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(2),
      O => ACC_reg_i_192_n_0
    );
ACC_reg_i_193: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(1),
      O => ACC_reg_i_193_n_0
    );
ACC_reg_i_194: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(1),
      O => ACC_reg_i_194_n_0
    );
ACC_reg_i_195: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(1),
      O => ACC_reg_i_195_n_0
    );
ACC_reg_i_196: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(1),
      O => ACC_reg_i_196_n_0
    );
ACC_reg_i_197: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(1),
      O => ACC_reg_i_197_n_0
    );
ACC_reg_i_198: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(1),
      O => ACC_reg_i_198_n_0
    );
ACC_reg_i_199: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(1),
      O => ACC_reg_i_199_n_0
    );
ACC_reg_i_200: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(1),
      O => ACC_reg_i_200_n_0
    );
ACC_reg_i_201: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(0),
      O => ACC_reg_i_201_n_0
    );
ACC_reg_i_202: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(0),
      O => ACC_reg_i_202_n_0
    );
ACC_reg_i_203: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(0),
      O => ACC_reg_i_203_n_0
    );
ACC_reg_i_204: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(0),
      O => ACC_reg_i_204_n_0
    );
ACC_reg_i_205: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(0),
      O => ACC_reg_i_205_n_0
    );
ACC_reg_i_206: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(0),
      O => ACC_reg_i_206_n_0
    );
ACC_reg_i_207: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(0),
      O => ACC_reg_i_207_n_0
    );
ACC_reg_i_208: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(0),
      O => ACC_reg_i_208_n_0
    );
ACC_reg_i_81: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(15),
      O => ACC_reg_i_81_n_0
    );
ACC_reg_i_82: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(15),
      O => ACC_reg_i_82_n_0
    );
ACC_reg_i_83: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(15),
      O => ACC_reg_i_83_n_0
    );
ACC_reg_i_84: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(15),
      O => ACC_reg_i_84_n_0
    );
ACC_reg_i_85: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(15),
      O => ACC_reg_i_85_n_0
    );
ACC_reg_i_86: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(15),
      O => ACC_reg_i_86_n_0
    );
ACC_reg_i_87: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(15),
      O => ACC_reg_i_87_n_0
    );
ACC_reg_i_88: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(15),
      O => ACC_reg_i_88_n_0
    );
ACC_reg_i_89: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(14),
      O => ACC_reg_i_89_n_0
    );
ACC_reg_i_90: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(14),
      O => ACC_reg_i_90_n_0
    );
ACC_reg_i_91: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(14),
      O => ACC_reg_i_91_n_0
    );
ACC_reg_i_92: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[0]\(14),
      O => ACC_reg_i_92_n_0
    );
ACC_reg_i_93: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[7]\(14),
      O => ACC_reg_i_93_n_0
    );
ACC_reg_i_94: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[6]\(14),
      O => ACC_reg_i_94_n_0
    );
ACC_reg_i_95: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[5]\(14),
      O => ACC_reg_i_95_n_0
    );
ACC_reg_i_96: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[4]\(14),
      O => ACC_reg_i_96_n_0
    );
ACC_reg_i_97: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[3]\(13),
      O => ACC_reg_i_97_n_0
    );
ACC_reg_i_98: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[2]\(13),
      O => ACC_reg_i_98_n_0
    );
ACC_reg_i_99: unisim.vcomponents.IBUF
     port map (
      I => \input_vector[1]\(13),
      O => ACC_reg_i_99_n_0
    );
CLK_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => CLK_IBUF,
      O => CLK_IBUF_BUFG
    );
CLK_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => CLK,
      O => CLK_IBUF
    );
RST_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => RST,
      O => RST_IBUF
    );
\S1[0][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(0),
      O => \S1[0]\(0)
    );
\S1[0][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(10),
      O => \S1[0]\(10)
    );
\S1[0][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(11),
      O => \S1[0]\(11)
    );
\S1[0][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(12),
      O => \S1[0]\(12)
    );
\S1[0][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(13),
      O => \S1[0]\(13)
    );
\S1[0][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(14),
      O => \S1[0]\(14)
    );
\S1[0][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(15),
      O => \S1[0]\(15)
    );
\S1[0][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(16),
      O => \S1[0]\(16)
    );
\S1[0][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(17),
      O => \S1[0]\(17)
    );
\S1[0][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(18),
      O => \S1[0]\(18)
    );
\S1[0][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(19),
      O => \S1[0]\(19)
    );
\S1[0][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(1),
      O => \S1[0]\(1)
    );
\S1[0][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(20),
      O => \S1[0]\(20)
    );
\S1[0][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(21),
      O => \S1[0]\(21)
    );
\S1[0][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(22),
      O => \S1[0]\(22)
    );
\S1[0][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(23),
      O => \S1[0]\(23)
    );
\S1[0][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(24),
      O => \S1[0]\(24)
    );
\S1[0][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(25),
      O => \S1[0]\(25)
    );
\S1[0][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(26),
      O => \S1[0]\(26)
    );
\S1[0][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(27),
      O => \S1[0]\(27)
    );
\S1[0][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(28),
      O => \S1[0]\(28)
    );
\S1[0][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(29),
      O => \S1[0]\(29)
    );
\S1[0][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(2),
      O => \S1[0]\(2)
    );
\S1[0][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(30),
      O => \S1[0]\(30)
    );
\S1[0][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(31),
      O => \S1[0]\(31)
    );
\S1[0][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(32),
      O => \S1[0]\(32)
    );
\S1[0][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(3),
      O => \S1[0]\(3)
    );
\S1[0][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(4),
      O => \S1[0]\(4)
    );
\S1[0][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(5),
      O => \S1[0]\(5)
    );
\S1[0][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(6),
      O => \S1[0]\(6)
    );
\S1[0][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(7),
      O => \S1[0]\(7)
    );
\S1[0][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(8),
      O => \S1[0]\(8)
    );
\S1[0][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[0]_OBUF\(9),
      O => \S1[0]\(9)
    );
\S1[1][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(0),
      O => \S1[1]\(0)
    );
\S1[1][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(10),
      O => \S1[1]\(10)
    );
\S1[1][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(11),
      O => \S1[1]\(11)
    );
\S1[1][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(12),
      O => \S1[1]\(12)
    );
\S1[1][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(13),
      O => \S1[1]\(13)
    );
\S1[1][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(14),
      O => \S1[1]\(14)
    );
\S1[1][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(15),
      O => \S1[1]\(15)
    );
\S1[1][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(16),
      O => \S1[1]\(16)
    );
\S1[1][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(17),
      O => \S1[1]\(17)
    );
\S1[1][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(18),
      O => \S1[1]\(18)
    );
\S1[1][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(19),
      O => \S1[1]\(19)
    );
\S1[1][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(1),
      O => \S1[1]\(1)
    );
\S1[1][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(20),
      O => \S1[1]\(20)
    );
\S1[1][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(21),
      O => \S1[1]\(21)
    );
\S1[1][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(22),
      O => \S1[1]\(22)
    );
\S1[1][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(23),
      O => \S1[1]\(23)
    );
\S1[1][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(24),
      O => \S1[1]\(24)
    );
\S1[1][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(25),
      O => \S1[1]\(25)
    );
\S1[1][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(26),
      O => \S1[1]\(26)
    );
\S1[1][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(27),
      O => \S1[1]\(27)
    );
\S1[1][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(28),
      O => \S1[1]\(28)
    );
\S1[1][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(29),
      O => \S1[1]\(29)
    );
\S1[1][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(2),
      O => \S1[1]\(2)
    );
\S1[1][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(30),
      O => \S1[1]\(30)
    );
\S1[1][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(31),
      O => \S1[1]\(31)
    );
\S1[1][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(32),
      O => \S1[1]\(32)
    );
\S1[1][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(3),
      O => \S1[1]\(3)
    );
\S1[1][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(4),
      O => \S1[1]\(4)
    );
\S1[1][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(5),
      O => \S1[1]\(5)
    );
\S1[1][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(6),
      O => \S1[1]\(6)
    );
\S1[1][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(7),
      O => \S1[1]\(7)
    );
\S1[1][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(8),
      O => \S1[1]\(8)
    );
\S1[1][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[1]_OBUF\(9),
      O => \S1[1]\(9)
    );
\S1[2][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(0),
      O => \S1[2]\(0)
    );
\S1[2][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(10),
      O => \S1[2]\(10)
    );
\S1[2][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(11),
      O => \S1[2]\(11)
    );
\S1[2][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(12),
      O => \S1[2]\(12)
    );
\S1[2][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(13),
      O => \S1[2]\(13)
    );
\S1[2][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(14),
      O => \S1[2]\(14)
    );
\S1[2][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(15),
      O => \S1[2]\(15)
    );
\S1[2][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(16),
      O => \S1[2]\(16)
    );
\S1[2][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(17),
      O => \S1[2]\(17)
    );
\S1[2][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(18),
      O => \S1[2]\(18)
    );
\S1[2][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(19),
      O => \S1[2]\(19)
    );
\S1[2][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(1),
      O => \S1[2]\(1)
    );
\S1[2][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(20),
      O => \S1[2]\(20)
    );
\S1[2][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(21),
      O => \S1[2]\(21)
    );
\S1[2][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(22),
      O => \S1[2]\(22)
    );
\S1[2][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(23),
      O => \S1[2]\(23)
    );
\S1[2][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(24),
      O => \S1[2]\(24)
    );
\S1[2][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(25),
      O => \S1[2]\(25)
    );
\S1[2][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(26),
      O => \S1[2]\(26)
    );
\S1[2][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(27),
      O => \S1[2]\(27)
    );
\S1[2][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(28),
      O => \S1[2]\(28)
    );
\S1[2][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(29),
      O => \S1[2]\(29)
    );
\S1[2][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(2),
      O => \S1[2]\(2)
    );
\S1[2][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(30),
      O => \S1[2]\(30)
    );
\S1[2][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(31),
      O => \S1[2]\(31)
    );
\S1[2][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(32),
      O => \S1[2]\(32)
    );
\S1[2][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(3),
      O => \S1[2]\(3)
    );
\S1[2][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(4),
      O => \S1[2]\(4)
    );
\S1[2][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(5),
      O => \S1[2]\(5)
    );
\S1[2][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(6),
      O => \S1[2]\(6)
    );
\S1[2][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(7),
      O => \S1[2]\(7)
    );
\S1[2][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(8),
      O => \S1[2]\(8)
    );
\S1[2][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[2]_OBUF\(9),
      O => \S1[2]\(9)
    );
\S1[3][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(0),
      O => \S1[3]\(0)
    );
\S1[3][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(10),
      O => \S1[3]\(10)
    );
\S1[3][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(11),
      O => \S1[3]\(11)
    );
\S1[3][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(12),
      O => \S1[3]\(12)
    );
\S1[3][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(13),
      O => \S1[3]\(13)
    );
\S1[3][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(14),
      O => \S1[3]\(14)
    );
\S1[3][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(15),
      O => \S1[3]\(15)
    );
\S1[3][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(16),
      O => \S1[3]\(16)
    );
\S1[3][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(17),
      O => \S1[3]\(17)
    );
\S1[3][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(18),
      O => \S1[3]\(18)
    );
\S1[3][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(19),
      O => \S1[3]\(19)
    );
\S1[3][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(1),
      O => \S1[3]\(1)
    );
\S1[3][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(20),
      O => \S1[3]\(20)
    );
\S1[3][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(21),
      O => \S1[3]\(21)
    );
\S1[3][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(22),
      O => \S1[3]\(22)
    );
\S1[3][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(23),
      O => \S1[3]\(23)
    );
\S1[3][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(24),
      O => \S1[3]\(24)
    );
\S1[3][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(25),
      O => \S1[3]\(25)
    );
\S1[3][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(26),
      O => \S1[3]\(26)
    );
\S1[3][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(27),
      O => \S1[3]\(27)
    );
\S1[3][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(28),
      O => \S1[3]\(28)
    );
\S1[3][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(29),
      O => \S1[3]\(29)
    );
\S1[3][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(2),
      O => \S1[3]\(2)
    );
\S1[3][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(30),
      O => \S1[3]\(30)
    );
\S1[3][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(31),
      O => \S1[3]\(31)
    );
\S1[3][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(32),
      O => \S1[3]\(32)
    );
\S1[3][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(3),
      O => \S1[3]\(3)
    );
\S1[3][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(4),
      O => \S1[3]\(4)
    );
\S1[3][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(5),
      O => \S1[3]\(5)
    );
\S1[3][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(6),
      O => \S1[3]\(6)
    );
\S1[3][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(7),
      O => \S1[3]\(7)
    );
\S1[3][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(8),
      O => \S1[3]\(8)
    );
\S1[3][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S1[3]_OBUF\(9),
      O => \S1[3]\(9)
    );
\S2[0][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(0),
      O => \S2[0]\(0)
    );
\S2[0][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(10),
      O => \S2[0]\(10)
    );
\S2[0][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(11),
      O => \S2[0]\(11)
    );
\S2[0][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(12),
      O => \S2[0]\(12)
    );
\S2[0][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(13),
      O => \S2[0]\(13)
    );
\S2[0][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(14),
      O => \S2[0]\(14)
    );
\S2[0][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(15),
      O => \S2[0]\(15)
    );
\S2[0][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(16),
      O => \S2[0]\(16)
    );
\S2[0][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(17),
      O => \S2[0]\(17)
    );
\S2[0][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(18),
      O => \S2[0]\(18)
    );
\S2[0][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(19),
      O => \S2[0]\(19)
    );
\S2[0][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(1),
      O => \S2[0]\(1)
    );
\S2[0][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(20),
      O => \S2[0]\(20)
    );
\S2[0][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(21),
      O => \S2[0]\(21)
    );
\S2[0][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(22),
      O => \S2[0]\(22)
    );
\S2[0][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(23),
      O => \S2[0]\(23)
    );
\S2[0][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(24),
      O => \S2[0]\(24)
    );
\S2[0][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(25),
      O => \S2[0]\(25)
    );
\S2[0][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(26),
      O => \S2[0]\(26)
    );
\S2[0][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(27),
      O => \S2[0]\(27)
    );
\S2[0][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(28),
      O => \S2[0]\(28)
    );
\S2[0][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(29),
      O => \S2[0]\(29)
    );
\S2[0][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(2),
      O => \S2[0]\(2)
    );
\S2[0][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(30),
      O => \S2[0]\(30)
    );
\S2[0][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(31),
      O => \S2[0]\(31)
    );
\S2[0][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(32),
      O => \S2[0]\(32)
    );
\S2[0][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(3),
      O => \S2[0]\(3)
    );
\S2[0][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(4),
      O => \S2[0]\(4)
    );
\S2[0][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(5),
      O => \S2[0]\(5)
    );
\S2[0][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(6),
      O => \S2[0]\(6)
    );
\S2[0][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(7),
      O => \S2[0]\(7)
    );
\S2[0][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(8),
      O => \S2[0]\(8)
    );
\S2[0][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[0]_OBUF\(9),
      O => \S2[0]\(9)
    );
\S2[1][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(0),
      O => \S2[1]\(0)
    );
\S2[1][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(10),
      O => \S2[1]\(10)
    );
\S2[1][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(11),
      O => \S2[1]\(11)
    );
\S2[1][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(12),
      O => \S2[1]\(12)
    );
\S2[1][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(13),
      O => \S2[1]\(13)
    );
\S2[1][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(14),
      O => \S2[1]\(14)
    );
\S2[1][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(15),
      O => \S2[1]\(15)
    );
\S2[1][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(16),
      O => \S2[1]\(16)
    );
\S2[1][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(17),
      O => \S2[1]\(17)
    );
\S2[1][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(18),
      O => \S2[1]\(18)
    );
\S2[1][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(19),
      O => \S2[1]\(19)
    );
\S2[1][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(1),
      O => \S2[1]\(1)
    );
\S2[1][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(20),
      O => \S2[1]\(20)
    );
\S2[1][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(21),
      O => \S2[1]\(21)
    );
\S2[1][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(22),
      O => \S2[1]\(22)
    );
\S2[1][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(23),
      O => \S2[1]\(23)
    );
\S2[1][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(24),
      O => \S2[1]\(24)
    );
\S2[1][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(25),
      O => \S2[1]\(25)
    );
\S2[1][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(26),
      O => \S2[1]\(26)
    );
\S2[1][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(27),
      O => \S2[1]\(27)
    );
\S2[1][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(28),
      O => \S2[1]\(28)
    );
\S2[1][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(29),
      O => \S2[1]\(29)
    );
\S2[1][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(2),
      O => \S2[1]\(2)
    );
\S2[1][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(30),
      O => \S2[1]\(30)
    );
\S2[1][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(31),
      O => \S2[1]\(31)
    );
\S2[1][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(32),
      O => \S2[1]\(32)
    );
\S2[1][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(3),
      O => \S2[1]\(3)
    );
\S2[1][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(4),
      O => \S2[1]\(4)
    );
\S2[1][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(5),
      O => \S2[1]\(5)
    );
\S2[1][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(6),
      O => \S2[1]\(6)
    );
\S2[1][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(7),
      O => \S2[1]\(7)
    );
\S2[1][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(8),
      O => \S2[1]\(8)
    );
\S2[1][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[1]_OBUF\(9),
      O => \S2[1]\(9)
    );
\S2[2][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(0),
      O => \S2[2]\(0)
    );
\S2[2][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(10),
      O => \S2[2]\(10)
    );
\S2[2][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(11),
      O => \S2[2]\(11)
    );
\S2[2][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(12),
      O => \S2[2]\(12)
    );
\S2[2][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(13),
      O => \S2[2]\(13)
    );
\S2[2][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(14),
      O => \S2[2]\(14)
    );
\S2[2][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(15),
      O => \S2[2]\(15)
    );
\S2[2][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(16),
      O => \S2[2]\(16)
    );
\S2[2][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(17),
      O => \S2[2]\(17)
    );
\S2[2][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(18),
      O => \S2[2]\(18)
    );
\S2[2][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(19),
      O => \S2[2]\(19)
    );
\S2[2][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(1),
      O => \S2[2]\(1)
    );
\S2[2][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(20),
      O => \S2[2]\(20)
    );
\S2[2][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(21),
      O => \S2[2]\(21)
    );
\S2[2][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(22),
      O => \S2[2]\(22)
    );
\S2[2][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(23),
      O => \S2[2]\(23)
    );
\S2[2][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(24),
      O => \S2[2]\(24)
    );
\S2[2][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(25),
      O => \S2[2]\(25)
    );
\S2[2][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(26),
      O => \S2[2]\(26)
    );
\S2[2][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(27),
      O => \S2[2]\(27)
    );
\S2[2][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(28),
      O => \S2[2]\(28)
    );
\S2[2][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(29),
      O => \S2[2]\(29)
    );
\S2[2][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(2),
      O => \S2[2]\(2)
    );
\S2[2][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(30),
      O => \S2[2]\(30)
    );
\S2[2][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(31),
      O => \S2[2]\(31)
    );
\S2[2][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(32),
      O => \S2[2]\(32)
    );
\S2[2][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(3),
      O => \S2[2]\(3)
    );
\S2[2][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(4),
      O => \S2[2]\(4)
    );
\S2[2][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(5),
      O => \S2[2]\(5)
    );
\S2[2][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(6),
      O => \S2[2]\(6)
    );
\S2[2][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(7),
      O => \S2[2]\(7)
    );
\S2[2][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(8),
      O => \S2[2]\(8)
    );
\S2[2][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[2]_OBUF\(9),
      O => \S2[2]\(9)
    );
\S2[3][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(0),
      O => \S2[3]\(0)
    );
\S2[3][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(10),
      O => \S2[3]\(10)
    );
\S2[3][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(11),
      O => \S2[3]\(11)
    );
\S2[3][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(12),
      O => \S2[3]\(12)
    );
\S2[3][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(13),
      O => \S2[3]\(13)
    );
\S2[3][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(14),
      O => \S2[3]\(14)
    );
\S2[3][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(15),
      O => \S2[3]\(15)
    );
\S2[3][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(16),
      O => \S2[3]\(16)
    );
\S2[3][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(17),
      O => \S2[3]\(17)
    );
\S2[3][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(18),
      O => \S2[3]\(18)
    );
\S2[3][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(19),
      O => \S2[3]\(19)
    );
\S2[3][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(1),
      O => \S2[3]\(1)
    );
\S2[3][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(20),
      O => \S2[3]\(20)
    );
\S2[3][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(21),
      O => \S2[3]\(21)
    );
\S2[3][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(22),
      O => \S2[3]\(22)
    );
\S2[3][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(23),
      O => \S2[3]\(23)
    );
\S2[3][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(24),
      O => \S2[3]\(24)
    );
\S2[3][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(25),
      O => \S2[3]\(25)
    );
\S2[3][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(26),
      O => \S2[3]\(26)
    );
\S2[3][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(27),
      O => \S2[3]\(27)
    );
\S2[3][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(28),
      O => \S2[3]\(28)
    );
\S2[3][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(29),
      O => \S2[3]\(29)
    );
\S2[3][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(2),
      O => \S2[3]\(2)
    );
\S2[3][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(30),
      O => \S2[3]\(30)
    );
\S2[3][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(31),
      O => \S2[3]\(31)
    );
\S2[3][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(32),
      O => \S2[3]\(32)
    );
\S2[3][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(3),
      O => \S2[3]\(3)
    );
\S2[3][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(4),
      O => \S2[3]\(4)
    );
\S2[3][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(5),
      O => \S2[3]\(5)
    );
\S2[3][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(6),
      O => \S2[3]\(6)
    );
\S2[3][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(7),
      O => \S2[3]\(7)
    );
\S2[3][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(8),
      O => \S2[3]\(8)
    );
\S2[3][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S2[3]_OBUF\(9),
      O => \S2[3]\(9)
    );
\S3[0][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(0),
      O => \S3[0]\(0)
    );
\S3[0][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(10),
      O => \S3[0]\(10)
    );
\S3[0][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(11),
      O => \S3[0]\(11)
    );
\S3[0][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(12),
      O => \S3[0]\(12)
    );
\S3[0][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(13),
      O => \S3[0]\(13)
    );
\S3[0][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(14),
      O => \S3[0]\(14)
    );
\S3[0][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(15),
      O => \S3[0]\(15)
    );
\S3[0][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(16),
      O => \S3[0]\(16)
    );
\S3[0][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(17),
      O => \S3[0]\(17)
    );
\S3[0][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(18),
      O => \S3[0]\(18)
    );
\S3[0][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(19),
      O => \S3[0]\(19)
    );
\S3[0][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(1),
      O => \S3[0]\(1)
    );
\S3[0][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(20),
      O => \S3[0]\(20)
    );
\S3[0][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(21),
      O => \S3[0]\(21)
    );
\S3[0][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(22),
      O => \S3[0]\(22)
    );
\S3[0][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(23),
      O => \S3[0]\(23)
    );
\S3[0][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(24),
      O => \S3[0]\(24)
    );
\S3[0][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(25),
      O => \S3[0]\(25)
    );
\S3[0][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(26),
      O => \S3[0]\(26)
    );
\S3[0][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(27),
      O => \S3[0]\(27)
    );
\S3[0][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(28),
      O => \S3[0]\(28)
    );
\S3[0][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(29),
      O => \S3[0]\(29)
    );
\S3[0][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(2),
      O => \S3[0]\(2)
    );
\S3[0][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(30),
      O => \S3[0]\(30)
    );
\S3[0][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(31),
      O => \S3[0]\(31)
    );
\S3[0][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(32),
      O => \S3[0]\(32)
    );
\S3[0][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(3),
      O => \S3[0]\(3)
    );
\S3[0][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(4),
      O => \S3[0]\(4)
    );
\S3[0][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(5),
      O => \S3[0]\(5)
    );
\S3[0][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(6),
      O => \S3[0]\(6)
    );
\S3[0][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(7),
      O => \S3[0]\(7)
    );
\S3[0][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(8),
      O => \S3[0]\(8)
    );
\S3[0][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[0]_OBUF\(9),
      O => \S3[0]\(9)
    );
\S3[1][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(0),
      O => \S3[1]\(0)
    );
\S3[1][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(10),
      O => \S3[1]\(10)
    );
\S3[1][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(11),
      O => \S3[1]\(11)
    );
\S3[1][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(12),
      O => \S3[1]\(12)
    );
\S3[1][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(13),
      O => \S3[1]\(13)
    );
\S3[1][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(14),
      O => \S3[1]\(14)
    );
\S3[1][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(15),
      O => \S3[1]\(15)
    );
\S3[1][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(16),
      O => \S3[1]\(16)
    );
\S3[1][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(17),
      O => \S3[1]\(17)
    );
\S3[1][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(18),
      O => \S3[1]\(18)
    );
\S3[1][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(19),
      O => \S3[1]\(19)
    );
\S3[1][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(1),
      O => \S3[1]\(1)
    );
\S3[1][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(20),
      O => \S3[1]\(20)
    );
\S3[1][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(21),
      O => \S3[1]\(21)
    );
\S3[1][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(22),
      O => \S3[1]\(22)
    );
\S3[1][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(23),
      O => \S3[1]\(23)
    );
\S3[1][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(24),
      O => \S3[1]\(24)
    );
\S3[1][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(25),
      O => \S3[1]\(25)
    );
\S3[1][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(26),
      O => \S3[1]\(26)
    );
\S3[1][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(27),
      O => \S3[1]\(27)
    );
\S3[1][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(28),
      O => \S3[1]\(28)
    );
\S3[1][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(29),
      O => \S3[1]\(29)
    );
\S3[1][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(2),
      O => \S3[1]\(2)
    );
\S3[1][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(30),
      O => \S3[1]\(30)
    );
\S3[1][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(31),
      O => \S3[1]\(31)
    );
\S3[1][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(32),
      O => \S3[1]\(32)
    );
\S3[1][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(3),
      O => \S3[1]\(3)
    );
\S3[1][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(4),
      O => \S3[1]\(4)
    );
\S3[1][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(5),
      O => \S3[1]\(5)
    );
\S3[1][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(6),
      O => \S3[1]\(6)
    );
\S3[1][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(7),
      O => \S3[1]\(7)
    );
\S3[1][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(8),
      O => \S3[1]\(8)
    );
\S3[1][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[1]_OBUF\(9),
      O => \S3[1]\(9)
    );
\S3[2][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(0),
      O => \S3[2]\(0)
    );
\S3[2][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(10),
      O => \S3[2]\(10)
    );
\S3[2][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(11),
      O => \S3[2]\(11)
    );
\S3[2][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(12),
      O => \S3[2]\(12)
    );
\S3[2][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(13),
      O => \S3[2]\(13)
    );
\S3[2][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(14),
      O => \S3[2]\(14)
    );
\S3[2][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(15),
      O => \S3[2]\(15)
    );
\S3[2][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(16),
      O => \S3[2]\(16)
    );
\S3[2][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(17),
      O => \S3[2]\(17)
    );
\S3[2][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(18),
      O => \S3[2]\(18)
    );
\S3[2][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(19),
      O => \S3[2]\(19)
    );
\S3[2][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(1),
      O => \S3[2]\(1)
    );
\S3[2][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(20),
      O => \S3[2]\(20)
    );
\S3[2][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(21),
      O => \S3[2]\(21)
    );
\S3[2][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(22),
      O => \S3[2]\(22)
    );
\S3[2][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(23),
      O => \S3[2]\(23)
    );
\S3[2][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(24),
      O => \S3[2]\(24)
    );
\S3[2][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(25),
      O => \S3[2]\(25)
    );
\S3[2][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(26),
      O => \S3[2]\(26)
    );
\S3[2][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(27),
      O => \S3[2]\(27)
    );
\S3[2][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(28),
      O => \S3[2]\(28)
    );
\S3[2][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(29),
      O => \S3[2]\(29)
    );
\S3[2][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(2),
      O => \S3[2]\(2)
    );
\S3[2][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(30),
      O => \S3[2]\(30)
    );
\S3[2][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(31),
      O => \S3[2]\(31)
    );
\S3[2][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(32),
      O => \S3[2]\(32)
    );
\S3[2][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(3),
      O => \S3[2]\(3)
    );
\S3[2][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(4),
      O => \S3[2]\(4)
    );
\S3[2][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(5),
      O => \S3[2]\(5)
    );
\S3[2][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(6),
      O => \S3[2]\(6)
    );
\S3[2][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(7),
      O => \S3[2]\(7)
    );
\S3[2][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(8),
      O => \S3[2]\(8)
    );
\S3[2][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[2]_OBUF\(9),
      O => \S3[2]\(9)
    );
\S3[3][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(0),
      O => \S3[3]\(0)
    );
\S3[3][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(10),
      O => \S3[3]\(10)
    );
\S3[3][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(11),
      O => \S3[3]\(11)
    );
\S3[3][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(12),
      O => \S3[3]\(12)
    );
\S3[3][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(13),
      O => \S3[3]\(13)
    );
\S3[3][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(14),
      O => \S3[3]\(14)
    );
\S3[3][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(15),
      O => \S3[3]\(15)
    );
\S3[3][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(16),
      O => \S3[3]\(16)
    );
\S3[3][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(17),
      O => \S3[3]\(17)
    );
\S3[3][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(18),
      O => \S3[3]\(18)
    );
\S3[3][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(19),
      O => \S3[3]\(19)
    );
\S3[3][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(1),
      O => \S3[3]\(1)
    );
\S3[3][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(20),
      O => \S3[3]\(20)
    );
\S3[3][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(21),
      O => \S3[3]\(21)
    );
\S3[3][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(22),
      O => \S3[3]\(22)
    );
\S3[3][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(23),
      O => \S3[3]\(23)
    );
\S3[3][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(24),
      O => \S3[3]\(24)
    );
\S3[3][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(25),
      O => \S3[3]\(25)
    );
\S3[3][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(26),
      O => \S3[3]\(26)
    );
\S3[3][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(27),
      O => \S3[3]\(27)
    );
\S3[3][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(28),
      O => \S3[3]\(28)
    );
\S3[3][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(29),
      O => \S3[3]\(29)
    );
\S3[3][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(2),
      O => \S3[3]\(2)
    );
\S3[3][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(30),
      O => \S3[3]\(30)
    );
\S3[3][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(31),
      O => \S3[3]\(31)
    );
\S3[3][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(32),
      O => \S3[3]\(32)
    );
\S3[3][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(3),
      O => \S3[3]\(3)
    );
\S3[3][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(4),
      O => \S3[3]\(4)
    );
\S3[3][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(5),
      O => \S3[3]\(5)
    );
\S3[3][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(6),
      O => \S3[3]\(6)
    );
\S3[3][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(7),
      O => \S3[3]\(7)
    );
\S3[3][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(8),
      O => \S3[3]\(8)
    );
\S3[3][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S3[3]_OBUF\(9),
      O => \S3[3]\(9)
    );
\S4[0][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(0),
      O => \S4[0]\(0)
    );
\S4[0][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(10),
      O => \S4[0]\(10)
    );
\S4[0][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(11),
      O => \S4[0]\(11)
    );
\S4[0][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(12),
      O => \S4[0]\(12)
    );
\S4[0][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(13),
      O => \S4[0]\(13)
    );
\S4[0][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(14),
      O => \S4[0]\(14)
    );
\S4[0][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(15),
      O => \S4[0]\(15)
    );
\S4[0][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(16),
      O => \S4[0]\(16)
    );
\S4[0][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(17),
      O => \S4[0]\(17)
    );
\S4[0][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(18),
      O => \S4[0]\(18)
    );
\S4[0][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(19),
      O => \S4[0]\(19)
    );
\S4[0][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(1),
      O => \S4[0]\(1)
    );
\S4[0][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(20),
      O => \S4[0]\(20)
    );
\S4[0][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(21),
      O => \S4[0]\(21)
    );
\S4[0][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(22),
      O => \S4[0]\(22)
    );
\S4[0][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(23),
      O => \S4[0]\(23)
    );
\S4[0][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(24),
      O => \S4[0]\(24)
    );
\S4[0][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(25),
      O => \S4[0]\(25)
    );
\S4[0][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(26),
      O => \S4[0]\(26)
    );
\S4[0][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(27),
      O => \S4[0]\(27)
    );
\S4[0][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(28),
      O => \S4[0]\(28)
    );
\S4[0][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(29),
      O => \S4[0]\(29)
    );
\S4[0][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(2),
      O => \S4[0]\(2)
    );
\S4[0][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(30),
      O => \S4[0]\(30)
    );
\S4[0][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(31),
      O => \S4[0]\(31)
    );
\S4[0][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(32),
      O => \S4[0]\(32)
    );
\S4[0][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(3),
      O => \S4[0]\(3)
    );
\S4[0][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(4),
      O => \S4[0]\(4)
    );
\S4[0][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(5),
      O => \S4[0]\(5)
    );
\S4[0][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(6),
      O => \S4[0]\(6)
    );
\S4[0][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(7),
      O => \S4[0]\(7)
    );
\S4[0][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(8),
      O => \S4[0]\(8)
    );
\S4[0][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[0]_OBUF\(9),
      O => \S4[0]\(9)
    );
\S4[1][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(0),
      O => \S4[1]\(0)
    );
\S4[1][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(10),
      O => \S4[1]\(10)
    );
\S4[1][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(11),
      O => \S4[1]\(11)
    );
\S4[1][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(12),
      O => \S4[1]\(12)
    );
\S4[1][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(13),
      O => \S4[1]\(13)
    );
\S4[1][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(14),
      O => \S4[1]\(14)
    );
\S4[1][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(15),
      O => \S4[1]\(15)
    );
\S4[1][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(16),
      O => \S4[1]\(16)
    );
\S4[1][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(17),
      O => \S4[1]\(17)
    );
\S4[1][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(18),
      O => \S4[1]\(18)
    );
\S4[1][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(19),
      O => \S4[1]\(19)
    );
\S4[1][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(1),
      O => \S4[1]\(1)
    );
\S4[1][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(20),
      O => \S4[1]\(20)
    );
\S4[1][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(21),
      O => \S4[1]\(21)
    );
\S4[1][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(22),
      O => \S4[1]\(22)
    );
\S4[1][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(23),
      O => \S4[1]\(23)
    );
\S4[1][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(24),
      O => \S4[1]\(24)
    );
\S4[1][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(25),
      O => \S4[1]\(25)
    );
\S4[1][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(26),
      O => \S4[1]\(26)
    );
\S4[1][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(27),
      O => \S4[1]\(27)
    );
\S4[1][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(28),
      O => \S4[1]\(28)
    );
\S4[1][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(29),
      O => \S4[1]\(29)
    );
\S4[1][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(2),
      O => \S4[1]\(2)
    );
\S4[1][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(30),
      O => \S4[1]\(30)
    );
\S4[1][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(31),
      O => \S4[1]\(31)
    );
\S4[1][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(32),
      O => \S4[1]\(32)
    );
\S4[1][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(3),
      O => \S4[1]\(3)
    );
\S4[1][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(4),
      O => \S4[1]\(4)
    );
\S4[1][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(5),
      O => \S4[1]\(5)
    );
\S4[1][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(6),
      O => \S4[1]\(6)
    );
\S4[1][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(7),
      O => \S4[1]\(7)
    );
\S4[1][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(8),
      O => \S4[1]\(8)
    );
\S4[1][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[1]_OBUF\(9),
      O => \S4[1]\(9)
    );
\S4[2][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(0),
      O => \S4[2]\(0)
    );
\S4[2][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(10),
      O => \S4[2]\(10)
    );
\S4[2][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(11),
      O => \S4[2]\(11)
    );
\S4[2][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(12),
      O => \S4[2]\(12)
    );
\S4[2][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(13),
      O => \S4[2]\(13)
    );
\S4[2][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(14),
      O => \S4[2]\(14)
    );
\S4[2][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(15),
      O => \S4[2]\(15)
    );
\S4[2][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(16),
      O => \S4[2]\(16)
    );
\S4[2][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(17),
      O => \S4[2]\(17)
    );
\S4[2][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(18),
      O => \S4[2]\(18)
    );
\S4[2][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(19),
      O => \S4[2]\(19)
    );
\S4[2][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(1),
      O => \S4[2]\(1)
    );
\S4[2][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(20),
      O => \S4[2]\(20)
    );
\S4[2][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(21),
      O => \S4[2]\(21)
    );
\S4[2][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(22),
      O => \S4[2]\(22)
    );
\S4[2][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(23),
      O => \S4[2]\(23)
    );
\S4[2][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(24),
      O => \S4[2]\(24)
    );
\S4[2][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(25),
      O => \S4[2]\(25)
    );
\S4[2][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(26),
      O => \S4[2]\(26)
    );
\S4[2][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(27),
      O => \S4[2]\(27)
    );
\S4[2][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(28),
      O => \S4[2]\(28)
    );
\S4[2][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(29),
      O => \S4[2]\(29)
    );
\S4[2][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(2),
      O => \S4[2]\(2)
    );
\S4[2][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(30),
      O => \S4[2]\(30)
    );
\S4[2][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(31),
      O => \S4[2]\(31)
    );
\S4[2][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(32),
      O => \S4[2]\(32)
    );
\S4[2][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(3),
      O => \S4[2]\(3)
    );
\S4[2][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(4),
      O => \S4[2]\(4)
    );
\S4[2][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(5),
      O => \S4[2]\(5)
    );
\S4[2][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(6),
      O => \S4[2]\(6)
    );
\S4[2][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(7),
      O => \S4[2]\(7)
    );
\S4[2][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(8),
      O => \S4[2]\(8)
    );
\S4[2][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[2]_OBUF\(9),
      O => \S4[2]\(9)
    );
\S4[3][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(0),
      O => \S4[3]\(0)
    );
\S4[3][10]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(10),
      O => \S4[3]\(10)
    );
\S4[3][11]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(11),
      O => \S4[3]\(11)
    );
\S4[3][12]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(12),
      O => \S4[3]\(12)
    );
\S4[3][13]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(13),
      O => \S4[3]\(13)
    );
\S4[3][14]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(14),
      O => \S4[3]\(14)
    );
\S4[3][15]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(15),
      O => \S4[3]\(15)
    );
\S4[3][16]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(16),
      O => \S4[3]\(16)
    );
\S4[3][17]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(17),
      O => \S4[3]\(17)
    );
\S4[3][18]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(18),
      O => \S4[3]\(18)
    );
\S4[3][19]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(19),
      O => \S4[3]\(19)
    );
\S4[3][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(1),
      O => \S4[3]\(1)
    );
\S4[3][20]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(20),
      O => \S4[3]\(20)
    );
\S4[3][21]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(21),
      O => \S4[3]\(21)
    );
\S4[3][22]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(22),
      O => \S4[3]\(22)
    );
\S4[3][23]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(23),
      O => \S4[3]\(23)
    );
\S4[3][24]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(24),
      O => \S4[3]\(24)
    );
\S4[3][25]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(25),
      O => \S4[3]\(25)
    );
\S4[3][26]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(26),
      O => \S4[3]\(26)
    );
\S4[3][27]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(27),
      O => \S4[3]\(27)
    );
\S4[3][28]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(28),
      O => \S4[3]\(28)
    );
\S4[3][29]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(29),
      O => \S4[3]\(29)
    );
\S4[3][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(2),
      O => \S4[3]\(2)
    );
\S4[3][30]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(30),
      O => \S4[3]\(30)
    );
\S4[3][31]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(31),
      O => \S4[3]\(31)
    );
\S4[3][32]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(32),
      O => \S4[3]\(32)
    );
\S4[3][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(3),
      O => \S4[3]\(3)
    );
\S4[3][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(4),
      O => \S4[3]\(4)
    );
\S4[3][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(5),
      O => \S4[3]\(5)
    );
\S4[3][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(6),
      O => \S4[3]\(6)
    );
\S4[3][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(7),
      O => \S4[3]\(7)
    );
\S4[3][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(8),
      O => \S4[3]\(8)
    );
\S4[3][9]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \S4[3]_OBUF\(9),
      O => \S4[3]\(9)
    );
done_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => done_OBUF,
      O => done
    );
\generate_BRAM_module1[0].bram_instance\: entity work.dual_port_ram
     port map (
      ACC_reg => \generate_BRAM_module1[0].bram_instance_n_0\,
      ACC_reg_0 => \generate_BRAM_module1[0].bram_instance_n_17\,
      ACC_reg_1 => \generate_BRAM_module1[0].bram_instance_n_18\,
      ACC_reg_10 => \generate_BRAM_module1[0].bram_instance_n_27\,
      ACC_reg_11 => \generate_BRAM_module1[0].bram_instance_n_28\,
      ACC_reg_12 => \generate_BRAM_module1[0].bram_instance_n_29\,
      ACC_reg_13 => \generate_BRAM_module1[0].bram_instance_n_30\,
      ACC_reg_14 => \generate_BRAM_module1[0].bram_instance_n_31\,
      ACC_reg_2 => \generate_BRAM_module1[0].bram_instance_n_19\,
      ACC_reg_3 => \generate_BRAM_module1[0].bram_instance_n_20\,
      ACC_reg_4 => \generate_BRAM_module1[0].bram_instance_n_21\,
      ACC_reg_5 => \generate_BRAM_module1[0].bram_instance_n_22\,
      ACC_reg_6 => \generate_BRAM_module1[0].bram_instance_n_23\,
      ACC_reg_7 => \generate_BRAM_module1[0].bram_instance_n_24\,
      ACC_reg_8 => \generate_BRAM_module1[0].bram_instance_n_25\,
      ACC_reg_9 => \generate_BRAM_module1[0].bram_instance_n_26\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      addr_in_0(3) => \write_count_reg[3]_rep_n_0\,
      addr_in_0(2) => \write_count_reg[2]_rep_n_0\,
      addr_in_0(1) => \write_count_reg[1]_rep_n_0\,
      addr_in_0(0) => \write_count_reg[0]_rep_n_0\,
      addr_in_1(1) => \mul_count_reg[3]_rep_n_0\,
      addr_in_1(0) => \mul_count_reg[2]_rep__0_n_0\,
      data_out_10(15 downto 0) => \r1[0]_OBUF\(15 downto 0),
      \mul_count_reg[0]_rep\ => \mul_count_reg[0]_rep_n_0\,
      \mul_count_reg[1]_rep__0\ => \mul_count_reg[1]_rep__0_n_0\,
      \mul_count_reg[2]_rep\ => \mul_count_reg[2]_rep_n_0\,
      \mul_count_reg[3]_rep__0\ => \mul_count_reg[3]_rep__0_n_0\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      read(0) => read_OBUF(1),
      wr_en => wr_en,
      \wv1[0]\(15) => \ram_reg_0_15_15_15_i_1__2_n_0\,
      \wv1[0]\(14) => \ram_reg_0_15_14_14_i_1__2_n_0\,
      \wv1[0]\(13) => \ram_reg_0_15_13_13_i_1__2_n_0\,
      \wv1[0]\(12) => \ram_reg_0_15_12_12_i_1__2_n_0\,
      \wv1[0]\(11) => \ram_reg_0_15_11_11_i_1__2_n_0\,
      \wv1[0]\(10) => \ram_reg_0_15_10_10_i_1__2_n_0\,
      \wv1[0]\(9) => \ram_reg_0_15_9_9_i_1__2_n_0\,
      \wv1[0]\(8) => \ram_reg_0_15_8_8_i_1__2_n_0\,
      \wv1[0]\(7) => \ram_reg_0_15_7_7_i_1__2_n_0\,
      \wv1[0]\(6) => \ram_reg_0_15_6_6_i_1__2_n_0\,
      \wv1[0]\(5) => \ram_reg_0_15_5_5_i_1__2_n_0\,
      \wv1[0]\(4) => \ram_reg_0_15_4_4_i_1__2_n_0\,
      \wv1[0]\(3) => \ram_reg_0_15_3_3_i_1__2_n_0\,
      \wv1[0]\(2) => \ram_reg_0_15_2_2_i_1__2_n_0\,
      \wv1[0]\(1) => \ram_reg_0_15_1_1_i_1__2_n_0\,
      \wv1[0]\(0) => \ram_reg_0_15_0_0_i_1__2_n_0\
    );
\generate_BRAM_module1[1].bram_instance\: entity work.dual_port_ram_0
     port map (
      ACC_reg => \generate_BRAM_module1[1].bram_instance_n_0\,
      ACC_reg_0 => \generate_BRAM_module1[1].bram_instance_n_17\,
      ACC_reg_1 => \generate_BRAM_module1[1].bram_instance_n_18\,
      ACC_reg_10 => \generate_BRAM_module1[1].bram_instance_n_27\,
      ACC_reg_11 => \generate_BRAM_module1[1].bram_instance_n_28\,
      ACC_reg_12 => \generate_BRAM_module1[1].bram_instance_n_29\,
      ACC_reg_13 => \generate_BRAM_module1[1].bram_instance_n_30\,
      ACC_reg_14 => \generate_BRAM_module1[1].bram_instance_n_31\,
      ACC_reg_2 => \generate_BRAM_module1[1].bram_instance_n_19\,
      ACC_reg_3 => \generate_BRAM_module1[1].bram_instance_n_20\,
      ACC_reg_4 => \generate_BRAM_module1[1].bram_instance_n_21\,
      ACC_reg_5 => \generate_BRAM_module1[1].bram_instance_n_22\,
      ACC_reg_6 => \generate_BRAM_module1[1].bram_instance_n_23\,
      ACC_reg_7 => \generate_BRAM_module1[1].bram_instance_n_24\,
      ACC_reg_8 => \generate_BRAM_module1[1].bram_instance_n_25\,
      ACC_reg_9 => \generate_BRAM_module1[1].bram_instance_n_26\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      data_out_10(15 downto 0) => \r1[1]_OBUF\(15 downto 0),
      \out\(3) => \write_count_reg_n_0_[3]\,
      \out\(2) => \write_count_reg_n_0_[2]\,
      \out\(1) => \write_count_reg_n_0_[1]\,
      \out\(0) => \write_count_reg_n_0_[0]\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      read(3 downto 0) => read_OBUF(3 downto 0),
      wr_en => wr_en,
      \wv1[1]\(15) => \ram_reg_0_15_15_15_i_1__1_n_0\,
      \wv1[1]\(14) => \ram_reg_0_15_14_14_i_1__1_n_0\,
      \wv1[1]\(13) => \ram_reg_0_15_13_13_i_1__1_n_0\,
      \wv1[1]\(12) => \ram_reg_0_15_12_12_i_1__1_n_0\,
      \wv1[1]\(11) => \ram_reg_0_15_11_11_i_1__1_n_0\,
      \wv1[1]\(10) => \ram_reg_0_15_10_10_i_1__1_n_0\,
      \wv1[1]\(9) => \ram_reg_0_15_9_9_i_1__1_n_0\,
      \wv1[1]\(8) => \ram_reg_0_15_8_8_i_1__1_n_0\,
      \wv1[1]\(7) => \ram_reg_0_15_7_7_i_1__1_n_0\,
      \wv1[1]\(6) => \ram_reg_0_15_6_6_i_1__1_n_0\,
      \wv1[1]\(5) => \ram_reg_0_15_5_5_i_1__1_n_0\,
      \wv1[1]\(4) => \ram_reg_0_15_4_4_i_1__1_n_0\,
      \wv1[1]\(3) => \ram_reg_0_15_3_3_i_1__1_n_0\,
      \wv1[1]\(2) => \ram_reg_0_15_2_2_i_1__1_n_0\,
      \wv1[1]\(1) => \ram_reg_0_15_1_1_i_1__1_n_0\,
      \wv1[1]\(0) => \ram_reg_0_15_0_0_i_1__1_n_0\
    );
\generate_BRAM_module1[2].bram_instance\: entity work.dual_port_ram_1
     port map (
      ACC_reg => \generate_BRAM_module1[2].bram_instance_n_0\,
      ACC_reg_0 => \generate_BRAM_module1[2].bram_instance_n_17\,
      ACC_reg_1 => \generate_BRAM_module1[2].bram_instance_n_18\,
      ACC_reg_10 => \generate_BRAM_module1[2].bram_instance_n_27\,
      ACC_reg_11 => \generate_BRAM_module1[2].bram_instance_n_28\,
      ACC_reg_12 => \generate_BRAM_module1[2].bram_instance_n_29\,
      ACC_reg_13 => \generate_BRAM_module1[2].bram_instance_n_30\,
      ACC_reg_14 => \generate_BRAM_module1[2].bram_instance_n_31\,
      ACC_reg_2 => \generate_BRAM_module1[2].bram_instance_n_19\,
      ACC_reg_3 => \generate_BRAM_module1[2].bram_instance_n_20\,
      ACC_reg_4 => \generate_BRAM_module1[2].bram_instance_n_21\,
      ACC_reg_5 => \generate_BRAM_module1[2].bram_instance_n_22\,
      ACC_reg_6 => \generate_BRAM_module1[2].bram_instance_n_23\,
      ACC_reg_7 => \generate_BRAM_module1[2].bram_instance_n_24\,
      ACC_reg_8 => \generate_BRAM_module1[2].bram_instance_n_25\,
      ACC_reg_9 => \generate_BRAM_module1[2].bram_instance_n_26\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      addr_in_0(3) => \write_count_reg[3]_rep_n_0\,
      addr_in_0(2) => \write_count_reg[2]_rep_n_0\,
      addr_in_0(1) => \write_count_reg[1]_rep_n_0\,
      addr_in_0(0) => \write_count_reg[0]_rep_n_0\,
      addr_in_1(2) => \mul_count_reg[3]_rep__0_n_0\,
      addr_in_1(1) => \mul_count_reg[2]_rep_n_0\,
      addr_in_1(0) => \mul_count_reg[1]_rep__0_n_0\,
      data_out_10(15 downto 0) => \r1[2]_OBUF\(15 downto 0),
      \mul_count_reg[0]_rep\ => \mul_count_reg[0]_rep_n_0\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      wr_en => wr_en,
      \wv1[2]\(15) => \ram_reg_0_15_15_15_i_1__0_n_0\,
      \wv1[2]\(14) => \ram_reg_0_15_14_14_i_1__0_n_0\,
      \wv1[2]\(13) => \ram_reg_0_15_13_13_i_1__0_n_0\,
      \wv1[2]\(12) => \ram_reg_0_15_12_12_i_1__0_n_0\,
      \wv1[2]\(11) => \ram_reg_0_15_11_11_i_1__0_n_0\,
      \wv1[2]\(10) => \ram_reg_0_15_10_10_i_1__0_n_0\,
      \wv1[2]\(9) => \ram_reg_0_15_9_9_i_1__0_n_0\,
      \wv1[2]\(8) => \ram_reg_0_15_8_8_i_1__0_n_0\,
      \wv1[2]\(7) => \ram_reg_0_15_7_7_i_1__0_n_0\,
      \wv1[2]\(6) => \ram_reg_0_15_6_6_i_1__0_n_0\,
      \wv1[2]\(5) => \ram_reg_0_15_5_5_i_1__0_n_0\,
      \wv1[2]\(4) => \ram_reg_0_15_4_4_i_1__0_n_0\,
      \wv1[2]\(3) => \ram_reg_0_15_3_3_i_1__0_n_0\,
      \wv1[2]\(2) => \ram_reg_0_15_2_2_i_1__0_n_0\,
      \wv1[2]\(1) => \ram_reg_0_15_1_1_i_1__0_n_0\,
      \wv1[2]\(0) => \ram_reg_0_15_0_0_i_1__0_n_0\
    );
\generate_BRAM_module1[3].bram_instance\: entity work.dual_port_ram_2
     port map (
      ACC_reg => \generate_BRAM_module1[3].bram_instance_n_0\,
      ACC_reg_0 => \generate_BRAM_module1[3].bram_instance_n_17\,
      ACC_reg_1 => \generate_BRAM_module1[3].bram_instance_n_18\,
      ACC_reg_10 => \generate_BRAM_module1[3].bram_instance_n_27\,
      ACC_reg_11 => \generate_BRAM_module1[3].bram_instance_n_28\,
      ACC_reg_12 => \generate_BRAM_module1[3].bram_instance_n_29\,
      ACC_reg_13 => \generate_BRAM_module1[3].bram_instance_n_30\,
      ACC_reg_14 => \generate_BRAM_module1[3].bram_instance_n_31\,
      ACC_reg_2 => \generate_BRAM_module1[3].bram_instance_n_19\,
      ACC_reg_3 => \generate_BRAM_module1[3].bram_instance_n_20\,
      ACC_reg_4 => \generate_BRAM_module1[3].bram_instance_n_21\,
      ACC_reg_5 => \generate_BRAM_module1[3].bram_instance_n_22\,
      ACC_reg_6 => \generate_BRAM_module1[3].bram_instance_n_23\,
      ACC_reg_7 => \generate_BRAM_module1[3].bram_instance_n_24\,
      ACC_reg_8 => \generate_BRAM_module1[3].bram_instance_n_25\,
      ACC_reg_9 => \generate_BRAM_module1[3].bram_instance_n_26\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      addr_in_1(0) => \mul_count_reg[3]_rep_n_0\,
      data_out_10(15 downto 0) => \r1[3]_OBUF\(15 downto 0),
      \out\(3) => \write_count_reg_n_0_[3]\,
      \out\(2) => \write_count_reg_n_0_[2]\,
      \out\(1) => \write_count_reg_n_0_[1]\,
      \out\(0) => \write_count_reg_n_0_[0]\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      read(2 downto 0) => read_OBUF(2 downto 0),
      wr_en => wr_en,
      \wv1[3]\(15) => ram_reg_0_15_15_15_i_1_n_0,
      \wv1[3]\(14) => ram_reg_0_15_14_14_i_1_n_0,
      \wv1[3]\(13) => ram_reg_0_15_13_13_i_1_n_0,
      \wv1[3]\(12) => ram_reg_0_15_12_12_i_1_n_0,
      \wv1[3]\(11) => ram_reg_0_15_11_11_i_1_n_0,
      \wv1[3]\(10) => ram_reg_0_15_10_10_i_1_n_0,
      \wv1[3]\(9) => ram_reg_0_15_9_9_i_1_n_0,
      \wv1[3]\(8) => ram_reg_0_15_8_8_i_1_n_0,
      \wv1[3]\(7) => ram_reg_0_15_7_7_i_1_n_0,
      \wv1[3]\(6) => ram_reg_0_15_6_6_i_1_n_0,
      \wv1[3]\(5) => ram_reg_0_15_5_5_i_1_n_0,
      \wv1[3]\(4) => ram_reg_0_15_4_4_i_1_n_0,
      \wv1[3]\(3) => ram_reg_0_15_3_3_i_1_n_0,
      \wv1[3]\(2) => ram_reg_0_15_2_2_i_1_n_0,
      \wv1[3]\(1) => ram_reg_0_15_1_1_i_1_n_0,
      \wv1[3]\(0) => ram_reg_0_15_0_0_i_1_n_0
    );
\generate_BRAM_module2[0].bram_instance\: entity work.dual_port_ram_3
     port map (
      ACC_reg => \generate_BRAM_module2[0].bram_instance_n_0\,
      ACC_reg_0 => \generate_BRAM_module2[0].bram_instance_n_17\,
      ACC_reg_1 => \generate_BRAM_module2[0].bram_instance_n_18\,
      ACC_reg_10 => \generate_BRAM_module2[0].bram_instance_n_27\,
      ACC_reg_11 => \generate_BRAM_module2[0].bram_instance_n_28\,
      ACC_reg_12 => \generate_BRAM_module2[0].bram_instance_n_29\,
      ACC_reg_13 => \generate_BRAM_module2[0].bram_instance_n_30\,
      ACC_reg_14 => \generate_BRAM_module2[0].bram_instance_n_31\,
      ACC_reg_2 => \generate_BRAM_module2[0].bram_instance_n_19\,
      ACC_reg_3 => \generate_BRAM_module2[0].bram_instance_n_20\,
      ACC_reg_4 => \generate_BRAM_module2[0].bram_instance_n_21\,
      ACC_reg_5 => \generate_BRAM_module2[0].bram_instance_n_22\,
      ACC_reg_6 => \generate_BRAM_module2[0].bram_instance_n_23\,
      ACC_reg_7 => \generate_BRAM_module2[0].bram_instance_n_24\,
      ACC_reg_8 => \generate_BRAM_module2[0].bram_instance_n_25\,
      ACC_reg_9 => \generate_BRAM_module2[0].bram_instance_n_26\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      addr_in_0(3) => \write_count_reg[3]_rep_n_0\,
      addr_in_0(2) => \write_count_reg[2]_rep_n_0\,
      addr_in_0(1) => \write_count_reg[1]_rep_n_0\,
      addr_in_0(0) => \write_count_reg[0]_rep_n_0\,
      addr_in_1(2) => \mul_count_reg[3]_rep__0_n_0\,
      addr_in_1(1) => \mul_count_reg[2]_rep_n_0\,
      addr_in_1(0) => \mul_count_reg[1]_rep__0_n_0\,
      data_out_10(15 downto 0) => \r2[0]_OBUF\(15 downto 0),
      \mul_count_reg[0]_rep\ => \mul_count_reg[0]_rep_n_0\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      wr_en => wr_en,
      \wv2[0]\(15) => \ram_reg_0_15_15_15_i_1__6_n_0\,
      \wv2[0]\(14) => \ram_reg_0_15_14_14_i_1__6_n_0\,
      \wv2[0]\(13) => \ram_reg_0_15_13_13_i_1__6_n_0\,
      \wv2[0]\(12) => \ram_reg_0_15_12_12_i_1__6_n_0\,
      \wv2[0]\(11) => \ram_reg_0_15_11_11_i_1__6_n_0\,
      \wv2[0]\(10) => \ram_reg_0_15_10_10_i_1__6_n_0\,
      \wv2[0]\(9) => \ram_reg_0_15_9_9_i_1__6_n_0\,
      \wv2[0]\(8) => \ram_reg_0_15_8_8_i_1__6_n_0\,
      \wv2[0]\(7) => \ram_reg_0_15_7_7_i_1__6_n_0\,
      \wv2[0]\(6) => \ram_reg_0_15_6_6_i_1__6_n_0\,
      \wv2[0]\(5) => \ram_reg_0_15_5_5_i_1__6_n_0\,
      \wv2[0]\(4) => \ram_reg_0_15_4_4_i_1__6_n_0\,
      \wv2[0]\(3) => \ram_reg_0_15_3_3_i_1__6_n_0\,
      \wv2[0]\(2) => \ram_reg_0_15_2_2_i_1__6_n_0\,
      \wv2[0]\(1) => \ram_reg_0_15_1_1_i_1__6_n_0\,
      \wv2[0]\(0) => \ram_reg_0_15_0_0_i_1__6_n_0\
    );
\generate_BRAM_module2[1].bram_instance\: entity work.dual_port_ram_4
     port map (
      ACC_reg => \generate_BRAM_module2[1].bram_instance_n_0\,
      ACC_reg_0 => \generate_BRAM_module2[1].bram_instance_n_17\,
      ACC_reg_1 => \generate_BRAM_module2[1].bram_instance_n_18\,
      ACC_reg_10 => \generate_BRAM_module2[1].bram_instance_n_27\,
      ACC_reg_11 => \generate_BRAM_module2[1].bram_instance_n_28\,
      ACC_reg_12 => \generate_BRAM_module2[1].bram_instance_n_29\,
      ACC_reg_13 => \generate_BRAM_module2[1].bram_instance_n_30\,
      ACC_reg_14 => \generate_BRAM_module2[1].bram_instance_n_31\,
      ACC_reg_2 => \generate_BRAM_module2[1].bram_instance_n_19\,
      ACC_reg_3 => \generate_BRAM_module2[1].bram_instance_n_20\,
      ACC_reg_4 => \generate_BRAM_module2[1].bram_instance_n_21\,
      ACC_reg_5 => \generate_BRAM_module2[1].bram_instance_n_22\,
      ACC_reg_6 => \generate_BRAM_module2[1].bram_instance_n_23\,
      ACC_reg_7 => \generate_BRAM_module2[1].bram_instance_n_24\,
      ACC_reg_8 => \generate_BRAM_module2[1].bram_instance_n_25\,
      ACC_reg_9 => \generate_BRAM_module2[1].bram_instance_n_26\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      data_out_10(15 downto 0) => \r2[1]_OBUF\(15 downto 0),
      \out\(3) => \write_count_reg_n_0_[3]\,
      \out\(2) => \write_count_reg_n_0_[2]\,
      \out\(1) => \write_count_reg_n_0_[1]\,
      \out\(0) => \write_count_reg_n_0_[0]\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      read(3 downto 0) => read_OBUF(3 downto 0),
      wr_en => wr_en,
      \wv2[1]\(15) => \ram_reg_0_15_15_15_i_1__5_n_0\,
      \wv2[1]\(14) => \ram_reg_0_15_14_14_i_1__5_n_0\,
      \wv2[1]\(13) => \ram_reg_0_15_13_13_i_1__5_n_0\,
      \wv2[1]\(12) => \ram_reg_0_15_12_12_i_1__5_n_0\,
      \wv2[1]\(11) => \ram_reg_0_15_11_11_i_1__5_n_0\,
      \wv2[1]\(10) => \ram_reg_0_15_10_10_i_1__5_n_0\,
      \wv2[1]\(9) => \ram_reg_0_15_9_9_i_1__5_n_0\,
      \wv2[1]\(8) => \ram_reg_0_15_8_8_i_1__5_n_0\,
      \wv2[1]\(7) => \ram_reg_0_15_7_7_i_1__5_n_0\,
      \wv2[1]\(6) => \ram_reg_0_15_6_6_i_1__5_n_0\,
      \wv2[1]\(5) => \ram_reg_0_15_5_5_i_1__5_n_0\,
      \wv2[1]\(4) => \ram_reg_0_15_4_4_i_1__5_n_0\,
      \wv2[1]\(3) => \ram_reg_0_15_3_3_i_1__5_n_0\,
      \wv2[1]\(2) => \ram_reg_0_15_2_2_i_1__5_n_0\,
      \wv2[1]\(1) => \ram_reg_0_15_1_1_i_1__5_n_0\,
      \wv2[1]\(0) => \ram_reg_0_15_0_0_i_1__5_n_0\
    );
\generate_BRAM_module2[2].bram_instance\: entity work.dual_port_ram_5
     port map (
      ACC_reg => \generate_BRAM_module2[2].bram_instance_n_0\,
      ACC_reg_0 => \generate_BRAM_module2[2].bram_instance_n_17\,
      ACC_reg_1 => \generate_BRAM_module2[2].bram_instance_n_18\,
      ACC_reg_10 => \generate_BRAM_module2[2].bram_instance_n_27\,
      ACC_reg_11 => \generate_BRAM_module2[2].bram_instance_n_28\,
      ACC_reg_12 => \generate_BRAM_module2[2].bram_instance_n_29\,
      ACC_reg_13 => \generate_BRAM_module2[2].bram_instance_n_30\,
      ACC_reg_14 => \generate_BRAM_module2[2].bram_instance_n_31\,
      ACC_reg_2 => \generate_BRAM_module2[2].bram_instance_n_19\,
      ACC_reg_3 => \generate_BRAM_module2[2].bram_instance_n_20\,
      ACC_reg_4 => \generate_BRAM_module2[2].bram_instance_n_21\,
      ACC_reg_5 => \generate_BRAM_module2[2].bram_instance_n_22\,
      ACC_reg_6 => \generate_BRAM_module2[2].bram_instance_n_23\,
      ACC_reg_7 => \generate_BRAM_module2[2].bram_instance_n_24\,
      ACC_reg_8 => \generate_BRAM_module2[2].bram_instance_n_25\,
      ACC_reg_9 => \generate_BRAM_module2[2].bram_instance_n_26\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      addr_in_0(3) => \write_count_reg[3]_rep_n_0\,
      addr_in_0(2) => \write_count_reg[2]_rep_n_0\,
      addr_in_0(1) => \write_count_reg[1]_rep_n_0\,
      addr_in_0(0) => \write_count_reg[0]_rep_n_0\,
      addr_in_1(2) => \mul_count_reg[3]_rep__0_n_0\,
      addr_in_1(1) => \mul_count_reg[2]_rep_n_0\,
      addr_in_1(0) => \mul_count_reg[1]_rep__0_n_0\,
      data_out_10(15 downto 0) => \r2[2]_OBUF\(15 downto 0),
      \mul_count_reg[0]_rep\ => \mul_count_reg[0]_rep_n_0\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      wr_en => wr_en,
      \wv2[2]\(15) => \ram_reg_0_15_15_15_i_1__4_n_0\,
      \wv2[2]\(14) => \ram_reg_0_15_14_14_i_1__4_n_0\,
      \wv2[2]\(13) => \ram_reg_0_15_13_13_i_1__4_n_0\,
      \wv2[2]\(12) => \ram_reg_0_15_12_12_i_1__4_n_0\,
      \wv2[2]\(11) => \ram_reg_0_15_11_11_i_1__4_n_0\,
      \wv2[2]\(10) => \ram_reg_0_15_10_10_i_1__4_n_0\,
      \wv2[2]\(9) => \ram_reg_0_15_9_9_i_1__4_n_0\,
      \wv2[2]\(8) => \ram_reg_0_15_8_8_i_1__4_n_0\,
      \wv2[2]\(7) => \ram_reg_0_15_7_7_i_1__4_n_0\,
      \wv2[2]\(6) => \ram_reg_0_15_6_6_i_1__4_n_0\,
      \wv2[2]\(5) => \ram_reg_0_15_5_5_i_1__4_n_0\,
      \wv2[2]\(4) => \ram_reg_0_15_4_4_i_1__4_n_0\,
      \wv2[2]\(3) => \ram_reg_0_15_3_3_i_1__4_n_0\,
      \wv2[2]\(2) => \ram_reg_0_15_2_2_i_1__4_n_0\,
      \wv2[2]\(1) => \ram_reg_0_15_1_1_i_1__4_n_0\,
      \wv2[2]\(0) => \ram_reg_0_15_0_0_i_1__4_n_0\
    );
\generate_BRAM_module2[3].bram_instance\: entity work.dual_port_ram_6
     port map (
      ACC_reg => \generate_BRAM_module2[3].bram_instance_n_0\,
      ACC_reg_0 => \generate_BRAM_module2[3].bram_instance_n_17\,
      ACC_reg_1 => \generate_BRAM_module2[3].bram_instance_n_18\,
      ACC_reg_10 => \generate_BRAM_module2[3].bram_instance_n_27\,
      ACC_reg_11 => \generate_BRAM_module2[3].bram_instance_n_28\,
      ACC_reg_12 => \generate_BRAM_module2[3].bram_instance_n_29\,
      ACC_reg_13 => \generate_BRAM_module2[3].bram_instance_n_30\,
      ACC_reg_14 => \generate_BRAM_module2[3].bram_instance_n_31\,
      ACC_reg_2 => \generate_BRAM_module2[3].bram_instance_n_19\,
      ACC_reg_3 => \generate_BRAM_module2[3].bram_instance_n_20\,
      ACC_reg_4 => \generate_BRAM_module2[3].bram_instance_n_21\,
      ACC_reg_5 => \generate_BRAM_module2[3].bram_instance_n_22\,
      ACC_reg_6 => \generate_BRAM_module2[3].bram_instance_n_23\,
      ACC_reg_7 => \generate_BRAM_module2[3].bram_instance_n_24\,
      ACC_reg_8 => \generate_BRAM_module2[3].bram_instance_n_25\,
      ACC_reg_9 => \generate_BRAM_module2[3].bram_instance_n_26\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      addr_in_1(0) => \mul_count_reg[3]_rep_n_0\,
      data_out_10(15 downto 0) => \r2[3]_OBUF\(15 downto 0),
      \out\(3) => \write_count_reg_n_0_[3]\,
      \out\(2) => \write_count_reg_n_0_[2]\,
      \out\(1) => \write_count_reg_n_0_[1]\,
      \out\(0) => \write_count_reg_n_0_[0]\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      read(2 downto 0) => read_OBUF(2 downto 0),
      wr_en => wr_en,
      \wv2[3]\(15) => \ram_reg_0_15_15_15_i_1__3_n_0\,
      \wv2[3]\(14) => \ram_reg_0_15_14_14_i_1__3_n_0\,
      \wv2[3]\(13) => \ram_reg_0_15_13_13_i_1__3_n_0\,
      \wv2[3]\(12) => \ram_reg_0_15_12_12_i_1__3_n_0\,
      \wv2[3]\(11) => \ram_reg_0_15_11_11_i_1__3_n_0\,
      \wv2[3]\(10) => \ram_reg_0_15_10_10_i_1__3_n_0\,
      \wv2[3]\(9) => \ram_reg_0_15_9_9_i_1__3_n_0\,
      \wv2[3]\(8) => \ram_reg_0_15_8_8_i_1__3_n_0\,
      \wv2[3]\(7) => \ram_reg_0_15_7_7_i_1__3_n_0\,
      \wv2[3]\(6) => \ram_reg_0_15_6_6_i_1__3_n_0\,
      \wv2[3]\(5) => \ram_reg_0_15_5_5_i_1__3_n_0\,
      \wv2[3]\(4) => \ram_reg_0_15_4_4_i_1__3_n_0\,
      \wv2[3]\(3) => \ram_reg_0_15_3_3_i_1__3_n_0\,
      \wv2[3]\(2) => \ram_reg_0_15_2_2_i_1__3_n_0\,
      \wv2[3]\(1) => \ram_reg_0_15_1_1_i_1__3_n_0\,
      \wv2[3]\(0) => \ram_reg_0_15_0_0_i_1__3_n_0\
    );
\generate_BRAM_module3[0].bram_instance\: entity work.dual_port_ram_7
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      MULTR0 => \generate_BRAM_module3[0].bram_instance_n_0\,
      MULTR0_0 => \generate_BRAM_module3[0].bram_instance_n_17\,
      MULTR0_1 => \generate_BRAM_module3[0].bram_instance_n_18\,
      MULTR0_10 => \generate_BRAM_module3[0].bram_instance_n_27\,
      MULTR0_11 => \generate_BRAM_module3[0].bram_instance_n_28\,
      MULTR0_12 => \generate_BRAM_module3[0].bram_instance_n_29\,
      MULTR0_13 => \generate_BRAM_module3[0].bram_instance_n_30\,
      MULTR0_14 => \generate_BRAM_module3[0].bram_instance_n_31\,
      MULTR0_2 => \generate_BRAM_module3[0].bram_instance_n_19\,
      MULTR0_3 => \generate_BRAM_module3[0].bram_instance_n_20\,
      MULTR0_4 => \generate_BRAM_module3[0].bram_instance_n_21\,
      MULTR0_5 => \generate_BRAM_module3[0].bram_instance_n_22\,
      MULTR0_6 => \generate_BRAM_module3[0].bram_instance_n_23\,
      MULTR0_7 => \generate_BRAM_module3[0].bram_instance_n_24\,
      MULTR0_8 => \generate_BRAM_module3[0].bram_instance_n_25\,
      MULTR0_9 => \generate_BRAM_module3[0].bram_instance_n_26\,
      addr_in_0(3) => \write_count_reg[3]_rep_n_0\,
      addr_in_0(2) => \write_count_reg[2]_rep_n_0\,
      addr_in_0(1) => \write_count_reg[1]_rep_n_0\,
      addr_in_0(0) => \write_count_reg[0]_rep_n_0\,
      addr_in_1(2) => \mul_count_reg[3]_rep__0_n_0\,
      addr_in_1(1) => \mul_count_reg[2]_rep_n_0\,
      addr_in_1(0) => \mul_count_reg[1]_rep__0_n_0\,
      data_out_10(15 downto 0) => \r3[0]_OBUF\(15 downto 0),
      \mul_count_reg[0]_rep\ => \mul_count_reg[0]_rep_n_0\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      wr_en => wr_en,
      \wv3[0]\(15) => \ram_reg_0_15_15_15_i_1__10_n_0\,
      \wv3[0]\(14) => \ram_reg_0_15_14_14_i_1__10_n_0\,
      \wv3[0]\(13) => \ram_reg_0_15_13_13_i_1__10_n_0\,
      \wv3[0]\(12) => \ram_reg_0_15_12_12_i_1__10_n_0\,
      \wv3[0]\(11) => \ram_reg_0_15_11_11_i_1__10_n_0\,
      \wv3[0]\(10) => \ram_reg_0_15_10_10_i_1__10_n_0\,
      \wv3[0]\(9) => \ram_reg_0_15_9_9_i_1__10_n_0\,
      \wv3[0]\(8) => \ram_reg_0_15_8_8_i_1__10_n_0\,
      \wv3[0]\(7) => \ram_reg_0_15_7_7_i_1__10_n_0\,
      \wv3[0]\(6) => \ram_reg_0_15_6_6_i_1__10_n_0\,
      \wv3[0]\(5) => \ram_reg_0_15_5_5_i_1__10_n_0\,
      \wv3[0]\(4) => \ram_reg_0_15_4_4_i_1__10_n_0\,
      \wv3[0]\(3) => \ram_reg_0_15_3_3_i_1__10_n_0\,
      \wv3[0]\(2) => \ram_reg_0_15_2_2_i_1__10_n_0\,
      \wv3[0]\(1) => \ram_reg_0_15_1_1_i_1__10_n_0\,
      \wv3[0]\(0) => \ram_reg_0_15_0_0_i_1__10_n_0\
    );
\generate_BRAM_module3[1].bram_instance\: entity work.dual_port_ram_8
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      MULTR0 => \generate_BRAM_module3[1].bram_instance_n_0\,
      MULTR0_0 => \generate_BRAM_module3[1].bram_instance_n_17\,
      MULTR0_1 => \generate_BRAM_module3[1].bram_instance_n_18\,
      MULTR0_10 => \generate_BRAM_module3[1].bram_instance_n_27\,
      MULTR0_11 => \generate_BRAM_module3[1].bram_instance_n_28\,
      MULTR0_12 => \generate_BRAM_module3[1].bram_instance_n_29\,
      MULTR0_13 => \generate_BRAM_module3[1].bram_instance_n_30\,
      MULTR0_14 => \generate_BRAM_module3[1].bram_instance_n_31\,
      MULTR0_2 => \generate_BRAM_module3[1].bram_instance_n_19\,
      MULTR0_3 => \generate_BRAM_module3[1].bram_instance_n_20\,
      MULTR0_4 => \generate_BRAM_module3[1].bram_instance_n_21\,
      MULTR0_5 => \generate_BRAM_module3[1].bram_instance_n_22\,
      MULTR0_6 => \generate_BRAM_module3[1].bram_instance_n_23\,
      MULTR0_7 => \generate_BRAM_module3[1].bram_instance_n_24\,
      MULTR0_8 => \generate_BRAM_module3[1].bram_instance_n_25\,
      MULTR0_9 => \generate_BRAM_module3[1].bram_instance_n_26\,
      data_out_10(15 downto 0) => \r3[1]_OBUF\(15 downto 0),
      \out\(3) => \write_count_reg_n_0_[3]\,
      \out\(2) => \write_count_reg_n_0_[2]\,
      \out\(1) => \write_count_reg_n_0_[1]\,
      \out\(0) => \write_count_reg_n_0_[0]\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      read(3 downto 0) => read_OBUF(3 downto 0),
      wr_en => wr_en,
      \wv3[1]\(15) => \ram_reg_0_15_15_15_i_1__9_n_0\,
      \wv3[1]\(14) => \ram_reg_0_15_14_14_i_1__9_n_0\,
      \wv3[1]\(13) => \ram_reg_0_15_13_13_i_1__9_n_0\,
      \wv3[1]\(12) => \ram_reg_0_15_12_12_i_1__9_n_0\,
      \wv3[1]\(11) => \ram_reg_0_15_11_11_i_1__9_n_0\,
      \wv3[1]\(10) => \ram_reg_0_15_10_10_i_1__9_n_0\,
      \wv3[1]\(9) => \ram_reg_0_15_9_9_i_1__9_n_0\,
      \wv3[1]\(8) => \ram_reg_0_15_8_8_i_1__9_n_0\,
      \wv3[1]\(7) => \ram_reg_0_15_7_7_i_1__9_n_0\,
      \wv3[1]\(6) => \ram_reg_0_15_6_6_i_1__9_n_0\,
      \wv3[1]\(5) => \ram_reg_0_15_5_5_i_1__9_n_0\,
      \wv3[1]\(4) => \ram_reg_0_15_4_4_i_1__9_n_0\,
      \wv3[1]\(3) => \ram_reg_0_15_3_3_i_1__9_n_0\,
      \wv3[1]\(2) => \ram_reg_0_15_2_2_i_1__9_n_0\,
      \wv3[1]\(1) => \ram_reg_0_15_1_1_i_1__9_n_0\,
      \wv3[1]\(0) => \ram_reg_0_15_0_0_i_1__9_n_0\
    );
\generate_BRAM_module3[2].bram_instance\: entity work.dual_port_ram_9
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      MULTR0 => \generate_BRAM_module3[2].bram_instance_n_0\,
      MULTR0_0 => \generate_BRAM_module3[2].bram_instance_n_17\,
      MULTR0_1 => \generate_BRAM_module3[2].bram_instance_n_18\,
      MULTR0_10 => \generate_BRAM_module3[2].bram_instance_n_27\,
      MULTR0_11 => \generate_BRAM_module3[2].bram_instance_n_28\,
      MULTR0_12 => \generate_BRAM_module3[2].bram_instance_n_29\,
      MULTR0_13 => \generate_BRAM_module3[2].bram_instance_n_30\,
      MULTR0_14 => \generate_BRAM_module3[2].bram_instance_n_31\,
      MULTR0_2 => \generate_BRAM_module3[2].bram_instance_n_19\,
      MULTR0_3 => \generate_BRAM_module3[2].bram_instance_n_20\,
      MULTR0_4 => \generate_BRAM_module3[2].bram_instance_n_21\,
      MULTR0_5 => \generate_BRAM_module3[2].bram_instance_n_22\,
      MULTR0_6 => \generate_BRAM_module3[2].bram_instance_n_23\,
      MULTR0_7 => \generate_BRAM_module3[2].bram_instance_n_24\,
      MULTR0_8 => \generate_BRAM_module3[2].bram_instance_n_25\,
      MULTR0_9 => \generate_BRAM_module3[2].bram_instance_n_26\,
      addr_in_0(3) => \write_count_reg[3]_rep_n_0\,
      addr_in_0(2) => \write_count_reg[2]_rep_n_0\,
      addr_in_0(1) => \write_count_reg[1]_rep_n_0\,
      addr_in_0(0) => \write_count_reg[0]_rep_n_0\,
      addr_in_1(2) => \mul_count_reg[3]_rep__0_n_0\,
      addr_in_1(1) => \mul_count_reg[2]_rep_n_0\,
      addr_in_1(0) => \mul_count_reg[1]_rep__0_n_0\,
      data_out_10(15 downto 0) => \r3[2]_OBUF\(15 downto 0),
      \mul_count_reg[0]_rep\ => \mul_count_reg[0]_rep_n_0\,
      \mul_count_reg[2]_rep__0\(0) => \mul_count_reg[2]_rep__0_n_0\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      wr_en => wr_en,
      \wv3[2]\(15) => \ram_reg_0_15_15_15_i_1__8_n_0\,
      \wv3[2]\(14) => \ram_reg_0_15_14_14_i_1__8_n_0\,
      \wv3[2]\(13) => \ram_reg_0_15_13_13_i_1__8_n_0\,
      \wv3[2]\(12) => \ram_reg_0_15_12_12_i_1__8_n_0\,
      \wv3[2]\(11) => \ram_reg_0_15_11_11_i_1__8_n_0\,
      \wv3[2]\(10) => \ram_reg_0_15_10_10_i_1__8_n_0\,
      \wv3[2]\(9) => \ram_reg_0_15_9_9_i_1__8_n_0\,
      \wv3[2]\(8) => \ram_reg_0_15_8_8_i_1__8_n_0\,
      \wv3[2]\(7) => \ram_reg_0_15_7_7_i_1__8_n_0\,
      \wv3[2]\(6) => \ram_reg_0_15_6_6_i_1__8_n_0\,
      \wv3[2]\(5) => \ram_reg_0_15_5_5_i_1__8_n_0\,
      \wv3[2]\(4) => \ram_reg_0_15_4_4_i_1__8_n_0\,
      \wv3[2]\(3) => \ram_reg_0_15_3_3_i_1__8_n_0\,
      \wv3[2]\(2) => \ram_reg_0_15_2_2_i_1__8_n_0\,
      \wv3[2]\(1) => \ram_reg_0_15_1_1_i_1__8_n_0\,
      \wv3[2]\(0) => \ram_reg_0_15_0_0_i_1__8_n_0\
    );
\generate_BRAM_module3[3].bram_instance\: entity work.dual_port_ram_10
     port map (
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      MULTR0 => \generate_BRAM_module3[3].bram_instance_n_0\,
      MULTR0_0 => \generate_BRAM_module3[3].bram_instance_n_17\,
      MULTR0_1 => \generate_BRAM_module3[3].bram_instance_n_18\,
      MULTR0_10 => \generate_BRAM_module3[3].bram_instance_n_27\,
      MULTR0_11 => \generate_BRAM_module3[3].bram_instance_n_28\,
      MULTR0_12 => \generate_BRAM_module3[3].bram_instance_n_29\,
      MULTR0_13 => \generate_BRAM_module3[3].bram_instance_n_30\,
      MULTR0_14 => \generate_BRAM_module3[3].bram_instance_n_31\,
      MULTR0_2 => \generate_BRAM_module3[3].bram_instance_n_19\,
      MULTR0_3 => \generate_BRAM_module3[3].bram_instance_n_20\,
      MULTR0_4 => \generate_BRAM_module3[3].bram_instance_n_21\,
      MULTR0_5 => \generate_BRAM_module3[3].bram_instance_n_22\,
      MULTR0_6 => \generate_BRAM_module3[3].bram_instance_n_23\,
      MULTR0_7 => \generate_BRAM_module3[3].bram_instance_n_24\,
      MULTR0_8 => \generate_BRAM_module3[3].bram_instance_n_25\,
      MULTR0_9 => \generate_BRAM_module3[3].bram_instance_n_26\,
      addr_in_1(1) => \mul_count_reg[3]_rep__0_n_0\,
      addr_in_1(0) => \mul_count_reg[2]_rep_n_0\,
      data_out_10(15 downto 0) => \r3[3]_OBUF\(15 downto 0),
      \mul_count_reg[3]_rep\(0) => \mul_count_reg[3]_rep_n_0\,
      \out\(3) => \write_count_reg_n_0_[3]\,
      \out\(2) => \write_count_reg_n_0_[2]\,
      \out\(1) => \write_count_reg_n_0_[1]\,
      \out\(0) => \write_count_reg_n_0_[0]\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      read(3 downto 0) => read_OBUF(3 downto 0),
      wr_en => wr_en,
      \wv3[3]\(15) => \ram_reg_0_15_15_15_i_1__7_n_0\,
      \wv3[3]\(14) => \ram_reg_0_15_14_14_i_1__7_n_0\,
      \wv3[3]\(13) => \ram_reg_0_15_13_13_i_1__7_n_0\,
      \wv3[3]\(12) => \ram_reg_0_15_12_12_i_1__7_n_0\,
      \wv3[3]\(11) => \ram_reg_0_15_11_11_i_1__7_n_0\,
      \wv3[3]\(10) => \ram_reg_0_15_10_10_i_1__7_n_0\,
      \wv3[3]\(9) => \ram_reg_0_15_9_9_i_1__7_n_0\,
      \wv3[3]\(8) => \ram_reg_0_15_8_8_i_1__7_n_0\,
      \wv3[3]\(7) => \ram_reg_0_15_7_7_i_1__7_n_0\,
      \wv3[3]\(6) => \ram_reg_0_15_6_6_i_1__7_n_0\,
      \wv3[3]\(5) => \ram_reg_0_15_5_5_i_1__7_n_0\,
      \wv3[3]\(4) => \ram_reg_0_15_4_4_i_1__7_n_0\,
      \wv3[3]\(3) => \ram_reg_0_15_3_3_i_1__7_n_0\,
      \wv3[3]\(2) => \ram_reg_0_15_2_2_i_1__7_n_0\,
      \wv3[3]\(1) => \ram_reg_0_15_1_1_i_1__7_n_0\,
      \wv3[3]\(0) => \ram_reg_0_15_0_0_i_1__7_n_0\
    );
\generate_BRAM_module4[0].bram_instance\: entity work.dual_port_ram_11
     port map (
      B(15) => \generate_BRAM_module4[0].bram_instance_n_0\,
      B(14) => \generate_BRAM_module4[0].bram_instance_n_1\,
      B(13) => \generate_BRAM_module4[0].bram_instance_n_2\,
      B(12) => \generate_BRAM_module4[0].bram_instance_n_3\,
      B(11) => \generate_BRAM_module4[0].bram_instance_n_4\,
      B(10) => \generate_BRAM_module4[0].bram_instance_n_5\,
      B(9) => \generate_BRAM_module4[0].bram_instance_n_6\,
      B(8) => \generate_BRAM_module4[0].bram_instance_n_7\,
      B(7) => \generate_BRAM_module4[0].bram_instance_n_8\,
      B(6) => \generate_BRAM_module4[0].bram_instance_n_9\,
      B(5) => \generate_BRAM_module4[0].bram_instance_n_10\,
      B(4) => \generate_BRAM_module4[0].bram_instance_n_11\,
      B(3) => \generate_BRAM_module4[0].bram_instance_n_12\,
      B(2) => \generate_BRAM_module4[0].bram_instance_n_13\,
      B(1) => \generate_BRAM_module4[0].bram_instance_n_14\,
      B(0) => \generate_BRAM_module4[0].bram_instance_n_15\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      addr_in_0(3) => \write_count_reg[3]_rep_n_0\,
      addr_in_0(2) => \write_count_reg[2]_rep_n_0\,
      addr_in_0(1) => \write_count_reg[1]_rep_n_0\,
      addr_in_0(0) => \write_count_reg[0]_rep_n_0\,
      addr_in_1(1) => \mul_count_reg[3]_rep_n_0\,
      addr_in_1(0) => \mul_count_reg[2]_rep__0_n_0\,
      data_out_10(15 downto 0) => \r4[0]_OBUF\(15 downto 0),
      \mul_count_reg[0]_rep__0\ => \mul_count_reg[0]_rep__0_n_0\,
      \mul_count_reg[1]_rep\ => \mul_count_reg[1]_rep_n_0\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      wr_en => wr_en,
      \wv4[0]\(15) => \ram_reg_0_15_15_15_i_1__14_n_0\,
      \wv4[0]\(14) => \ram_reg_0_15_14_14_i_1__14_n_0\,
      \wv4[0]\(13) => \ram_reg_0_15_13_13_i_1__14_n_0\,
      \wv4[0]\(12) => \ram_reg_0_15_12_12_i_1__14_n_0\,
      \wv4[0]\(11) => \ram_reg_0_15_11_11_i_1__14_n_0\,
      \wv4[0]\(10) => \ram_reg_0_15_10_10_i_1__14_n_0\,
      \wv4[0]\(9) => \ram_reg_0_15_9_9_i_1__14_n_0\,
      \wv4[0]\(8) => \ram_reg_0_15_8_8_i_1__14_n_0\,
      \wv4[0]\(7) => \ram_reg_0_15_7_7_i_1__14_n_0\,
      \wv4[0]\(6) => \ram_reg_0_15_6_6_i_1__14_n_0\,
      \wv4[0]\(5) => \ram_reg_0_15_5_5_i_1__14_n_0\,
      \wv4[0]\(4) => \ram_reg_0_15_4_4_i_1__14_n_0\,
      \wv4[0]\(3) => \ram_reg_0_15_3_3_i_1__14_n_0\,
      \wv4[0]\(2) => \ram_reg_0_15_2_2_i_1__14_n_0\,
      \wv4[0]\(1) => \ram_reg_0_15_1_1_i_1__14_n_0\,
      \wv4[0]\(0) => \ram_reg_0_15_0_0_i_1__14_n_0\
    );
\generate_BRAM_module4[1].bram_instance\: entity work.dual_port_ram_12
     port map (
      B(15) => \generate_BRAM_module4[1].bram_instance_n_0\,
      B(14) => \generate_BRAM_module4[1].bram_instance_n_1\,
      B(13) => \generate_BRAM_module4[1].bram_instance_n_2\,
      B(12) => \generate_BRAM_module4[1].bram_instance_n_3\,
      B(11) => \generate_BRAM_module4[1].bram_instance_n_4\,
      B(10) => \generate_BRAM_module4[1].bram_instance_n_5\,
      B(9) => \generate_BRAM_module4[1].bram_instance_n_6\,
      B(8) => \generate_BRAM_module4[1].bram_instance_n_7\,
      B(7) => \generate_BRAM_module4[1].bram_instance_n_8\,
      B(6) => \generate_BRAM_module4[1].bram_instance_n_9\,
      B(5) => \generate_BRAM_module4[1].bram_instance_n_10\,
      B(4) => \generate_BRAM_module4[1].bram_instance_n_11\,
      B(3) => \generate_BRAM_module4[1].bram_instance_n_12\,
      B(2) => \generate_BRAM_module4[1].bram_instance_n_13\,
      B(1) => \generate_BRAM_module4[1].bram_instance_n_14\,
      B(0) => \generate_BRAM_module4[1].bram_instance_n_15\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      addr_in_1(3) => \mul_count_reg[3]_rep_n_0\,
      addr_in_1(2) => \mul_count_reg[2]_rep__0_n_0\,
      addr_in_1(1) => \mul_count_reg[1]_rep_n_0\,
      addr_in_1(0) => \mul_count_reg[0]_rep__0_n_0\,
      data_out_10(15 downto 0) => \r4[1]_OBUF\(15 downto 0),
      \out\(3) => \write_count_reg_n_0_[3]\,
      \out\(2) => \write_count_reg_n_0_[2]\,
      \out\(1) => \write_count_reg_n_0_[1]\,
      \out\(0) => \write_count_reg_n_0_[0]\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      wr_en => wr_en,
      \wv4[1]\(15) => \ram_reg_0_15_15_15_i_1__13_n_0\,
      \wv4[1]\(14) => \ram_reg_0_15_14_14_i_1__13_n_0\,
      \wv4[1]\(13) => \ram_reg_0_15_13_13_i_1__13_n_0\,
      \wv4[1]\(12) => \ram_reg_0_15_12_12_i_1__13_n_0\,
      \wv4[1]\(11) => \ram_reg_0_15_11_11_i_1__13_n_0\,
      \wv4[1]\(10) => \ram_reg_0_15_10_10_i_1__13_n_0\,
      \wv4[1]\(9) => \ram_reg_0_15_9_9_i_1__13_n_0\,
      \wv4[1]\(8) => \ram_reg_0_15_8_8_i_1__13_n_0\,
      \wv4[1]\(7) => \ram_reg_0_15_7_7_i_1__13_n_0\,
      \wv4[1]\(6) => \ram_reg_0_15_6_6_i_1__13_n_0\,
      \wv4[1]\(5) => \ram_reg_0_15_5_5_i_1__13_n_0\,
      \wv4[1]\(4) => \ram_reg_0_15_4_4_i_1__13_n_0\,
      \wv4[1]\(3) => \ram_reg_0_15_3_3_i_1__13_n_0\,
      \wv4[1]\(2) => \ram_reg_0_15_2_2_i_1__13_n_0\,
      \wv4[1]\(1) => \ram_reg_0_15_1_1_i_1__13_n_0\,
      \wv4[1]\(0) => \ram_reg_0_15_0_0_i_1__13_n_0\
    );
\generate_BRAM_module4[2].bram_instance\: entity work.dual_port_ram_13
     port map (
      B(15) => \generate_BRAM_module4[2].bram_instance_n_0\,
      B(14) => \generate_BRAM_module4[2].bram_instance_n_1\,
      B(13) => \generate_BRAM_module4[2].bram_instance_n_2\,
      B(12) => \generate_BRAM_module4[2].bram_instance_n_3\,
      B(11) => \generate_BRAM_module4[2].bram_instance_n_4\,
      B(10) => \generate_BRAM_module4[2].bram_instance_n_5\,
      B(9) => \generate_BRAM_module4[2].bram_instance_n_6\,
      B(8) => \generate_BRAM_module4[2].bram_instance_n_7\,
      B(7) => \generate_BRAM_module4[2].bram_instance_n_8\,
      B(6) => \generate_BRAM_module4[2].bram_instance_n_9\,
      B(5) => \generate_BRAM_module4[2].bram_instance_n_10\,
      B(4) => \generate_BRAM_module4[2].bram_instance_n_11\,
      B(3) => \generate_BRAM_module4[2].bram_instance_n_12\,
      B(2) => \generate_BRAM_module4[2].bram_instance_n_13\,
      B(1) => \generate_BRAM_module4[2].bram_instance_n_14\,
      B(0) => \generate_BRAM_module4[2].bram_instance_n_15\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      addr_in_0(3) => \write_count_reg[3]_rep_n_0\,
      addr_in_0(2) => \write_count_reg[2]_rep_n_0\,
      addr_in_0(1) => \write_count_reg[1]_rep_n_0\,
      addr_in_0(0) => \write_count_reg[0]_rep_n_0\,
      addr_in_1(3) => \mul_count_reg[3]_rep_n_0\,
      addr_in_1(2) => \mul_count_reg[2]_rep__0_n_0\,
      addr_in_1(1) => \mul_count_reg[1]_rep_n_0\,
      addr_in_1(0) => \mul_count_reg[0]_rep__0_n_0\,
      data_out_10(15 downto 0) => \r4[2]_OBUF\(15 downto 0),
      \mul_count_reg[3]_rep__0\(0) => \mul_count_reg[3]_rep__0_n_0\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      wr_en => wr_en,
      \wv4[2]\(15) => \ram_reg_0_15_15_15_i_1__12_n_0\,
      \wv4[2]\(14) => \ram_reg_0_15_14_14_i_1__12_n_0\,
      \wv4[2]\(13) => \ram_reg_0_15_13_13_i_1__12_n_0\,
      \wv4[2]\(12) => \ram_reg_0_15_12_12_i_1__12_n_0\,
      \wv4[2]\(11) => \ram_reg_0_15_11_11_i_1__12_n_0\,
      \wv4[2]\(10) => \ram_reg_0_15_10_10_i_1__12_n_0\,
      \wv4[2]\(9) => \ram_reg_0_15_9_9_i_1__12_n_0\,
      \wv4[2]\(8) => \ram_reg_0_15_8_8_i_1__12_n_0\,
      \wv4[2]\(7) => \ram_reg_0_15_7_7_i_1__12_n_0\,
      \wv4[2]\(6) => \ram_reg_0_15_6_6_i_1__12_n_0\,
      \wv4[2]\(5) => \ram_reg_0_15_5_5_i_1__12_n_0\,
      \wv4[2]\(4) => \ram_reg_0_15_4_4_i_1__12_n_0\,
      \wv4[2]\(3) => \ram_reg_0_15_3_3_i_1__12_n_0\,
      \wv4[2]\(2) => \ram_reg_0_15_2_2_i_1__12_n_0\,
      \wv4[2]\(1) => \ram_reg_0_15_1_1_i_1__12_n_0\,
      \wv4[2]\(0) => \ram_reg_0_15_0_0_i_1__12_n_0\
    );
\generate_BRAM_module4[3].bram_instance\: entity work.dual_port_ram_14
     port map (
      B(15) => \generate_BRAM_module4[3].bram_instance_n_1\,
      B(14) => \generate_BRAM_module4[3].bram_instance_n_2\,
      B(13) => \generate_BRAM_module4[3].bram_instance_n_3\,
      B(12) => \generate_BRAM_module4[3].bram_instance_n_4\,
      B(11) => \generate_BRAM_module4[3].bram_instance_n_5\,
      B(10) => \generate_BRAM_module4[3].bram_instance_n_6\,
      B(9) => \generate_BRAM_module4[3].bram_instance_n_7\,
      B(8) => \generate_BRAM_module4[3].bram_instance_n_8\,
      B(7) => \generate_BRAM_module4[3].bram_instance_n_9\,
      B(6) => \generate_BRAM_module4[3].bram_instance_n_10\,
      B(5) => \generate_BRAM_module4[3].bram_instance_n_11\,
      B(4) => \generate_BRAM_module4[3].bram_instance_n_12\,
      B(3) => \generate_BRAM_module4[3].bram_instance_n_13\,
      B(2) => \generate_BRAM_module4[3].bram_instance_n_14\,
      B(1) => \generate_BRAM_module4[3].bram_instance_n_15\,
      B(0) => \generate_BRAM_module4[3].bram_instance_n_16\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      addr_in_1(3) => \mul_count_reg[3]_rep_n_0\,
      addr_in_1(2) => \mul_count_reg[2]_rep__0_n_0\,
      addr_in_1(1) => \mul_count_reg[1]_rep_n_0\,
      addr_in_1(0) => \mul_count_reg[0]_rep__0_n_0\,
      data_out_10(15 downto 0) => \r4[3]_OBUF\(15 downto 0),
      \out\(3) => \write_count_reg_n_0_[3]\,
      \out\(2) => \write_count_reg_n_0_[2]\,
      \out\(1) => \write_count_reg_n_0_[1]\,
      \out\(0) => \write_count_reg_n_0_[0]\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      state_OBUF(1 downto 0) => state_OBUF(1 downto 0),
      wr_en => wr_en,
      \wv4[3]\(15) => \ram_reg_0_15_15_15_i_1__11_n_0\,
      \wv4[3]\(14) => \ram_reg_0_15_14_14_i_1__11_n_0\,
      \wv4[3]\(13) => \ram_reg_0_15_13_13_i_1__11_n_0\,
      \wv4[3]\(12) => \ram_reg_0_15_12_12_i_1__11_n_0\,
      \wv4[3]\(11) => \ram_reg_0_15_11_11_i_1__11_n_0\,
      \wv4[3]\(10) => \ram_reg_0_15_10_10_i_1__11_n_0\,
      \wv4[3]\(9) => \ram_reg_0_15_9_9_i_1__11_n_0\,
      \wv4[3]\(8) => \ram_reg_0_15_8_8_i_1__11_n_0\,
      \wv4[3]\(7) => \ram_reg_0_15_7_7_i_1__11_n_0\,
      \wv4[3]\(6) => \ram_reg_0_15_6_6_i_1__11_n_0\,
      \wv4[3]\(5) => \ram_reg_0_15_5_5_i_1__11_n_0\,
      \wv4[3]\(4) => \ram_reg_0_15_4_4_i_1__11_n_0\,
      \wv4[3]\(3) => \ram_reg_0_15_3_3_i_1__11_n_0\,
      \wv4[3]\(2) => \ram_reg_0_15_2_2_i_1__11_n_0\,
      \wv4[3]\(1) => \ram_reg_0_15_1_1_i_1__11_n_0\,
      \wv4[3]\(0) => \ram_reg_0_15_0_0_i_1__11_n_0\
    );
mm_unit_instance: entity work.mm_unit
     port map (
      B(15) => \generate_BRAM_module4[0].bram_instance_n_0\,
      B(14) => \generate_BRAM_module4[0].bram_instance_n_1\,
      B(13) => \generate_BRAM_module4[0].bram_instance_n_2\,
      B(12) => \generate_BRAM_module4[0].bram_instance_n_3\,
      B(11) => \generate_BRAM_module4[0].bram_instance_n_4\,
      B(10) => \generate_BRAM_module4[0].bram_instance_n_5\,
      B(9) => \generate_BRAM_module4[0].bram_instance_n_6\,
      B(8) => \generate_BRAM_module4[0].bram_instance_n_7\,
      B(7) => \generate_BRAM_module4[0].bram_instance_n_8\,
      B(6) => \generate_BRAM_module4[0].bram_instance_n_9\,
      B(5) => \generate_BRAM_module4[0].bram_instance_n_10\,
      B(4) => \generate_BRAM_module4[0].bram_instance_n_11\,
      B(3) => \generate_BRAM_module4[0].bram_instance_n_12\,
      B(2) => \generate_BRAM_module4[0].bram_instance_n_13\,
      B(1) => \generate_BRAM_module4[0].bram_instance_n_14\,
      B(0) => \generate_BRAM_module4[0].bram_instance_n_15\,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      P(32 downto 0) => \S4[0]_OBUF\(32 downto 0),
      RST_IBUF => RST_IBUF,
      \S4[1][32]\(32 downto 0) => \S4[1]_OBUF\(32 downto 0),
      \S4[2][32]\(32 downto 0) => \S4[2]_OBUF\(32 downto 0),
      \S4[3][32]\(32 downto 0) => \S4[3]_OBUF\(32 downto 0),
      done_OBUF => done_OBUF,
      \mul_count_reg[2]_rep__0\ => mmx_unit_1_n_132,
      \mul_count_reg[2]_rep__0_0\ => mmx_unit_1_n_133,
      \mul_count_reg[2]_rep__0_1\ => mmx_unit_1_n_134,
      \mul_count_reg[2]_rep__0_10\ => mmx_unit_1_n_143,
      \mul_count_reg[2]_rep__0_11\ => mmx_unit_1_n_144,
      \mul_count_reg[2]_rep__0_12\ => mmx_unit_1_n_145,
      \mul_count_reg[2]_rep__0_13\ => mmx_unit_1_n_146,
      \mul_count_reg[2]_rep__0_14\ => mmx_unit_1_n_147,
      \mul_count_reg[2]_rep__0_2\ => mmx_unit_1_n_135,
      \mul_count_reg[2]_rep__0_3\ => mmx_unit_1_n_136,
      \mul_count_reg[2]_rep__0_4\ => mmx_unit_1_n_137,
      \mul_count_reg[2]_rep__0_5\ => mmx_unit_1_n_138,
      \mul_count_reg[2]_rep__0_6\ => mmx_unit_1_n_139,
      \mul_count_reg[2]_rep__0_7\ => mmx_unit_1_n_140,
      \mul_count_reg[2]_rep__0_8\ => mmx_unit_1_n_141,
      \mul_count_reg[2]_rep__0_9\ => mmx_unit_1_n_142,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      state_OBUF(1 downto 0) => state_OBUF(1 downto 0),
      \write_count_reg[0]\(15) => \generate_BRAM_module4[1].bram_instance_n_0\,
      \write_count_reg[0]\(14) => \generate_BRAM_module4[1].bram_instance_n_1\,
      \write_count_reg[0]\(13) => \generate_BRAM_module4[1].bram_instance_n_2\,
      \write_count_reg[0]\(12) => \generate_BRAM_module4[1].bram_instance_n_3\,
      \write_count_reg[0]\(11) => \generate_BRAM_module4[1].bram_instance_n_4\,
      \write_count_reg[0]\(10) => \generate_BRAM_module4[1].bram_instance_n_5\,
      \write_count_reg[0]\(9) => \generate_BRAM_module4[1].bram_instance_n_6\,
      \write_count_reg[0]\(8) => \generate_BRAM_module4[1].bram_instance_n_7\,
      \write_count_reg[0]\(7) => \generate_BRAM_module4[1].bram_instance_n_8\,
      \write_count_reg[0]\(6) => \generate_BRAM_module4[1].bram_instance_n_9\,
      \write_count_reg[0]\(5) => \generate_BRAM_module4[1].bram_instance_n_10\,
      \write_count_reg[0]\(4) => \generate_BRAM_module4[1].bram_instance_n_11\,
      \write_count_reg[0]\(3) => \generate_BRAM_module4[1].bram_instance_n_12\,
      \write_count_reg[0]\(2) => \generate_BRAM_module4[1].bram_instance_n_13\,
      \write_count_reg[0]\(1) => \generate_BRAM_module4[1].bram_instance_n_14\,
      \write_count_reg[0]\(0) => \generate_BRAM_module4[1].bram_instance_n_15\,
      \write_count_reg[0]_0\(15) => \generate_BRAM_module4[3].bram_instance_n_1\,
      \write_count_reg[0]_0\(14) => \generate_BRAM_module4[3].bram_instance_n_2\,
      \write_count_reg[0]_0\(13) => \generate_BRAM_module4[3].bram_instance_n_3\,
      \write_count_reg[0]_0\(12) => \generate_BRAM_module4[3].bram_instance_n_4\,
      \write_count_reg[0]_0\(11) => \generate_BRAM_module4[3].bram_instance_n_5\,
      \write_count_reg[0]_0\(10) => \generate_BRAM_module4[3].bram_instance_n_6\,
      \write_count_reg[0]_0\(9) => \generate_BRAM_module4[3].bram_instance_n_7\,
      \write_count_reg[0]_0\(8) => \generate_BRAM_module4[3].bram_instance_n_8\,
      \write_count_reg[0]_0\(7) => \generate_BRAM_module4[3].bram_instance_n_9\,
      \write_count_reg[0]_0\(6) => \generate_BRAM_module4[3].bram_instance_n_10\,
      \write_count_reg[0]_0\(5) => \generate_BRAM_module4[3].bram_instance_n_11\,
      \write_count_reg[0]_0\(4) => \generate_BRAM_module4[3].bram_instance_n_12\,
      \write_count_reg[0]_0\(3) => \generate_BRAM_module4[3].bram_instance_n_13\,
      \write_count_reg[0]_0\(2) => \generate_BRAM_module4[3].bram_instance_n_14\,
      \write_count_reg[0]_0\(1) => \generate_BRAM_module4[3].bram_instance_n_15\,
      \write_count_reg[0]_0\(0) => \generate_BRAM_module4[3].bram_instance_n_16\,
      \write_count_reg[0]_rep\(15) => \generate_BRAM_module4[2].bram_instance_n_0\,
      \write_count_reg[0]_rep\(14) => \generate_BRAM_module4[2].bram_instance_n_1\,
      \write_count_reg[0]_rep\(13) => \generate_BRAM_module4[2].bram_instance_n_2\,
      \write_count_reg[0]_rep\(12) => \generate_BRAM_module4[2].bram_instance_n_3\,
      \write_count_reg[0]_rep\(11) => \generate_BRAM_module4[2].bram_instance_n_4\,
      \write_count_reg[0]_rep\(10) => \generate_BRAM_module4[2].bram_instance_n_5\,
      \write_count_reg[0]_rep\(9) => \generate_BRAM_module4[2].bram_instance_n_6\,
      \write_count_reg[0]_rep\(8) => \generate_BRAM_module4[2].bram_instance_n_7\,
      \write_count_reg[0]_rep\(7) => \generate_BRAM_module4[2].bram_instance_n_8\,
      \write_count_reg[0]_rep\(6) => \generate_BRAM_module4[2].bram_instance_n_9\,
      \write_count_reg[0]_rep\(5) => \generate_BRAM_module4[2].bram_instance_n_10\,
      \write_count_reg[0]_rep\(4) => \generate_BRAM_module4[2].bram_instance_n_11\,
      \write_count_reg[0]_rep\(3) => \generate_BRAM_module4[2].bram_instance_n_12\,
      \write_count_reg[0]_rep\(2) => \generate_BRAM_module4[2].bram_instance_n_13\,
      \write_count_reg[0]_rep\(1) => \generate_BRAM_module4[2].bram_instance_n_14\,
      \write_count_reg[0]_rep\(0) => \generate_BRAM_module4[2].bram_instance_n_15\
    );
mma_unit_1: entity work.mma_unit
     port map (
      ACC_reg(15 downto 0) => \S1[2]_OBUF\(15 downto 0),
      \ACC_reg[32]\(32 downto 0) => \S3[1]_OBUF\(32 downto 0),
      \ACC_reg[32]_0\(32 downto 0) => \S3[2]_OBUF\(32 downto 0),
      \ACC_reg[32]_1\(32 downto 0) => \S3[3]_OBUF\(32 downto 0),
      ACC_reg_0(15 downto 0) => \S1[1]_OBUF\(15 downto 0),
      ACC_reg_1(15 downto 0) => \S1[0]_OBUF\(15 downto 0),
      ACC_reg_2(15 downto 0) => \S2[0]_OBUF\(15 downto 0),
      ACC_reg_3(15 downto 0) => \S2[1]_OBUF\(15 downto 0),
      ACC_reg_4(15 downto 0) => \S2[2]_OBUF\(15 downto 0),
      ACC_reg_5(15 downto 0) => \S2[3]_OBUF\(15 downto 0),
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      P(15 downto 0) => \S1[3]_OBUF\(15 downto 0),
      Q(32 downto 0) => \S3[0]_OBUF\(32 downto 0),
      RST_IBUF => RST_IBUF,
      \mul_count_reg[2]_rep__0\ => mmx_unit_1_n_132,
      \mul_count_reg[2]_rep__0_0\ => mmx_unit_1_n_133,
      \mul_count_reg[2]_rep__0_1\ => mmx_unit_1_n_134,
      \mul_count_reg[2]_rep__0_10\ => mmx_unit_1_n_143,
      \mul_count_reg[2]_rep__0_11\ => mmx_unit_1_n_144,
      \mul_count_reg[2]_rep__0_12\ => mmx_unit_1_n_145,
      \mul_count_reg[2]_rep__0_13\ => mmx_unit_1_n_146,
      \mul_count_reg[2]_rep__0_14\ => mmx_unit_1_n_147,
      \mul_count_reg[2]_rep__0_2\ => mmx_unit_1_n_135,
      \mul_count_reg[2]_rep__0_3\ => mmx_unit_1_n_136,
      \mul_count_reg[2]_rep__0_4\ => mmx_unit_1_n_137,
      \mul_count_reg[2]_rep__0_5\ => mmx_unit_1_n_138,
      \mul_count_reg[2]_rep__0_6\ => mmx_unit_1_n_139,
      \mul_count_reg[2]_rep__0_7\ => mmx_unit_1_n_140,
      \mul_count_reg[2]_rep__0_8\ => mmx_unit_1_n_141,
      \mul_count_reg[2]_rep__0_9\ => mmx_unit_1_n_142,
      \mul_count_reg[3]_rep__0\ => mma_unit_1_n_0,
      state_OBUF(1 downto 0) => state_OBUF(1 downto 0),
      \write_count_reg[0]\ => \generate_BRAM_module3[1].bram_instance_n_31\,
      \write_count_reg[0]_0\ => \generate_BRAM_module3[1].bram_instance_n_30\,
      \write_count_reg[0]_1\ => \generate_BRAM_module3[1].bram_instance_n_29\,
      \write_count_reg[0]_10\ => \generate_BRAM_module3[1].bram_instance_n_20\,
      \write_count_reg[0]_11\ => \generate_BRAM_module3[1].bram_instance_n_19\,
      \write_count_reg[0]_12\ => \generate_BRAM_module3[1].bram_instance_n_18\,
      \write_count_reg[0]_13\ => \generate_BRAM_module3[1].bram_instance_n_17\,
      \write_count_reg[0]_14\ => \generate_BRAM_module3[1].bram_instance_n_0\,
      \write_count_reg[0]_15\ => \generate_BRAM_module3[3].bram_instance_n_31\,
      \write_count_reg[0]_16\ => \generate_BRAM_module3[3].bram_instance_n_30\,
      \write_count_reg[0]_17\ => \generate_BRAM_module3[3].bram_instance_n_29\,
      \write_count_reg[0]_18\ => \generate_BRAM_module3[3].bram_instance_n_28\,
      \write_count_reg[0]_19\ => \generate_BRAM_module3[3].bram_instance_n_27\,
      \write_count_reg[0]_2\ => \generate_BRAM_module3[1].bram_instance_n_28\,
      \write_count_reg[0]_20\ => \generate_BRAM_module3[3].bram_instance_n_26\,
      \write_count_reg[0]_21\ => \generate_BRAM_module3[3].bram_instance_n_25\,
      \write_count_reg[0]_22\ => \generate_BRAM_module3[3].bram_instance_n_24\,
      \write_count_reg[0]_23\ => \generate_BRAM_module3[3].bram_instance_n_23\,
      \write_count_reg[0]_24\ => \generate_BRAM_module3[3].bram_instance_n_22\,
      \write_count_reg[0]_25\ => \generate_BRAM_module3[3].bram_instance_n_21\,
      \write_count_reg[0]_26\ => \generate_BRAM_module3[3].bram_instance_n_20\,
      \write_count_reg[0]_27\ => \generate_BRAM_module3[3].bram_instance_n_19\,
      \write_count_reg[0]_28\ => \generate_BRAM_module3[3].bram_instance_n_18\,
      \write_count_reg[0]_29\ => \generate_BRAM_module3[3].bram_instance_n_17\,
      \write_count_reg[0]_3\ => \generate_BRAM_module3[1].bram_instance_n_27\,
      \write_count_reg[0]_30\ => \generate_BRAM_module3[3].bram_instance_n_0\,
      \write_count_reg[0]_4\ => \generate_BRAM_module3[1].bram_instance_n_26\,
      \write_count_reg[0]_5\ => \generate_BRAM_module3[1].bram_instance_n_25\,
      \write_count_reg[0]_6\ => \generate_BRAM_module3[1].bram_instance_n_24\,
      \write_count_reg[0]_7\ => \generate_BRAM_module3[1].bram_instance_n_23\,
      \write_count_reg[0]_8\ => \generate_BRAM_module3[1].bram_instance_n_22\,
      \write_count_reg[0]_9\ => \generate_BRAM_module3[1].bram_instance_n_21\,
      \write_count_reg[0]_rep\ => \generate_BRAM_module3[0].bram_instance_n_31\,
      \write_count_reg[0]_rep_0\ => \generate_BRAM_module3[0].bram_instance_n_30\,
      \write_count_reg[0]_rep_1\ => \generate_BRAM_module3[0].bram_instance_n_29\,
      \write_count_reg[0]_rep_10\ => \generate_BRAM_module3[0].bram_instance_n_20\,
      \write_count_reg[0]_rep_11\ => \generate_BRAM_module3[0].bram_instance_n_19\,
      \write_count_reg[0]_rep_12\ => \generate_BRAM_module3[0].bram_instance_n_18\,
      \write_count_reg[0]_rep_13\ => \generate_BRAM_module3[0].bram_instance_n_17\,
      \write_count_reg[0]_rep_14\ => \generate_BRAM_module3[0].bram_instance_n_0\,
      \write_count_reg[0]_rep_15\ => \generate_BRAM_module3[2].bram_instance_n_31\,
      \write_count_reg[0]_rep_16\ => \generate_BRAM_module3[2].bram_instance_n_30\,
      \write_count_reg[0]_rep_17\ => \generate_BRAM_module3[2].bram_instance_n_29\,
      \write_count_reg[0]_rep_18\ => \generate_BRAM_module3[2].bram_instance_n_28\,
      \write_count_reg[0]_rep_19\ => \generate_BRAM_module3[2].bram_instance_n_27\,
      \write_count_reg[0]_rep_2\ => \generate_BRAM_module3[0].bram_instance_n_28\,
      \write_count_reg[0]_rep_20\ => \generate_BRAM_module3[2].bram_instance_n_26\,
      \write_count_reg[0]_rep_21\ => \generate_BRAM_module3[2].bram_instance_n_25\,
      \write_count_reg[0]_rep_22\ => \generate_BRAM_module3[2].bram_instance_n_24\,
      \write_count_reg[0]_rep_23\ => \generate_BRAM_module3[2].bram_instance_n_23\,
      \write_count_reg[0]_rep_24\ => \generate_BRAM_module3[2].bram_instance_n_22\,
      \write_count_reg[0]_rep_25\ => \generate_BRAM_module3[2].bram_instance_n_21\,
      \write_count_reg[0]_rep_26\ => \generate_BRAM_module3[2].bram_instance_n_20\,
      \write_count_reg[0]_rep_27\ => \generate_BRAM_module3[2].bram_instance_n_19\,
      \write_count_reg[0]_rep_28\ => \generate_BRAM_module3[2].bram_instance_n_18\,
      \write_count_reg[0]_rep_29\ => \generate_BRAM_module3[2].bram_instance_n_17\,
      \write_count_reg[0]_rep_3\ => \generate_BRAM_module3[0].bram_instance_n_27\,
      \write_count_reg[0]_rep_30\ => \generate_BRAM_module3[2].bram_instance_n_0\,
      \write_count_reg[0]_rep_4\ => \generate_BRAM_module3[0].bram_instance_n_26\,
      \write_count_reg[0]_rep_5\ => \generate_BRAM_module3[0].bram_instance_n_25\,
      \write_count_reg[0]_rep_6\ => \generate_BRAM_module3[0].bram_instance_n_24\,
      \write_count_reg[0]_rep_7\ => \generate_BRAM_module3[0].bram_instance_n_23\,
      \write_count_reg[0]_rep_8\ => \generate_BRAM_module3[0].bram_instance_n_22\,
      \write_count_reg[0]_rep_9\ => \generate_BRAM_module3[0].bram_instance_n_21\
    );
mmx_unit_1: entity work.mmx_unit
     port map (
      ACC_reg => mmx_unit_1_n_132,
      ACC_reg_0 => mmx_unit_1_n_133,
      ACC_reg_1 => mmx_unit_1_n_134,
      ACC_reg_10 => mmx_unit_1_n_143,
      ACC_reg_11 => mmx_unit_1_n_144,
      ACC_reg_12 => mmx_unit_1_n_145,
      ACC_reg_13 => mmx_unit_1_n_146,
      ACC_reg_14 => mmx_unit_1_n_147,
      ACC_reg_2 => mmx_unit_1_n_135,
      ACC_reg_3 => mmx_unit_1_n_136,
      ACC_reg_4 => mmx_unit_1_n_137,
      ACC_reg_5 => mmx_unit_1_n_138,
      ACC_reg_6 => mmx_unit_1_n_139,
      ACC_reg_7 => mmx_unit_1_n_140,
      ACC_reg_8 => mmx_unit_1_n_141,
      ACC_reg_9 => mmx_unit_1_n_142,
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      P(32 downto 0) => \S1[0]_OBUF\(32 downto 0),
      RST_IBUF => RST_IBUF,
      \S1[1][32]\(32 downto 0) => \S1[1]_OBUF\(32 downto 0),
      \S1[2][32]\(32 downto 0) => \S1[2]_OBUF\(32 downto 0),
      \S1[3][32]\(32 downto 0) => \S1[3]_OBUF\(32 downto 0),
      addr_in_1(2) => \mul_count_reg[2]_rep__0_n_0\,
      addr_in_1(1) => \mul_count_reg[1]_rep_n_0\,
      addr_in_1(0) => \mul_count_reg[0]_rep__0_n_0\,
      \input_vector[0][0]\ => ACC_reg_i_204_n_0,
      \input_vector[0][10]\ => ACC_reg_i_124_n_0,
      \input_vector[0][11]\ => ACC_reg_i_116_n_0,
      \input_vector[0][12]\ => ACC_reg_i_108_n_0,
      \input_vector[0][13]\ => ACC_reg_i_100_n_0,
      \input_vector[0][14]\ => ACC_reg_i_92_n_0,
      \input_vector[0][15]\ => ACC_reg_i_84_n_0,
      \input_vector[0][1]\ => ACC_reg_i_196_n_0,
      \input_vector[0][2]\ => ACC_reg_i_188_n_0,
      \input_vector[0][3]\ => ACC_reg_i_180_n_0,
      \input_vector[0][4]\ => ACC_reg_i_172_n_0,
      \input_vector[0][5]\ => ACC_reg_i_164_n_0,
      \input_vector[0][6]\ => ACC_reg_i_156_n_0,
      \input_vector[0][7]\ => ACC_reg_i_148_n_0,
      \input_vector[0][8]\ => ACC_reg_i_140_n_0,
      \input_vector[0][9]\ => ACC_reg_i_132_n_0,
      \input_vector[1][0]\ => ACC_reg_i_203_n_0,
      \input_vector[1][10]\ => ACC_reg_i_123_n_0,
      \input_vector[1][11]\ => ACC_reg_i_115_n_0,
      \input_vector[1][12]\ => ACC_reg_i_107_n_0,
      \input_vector[1][13]\ => ACC_reg_i_99_n_0,
      \input_vector[1][14]\ => ACC_reg_i_91_n_0,
      \input_vector[1][15]\ => ACC_reg_i_83_n_0,
      \input_vector[1][1]\ => ACC_reg_i_195_n_0,
      \input_vector[1][2]\ => ACC_reg_i_187_n_0,
      \input_vector[1][3]\ => ACC_reg_i_179_n_0,
      \input_vector[1][4]\ => ACC_reg_i_171_n_0,
      \input_vector[1][5]\ => ACC_reg_i_163_n_0,
      \input_vector[1][6]\ => ACC_reg_i_155_n_0,
      \input_vector[1][7]\ => ACC_reg_i_147_n_0,
      \input_vector[1][8]\ => ACC_reg_i_139_n_0,
      \input_vector[1][9]\ => ACC_reg_i_131_n_0,
      \input_vector[2][0]\ => ACC_reg_i_202_n_0,
      \input_vector[2][10]\ => ACC_reg_i_122_n_0,
      \input_vector[2][11]\ => ACC_reg_i_114_n_0,
      \input_vector[2][12]\ => ACC_reg_i_106_n_0,
      \input_vector[2][13]\ => ACC_reg_i_98_n_0,
      \input_vector[2][14]\ => ACC_reg_i_90_n_0,
      \input_vector[2][15]\ => ACC_reg_i_82_n_0,
      \input_vector[2][1]\ => ACC_reg_i_194_n_0,
      \input_vector[2][2]\ => ACC_reg_i_186_n_0,
      \input_vector[2][3]\ => ACC_reg_i_178_n_0,
      \input_vector[2][4]\ => ACC_reg_i_170_n_0,
      \input_vector[2][5]\ => ACC_reg_i_162_n_0,
      \input_vector[2][6]\ => ACC_reg_i_154_n_0,
      \input_vector[2][7]\ => ACC_reg_i_146_n_0,
      \input_vector[2][8]\ => ACC_reg_i_138_n_0,
      \input_vector[2][9]\ => ACC_reg_i_130_n_0,
      \input_vector[3][0]\ => ACC_reg_i_201_n_0,
      \input_vector[3][10]\ => ACC_reg_i_121_n_0,
      \input_vector[3][11]\ => ACC_reg_i_113_n_0,
      \input_vector[3][12]\ => ACC_reg_i_105_n_0,
      \input_vector[3][13]\ => ACC_reg_i_97_n_0,
      \input_vector[3][14]\ => ACC_reg_i_89_n_0,
      \input_vector[3][15]\ => ACC_reg_i_81_n_0,
      \input_vector[3][1]\ => ACC_reg_i_193_n_0,
      \input_vector[3][2]\ => ACC_reg_i_185_n_0,
      \input_vector[3][3]\ => ACC_reg_i_177_n_0,
      \input_vector[3][4]\ => ACC_reg_i_169_n_0,
      \input_vector[3][5]\ => ACC_reg_i_161_n_0,
      \input_vector[3][6]\ => ACC_reg_i_153_n_0,
      \input_vector[3][7]\ => ACC_reg_i_145_n_0,
      \input_vector[3][8]\ => ACC_reg_i_137_n_0,
      \input_vector[3][9]\ => ACC_reg_i_129_n_0,
      \input_vector[4][0]\ => ACC_reg_i_208_n_0,
      \input_vector[4][10]\ => ACC_reg_i_128_n_0,
      \input_vector[4][11]\ => ACC_reg_i_120_n_0,
      \input_vector[4][12]\ => ACC_reg_i_112_n_0,
      \input_vector[4][13]\ => ACC_reg_i_104_n_0,
      \input_vector[4][14]\ => ACC_reg_i_96_n_0,
      \input_vector[4][15]\ => ACC_reg_i_88_n_0,
      \input_vector[4][1]\ => ACC_reg_i_200_n_0,
      \input_vector[4][2]\ => ACC_reg_i_192_n_0,
      \input_vector[4][3]\ => ACC_reg_i_184_n_0,
      \input_vector[4][4]\ => ACC_reg_i_176_n_0,
      \input_vector[4][5]\ => ACC_reg_i_168_n_0,
      \input_vector[4][6]\ => ACC_reg_i_160_n_0,
      \input_vector[4][7]\ => ACC_reg_i_152_n_0,
      \input_vector[4][8]\ => ACC_reg_i_144_n_0,
      \input_vector[4][9]\ => ACC_reg_i_136_n_0,
      \input_vector[5][0]\ => ACC_reg_i_207_n_0,
      \input_vector[5][10]\ => ACC_reg_i_127_n_0,
      \input_vector[5][11]\ => ACC_reg_i_119_n_0,
      \input_vector[5][12]\ => ACC_reg_i_111_n_0,
      \input_vector[5][13]\ => ACC_reg_i_103_n_0,
      \input_vector[5][14]\ => ACC_reg_i_95_n_0,
      \input_vector[5][15]\ => ACC_reg_i_87_n_0,
      \input_vector[5][1]\ => ACC_reg_i_199_n_0,
      \input_vector[5][2]\ => ACC_reg_i_191_n_0,
      \input_vector[5][3]\ => ACC_reg_i_183_n_0,
      \input_vector[5][4]\ => ACC_reg_i_175_n_0,
      \input_vector[5][5]\ => ACC_reg_i_167_n_0,
      \input_vector[5][6]\ => ACC_reg_i_159_n_0,
      \input_vector[5][7]\ => ACC_reg_i_151_n_0,
      \input_vector[5][8]\ => ACC_reg_i_143_n_0,
      \input_vector[5][9]\ => ACC_reg_i_135_n_0,
      \input_vector[6][0]\ => ACC_reg_i_206_n_0,
      \input_vector[6][10]\ => ACC_reg_i_126_n_0,
      \input_vector[6][11]\ => ACC_reg_i_118_n_0,
      \input_vector[6][12]\ => ACC_reg_i_110_n_0,
      \input_vector[6][13]\ => ACC_reg_i_102_n_0,
      \input_vector[6][14]\ => ACC_reg_i_94_n_0,
      \input_vector[6][15]\ => ACC_reg_i_86_n_0,
      \input_vector[6][1]\ => ACC_reg_i_198_n_0,
      \input_vector[6][2]\ => ACC_reg_i_190_n_0,
      \input_vector[6][3]\ => ACC_reg_i_182_n_0,
      \input_vector[6][4]\ => ACC_reg_i_174_n_0,
      \input_vector[6][5]\ => ACC_reg_i_166_n_0,
      \input_vector[6][6]\ => ACC_reg_i_158_n_0,
      \input_vector[6][7]\ => ACC_reg_i_150_n_0,
      \input_vector[6][8]\ => ACC_reg_i_142_n_0,
      \input_vector[6][9]\ => ACC_reg_i_134_n_0,
      \input_vector[7][0]\ => ACC_reg_i_205_n_0,
      \input_vector[7][10]\ => ACC_reg_i_125_n_0,
      \input_vector[7][11]\ => ACC_reg_i_117_n_0,
      \input_vector[7][12]\ => ACC_reg_i_109_n_0,
      \input_vector[7][13]\ => ACC_reg_i_101_n_0,
      \input_vector[7][14]\ => ACC_reg_i_93_n_0,
      \input_vector[7][15]\ => ACC_reg_i_85_n_0,
      \input_vector[7][1]\ => ACC_reg_i_197_n_0,
      \input_vector[7][2]\ => ACC_reg_i_189_n_0,
      \input_vector[7][3]\ => ACC_reg_i_181_n_0,
      \input_vector[7][4]\ => ACC_reg_i_173_n_0,
      \input_vector[7][5]\ => ACC_reg_i_165_n_0,
      \input_vector[7][6]\ => ACC_reg_i_157_n_0,
      \input_vector[7][7]\ => ACC_reg_i_149_n_0,
      \input_vector[7][8]\ => ACC_reg_i_141_n_0,
      \input_vector[7][9]\ => ACC_reg_i_133_n_0,
      \mul_count_reg[1]_rep__0\(0) => \mul_count_reg[1]_rep__0_n_0\,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      state_OBUF(1 downto 0) => state_OBUF(1 downto 0),
      \write_count_reg[0]\ => \generate_BRAM_module1[1].bram_instance_n_31\,
      \write_count_reg[0]_0\ => \generate_BRAM_module1[1].bram_instance_n_30\,
      \write_count_reg[0]_1\ => \generate_BRAM_module1[1].bram_instance_n_29\,
      \write_count_reg[0]_10\ => \generate_BRAM_module1[1].bram_instance_n_20\,
      \write_count_reg[0]_11\ => \generate_BRAM_module1[1].bram_instance_n_19\,
      \write_count_reg[0]_12\ => \generate_BRAM_module1[1].bram_instance_n_18\,
      \write_count_reg[0]_13\ => \generate_BRAM_module1[1].bram_instance_n_17\,
      \write_count_reg[0]_14\ => \generate_BRAM_module1[1].bram_instance_n_0\,
      \write_count_reg[0]_15\ => \generate_BRAM_module1[3].bram_instance_n_31\,
      \write_count_reg[0]_16\ => \generate_BRAM_module1[3].bram_instance_n_30\,
      \write_count_reg[0]_17\ => \generate_BRAM_module1[3].bram_instance_n_29\,
      \write_count_reg[0]_18\ => \generate_BRAM_module1[3].bram_instance_n_28\,
      \write_count_reg[0]_19\ => \generate_BRAM_module1[3].bram_instance_n_27\,
      \write_count_reg[0]_2\ => \generate_BRAM_module1[1].bram_instance_n_28\,
      \write_count_reg[0]_20\ => \generate_BRAM_module1[3].bram_instance_n_26\,
      \write_count_reg[0]_21\ => \generate_BRAM_module1[3].bram_instance_n_25\,
      \write_count_reg[0]_22\ => \generate_BRAM_module1[3].bram_instance_n_24\,
      \write_count_reg[0]_23\ => \generate_BRAM_module1[3].bram_instance_n_23\,
      \write_count_reg[0]_24\ => \generate_BRAM_module1[3].bram_instance_n_22\,
      \write_count_reg[0]_25\ => \generate_BRAM_module1[3].bram_instance_n_21\,
      \write_count_reg[0]_26\ => \generate_BRAM_module1[3].bram_instance_n_20\,
      \write_count_reg[0]_27\ => \generate_BRAM_module1[3].bram_instance_n_19\,
      \write_count_reg[0]_28\ => \generate_BRAM_module1[3].bram_instance_n_18\,
      \write_count_reg[0]_29\ => \generate_BRAM_module1[3].bram_instance_n_17\,
      \write_count_reg[0]_3\ => \generate_BRAM_module1[1].bram_instance_n_27\,
      \write_count_reg[0]_30\ => \generate_BRAM_module1[3].bram_instance_n_0\,
      \write_count_reg[0]_4\ => \generate_BRAM_module1[1].bram_instance_n_26\,
      \write_count_reg[0]_5\ => \generate_BRAM_module1[1].bram_instance_n_25\,
      \write_count_reg[0]_6\ => \generate_BRAM_module1[1].bram_instance_n_24\,
      \write_count_reg[0]_7\ => \generate_BRAM_module1[1].bram_instance_n_23\,
      \write_count_reg[0]_8\ => \generate_BRAM_module1[1].bram_instance_n_22\,
      \write_count_reg[0]_9\ => \generate_BRAM_module1[1].bram_instance_n_21\,
      \write_count_reg[0]_rep\ => \generate_BRAM_module1[0].bram_instance_n_31\,
      \write_count_reg[0]_rep_0\ => \generate_BRAM_module1[0].bram_instance_n_30\,
      \write_count_reg[0]_rep_1\ => \generate_BRAM_module1[0].bram_instance_n_29\,
      \write_count_reg[0]_rep_10\ => \generate_BRAM_module1[0].bram_instance_n_20\,
      \write_count_reg[0]_rep_11\ => \generate_BRAM_module1[0].bram_instance_n_19\,
      \write_count_reg[0]_rep_12\ => \generate_BRAM_module1[0].bram_instance_n_18\,
      \write_count_reg[0]_rep_13\ => \generate_BRAM_module1[0].bram_instance_n_17\,
      \write_count_reg[0]_rep_14\ => \generate_BRAM_module1[0].bram_instance_n_0\,
      \write_count_reg[0]_rep_15\ => \generate_BRAM_module1[2].bram_instance_n_31\,
      \write_count_reg[0]_rep_16\ => \generate_BRAM_module1[2].bram_instance_n_30\,
      \write_count_reg[0]_rep_17\ => \generate_BRAM_module1[2].bram_instance_n_29\,
      \write_count_reg[0]_rep_18\ => \generate_BRAM_module1[2].bram_instance_n_28\,
      \write_count_reg[0]_rep_19\ => \generate_BRAM_module1[2].bram_instance_n_27\,
      \write_count_reg[0]_rep_2\ => \generate_BRAM_module1[0].bram_instance_n_28\,
      \write_count_reg[0]_rep_20\ => \generate_BRAM_module1[2].bram_instance_n_26\,
      \write_count_reg[0]_rep_21\ => \generate_BRAM_module1[2].bram_instance_n_25\,
      \write_count_reg[0]_rep_22\ => \generate_BRAM_module1[2].bram_instance_n_24\,
      \write_count_reg[0]_rep_23\ => \generate_BRAM_module1[2].bram_instance_n_23\,
      \write_count_reg[0]_rep_24\ => \generate_BRAM_module1[2].bram_instance_n_22\,
      \write_count_reg[0]_rep_25\ => \generate_BRAM_module1[2].bram_instance_n_21\,
      \write_count_reg[0]_rep_26\ => \generate_BRAM_module1[2].bram_instance_n_20\,
      \write_count_reg[0]_rep_27\ => \generate_BRAM_module1[2].bram_instance_n_19\,
      \write_count_reg[0]_rep_28\ => \generate_BRAM_module1[2].bram_instance_n_18\,
      \write_count_reg[0]_rep_29\ => \generate_BRAM_module1[2].bram_instance_n_17\,
      \write_count_reg[0]_rep_3\ => \generate_BRAM_module1[0].bram_instance_n_27\,
      \write_count_reg[0]_rep_30\ => \generate_BRAM_module1[2].bram_instance_n_0\,
      \write_count_reg[0]_rep_4\ => \generate_BRAM_module1[0].bram_instance_n_26\,
      \write_count_reg[0]_rep_5\ => \generate_BRAM_module1[0].bram_instance_n_25\,
      \write_count_reg[0]_rep_6\ => \generate_BRAM_module1[0].bram_instance_n_24\,
      \write_count_reg[0]_rep_7\ => \generate_BRAM_module1[0].bram_instance_n_23\,
      \write_count_reg[0]_rep_8\ => \generate_BRAM_module1[0].bram_instance_n_22\,
      \write_count_reg[0]_rep_9\ => \generate_BRAM_module1[0].bram_instance_n_21\
    );
mmx_unit_2: entity work.mmx_unit_15
     port map (
      \ACC_reg[15]\(15 downto 0) => \S3[1]_OBUF\(15 downto 0),
      \ACC_reg[15]_0\(15 downto 0) => \S3[2]_OBUF\(15 downto 0),
      \ACC_reg[15]_1\(15 downto 0) => \S3[3]_OBUF\(15 downto 0),
      CLK_IBUF_BUFG => CLK_IBUF_BUFG,
      P(32 downto 0) => \S2[0]_OBUF\(32 downto 0),
      Q(15 downto 0) => \S3[0]_OBUF\(15 downto 0),
      RST_IBUF => RST_IBUF,
      \S2[1][32]\(32 downto 0) => \S2[1]_OBUF\(32 downto 0),
      \S2[2][32]\(32 downto 0) => \S2[2]_OBUF\(32 downto 0),
      \S2[3][32]\(32 downto 0) => \S2[3]_OBUF\(32 downto 0),
      \mul_count_reg[2]_rep__0\ => mmx_unit_1_n_132,
      \mul_count_reg[2]_rep__0_0\ => mmx_unit_1_n_133,
      \mul_count_reg[2]_rep__0_1\ => mmx_unit_1_n_134,
      \mul_count_reg[2]_rep__0_10\ => mmx_unit_1_n_143,
      \mul_count_reg[2]_rep__0_11\ => mmx_unit_1_n_144,
      \mul_count_reg[2]_rep__0_12\ => mmx_unit_1_n_145,
      \mul_count_reg[2]_rep__0_13\ => mmx_unit_1_n_146,
      \mul_count_reg[2]_rep__0_14\ => mmx_unit_1_n_147,
      \mul_count_reg[2]_rep__0_2\ => mmx_unit_1_n_135,
      \mul_count_reg[2]_rep__0_3\ => mmx_unit_1_n_136,
      \mul_count_reg[2]_rep__0_4\ => mmx_unit_1_n_137,
      \mul_count_reg[2]_rep__0_5\ => mmx_unit_1_n_138,
      \mul_count_reg[2]_rep__0_6\ => mmx_unit_1_n_139,
      \mul_count_reg[2]_rep__0_7\ => mmx_unit_1_n_140,
      \mul_count_reg[2]_rep__0_8\ => mmx_unit_1_n_141,
      \mul_count_reg[2]_rep__0_9\ => mmx_unit_1_n_142,
      \present_state_reg[1]\ => mma_unit_1_n_0,
      state_OBUF(1 downto 0) => state_OBUF(1 downto 0),
      \write_count_reg[0]\ => \generate_BRAM_module2[1].bram_instance_n_31\,
      \write_count_reg[0]_0\ => \generate_BRAM_module2[1].bram_instance_n_30\,
      \write_count_reg[0]_1\ => \generate_BRAM_module2[1].bram_instance_n_29\,
      \write_count_reg[0]_10\ => \generate_BRAM_module2[1].bram_instance_n_20\,
      \write_count_reg[0]_11\ => \generate_BRAM_module2[1].bram_instance_n_19\,
      \write_count_reg[0]_12\ => \generate_BRAM_module2[1].bram_instance_n_18\,
      \write_count_reg[0]_13\ => \generate_BRAM_module2[1].bram_instance_n_17\,
      \write_count_reg[0]_14\ => \generate_BRAM_module2[1].bram_instance_n_0\,
      \write_count_reg[0]_15\ => \generate_BRAM_module2[3].bram_instance_n_31\,
      \write_count_reg[0]_16\ => \generate_BRAM_module2[3].bram_instance_n_30\,
      \write_count_reg[0]_17\ => \generate_BRAM_module2[3].bram_instance_n_29\,
      \write_count_reg[0]_18\ => \generate_BRAM_module2[3].bram_instance_n_28\,
      \write_count_reg[0]_19\ => \generate_BRAM_module2[3].bram_instance_n_27\,
      \write_count_reg[0]_2\ => \generate_BRAM_module2[1].bram_instance_n_28\,
      \write_count_reg[0]_20\ => \generate_BRAM_module2[3].bram_instance_n_26\,
      \write_count_reg[0]_21\ => \generate_BRAM_module2[3].bram_instance_n_25\,
      \write_count_reg[0]_22\ => \generate_BRAM_module2[3].bram_instance_n_24\,
      \write_count_reg[0]_23\ => \generate_BRAM_module2[3].bram_instance_n_23\,
      \write_count_reg[0]_24\ => \generate_BRAM_module2[3].bram_instance_n_22\,
      \write_count_reg[0]_25\ => \generate_BRAM_module2[3].bram_instance_n_21\,
      \write_count_reg[0]_26\ => \generate_BRAM_module2[3].bram_instance_n_20\,
      \write_count_reg[0]_27\ => \generate_BRAM_module2[3].bram_instance_n_19\,
      \write_count_reg[0]_28\ => \generate_BRAM_module2[3].bram_instance_n_18\,
      \write_count_reg[0]_29\ => \generate_BRAM_module2[3].bram_instance_n_17\,
      \write_count_reg[0]_3\ => \generate_BRAM_module2[1].bram_instance_n_27\,
      \write_count_reg[0]_30\ => \generate_BRAM_module2[3].bram_instance_n_0\,
      \write_count_reg[0]_4\ => \generate_BRAM_module2[1].bram_instance_n_26\,
      \write_count_reg[0]_5\ => \generate_BRAM_module2[1].bram_instance_n_25\,
      \write_count_reg[0]_6\ => \generate_BRAM_module2[1].bram_instance_n_24\,
      \write_count_reg[0]_7\ => \generate_BRAM_module2[1].bram_instance_n_23\,
      \write_count_reg[0]_8\ => \generate_BRAM_module2[1].bram_instance_n_22\,
      \write_count_reg[0]_9\ => \generate_BRAM_module2[1].bram_instance_n_21\,
      \write_count_reg[0]_rep\ => \generate_BRAM_module2[0].bram_instance_n_31\,
      \write_count_reg[0]_rep_0\ => \generate_BRAM_module2[0].bram_instance_n_30\,
      \write_count_reg[0]_rep_1\ => \generate_BRAM_module2[0].bram_instance_n_29\,
      \write_count_reg[0]_rep_10\ => \generate_BRAM_module2[0].bram_instance_n_20\,
      \write_count_reg[0]_rep_11\ => \generate_BRAM_module2[0].bram_instance_n_19\,
      \write_count_reg[0]_rep_12\ => \generate_BRAM_module2[0].bram_instance_n_18\,
      \write_count_reg[0]_rep_13\ => \generate_BRAM_module2[0].bram_instance_n_17\,
      \write_count_reg[0]_rep_14\ => \generate_BRAM_module2[0].bram_instance_n_0\,
      \write_count_reg[0]_rep_15\ => \generate_BRAM_module2[2].bram_instance_n_31\,
      \write_count_reg[0]_rep_16\ => \generate_BRAM_module2[2].bram_instance_n_30\,
      \write_count_reg[0]_rep_17\ => \generate_BRAM_module2[2].bram_instance_n_29\,
      \write_count_reg[0]_rep_18\ => \generate_BRAM_module2[2].bram_instance_n_28\,
      \write_count_reg[0]_rep_19\ => \generate_BRAM_module2[2].bram_instance_n_27\,
      \write_count_reg[0]_rep_2\ => \generate_BRAM_module2[0].bram_instance_n_28\,
      \write_count_reg[0]_rep_20\ => \generate_BRAM_module2[2].bram_instance_n_26\,
      \write_count_reg[0]_rep_21\ => \generate_BRAM_module2[2].bram_instance_n_25\,
      \write_count_reg[0]_rep_22\ => \generate_BRAM_module2[2].bram_instance_n_24\,
      \write_count_reg[0]_rep_23\ => \generate_BRAM_module2[2].bram_instance_n_23\,
      \write_count_reg[0]_rep_24\ => \generate_BRAM_module2[2].bram_instance_n_22\,
      \write_count_reg[0]_rep_25\ => \generate_BRAM_module2[2].bram_instance_n_21\,
      \write_count_reg[0]_rep_26\ => \generate_BRAM_module2[2].bram_instance_n_20\,
      \write_count_reg[0]_rep_27\ => \generate_BRAM_module2[2].bram_instance_n_19\,
      \write_count_reg[0]_rep_28\ => \generate_BRAM_module2[2].bram_instance_n_18\,
      \write_count_reg[0]_rep_29\ => \generate_BRAM_module2[2].bram_instance_n_17\,
      \write_count_reg[0]_rep_3\ => \generate_BRAM_module2[0].bram_instance_n_27\,
      \write_count_reg[0]_rep_30\ => \generate_BRAM_module2[2].bram_instance_n_0\,
      \write_count_reg[0]_rep_4\ => \generate_BRAM_module2[0].bram_instance_n_26\,
      \write_count_reg[0]_rep_5\ => \generate_BRAM_module2[0].bram_instance_n_25\,
      \write_count_reg[0]_rep_6\ => \generate_BRAM_module2[0].bram_instance_n_24\,
      \write_count_reg[0]_rep_7\ => \generate_BRAM_module2[0].bram_instance_n_23\,
      \write_count_reg[0]_rep_8\ => \generate_BRAM_module2[0].bram_instance_n_22\,
      \write_count_reg[0]_rep_9\ => \generate_BRAM_module2[0].bram_instance_n_21\
    );
\mul_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_OBUF(0),
      O => \mul_count[0]_i_3_n_0\
    );
\mul_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_7\,
      Q => read_OBUF(0),
      R => '0'
    );
\mul_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_count_reg[0]_i_2_n_0\,
      CO(2) => \mul_count_reg[0]_i_2_n_1\,
      CO(1) => \mul_count_reg[0]_i_2_n_2\,
      CO(0) => \mul_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \mul_count_reg[0]_i_2_n_4\,
      O(2) => \mul_count_reg[0]_i_2_n_5\,
      O(1) => \mul_count_reg[0]_i_2_n_6\,
      O(0) => \mul_count_reg[0]_i_2_n_7\,
      S(3) => \mul_count_reg[3]_rep_n_0\,
      S(2) => \mul_count_reg[2]_rep_n_0\,
      S(1) => \mul_count_reg[1]_rep_n_0\,
      S(0) => \mul_count[0]_i_3_n_0\
    );
\mul_count_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_7\,
      Q => \mul_count_reg[0]_rep_n_0\,
      R => '0'
    );
\mul_count_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_7\,
      Q => \mul_count_reg[0]_rep__0_n_0\,
      R => '0'
    );
\mul_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[8]_i_1_n_5\,
      Q => \mul_count_reg_n_0_[10]\,
      R => '0'
    );
\mul_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[8]_i_1_n_4\,
      Q => \mul_count_reg_n_0_[11]\,
      R => '0'
    );
\mul_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[12]_i_1_n_7\,
      Q => \mul_count_reg_n_0_[12]\,
      R => '0'
    );
\mul_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_count_reg[8]_i_1_n_0\,
      CO(3) => \mul_count_reg[12]_i_1_n_0\,
      CO(2) => \mul_count_reg[12]_i_1_n_1\,
      CO(1) => \mul_count_reg[12]_i_1_n_2\,
      CO(0) => \mul_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mul_count_reg[12]_i_1_n_4\,
      O(2) => \mul_count_reg[12]_i_1_n_5\,
      O(1) => \mul_count_reg[12]_i_1_n_6\,
      O(0) => \mul_count_reg[12]_i_1_n_7\,
      S(3) => \mul_count_reg_n_0_[15]\,
      S(2) => \mul_count_reg_n_0_[14]\,
      S(1) => \mul_count_reg_n_0_[13]\,
      S(0) => \mul_count_reg_n_0_[12]\
    );
\mul_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[12]_i_1_n_6\,
      Q => \mul_count_reg_n_0_[13]\,
      R => '0'
    );
\mul_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[12]_i_1_n_5\,
      Q => \mul_count_reg_n_0_[14]\,
      R => '0'
    );
\mul_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[12]_i_1_n_4\,
      Q => \mul_count_reg_n_0_[15]\,
      R => '0'
    );
\mul_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[16]_i_1_n_7\,
      Q => \mul_count_reg_n_0_[16]\,
      R => '0'
    );
\mul_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_count_reg[12]_i_1_n_0\,
      CO(3) => \mul_count_reg[16]_i_1_n_0\,
      CO(2) => \mul_count_reg[16]_i_1_n_1\,
      CO(1) => \mul_count_reg[16]_i_1_n_2\,
      CO(0) => \mul_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mul_count_reg[16]_i_1_n_4\,
      O(2) => \mul_count_reg[16]_i_1_n_5\,
      O(1) => \mul_count_reg[16]_i_1_n_6\,
      O(0) => \mul_count_reg[16]_i_1_n_7\,
      S(3) => \mul_count_reg_n_0_[19]\,
      S(2) => \mul_count_reg_n_0_[18]\,
      S(1) => \mul_count_reg_n_0_[17]\,
      S(0) => \mul_count_reg_n_0_[16]\
    );
\mul_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[16]_i_1_n_6\,
      Q => \mul_count_reg_n_0_[17]\,
      R => '0'
    );
\mul_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[16]_i_1_n_5\,
      Q => \mul_count_reg_n_0_[18]\,
      R => '0'
    );
\mul_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[16]_i_1_n_4\,
      Q => \mul_count_reg_n_0_[19]\,
      R => '0'
    );
\mul_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_6\,
      Q => read_OBUF(1),
      R => '0'
    );
\mul_count_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_6\,
      Q => \mul_count_reg[1]_rep_n_0\,
      R => '0'
    );
\mul_count_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_6\,
      Q => \mul_count_reg[1]_rep__0_n_0\,
      R => '0'
    );
\mul_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[20]_i_1_n_7\,
      Q => \mul_count_reg_n_0_[20]\,
      R => '0'
    );
\mul_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_count_reg[16]_i_1_n_0\,
      CO(3) => \mul_count_reg[20]_i_1_n_0\,
      CO(2) => \mul_count_reg[20]_i_1_n_1\,
      CO(1) => \mul_count_reg[20]_i_1_n_2\,
      CO(0) => \mul_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mul_count_reg[20]_i_1_n_4\,
      O(2) => \mul_count_reg[20]_i_1_n_5\,
      O(1) => \mul_count_reg[20]_i_1_n_6\,
      O(0) => \mul_count_reg[20]_i_1_n_7\,
      S(3) => \mul_count_reg_n_0_[23]\,
      S(2) => \mul_count_reg_n_0_[22]\,
      S(1) => \mul_count_reg_n_0_[21]\,
      S(0) => \mul_count_reg_n_0_[20]\
    );
\mul_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[20]_i_1_n_6\,
      Q => \mul_count_reg_n_0_[21]\,
      R => '0'
    );
\mul_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[20]_i_1_n_5\,
      Q => \mul_count_reg_n_0_[22]\,
      R => '0'
    );
\mul_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[20]_i_1_n_4\,
      Q => \mul_count_reg_n_0_[23]\,
      R => '0'
    );
\mul_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[24]_i_1_n_7\,
      Q => \mul_count_reg_n_0_[24]\,
      R => '0'
    );
\mul_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_count_reg[20]_i_1_n_0\,
      CO(3) => \mul_count_reg[24]_i_1_n_0\,
      CO(2) => \mul_count_reg[24]_i_1_n_1\,
      CO(1) => \mul_count_reg[24]_i_1_n_2\,
      CO(0) => \mul_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mul_count_reg[24]_i_1_n_4\,
      O(2) => \mul_count_reg[24]_i_1_n_5\,
      O(1) => \mul_count_reg[24]_i_1_n_6\,
      O(0) => \mul_count_reg[24]_i_1_n_7\,
      S(3) => \mul_count_reg_n_0_[27]\,
      S(2) => \mul_count_reg_n_0_[26]\,
      S(1) => \mul_count_reg_n_0_[25]\,
      S(0) => \mul_count_reg_n_0_[24]\
    );
\mul_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[24]_i_1_n_6\,
      Q => \mul_count_reg_n_0_[25]\,
      R => '0'
    );
\mul_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[24]_i_1_n_5\,
      Q => \mul_count_reg_n_0_[26]\,
      R => '0'
    );
\mul_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[24]_i_1_n_4\,
      Q => \mul_count_reg_n_0_[27]\,
      R => '0'
    );
\mul_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[28]_i_1_n_7\,
      Q => \mul_count_reg_n_0_[28]\,
      R => '0'
    );
\mul_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_count_reg[24]_i_1_n_0\,
      CO(3) => \NLW_mul_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_count_reg[28]_i_1_n_1\,
      CO(1) => \mul_count_reg[28]_i_1_n_2\,
      CO(0) => \mul_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mul_count_reg[28]_i_1_n_4\,
      O(2) => \mul_count_reg[28]_i_1_n_5\,
      O(1) => \mul_count_reg[28]_i_1_n_6\,
      O(0) => \mul_count_reg[28]_i_1_n_7\,
      S(3) => \mul_count_reg_n_0_[31]\,
      S(2) => \mul_count_reg_n_0_[30]\,
      S(1) => \mul_count_reg_n_0_[29]\,
      S(0) => \mul_count_reg_n_0_[28]\
    );
\mul_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[28]_i_1_n_6\,
      Q => \mul_count_reg_n_0_[29]\,
      R => '0'
    );
\mul_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_5\,
      Q => read_OBUF(2),
      R => '0'
    );
\mul_count_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_5\,
      Q => \mul_count_reg[2]_rep_n_0\,
      R => '0'
    );
\mul_count_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_5\,
      Q => \mul_count_reg[2]_rep__0_n_0\,
      R => '0'
    );
\mul_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[28]_i_1_n_5\,
      Q => \mul_count_reg_n_0_[30]\,
      R => '0'
    );
\mul_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[28]_i_1_n_4\,
      Q => \mul_count_reg_n_0_[31]\,
      R => '0'
    );
\mul_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_4\,
      Q => read_OBUF(3),
      R => '0'
    );
\mul_count_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_4\,
      Q => \mul_count_reg[3]_rep_n_0\,
      R => '0'
    );
\mul_count_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[0]_i_2_n_4\,
      Q => \mul_count_reg[3]_rep__0_n_0\,
      R => '0'
    );
\mul_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[4]_i_1_n_7\,
      Q => read_OBUF(4),
      R => '0'
    );
\mul_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_count_reg[0]_i_2_n_0\,
      CO(3) => \mul_count_reg[4]_i_1_n_0\,
      CO(2) => \mul_count_reg[4]_i_1_n_1\,
      CO(1) => \mul_count_reg[4]_i_1_n_2\,
      CO(0) => \mul_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mul_count_reg[4]_i_1_n_4\,
      O(2) => \mul_count_reg[4]_i_1_n_5\,
      O(1) => \mul_count_reg[4]_i_1_n_6\,
      O(0) => \mul_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => read_OBUF(7 downto 4)
    );
\mul_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[4]_i_1_n_6\,
      Q => read_OBUF(5),
      R => '0'
    );
\mul_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[4]_i_1_n_5\,
      Q => read_OBUF(6),
      R => '0'
    );
\mul_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[4]_i_1_n_4\,
      Q => read_OBUF(7),
      R => '0'
    );
\mul_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[8]_i_1_n_7\,
      Q => \mul_count_reg_n_0_[8]\,
      R => '0'
    );
\mul_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_count_reg[4]_i_1_n_0\,
      CO(3) => \mul_count_reg[8]_i_1_n_0\,
      CO(2) => \mul_count_reg[8]_i_1_n_1\,
      CO(1) => \mul_count_reg[8]_i_1_n_2\,
      CO(0) => \mul_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mul_count_reg[8]_i_1_n_4\,
      O(2) => \mul_count_reg[8]_i_1_n_5\,
      O(1) => \mul_count_reg[8]_i_1_n_6\,
      O(0) => \mul_count_reg[8]_i_1_n_7\,
      S(3) => \mul_count_reg_n_0_[11]\,
      S(2) => \mul_count_reg_n_0_[10]\,
      S(1) => \mul_count_reg_n_0_[9]\,
      S(0) => \mul_count_reg_n_0_[8]\
    );
\mul_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => mma_unit_1_n_0,
      D => \mul_count_reg[8]_i_1_n_6\,
      Q => \mul_count_reg_n_0_[9]\,
      R => '0'
    );
\present_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3088"
    )
        port map (
      I0 => present_state2,
      I1 => state_OBUF(1),
      I2 => present_state1,
      I3 => state_OBUF(0),
      O => \present_state[0]_i_1_n_0\
    );
\present_state[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_count_reg_n_0_[30]\,
      I1 => \write_count_reg_n_0_[31]\,
      O => \present_state[0]_i_10_n_0\
    );
\present_state[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \write_count_reg_n_0_[29]\,
      I1 => \write_count_reg_n_0_[28]\,
      I2 => \write_count_reg_n_0_[27]\,
      O => \present_state[0]_i_11_n_0\
    );
\present_state[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \write_count_reg_n_0_[26]\,
      I1 => \write_count_reg_n_0_[25]\,
      I2 => \write_count_reg_n_0_[24]\,
      O => \present_state[0]_i_12_n_0\
    );
\present_state[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mul_count_reg_n_0_[23]\,
      I1 => \mul_count_reg_n_0_[22]\,
      I2 => \mul_count_reg_n_0_[21]\,
      O => \present_state[0]_i_14_n_0\
    );
\present_state[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mul_count_reg_n_0_[20]\,
      I1 => \mul_count_reg_n_0_[19]\,
      I2 => \mul_count_reg_n_0_[18]\,
      O => \present_state[0]_i_15_n_0\
    );
\present_state[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mul_count_reg_n_0_[17]\,
      I1 => \mul_count_reg_n_0_[16]\,
      I2 => \mul_count_reg_n_0_[15]\,
      O => \present_state[0]_i_16_n_0\
    );
\present_state[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mul_count_reg_n_0_[14]\,
      I1 => \mul_count_reg_n_0_[13]\,
      I2 => \mul_count_reg_n_0_[12]\,
      O => \present_state[0]_i_17_n_0\
    );
\present_state[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \write_count_reg_n_0_[23]\,
      I1 => \write_count_reg_n_0_[22]\,
      I2 => \write_count_reg_n_0_[21]\,
      O => \present_state[0]_i_19_n_0\
    );
\present_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => state_OBUF(0),
      I1 => start_mul_IBUF,
      I2 => start_bram_assign_IBUF,
      I3 => state_OBUF(1),
      O => \present_state[0]_i_2_n_0\
    );
\present_state[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \write_count_reg_n_0_[20]\,
      I1 => \write_count_reg_n_0_[19]\,
      I2 => \write_count_reg_n_0_[18]\,
      O => \present_state[0]_i_20_n_0\
    );
\present_state[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \write_count_reg_n_0_[17]\,
      I1 => \write_count_reg_n_0_[16]\,
      I2 => \write_count_reg_n_0_[15]\,
      O => \present_state[0]_i_21_n_0\
    );
\present_state[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \write_count_reg_n_0_[14]\,
      I1 => \write_count_reg_n_0_[13]\,
      I2 => \write_count_reg_n_0_[12]\,
      O => \present_state[0]_i_22_n_0\
    );
\present_state[0]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mul_count_reg_n_0_[11]\,
      I1 => \mul_count_reg_n_0_[10]\,
      I2 => \mul_count_reg_n_0_[9]\,
      O => \present_state[0]_i_23_n_0\
    );
\present_state[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => read_OBUF(7),
      I1 => \mul_count_reg_n_0_[8]\,
      I2 => read_OBUF(6),
      O => \present_state[0]_i_24_n_0\
    );
\present_state[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => read_OBUF(5),
      I1 => read_OBUF(4),
      I2 => read_OBUF(3),
      O => \present_state[0]_i_25_n_0\
    );
\present_state[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => read_OBUF(1),
      I1 => read_OBUF(0),
      I2 => read_OBUF(2),
      O => \present_state[0]_i_26_n_0\
    );
\present_state[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \write_count_reg_n_0_[11]\,
      I1 => \write_count_reg_n_0_[10]\,
      I2 => \write_count_reg_n_0_[9]\,
      O => \present_state[0]_i_27_n_0\
    );
\present_state[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \write_count_reg_n_0_[8]\,
      I1 => \write_count_reg_n_0_[7]\,
      I2 => \write_count_reg_n_0_[6]\,
      O => \present_state[0]_i_28_n_0\
    );
\present_state[0]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \write_count_reg_n_0_[5]\,
      I1 => \write_count_reg_n_0_[4]\,
      I2 => \write_count_reg_n_0_[3]\,
      O => \present_state[0]_i_29_n_0\
    );
\present_state[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \write_count_reg_n_0_[2]\,
      I1 => \write_count_reg_n_0_[1]\,
      I2 => \write_count_reg_n_0_[0]\,
      O => \present_state[0]_i_30_n_0\
    );
\present_state[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_count_reg_n_0_[30]\,
      I1 => \mul_count_reg_n_0_[31]\,
      O => \present_state[0]_i_6_n_0\
    );
\present_state[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mul_count_reg_n_0_[29]\,
      I1 => \mul_count_reg_n_0_[28]\,
      I2 => \mul_count_reg_n_0_[27]\,
      O => \present_state[0]_i_7_n_0\
    );
\present_state[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mul_count_reg_n_0_[26]\,
      I1 => \mul_count_reg_n_0_[25]\,
      I2 => \mul_count_reg_n_0_[24]\,
      O => \present_state[0]_i_8_n_0\
    );
\present_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF404"
    )
        port map (
      I0 => start_bram_assign_IBUF,
      I1 => start_mul_IBUF,
      I2 => state_OBUF(0),
      I3 => present_state1,
      I4 => state_OBUF(1),
      O => \present_state[1]_i_1_n_0\
    );
\present_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => \present_state[0]_i_2_n_0\,
      D => start_bram_assign_IBUF,
      Q => state_OBUF(0),
      S => \present_state[0]_i_1_n_0\
    );
\present_state_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \present_state_reg[0]_i_13_n_0\,
      CO(2) => \present_state_reg[0]_i_13_n_1\,
      CO(1) => \present_state_reg[0]_i_13_n_2\,
      CO(0) => \present_state_reg[0]_i_13_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_present_state_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \present_state[0]_i_23_n_0\,
      S(2) => \present_state[0]_i_24_n_0\,
      S(1) => \present_state[0]_i_25_n_0\,
      S(0) => \present_state[0]_i_26_n_0\
    );
\present_state_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \present_state_reg[0]_i_18_n_0\,
      CO(2) => \present_state_reg[0]_i_18_n_1\,
      CO(1) => \present_state_reg[0]_i_18_n_2\,
      CO(0) => \present_state_reg[0]_i_18_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_present_state_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \present_state[0]_i_27_n_0\,
      S(2) => \present_state[0]_i_28_n_0\,
      S(1) => \present_state[0]_i_29_n_0\,
      S(0) => \present_state[0]_i_30_n_0\
    );
\present_state_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \present_state_reg[0]_i_5_n_0\,
      CO(3) => \NLW_present_state_reg[0]_i_3_CO_UNCONNECTED\(3),
      CO(2) => present_state2,
      CO(1) => \present_state_reg[0]_i_3_n_2\,
      CO(0) => \present_state_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_present_state_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \present_state[0]_i_6_n_0\,
      S(1) => \present_state[0]_i_7_n_0\,
      S(0) => \present_state[0]_i_8_n_0\
    );
\present_state_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \present_state_reg[0]_i_9_n_0\,
      CO(3) => \NLW_present_state_reg[0]_i_4_CO_UNCONNECTED\(3),
      CO(2) => present_state1,
      CO(1) => \present_state_reg[0]_i_4_n_2\,
      CO(0) => \present_state_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_present_state_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \present_state[0]_i_10_n_0\,
      S(1) => \present_state[0]_i_11_n_0\,
      S(0) => \present_state[0]_i_12_n_0\
    );
\present_state_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \present_state_reg[0]_i_13_n_0\,
      CO(3) => \present_state_reg[0]_i_5_n_0\,
      CO(2) => \present_state_reg[0]_i_5_n_1\,
      CO(1) => \present_state_reg[0]_i_5_n_2\,
      CO(0) => \present_state_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_present_state_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \present_state[0]_i_14_n_0\,
      S(2) => \present_state[0]_i_15_n_0\,
      S(1) => \present_state[0]_i_16_n_0\,
      S(0) => \present_state[0]_i_17_n_0\
    );
\present_state_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \present_state_reg[0]_i_18_n_0\,
      CO(3) => \present_state_reg[0]_i_9_n_0\,
      CO(2) => \present_state_reg[0]_i_9_n_1\,
      CO(1) => \present_state_reg[0]_i_9_n_2\,
      CO(0) => \present_state_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_present_state_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \present_state[0]_i_19_n_0\,
      S(2) => \present_state[0]_i_20_n_0\,
      S(1) => \present_state[0]_i_21_n_0\,
      S(0) => \present_state[0]_i_22_n_0\
    );
\present_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => '1',
      D => \present_state[1]_i_1_n_0\,
      Q => state_OBUF(1),
      R => '0'
    );
\r1[0][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(0),
      O => \r1[0]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(10),
      O => \r1[0]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(11),
      O => \r1[0]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(12),
      O => \r1[0]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(13),
      O => \r1[0]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(14),
      O => \r1[0]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(15),
      O => \r1[0]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(1),
      O => \r1[0]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(2),
      O => \r1[0]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(3),
      O => \r1[0]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(4),
      O => \r1[0]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(5),
      O => \r1[0]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(6),
      O => \r1[0]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(7),
      O => \r1[0]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(8),
      O => \r1[0]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[0][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[0]_OBUF\(9),
      O => \r1[0]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(0),
      O => \r1[1]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(10),
      O => \r1[1]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(11),
      O => \r1[1]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(12),
      O => \r1[1]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(13),
      O => \r1[1]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(14),
      O => \r1[1]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(15),
      O => \r1[1]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(1),
      O => \r1[1]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(2),
      O => \r1[1]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(3),
      O => \r1[1]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(4),
      O => \r1[1]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(5),
      O => \r1[1]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(6),
      O => \r1[1]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(7),
      O => \r1[1]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(8),
      O => \r1[1]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[1][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[1]_OBUF\(9),
      O => \r1[1]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(0),
      O => \r1[2]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(10),
      O => \r1[2]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(11),
      O => \r1[2]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(12),
      O => \r1[2]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(13),
      O => \r1[2]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(14),
      O => \r1[2]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(15),
      O => \r1[2]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(1),
      O => \r1[2]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(2),
      O => \r1[2]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(3),
      O => \r1[2]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(4),
      O => \r1[2]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(5),
      O => \r1[2]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(6),
      O => \r1[2]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(7),
      O => \r1[2]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(8),
      O => \r1[2]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[2][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[2]_OBUF\(9),
      O => \r1[2]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(0),
      O => \r1[3]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(10),
      O => \r1[3]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(11),
      O => \r1[3]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(12),
      O => \r1[3]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(13),
      O => \r1[3]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(14),
      O => \r1[3]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(15),
      O => \r1[3]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][15]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mma_unit_1_n_0,
      O => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(1),
      O => \r1[3]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(2),
      O => \r1[3]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(3),
      O => \r1[3]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(4),
      O => \r1[3]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(5),
      O => \r1[3]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(6),
      O => \r1[3]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(7),
      O => \r1[3]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(8),
      O => \r1[3]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r1[3][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r1[3]_OBUF\(9),
      O => \r1[3]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(0),
      O => \r2[0]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(10),
      O => \r2[0]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(11),
      O => \r2[0]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(12),
      O => \r2[0]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(13),
      O => \r2[0]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(14),
      O => \r2[0]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(15),
      O => \r2[0]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(1),
      O => \r2[0]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(2),
      O => \r2[0]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(3),
      O => \r2[0]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(4),
      O => \r2[0]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(5),
      O => \r2[0]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(6),
      O => \r2[0]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(7),
      O => \r2[0]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(8),
      O => \r2[0]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[0][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[0]_OBUF\(9),
      O => \r2[0]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(0),
      O => \r2[1]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(10),
      O => \r2[1]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(11),
      O => \r2[1]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(12),
      O => \r2[1]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(13),
      O => \r2[1]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(14),
      O => \r2[1]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(15),
      O => \r2[1]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(1),
      O => \r2[1]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(2),
      O => \r2[1]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(3),
      O => \r2[1]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(4),
      O => \r2[1]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(5),
      O => \r2[1]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(6),
      O => \r2[1]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(7),
      O => \r2[1]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(8),
      O => \r2[1]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[1][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[1]_OBUF\(9),
      O => \r2[1]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(0),
      O => \r2[2]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(10),
      O => \r2[2]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(11),
      O => \r2[2]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(12),
      O => \r2[2]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(13),
      O => \r2[2]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(14),
      O => \r2[2]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(15),
      O => \r2[2]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(1),
      O => \r2[2]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(2),
      O => \r2[2]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(3),
      O => \r2[2]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(4),
      O => \r2[2]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(5),
      O => \r2[2]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(6),
      O => \r2[2]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(7),
      O => \r2[2]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(8),
      O => \r2[2]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[2][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[2]_OBUF\(9),
      O => \r2[2]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(0),
      O => \r2[3]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(10),
      O => \r2[3]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(11),
      O => \r2[3]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(12),
      O => \r2[3]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(13),
      O => \r2[3]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(14),
      O => \r2[3]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(15),
      O => \r2[3]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(1),
      O => \r2[3]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(2),
      O => \r2[3]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(3),
      O => \r2[3]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(4),
      O => \r2[3]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(5),
      O => \r2[3]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(6),
      O => \r2[3]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(7),
      O => \r2[3]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(8),
      O => \r2[3]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r2[3][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r2[3]_OBUF\(9),
      O => \r2[3]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(0),
      O => \r3[0]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(10),
      O => \r3[0]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(11),
      O => \r3[0]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(12),
      O => \r3[0]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(13),
      O => \r3[0]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(14),
      O => \r3[0]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(15),
      O => \r3[0]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(1),
      O => \r3[0]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(2),
      O => \r3[0]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(3),
      O => \r3[0]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(4),
      O => \r3[0]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(5),
      O => \r3[0]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(6),
      O => \r3[0]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(7),
      O => \r3[0]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(8),
      O => \r3[0]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[0][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[0]_OBUF\(9),
      O => \r3[0]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(0),
      O => \r3[1]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(10),
      O => \r3[1]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(11),
      O => \r3[1]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(12),
      O => \r3[1]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(13),
      O => \r3[1]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(14),
      O => \r3[1]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(15),
      O => \r3[1]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(1),
      O => \r3[1]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(2),
      O => \r3[1]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(3),
      O => \r3[1]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(4),
      O => \r3[1]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(5),
      O => \r3[1]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(6),
      O => \r3[1]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(7),
      O => \r3[1]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(8),
      O => \r3[1]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[1][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[1]_OBUF\(9),
      O => \r3[1]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(0),
      O => \r3[2]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(10),
      O => \r3[2]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(11),
      O => \r3[2]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(12),
      O => \r3[2]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(13),
      O => \r3[2]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(14),
      O => \r3[2]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(15),
      O => \r3[2]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(1),
      O => \r3[2]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(2),
      O => \r3[2]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(3),
      O => \r3[2]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(4),
      O => \r3[2]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(5),
      O => \r3[2]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(6),
      O => \r3[2]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(7),
      O => \r3[2]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(8),
      O => \r3[2]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[2][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[2]_OBUF\(9),
      O => \r3[2]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(0),
      O => \r3[3]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(10),
      O => \r3[3]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(11),
      O => \r3[3]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(12),
      O => \r3[3]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(13),
      O => \r3[3]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(14),
      O => \r3[3]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(15),
      O => \r3[3]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(1),
      O => \r3[3]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(2),
      O => \r3[3]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(3),
      O => \r3[3]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(4),
      O => \r3[3]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(5),
      O => \r3[3]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(6),
      O => \r3[3]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(7),
      O => \r3[3]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(8),
      O => \r3[3]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r3[3][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r3[3]_OBUF\(9),
      O => \r3[3]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(0),
      O => \r4[0]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(10),
      O => \r4[0]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(11),
      O => \r4[0]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(12),
      O => \r4[0]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(13),
      O => \r4[0]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(14),
      O => \r4[0]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(15),
      O => \r4[0]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(1),
      O => \r4[0]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(2),
      O => \r4[0]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(3),
      O => \r4[0]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(4),
      O => \r4[0]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(5),
      O => \r4[0]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(6),
      O => \r4[0]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(7),
      O => \r4[0]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(8),
      O => \r4[0]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[0][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[0]_OBUF\(9),
      O => \r4[0]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(0),
      O => \r4[1]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(10),
      O => \r4[1]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(11),
      O => \r4[1]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(12),
      O => \r4[1]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(13),
      O => \r4[1]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(14),
      O => \r4[1]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(15),
      O => \r4[1]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(1),
      O => \r4[1]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(2),
      O => \r4[1]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(3),
      O => \r4[1]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(4),
      O => \r4[1]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(5),
      O => \r4[1]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(6),
      O => \r4[1]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(7),
      O => \r4[1]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(8),
      O => \r4[1]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[1][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[1]_OBUF\(9),
      O => \r4[1]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(0),
      O => \r4[2]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(10),
      O => \r4[2]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(11),
      O => \r4[2]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(12),
      O => \r4[2]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(13),
      O => \r4[2]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(14),
      O => \r4[2]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(15),
      O => \r4[2]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(1),
      O => \r4[2]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(2),
      O => \r4[2]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(3),
      O => \r4[2]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(4),
      O => \r4[2]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(5),
      O => \r4[2]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(6),
      O => \r4[2]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(7),
      O => \r4[2]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(8),
      O => \r4[2]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[2][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[2]_OBUF\(9),
      O => \r4[2]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][0]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(0),
      O => \r4[3]\(0),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][10]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(10),
      O => \r4[3]\(10),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][11]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(11),
      O => \r4[3]\(11),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][12]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(12),
      O => \r4[3]\(12),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][13]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(13),
      O => \r4[3]\(13),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][14]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(14),
      O => \r4[3]\(14),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][15]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(15),
      O => \r4[3]\(15),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][1]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(1),
      O => \r4[3]\(1),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][2]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(2),
      O => \r4[3]\(2),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][3]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(3),
      O => \r4[3]\(3),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][4]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(4),
      O => \r4[3]\(4),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][5]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(5),
      O => \r4[3]\(5),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][6]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(6),
      O => \r4[3]\(6),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][7]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(7),
      O => \r4[3]\(7),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][8]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(8),
      O => \r4[3]\(8),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
\r4[3][9]_INST_0\: unisim.vcomponents.OBUFT
     port map (
      I => \r4[3]_OBUF\(9),
      O => \r4[3]\(9),
      T => \r1[3][15]_INST_0_i_1_n_0\
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(0),
      O => ram_reg_0_15_0_0_i_1_n_0
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(0),
      O => \ram_reg_0_15_0_0_i_1__0_n_0\
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(0),
      O => \ram_reg_0_15_0_0_i_1__1_n_0\
    );
\ram_reg_0_15_0_0_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(0),
      O => \ram_reg_0_15_0_0_i_1__10_n_0\
    );
\ram_reg_0_15_0_0_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(0),
      O => \ram_reg_0_15_0_0_i_1__11_n_0\
    );
\ram_reg_0_15_0_0_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(0),
      O => \ram_reg_0_15_0_0_i_1__12_n_0\
    );
\ram_reg_0_15_0_0_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(0),
      O => \ram_reg_0_15_0_0_i_1__13_n_0\
    );
\ram_reg_0_15_0_0_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(0),
      O => \ram_reg_0_15_0_0_i_1__14_n_0\
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(0),
      O => \ram_reg_0_15_0_0_i_1__2_n_0\
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(0),
      O => \ram_reg_0_15_0_0_i_1__3_n_0\
    );
\ram_reg_0_15_0_0_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(0),
      O => \ram_reg_0_15_0_0_i_1__4_n_0\
    );
\ram_reg_0_15_0_0_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(0),
      O => \ram_reg_0_15_0_0_i_1__5_n_0\
    );
\ram_reg_0_15_0_0_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(0),
      O => \ram_reg_0_15_0_0_i_1__6_n_0\
    );
\ram_reg_0_15_0_0_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(0),
      O => \ram_reg_0_15_0_0_i_1__7_n_0\
    );
\ram_reg_0_15_0_0_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(0),
      O => \ram_reg_0_15_0_0_i_1__8_n_0\
    );
\ram_reg_0_15_0_0_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(0),
      O => \ram_reg_0_15_0_0_i_1__9_n_0\
    );
ram_reg_0_15_10_10_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(10),
      O => ram_reg_0_15_10_10_i_1_n_0
    );
\ram_reg_0_15_10_10_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(10),
      O => \ram_reg_0_15_10_10_i_1__0_n_0\
    );
\ram_reg_0_15_10_10_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(10),
      O => \ram_reg_0_15_10_10_i_1__1_n_0\
    );
\ram_reg_0_15_10_10_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(10),
      O => \ram_reg_0_15_10_10_i_1__10_n_0\
    );
\ram_reg_0_15_10_10_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(10),
      O => \ram_reg_0_15_10_10_i_1__11_n_0\
    );
\ram_reg_0_15_10_10_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(10),
      O => \ram_reg_0_15_10_10_i_1__12_n_0\
    );
\ram_reg_0_15_10_10_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(10),
      O => \ram_reg_0_15_10_10_i_1__13_n_0\
    );
\ram_reg_0_15_10_10_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(10),
      O => \ram_reg_0_15_10_10_i_1__14_n_0\
    );
\ram_reg_0_15_10_10_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(10),
      O => \ram_reg_0_15_10_10_i_1__2_n_0\
    );
\ram_reg_0_15_10_10_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(10),
      O => \ram_reg_0_15_10_10_i_1__3_n_0\
    );
\ram_reg_0_15_10_10_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(10),
      O => \ram_reg_0_15_10_10_i_1__4_n_0\
    );
\ram_reg_0_15_10_10_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(10),
      O => \ram_reg_0_15_10_10_i_1__5_n_0\
    );
\ram_reg_0_15_10_10_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(10),
      O => \ram_reg_0_15_10_10_i_1__6_n_0\
    );
\ram_reg_0_15_10_10_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(10),
      O => \ram_reg_0_15_10_10_i_1__7_n_0\
    );
\ram_reg_0_15_10_10_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(10),
      O => \ram_reg_0_15_10_10_i_1__8_n_0\
    );
\ram_reg_0_15_10_10_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(10),
      O => \ram_reg_0_15_10_10_i_1__9_n_0\
    );
ram_reg_0_15_11_11_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(11),
      O => ram_reg_0_15_11_11_i_1_n_0
    );
\ram_reg_0_15_11_11_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(11),
      O => \ram_reg_0_15_11_11_i_1__0_n_0\
    );
\ram_reg_0_15_11_11_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(11),
      O => \ram_reg_0_15_11_11_i_1__1_n_0\
    );
\ram_reg_0_15_11_11_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(11),
      O => \ram_reg_0_15_11_11_i_1__10_n_0\
    );
\ram_reg_0_15_11_11_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(11),
      O => \ram_reg_0_15_11_11_i_1__11_n_0\
    );
\ram_reg_0_15_11_11_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(11),
      O => \ram_reg_0_15_11_11_i_1__12_n_0\
    );
\ram_reg_0_15_11_11_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(11),
      O => \ram_reg_0_15_11_11_i_1__13_n_0\
    );
\ram_reg_0_15_11_11_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(11),
      O => \ram_reg_0_15_11_11_i_1__14_n_0\
    );
\ram_reg_0_15_11_11_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(11),
      O => \ram_reg_0_15_11_11_i_1__2_n_0\
    );
\ram_reg_0_15_11_11_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(11),
      O => \ram_reg_0_15_11_11_i_1__3_n_0\
    );
\ram_reg_0_15_11_11_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(11),
      O => \ram_reg_0_15_11_11_i_1__4_n_0\
    );
\ram_reg_0_15_11_11_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(11),
      O => \ram_reg_0_15_11_11_i_1__5_n_0\
    );
\ram_reg_0_15_11_11_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(11),
      O => \ram_reg_0_15_11_11_i_1__6_n_0\
    );
\ram_reg_0_15_11_11_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(11),
      O => \ram_reg_0_15_11_11_i_1__7_n_0\
    );
\ram_reg_0_15_11_11_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(11),
      O => \ram_reg_0_15_11_11_i_1__8_n_0\
    );
\ram_reg_0_15_11_11_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(11),
      O => \ram_reg_0_15_11_11_i_1__9_n_0\
    );
ram_reg_0_15_12_12_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(12),
      O => ram_reg_0_15_12_12_i_1_n_0
    );
\ram_reg_0_15_12_12_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(12),
      O => \ram_reg_0_15_12_12_i_1__0_n_0\
    );
\ram_reg_0_15_12_12_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(12),
      O => \ram_reg_0_15_12_12_i_1__1_n_0\
    );
\ram_reg_0_15_12_12_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(12),
      O => \ram_reg_0_15_12_12_i_1__10_n_0\
    );
\ram_reg_0_15_12_12_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(12),
      O => \ram_reg_0_15_12_12_i_1__11_n_0\
    );
\ram_reg_0_15_12_12_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(12),
      O => \ram_reg_0_15_12_12_i_1__12_n_0\
    );
\ram_reg_0_15_12_12_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(12),
      O => \ram_reg_0_15_12_12_i_1__13_n_0\
    );
\ram_reg_0_15_12_12_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(12),
      O => \ram_reg_0_15_12_12_i_1__14_n_0\
    );
\ram_reg_0_15_12_12_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(12),
      O => \ram_reg_0_15_12_12_i_1__2_n_0\
    );
\ram_reg_0_15_12_12_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(12),
      O => \ram_reg_0_15_12_12_i_1__3_n_0\
    );
\ram_reg_0_15_12_12_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(12),
      O => \ram_reg_0_15_12_12_i_1__4_n_0\
    );
\ram_reg_0_15_12_12_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(12),
      O => \ram_reg_0_15_12_12_i_1__5_n_0\
    );
\ram_reg_0_15_12_12_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(12),
      O => \ram_reg_0_15_12_12_i_1__6_n_0\
    );
\ram_reg_0_15_12_12_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(12),
      O => \ram_reg_0_15_12_12_i_1__7_n_0\
    );
\ram_reg_0_15_12_12_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(12),
      O => \ram_reg_0_15_12_12_i_1__8_n_0\
    );
\ram_reg_0_15_12_12_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(12),
      O => \ram_reg_0_15_12_12_i_1__9_n_0\
    );
ram_reg_0_15_13_13_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(13),
      O => ram_reg_0_15_13_13_i_1_n_0
    );
\ram_reg_0_15_13_13_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(13),
      O => \ram_reg_0_15_13_13_i_1__0_n_0\
    );
\ram_reg_0_15_13_13_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(13),
      O => \ram_reg_0_15_13_13_i_1__1_n_0\
    );
\ram_reg_0_15_13_13_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(13),
      O => \ram_reg_0_15_13_13_i_1__10_n_0\
    );
\ram_reg_0_15_13_13_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(13),
      O => \ram_reg_0_15_13_13_i_1__11_n_0\
    );
\ram_reg_0_15_13_13_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(13),
      O => \ram_reg_0_15_13_13_i_1__12_n_0\
    );
\ram_reg_0_15_13_13_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(13),
      O => \ram_reg_0_15_13_13_i_1__13_n_0\
    );
\ram_reg_0_15_13_13_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(13),
      O => \ram_reg_0_15_13_13_i_1__14_n_0\
    );
\ram_reg_0_15_13_13_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(13),
      O => \ram_reg_0_15_13_13_i_1__2_n_0\
    );
\ram_reg_0_15_13_13_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(13),
      O => \ram_reg_0_15_13_13_i_1__3_n_0\
    );
\ram_reg_0_15_13_13_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(13),
      O => \ram_reg_0_15_13_13_i_1__4_n_0\
    );
\ram_reg_0_15_13_13_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(13),
      O => \ram_reg_0_15_13_13_i_1__5_n_0\
    );
\ram_reg_0_15_13_13_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(13),
      O => \ram_reg_0_15_13_13_i_1__6_n_0\
    );
\ram_reg_0_15_13_13_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(13),
      O => \ram_reg_0_15_13_13_i_1__7_n_0\
    );
\ram_reg_0_15_13_13_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(13),
      O => \ram_reg_0_15_13_13_i_1__8_n_0\
    );
\ram_reg_0_15_13_13_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(13),
      O => \ram_reg_0_15_13_13_i_1__9_n_0\
    );
ram_reg_0_15_14_14_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(14),
      O => ram_reg_0_15_14_14_i_1_n_0
    );
\ram_reg_0_15_14_14_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(14),
      O => \ram_reg_0_15_14_14_i_1__0_n_0\
    );
\ram_reg_0_15_14_14_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(14),
      O => \ram_reg_0_15_14_14_i_1__1_n_0\
    );
\ram_reg_0_15_14_14_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(14),
      O => \ram_reg_0_15_14_14_i_1__10_n_0\
    );
\ram_reg_0_15_14_14_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(14),
      O => \ram_reg_0_15_14_14_i_1__11_n_0\
    );
\ram_reg_0_15_14_14_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(14),
      O => \ram_reg_0_15_14_14_i_1__12_n_0\
    );
\ram_reg_0_15_14_14_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(14),
      O => \ram_reg_0_15_14_14_i_1__13_n_0\
    );
\ram_reg_0_15_14_14_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(14),
      O => \ram_reg_0_15_14_14_i_1__14_n_0\
    );
\ram_reg_0_15_14_14_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(14),
      O => \ram_reg_0_15_14_14_i_1__2_n_0\
    );
\ram_reg_0_15_14_14_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(14),
      O => \ram_reg_0_15_14_14_i_1__3_n_0\
    );
\ram_reg_0_15_14_14_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(14),
      O => \ram_reg_0_15_14_14_i_1__4_n_0\
    );
\ram_reg_0_15_14_14_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(14),
      O => \ram_reg_0_15_14_14_i_1__5_n_0\
    );
\ram_reg_0_15_14_14_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(14),
      O => \ram_reg_0_15_14_14_i_1__6_n_0\
    );
\ram_reg_0_15_14_14_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(14),
      O => \ram_reg_0_15_14_14_i_1__7_n_0\
    );
\ram_reg_0_15_14_14_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(14),
      O => \ram_reg_0_15_14_14_i_1__8_n_0\
    );
\ram_reg_0_15_14_14_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(14),
      O => \ram_reg_0_15_14_14_i_1__9_n_0\
    );
ram_reg_0_15_15_15_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(15),
      O => ram_reg_0_15_15_15_i_1_n_0
    );
\ram_reg_0_15_15_15_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(15),
      O => \ram_reg_0_15_15_15_i_1__0_n_0\
    );
\ram_reg_0_15_15_15_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(15),
      O => \ram_reg_0_15_15_15_i_1__1_n_0\
    );
\ram_reg_0_15_15_15_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(15),
      O => \ram_reg_0_15_15_15_i_1__10_n_0\
    );
\ram_reg_0_15_15_15_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(15),
      O => \ram_reg_0_15_15_15_i_1__11_n_0\
    );
\ram_reg_0_15_15_15_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(15),
      O => \ram_reg_0_15_15_15_i_1__12_n_0\
    );
\ram_reg_0_15_15_15_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(15),
      O => \ram_reg_0_15_15_15_i_1__13_n_0\
    );
\ram_reg_0_15_15_15_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(15),
      O => \ram_reg_0_15_15_15_i_1__14_n_0\
    );
\ram_reg_0_15_15_15_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(15),
      O => \ram_reg_0_15_15_15_i_1__2_n_0\
    );
\ram_reg_0_15_15_15_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(15),
      O => \ram_reg_0_15_15_15_i_1__3_n_0\
    );
\ram_reg_0_15_15_15_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(15),
      O => \ram_reg_0_15_15_15_i_1__4_n_0\
    );
\ram_reg_0_15_15_15_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(15),
      O => \ram_reg_0_15_15_15_i_1__5_n_0\
    );
\ram_reg_0_15_15_15_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(15),
      O => \ram_reg_0_15_15_15_i_1__6_n_0\
    );
\ram_reg_0_15_15_15_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(15),
      O => \ram_reg_0_15_15_15_i_1__7_n_0\
    );
\ram_reg_0_15_15_15_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(15),
      O => \ram_reg_0_15_15_15_i_1__8_n_0\
    );
\ram_reg_0_15_15_15_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(15),
      O => \ram_reg_0_15_15_15_i_1__9_n_0\
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(1),
      O => ram_reg_0_15_1_1_i_1_n_0
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(1),
      O => \ram_reg_0_15_1_1_i_1__0_n_0\
    );
\ram_reg_0_15_1_1_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(1),
      O => \ram_reg_0_15_1_1_i_1__1_n_0\
    );
\ram_reg_0_15_1_1_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(1),
      O => \ram_reg_0_15_1_1_i_1__10_n_0\
    );
\ram_reg_0_15_1_1_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(1),
      O => \ram_reg_0_15_1_1_i_1__11_n_0\
    );
\ram_reg_0_15_1_1_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(1),
      O => \ram_reg_0_15_1_1_i_1__12_n_0\
    );
\ram_reg_0_15_1_1_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(1),
      O => \ram_reg_0_15_1_1_i_1__13_n_0\
    );
\ram_reg_0_15_1_1_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(1),
      O => \ram_reg_0_15_1_1_i_1__14_n_0\
    );
\ram_reg_0_15_1_1_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(1),
      O => \ram_reg_0_15_1_1_i_1__2_n_0\
    );
\ram_reg_0_15_1_1_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(1),
      O => \ram_reg_0_15_1_1_i_1__3_n_0\
    );
\ram_reg_0_15_1_1_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(1),
      O => \ram_reg_0_15_1_1_i_1__4_n_0\
    );
\ram_reg_0_15_1_1_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(1),
      O => \ram_reg_0_15_1_1_i_1__5_n_0\
    );
\ram_reg_0_15_1_1_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(1),
      O => \ram_reg_0_15_1_1_i_1__6_n_0\
    );
\ram_reg_0_15_1_1_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(1),
      O => \ram_reg_0_15_1_1_i_1__7_n_0\
    );
\ram_reg_0_15_1_1_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(1),
      O => \ram_reg_0_15_1_1_i_1__8_n_0\
    );
\ram_reg_0_15_1_1_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(1),
      O => \ram_reg_0_15_1_1_i_1__9_n_0\
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(2),
      O => ram_reg_0_15_2_2_i_1_n_0
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(2),
      O => \ram_reg_0_15_2_2_i_1__0_n_0\
    );
\ram_reg_0_15_2_2_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(2),
      O => \ram_reg_0_15_2_2_i_1__1_n_0\
    );
\ram_reg_0_15_2_2_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(2),
      O => \ram_reg_0_15_2_2_i_1__10_n_0\
    );
\ram_reg_0_15_2_2_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(2),
      O => \ram_reg_0_15_2_2_i_1__11_n_0\
    );
\ram_reg_0_15_2_2_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(2),
      O => \ram_reg_0_15_2_2_i_1__12_n_0\
    );
\ram_reg_0_15_2_2_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(2),
      O => \ram_reg_0_15_2_2_i_1__13_n_0\
    );
\ram_reg_0_15_2_2_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(2),
      O => \ram_reg_0_15_2_2_i_1__14_n_0\
    );
\ram_reg_0_15_2_2_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(2),
      O => \ram_reg_0_15_2_2_i_1__2_n_0\
    );
\ram_reg_0_15_2_2_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(2),
      O => \ram_reg_0_15_2_2_i_1__3_n_0\
    );
\ram_reg_0_15_2_2_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(2),
      O => \ram_reg_0_15_2_2_i_1__4_n_0\
    );
\ram_reg_0_15_2_2_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(2),
      O => \ram_reg_0_15_2_2_i_1__5_n_0\
    );
\ram_reg_0_15_2_2_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(2),
      O => \ram_reg_0_15_2_2_i_1__6_n_0\
    );
\ram_reg_0_15_2_2_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(2),
      O => \ram_reg_0_15_2_2_i_1__7_n_0\
    );
\ram_reg_0_15_2_2_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(2),
      O => \ram_reg_0_15_2_2_i_1__8_n_0\
    );
\ram_reg_0_15_2_2_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(2),
      O => \ram_reg_0_15_2_2_i_1__9_n_0\
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(3),
      O => ram_reg_0_15_3_3_i_1_n_0
    );
\ram_reg_0_15_3_3_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(3),
      O => \ram_reg_0_15_3_3_i_1__0_n_0\
    );
\ram_reg_0_15_3_3_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(3),
      O => \ram_reg_0_15_3_3_i_1__1_n_0\
    );
\ram_reg_0_15_3_3_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(3),
      O => \ram_reg_0_15_3_3_i_1__10_n_0\
    );
\ram_reg_0_15_3_3_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(3),
      O => \ram_reg_0_15_3_3_i_1__11_n_0\
    );
\ram_reg_0_15_3_3_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(3),
      O => \ram_reg_0_15_3_3_i_1__12_n_0\
    );
\ram_reg_0_15_3_3_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(3),
      O => \ram_reg_0_15_3_3_i_1__13_n_0\
    );
\ram_reg_0_15_3_3_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(3),
      O => \ram_reg_0_15_3_3_i_1__14_n_0\
    );
\ram_reg_0_15_3_3_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(3),
      O => \ram_reg_0_15_3_3_i_1__2_n_0\
    );
\ram_reg_0_15_3_3_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(3),
      O => \ram_reg_0_15_3_3_i_1__3_n_0\
    );
\ram_reg_0_15_3_3_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(3),
      O => \ram_reg_0_15_3_3_i_1__4_n_0\
    );
\ram_reg_0_15_3_3_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(3),
      O => \ram_reg_0_15_3_3_i_1__5_n_0\
    );
\ram_reg_0_15_3_3_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(3),
      O => \ram_reg_0_15_3_3_i_1__6_n_0\
    );
\ram_reg_0_15_3_3_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(3),
      O => \ram_reg_0_15_3_3_i_1__7_n_0\
    );
\ram_reg_0_15_3_3_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(3),
      O => \ram_reg_0_15_3_3_i_1__8_n_0\
    );
\ram_reg_0_15_3_3_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(3),
      O => \ram_reg_0_15_3_3_i_1__9_n_0\
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(4),
      O => ram_reg_0_15_4_4_i_1_n_0
    );
\ram_reg_0_15_4_4_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(4),
      O => \ram_reg_0_15_4_4_i_1__0_n_0\
    );
\ram_reg_0_15_4_4_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(4),
      O => \ram_reg_0_15_4_4_i_1__1_n_0\
    );
\ram_reg_0_15_4_4_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(4),
      O => \ram_reg_0_15_4_4_i_1__10_n_0\
    );
\ram_reg_0_15_4_4_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(4),
      O => \ram_reg_0_15_4_4_i_1__11_n_0\
    );
\ram_reg_0_15_4_4_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(4),
      O => \ram_reg_0_15_4_4_i_1__12_n_0\
    );
\ram_reg_0_15_4_4_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(4),
      O => \ram_reg_0_15_4_4_i_1__13_n_0\
    );
\ram_reg_0_15_4_4_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(4),
      O => \ram_reg_0_15_4_4_i_1__14_n_0\
    );
\ram_reg_0_15_4_4_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(4),
      O => \ram_reg_0_15_4_4_i_1__2_n_0\
    );
\ram_reg_0_15_4_4_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(4),
      O => \ram_reg_0_15_4_4_i_1__3_n_0\
    );
\ram_reg_0_15_4_4_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(4),
      O => \ram_reg_0_15_4_4_i_1__4_n_0\
    );
\ram_reg_0_15_4_4_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(4),
      O => \ram_reg_0_15_4_4_i_1__5_n_0\
    );
\ram_reg_0_15_4_4_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(4),
      O => \ram_reg_0_15_4_4_i_1__6_n_0\
    );
\ram_reg_0_15_4_4_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(4),
      O => \ram_reg_0_15_4_4_i_1__7_n_0\
    );
\ram_reg_0_15_4_4_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(4),
      O => \ram_reg_0_15_4_4_i_1__8_n_0\
    );
\ram_reg_0_15_4_4_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(4),
      O => \ram_reg_0_15_4_4_i_1__9_n_0\
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(5),
      O => ram_reg_0_15_5_5_i_1_n_0
    );
\ram_reg_0_15_5_5_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(5),
      O => \ram_reg_0_15_5_5_i_1__0_n_0\
    );
\ram_reg_0_15_5_5_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(5),
      O => \ram_reg_0_15_5_5_i_1__1_n_0\
    );
\ram_reg_0_15_5_5_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(5),
      O => \ram_reg_0_15_5_5_i_1__10_n_0\
    );
\ram_reg_0_15_5_5_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(5),
      O => \ram_reg_0_15_5_5_i_1__11_n_0\
    );
\ram_reg_0_15_5_5_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(5),
      O => \ram_reg_0_15_5_5_i_1__12_n_0\
    );
\ram_reg_0_15_5_5_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(5),
      O => \ram_reg_0_15_5_5_i_1__13_n_0\
    );
\ram_reg_0_15_5_5_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(5),
      O => \ram_reg_0_15_5_5_i_1__14_n_0\
    );
\ram_reg_0_15_5_5_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(5),
      O => \ram_reg_0_15_5_5_i_1__2_n_0\
    );
\ram_reg_0_15_5_5_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(5),
      O => \ram_reg_0_15_5_5_i_1__3_n_0\
    );
\ram_reg_0_15_5_5_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(5),
      O => \ram_reg_0_15_5_5_i_1__4_n_0\
    );
\ram_reg_0_15_5_5_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(5),
      O => \ram_reg_0_15_5_5_i_1__5_n_0\
    );
\ram_reg_0_15_5_5_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(5),
      O => \ram_reg_0_15_5_5_i_1__6_n_0\
    );
\ram_reg_0_15_5_5_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(5),
      O => \ram_reg_0_15_5_5_i_1__7_n_0\
    );
\ram_reg_0_15_5_5_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(5),
      O => \ram_reg_0_15_5_5_i_1__8_n_0\
    );
\ram_reg_0_15_5_5_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(5),
      O => \ram_reg_0_15_5_5_i_1__9_n_0\
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(6),
      O => ram_reg_0_15_6_6_i_1_n_0
    );
\ram_reg_0_15_6_6_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(6),
      O => \ram_reg_0_15_6_6_i_1__0_n_0\
    );
\ram_reg_0_15_6_6_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(6),
      O => \ram_reg_0_15_6_6_i_1__1_n_0\
    );
\ram_reg_0_15_6_6_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(6),
      O => \ram_reg_0_15_6_6_i_1__10_n_0\
    );
\ram_reg_0_15_6_6_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(6),
      O => \ram_reg_0_15_6_6_i_1__11_n_0\
    );
\ram_reg_0_15_6_6_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(6),
      O => \ram_reg_0_15_6_6_i_1__12_n_0\
    );
\ram_reg_0_15_6_6_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(6),
      O => \ram_reg_0_15_6_6_i_1__13_n_0\
    );
\ram_reg_0_15_6_6_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(6),
      O => \ram_reg_0_15_6_6_i_1__14_n_0\
    );
\ram_reg_0_15_6_6_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(6),
      O => \ram_reg_0_15_6_6_i_1__2_n_0\
    );
\ram_reg_0_15_6_6_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(6),
      O => \ram_reg_0_15_6_6_i_1__3_n_0\
    );
\ram_reg_0_15_6_6_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(6),
      O => \ram_reg_0_15_6_6_i_1__4_n_0\
    );
\ram_reg_0_15_6_6_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(6),
      O => \ram_reg_0_15_6_6_i_1__5_n_0\
    );
\ram_reg_0_15_6_6_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(6),
      O => \ram_reg_0_15_6_6_i_1__6_n_0\
    );
\ram_reg_0_15_6_6_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(6),
      O => \ram_reg_0_15_6_6_i_1__7_n_0\
    );
\ram_reg_0_15_6_6_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(6),
      O => \ram_reg_0_15_6_6_i_1__8_n_0\
    );
\ram_reg_0_15_6_6_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(6),
      O => \ram_reg_0_15_6_6_i_1__9_n_0\
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(7),
      O => ram_reg_0_15_7_7_i_1_n_0
    );
\ram_reg_0_15_7_7_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(7),
      O => \ram_reg_0_15_7_7_i_1__0_n_0\
    );
\ram_reg_0_15_7_7_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(7),
      O => \ram_reg_0_15_7_7_i_1__1_n_0\
    );
\ram_reg_0_15_7_7_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(7),
      O => \ram_reg_0_15_7_7_i_1__10_n_0\
    );
\ram_reg_0_15_7_7_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(7),
      O => \ram_reg_0_15_7_7_i_1__11_n_0\
    );
\ram_reg_0_15_7_7_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(7),
      O => \ram_reg_0_15_7_7_i_1__12_n_0\
    );
\ram_reg_0_15_7_7_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(7),
      O => \ram_reg_0_15_7_7_i_1__13_n_0\
    );
\ram_reg_0_15_7_7_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(7),
      O => \ram_reg_0_15_7_7_i_1__14_n_0\
    );
\ram_reg_0_15_7_7_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(7),
      O => \ram_reg_0_15_7_7_i_1__2_n_0\
    );
\ram_reg_0_15_7_7_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(7),
      O => \ram_reg_0_15_7_7_i_1__3_n_0\
    );
\ram_reg_0_15_7_7_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(7),
      O => \ram_reg_0_15_7_7_i_1__4_n_0\
    );
\ram_reg_0_15_7_7_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(7),
      O => \ram_reg_0_15_7_7_i_1__5_n_0\
    );
\ram_reg_0_15_7_7_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(7),
      O => \ram_reg_0_15_7_7_i_1__6_n_0\
    );
\ram_reg_0_15_7_7_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(7),
      O => \ram_reg_0_15_7_7_i_1__7_n_0\
    );
\ram_reg_0_15_7_7_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(7),
      O => \ram_reg_0_15_7_7_i_1__8_n_0\
    );
\ram_reg_0_15_7_7_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(7),
      O => \ram_reg_0_15_7_7_i_1__9_n_0\
    );
ram_reg_0_15_8_8_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(8),
      O => ram_reg_0_15_8_8_i_1_n_0
    );
\ram_reg_0_15_8_8_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(8),
      O => \ram_reg_0_15_8_8_i_1__0_n_0\
    );
\ram_reg_0_15_8_8_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(8),
      O => \ram_reg_0_15_8_8_i_1__1_n_0\
    );
\ram_reg_0_15_8_8_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(8),
      O => \ram_reg_0_15_8_8_i_1__10_n_0\
    );
\ram_reg_0_15_8_8_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(8),
      O => \ram_reg_0_15_8_8_i_1__11_n_0\
    );
\ram_reg_0_15_8_8_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(8),
      O => \ram_reg_0_15_8_8_i_1__12_n_0\
    );
\ram_reg_0_15_8_8_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(8),
      O => \ram_reg_0_15_8_8_i_1__13_n_0\
    );
\ram_reg_0_15_8_8_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(8),
      O => \ram_reg_0_15_8_8_i_1__14_n_0\
    );
\ram_reg_0_15_8_8_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(8),
      O => \ram_reg_0_15_8_8_i_1__2_n_0\
    );
\ram_reg_0_15_8_8_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(8),
      O => \ram_reg_0_15_8_8_i_1__3_n_0\
    );
\ram_reg_0_15_8_8_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(8),
      O => \ram_reg_0_15_8_8_i_1__4_n_0\
    );
\ram_reg_0_15_8_8_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(8),
      O => \ram_reg_0_15_8_8_i_1__5_n_0\
    );
\ram_reg_0_15_8_8_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(8),
      O => \ram_reg_0_15_8_8_i_1__6_n_0\
    );
\ram_reg_0_15_8_8_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(8),
      O => \ram_reg_0_15_8_8_i_1__7_n_0\
    );
\ram_reg_0_15_8_8_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(8),
      O => \ram_reg_0_15_8_8_i_1__8_n_0\
    );
\ram_reg_0_15_8_8_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(8),
      O => \ram_reg_0_15_8_8_i_1__9_n_0\
    );
ram_reg_0_15_9_9_i_1: unisim.vcomponents.IBUF
     port map (
      I => \wv1[3]\(9),
      O => ram_reg_0_15_9_9_i_1_n_0
    );
\ram_reg_0_15_9_9_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[2]\(9),
      O => \ram_reg_0_15_9_9_i_1__0_n_0\
    );
\ram_reg_0_15_9_9_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[1]\(9),
      O => \ram_reg_0_15_9_9_i_1__1_n_0\
    );
\ram_reg_0_15_9_9_i_1__10\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[0]\(9),
      O => \ram_reg_0_15_9_9_i_1__10_n_0\
    );
\ram_reg_0_15_9_9_i_1__11\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[3]\(9),
      O => \ram_reg_0_15_9_9_i_1__11_n_0\
    );
\ram_reg_0_15_9_9_i_1__12\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[2]\(9),
      O => \ram_reg_0_15_9_9_i_1__12_n_0\
    );
\ram_reg_0_15_9_9_i_1__13\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[1]\(9),
      O => \ram_reg_0_15_9_9_i_1__13_n_0\
    );
\ram_reg_0_15_9_9_i_1__14\: unisim.vcomponents.IBUF
     port map (
      I => \wv4[0]\(9),
      O => \ram_reg_0_15_9_9_i_1__14_n_0\
    );
\ram_reg_0_15_9_9_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \wv1[0]\(9),
      O => \ram_reg_0_15_9_9_i_1__2_n_0\
    );
\ram_reg_0_15_9_9_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[3]\(9),
      O => \ram_reg_0_15_9_9_i_1__3_n_0\
    );
\ram_reg_0_15_9_9_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[2]\(9),
      O => \ram_reg_0_15_9_9_i_1__4_n_0\
    );
\ram_reg_0_15_9_9_i_1__5\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[1]\(9),
      O => \ram_reg_0_15_9_9_i_1__5_n_0\
    );
\ram_reg_0_15_9_9_i_1__6\: unisim.vcomponents.IBUF
     port map (
      I => \wv2[0]\(9),
      O => \ram_reg_0_15_9_9_i_1__6_n_0\
    );
\ram_reg_0_15_9_9_i_1__7\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[3]\(9),
      O => \ram_reg_0_15_9_9_i_1__7_n_0\
    );
\ram_reg_0_15_9_9_i_1__8\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[2]\(9),
      O => \ram_reg_0_15_9_9_i_1__8_n_0\
    );
\ram_reg_0_15_9_9_i_1__9\: unisim.vcomponents.IBUF
     port map (
      I => \wv3[1]\(9),
      O => \ram_reg_0_15_9_9_i_1__9_n_0\
    );
\read_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => read_OBUF(0),
      O => read(0)
    );
\read_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => read_OBUF(1),
      O => read(1)
    );
\read_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => read_OBUF(2),
      O => read(2)
    );
\read_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => read_OBUF(3),
      O => read(3)
    );
\read_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => read_OBUF(4),
      O => read(4)
    );
\read_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => read_OBUF(5),
      O => read(5)
    );
\read_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => read_OBUF(6),
      O => read(6)
    );
\read_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => read_OBUF(7),
      O => read(7)
    );
start_bram_assign_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => start_bram_assign,
      O => start_bram_assign_IBUF
    );
start_mul_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => start_mul,
      O => start_mul_IBUF
    );
\state_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => state_OBUF(0),
      O => state(0)
    );
\state_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => state_OBUF(1),
      O => state(1)
    );
\write_count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_count_reg_n_0_[0]\,
      O => \write_count[0]_i_2_n_0\
    );
\write_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[0]_i_1_n_7\,
      Q => \write_count_reg_n_0_[0]\,
      R => '0'
    );
\write_count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \write_count_reg[0]_i_1_n_0\,
      CO(2) => \write_count_reg[0]_i_1_n_1\,
      CO(1) => \write_count_reg[0]_i_1_n_2\,
      CO(0) => \write_count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \write_count_reg[0]_i_1_n_4\,
      O(2) => \write_count_reg[0]_i_1_n_5\,
      O(1) => \write_count_reg[0]_i_1_n_6\,
      O(0) => \write_count_reg[0]_i_1_n_7\,
      S(3) => \write_count_reg[3]_rep_n_0\,
      S(2) => \write_count_reg[2]_rep_n_0\,
      S(1) => \write_count_reg[1]_rep_n_0\,
      S(0) => \write_count[0]_i_2_n_0\
    );
\write_count_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[0]_i_1_n_7\,
      Q => \write_count_reg[0]_rep_n_0\,
      R => '0'
    );
\write_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[8]_i_1_n_5\,
      Q => \write_count_reg_n_0_[10]\,
      R => '0'
    );
\write_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[8]_i_1_n_4\,
      Q => \write_count_reg_n_0_[11]\,
      R => '0'
    );
\write_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[12]_i_1_n_7\,
      Q => \write_count_reg_n_0_[12]\,
      R => '0'
    );
\write_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_count_reg[8]_i_1_n_0\,
      CO(3) => \write_count_reg[12]_i_1_n_0\,
      CO(2) => \write_count_reg[12]_i_1_n_1\,
      CO(1) => \write_count_reg[12]_i_1_n_2\,
      CO(0) => \write_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \write_count_reg[12]_i_1_n_4\,
      O(2) => \write_count_reg[12]_i_1_n_5\,
      O(1) => \write_count_reg[12]_i_1_n_6\,
      O(0) => \write_count_reg[12]_i_1_n_7\,
      S(3) => \write_count_reg_n_0_[15]\,
      S(2) => \write_count_reg_n_0_[14]\,
      S(1) => \write_count_reg_n_0_[13]\,
      S(0) => \write_count_reg_n_0_[12]\
    );
\write_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[12]_i_1_n_6\,
      Q => \write_count_reg_n_0_[13]\,
      R => '0'
    );
\write_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[12]_i_1_n_5\,
      Q => \write_count_reg_n_0_[14]\,
      R => '0'
    );
\write_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[12]_i_1_n_4\,
      Q => \write_count_reg_n_0_[15]\,
      R => '0'
    );
\write_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[16]_i_1_n_7\,
      Q => \write_count_reg_n_0_[16]\,
      R => '0'
    );
\write_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_count_reg[12]_i_1_n_0\,
      CO(3) => \write_count_reg[16]_i_1_n_0\,
      CO(2) => \write_count_reg[16]_i_1_n_1\,
      CO(1) => \write_count_reg[16]_i_1_n_2\,
      CO(0) => \write_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \write_count_reg[16]_i_1_n_4\,
      O(2) => \write_count_reg[16]_i_1_n_5\,
      O(1) => \write_count_reg[16]_i_1_n_6\,
      O(0) => \write_count_reg[16]_i_1_n_7\,
      S(3) => \write_count_reg_n_0_[19]\,
      S(2) => \write_count_reg_n_0_[18]\,
      S(1) => \write_count_reg_n_0_[17]\,
      S(0) => \write_count_reg_n_0_[16]\
    );
\write_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[16]_i_1_n_6\,
      Q => \write_count_reg_n_0_[17]\,
      R => '0'
    );
\write_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[16]_i_1_n_5\,
      Q => \write_count_reg_n_0_[18]\,
      R => '0'
    );
\write_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[16]_i_1_n_4\,
      Q => \write_count_reg_n_0_[19]\,
      R => '0'
    );
\write_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[0]_i_1_n_6\,
      Q => \write_count_reg_n_0_[1]\,
      R => '0'
    );
\write_count_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[0]_i_1_n_6\,
      Q => \write_count_reg[1]_rep_n_0\,
      R => '0'
    );
\write_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[20]_i_1_n_7\,
      Q => \write_count_reg_n_0_[20]\,
      R => '0'
    );
\write_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_count_reg[16]_i_1_n_0\,
      CO(3) => \write_count_reg[20]_i_1_n_0\,
      CO(2) => \write_count_reg[20]_i_1_n_1\,
      CO(1) => \write_count_reg[20]_i_1_n_2\,
      CO(0) => \write_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \write_count_reg[20]_i_1_n_4\,
      O(2) => \write_count_reg[20]_i_1_n_5\,
      O(1) => \write_count_reg[20]_i_1_n_6\,
      O(0) => \write_count_reg[20]_i_1_n_7\,
      S(3) => \write_count_reg_n_0_[23]\,
      S(2) => \write_count_reg_n_0_[22]\,
      S(1) => \write_count_reg_n_0_[21]\,
      S(0) => \write_count_reg_n_0_[20]\
    );
\write_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[20]_i_1_n_6\,
      Q => \write_count_reg_n_0_[21]\,
      R => '0'
    );
\write_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[20]_i_1_n_5\,
      Q => \write_count_reg_n_0_[22]\,
      R => '0'
    );
\write_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[20]_i_1_n_4\,
      Q => \write_count_reg_n_0_[23]\,
      R => '0'
    );
\write_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[24]_i_1_n_7\,
      Q => \write_count_reg_n_0_[24]\,
      R => '0'
    );
\write_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_count_reg[20]_i_1_n_0\,
      CO(3) => \write_count_reg[24]_i_1_n_0\,
      CO(2) => \write_count_reg[24]_i_1_n_1\,
      CO(1) => \write_count_reg[24]_i_1_n_2\,
      CO(0) => \write_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \write_count_reg[24]_i_1_n_4\,
      O(2) => \write_count_reg[24]_i_1_n_5\,
      O(1) => \write_count_reg[24]_i_1_n_6\,
      O(0) => \write_count_reg[24]_i_1_n_7\,
      S(3) => \write_count_reg_n_0_[27]\,
      S(2) => \write_count_reg_n_0_[26]\,
      S(1) => \write_count_reg_n_0_[25]\,
      S(0) => \write_count_reg_n_0_[24]\
    );
\write_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[24]_i_1_n_6\,
      Q => \write_count_reg_n_0_[25]\,
      R => '0'
    );
\write_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[24]_i_1_n_5\,
      Q => \write_count_reg_n_0_[26]\,
      R => '0'
    );
\write_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[24]_i_1_n_4\,
      Q => \write_count_reg_n_0_[27]\,
      R => '0'
    );
\write_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[28]_i_1_n_7\,
      Q => \write_count_reg_n_0_[28]\,
      R => '0'
    );
\write_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_count_reg[24]_i_1_n_0\,
      CO(3) => \NLW_write_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \write_count_reg[28]_i_1_n_1\,
      CO(1) => \write_count_reg[28]_i_1_n_2\,
      CO(0) => \write_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \write_count_reg[28]_i_1_n_4\,
      O(2) => \write_count_reg[28]_i_1_n_5\,
      O(1) => \write_count_reg[28]_i_1_n_6\,
      O(0) => \write_count_reg[28]_i_1_n_7\,
      S(3) => \write_count_reg_n_0_[31]\,
      S(2) => \write_count_reg_n_0_[30]\,
      S(1) => \write_count_reg_n_0_[29]\,
      S(0) => \write_count_reg_n_0_[28]\
    );
\write_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[28]_i_1_n_6\,
      Q => \write_count_reg_n_0_[29]\,
      R => '0'
    );
\write_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[0]_i_1_n_5\,
      Q => \write_count_reg_n_0_[2]\,
      R => '0'
    );
\write_count_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[0]_i_1_n_5\,
      Q => \write_count_reg[2]_rep_n_0\,
      R => '0'
    );
\write_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[28]_i_1_n_5\,
      Q => \write_count_reg_n_0_[30]\,
      R => '0'
    );
\write_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[28]_i_1_n_4\,
      Q => \write_count_reg_n_0_[31]\,
      R => '0'
    );
\write_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[0]_i_1_n_4\,
      Q => \write_count_reg_n_0_[3]\,
      R => '0'
    );
\write_count_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[0]_i_1_n_4\,
      Q => \write_count_reg[3]_rep_n_0\,
      R => '0'
    );
\write_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[4]_i_1_n_7\,
      Q => \write_count_reg_n_0_[4]\,
      R => '0'
    );
\write_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_count_reg[0]_i_1_n_0\,
      CO(3) => \write_count_reg[4]_i_1_n_0\,
      CO(2) => \write_count_reg[4]_i_1_n_1\,
      CO(1) => \write_count_reg[4]_i_1_n_2\,
      CO(0) => \write_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \write_count_reg[4]_i_1_n_4\,
      O(2) => \write_count_reg[4]_i_1_n_5\,
      O(1) => \write_count_reg[4]_i_1_n_6\,
      O(0) => \write_count_reg[4]_i_1_n_7\,
      S(3) => \write_count_reg_n_0_[7]\,
      S(2) => \write_count_reg_n_0_[6]\,
      S(1) => \write_count_reg_n_0_[5]\,
      S(0) => \write_count_reg_n_0_[4]\
    );
\write_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[4]_i_1_n_6\,
      Q => \write_count_reg_n_0_[5]\,
      R => '0'
    );
\write_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[4]_i_1_n_5\,
      Q => \write_count_reg_n_0_[6]\,
      R => '0'
    );
\write_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[4]_i_1_n_4\,
      Q => \write_count_reg_n_0_[7]\,
      R => '0'
    );
\write_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[8]_i_1_n_7\,
      Q => \write_count_reg_n_0_[8]\,
      R => '0'
    );
\write_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_count_reg[4]_i_1_n_0\,
      CO(3) => \write_count_reg[8]_i_1_n_0\,
      CO(2) => \write_count_reg[8]_i_1_n_1\,
      CO(1) => \write_count_reg[8]_i_1_n_2\,
      CO(0) => \write_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \write_count_reg[8]_i_1_n_4\,
      O(2) => \write_count_reg[8]_i_1_n_5\,
      O(1) => \write_count_reg[8]_i_1_n_6\,
      O(0) => \write_count_reg[8]_i_1_n_7\,
      S(3) => \write_count_reg_n_0_[11]\,
      S(2) => \write_count_reg_n_0_[10]\,
      S(1) => \write_count_reg_n_0_[9]\,
      S(0) => \write_count_reg_n_0_[8]\
    );
\write_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_IBUF_BUFG,
      CE => wr_en,
      D => \write_count_reg[8]_i_1_n_6\,
      Q => \write_count_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
