-- generated by newgenasym Tue Feb 27 12:06:12 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \at65-107\ is
    port (    
	\c 0.5\:   INOUT  STD_LOGIC;    
	\c 1\:     INOUT  STD_LOGIC;    
	\c 16\:    INOUT  STD_LOGIC;    
	\c 2\:     INOUT  STD_LOGIC;    
	\c 4\:     INOUT  STD_LOGIC;    
	\c 8\:     INOUT  STD_LOGIC;    
	GND1:      INOUT  STD_LOGIC;    
	GND10:     INOUT  STD_LOGIC;    
	GND11:     INOUT  STD_LOGIC;    
	GND12:     INOUT  STD_LOGIC;    
	GND13:     INOUT  STD_LOGIC;    
	GND14:     INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	GND4:      INOUT  STD_LOGIC;    
	GND5:      INOUT  STD_LOGIC;    
	GND6:      INOUT  STD_LOGIC;    
	GND7:      INOUT  STD_LOGIC;    
	GND8:      INOUT  STD_LOGIC;    
	GND9:      INOUT  STD_LOGIC;    
	RF1:       INOUT  STD_LOGIC;    
	RF2:       INOUT  STD_LOGIC;    
	\vcc+\:    INOUT  STD_LOGIC;    
	\vcc-\:    INOUT  STD_LOGIC);
end \at65-107\;
