Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 23 21:30:03 2024
| Host         : DESKTOP-6FON3F6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TESTENV_timing_summary_routed.rpt -pb TESTENV_timing_summary_routed.pb -rpx TESTENV_timing_summary_routed.rpx -warn_on_violation
| Design       : TESTENV
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.809        0.000                      0                  774        0.176        0.000                      0                  774        3.750        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.809        0.000                      0                  774        0.176        0.000                      0                  774        3.750        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.279ns (25.926%)  route 6.511ns (74.074%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     9.938 r  Ex/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.515    10.453    IFetch/data0[2]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.302    10.755 r  IFetch/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.447    12.203    memorie/MEM_reg_0_63_13_13/A0
    SLICE_X56Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    12.327 r  memorie/MEM_reg_0_63_13_13/SP/O
                         net (fo=2, routed)           0.800    13.126    IFetch/MemData[13]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.250 r  IFetch/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.697    13.948    ID/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X56Y12         RAMD32                                       r  ID/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.449    14.790    ID/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y12         RAMD32                                       r  ID/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y12         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.757    ID/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 2.582ns (29.394%)  route 6.202ns (70.606%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.923 r  Ex/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.923    Ex/p_2_out_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.257 r  Ex/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.579    10.836    IFetch/data0[5]
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.303    11.139 r  IFetch/MEM_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.108    12.247    memorie/MEM_reg_0_63_27_27/A3
    SLICE_X56Y14         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.107    12.354 r  memorie/MEM_reg_0_63_27_27/SP/O
                         net (fo=2, routed)           0.836    13.190    IFetch/MemData[27]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.314 r  IFetch/rf_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.628    13.941    ID/rf_reg_r2_0_31_24_29/DIB1
    SLICE_X56Y17         RAMD32                                       r  ID/rf_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.445    14.786    ID/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y17         RAMD32                                       r  ID/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.783    ID/rf_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.279ns (26.114%)  route 6.448ns (73.886%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     9.938 r  Ex/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.515    10.453    IFetch/data0[2]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.302    10.755 r  IFetch/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.447    12.203    memorie/MEM_reg_0_63_13_13/A0
    SLICE_X56Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    12.327 r  memorie/MEM_reg_0_63_13_13/SP/O
                         net (fo=2, routed)           0.800    13.126    IFetch/MemData[13]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.250 r  IFetch/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.634    13.884    ID/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X56Y15         RAMD32                                       r  ID/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.447    14.788    ID/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X56Y15         RAMD32                                       r  ID/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X56Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.755    ID/rf_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 2.606ns (29.984%)  route 6.084ns (70.016%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.923 r  Ex/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.923    Ex/p_2_out_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.145 r  Ex/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.535    10.680    IFetch/data0[4]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.299    10.979 r  IFetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.178    12.157    memorie/MEM_reg_0_63_25_25/A2
    SLICE_X56Y14         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.247    12.404 r  memorie/MEM_reg_0_63_25_25/SP/O
                         net (fo=2, routed)           0.678    13.082    IFetch/MemData[25]
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.206 r  IFetch/rf_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.641    13.847    ID/rf_reg_r2_0_31_24_29/DIA1
    SLICE_X56Y17         RAMD32                                       r  ID/rf_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.445    14.786    ID/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y17         RAMD32                                       r  ID/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.753    ID/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.582ns (29.638%)  route 6.130ns (70.362%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.923 r  Ex/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.923    Ex/p_2_out_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.257 r  Ex/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.579    10.836    IFetch/data0[5]
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.303    11.139 r  IFetch/MEM_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.108    12.247    memorie/MEM_reg_0_63_27_27/A3
    SLICE_X56Y14         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.107    12.354 r  memorie/MEM_reg_0_63_27_27/SP/O
                         net (fo=2, routed)           0.836    13.190    IFetch/MemData[27]
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.314 r  IFetch/rf_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.555    13.869    ID/rf_reg_r1_0_31_24_29/DIB1
    SLICE_X56Y16         RAMD32                                       r  ID/rf_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.446    14.787    ID/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y16         RAMD32                                       r  ID/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.784    ID/rf_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 2.599ns (29.663%)  route 6.163ns (70.337%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.923 r  Ex/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.923    Ex/p_2_out_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.257 r  Ex/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.579    10.836    IFetch/data0[5]
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.303    11.139 r  IFetch/MEM_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          1.108    12.247    memorie/MEM_reg_0_63_24_24/A3
    SLICE_X56Y14         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.371 r  memorie/MEM_reg_0_63_24_24/SP/O
                         net (fo=2, routed)           0.801    13.171    IFetch/MemData[24]
    SLICE_X55Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.295 r  IFetch/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.624    13.919    ID/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X56Y17         RAMD32                                       r  ID/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.445    14.786    ID/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y17         RAMD32                                       r  ID/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.850    ID/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 2.582ns (29.696%)  route 6.113ns (70.304%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.923 r  Ex/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.923    Ex/p_2_out_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.257 r  Ex/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.579    10.836    IFetch/data0[5]
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.303    11.139 r  IFetch/MEM_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          0.954    12.093    memorie/MEM_reg_0_63_12_12/A3
    SLICE_X56Y9          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.107    12.200 r  memorie/MEM_reg_0_63_12_12/SP/O
                         net (fo=2, routed)           0.881    13.080    IFetch/MemData[12]
    SLICE_X55Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.204 r  IFetch/rf_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.648    13.852    ID/rf_reg_r1_0_31_12_17/DIA0
    SLICE_X56Y12         RAMD32                                       r  ID/rf_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.449    14.790    ID/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y12         RAMD32                                       r  ID/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y12         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.854    ID/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 2.599ns (29.719%)  route 6.146ns (70.281%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.923 r  Ex/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.923    Ex/p_2_out_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.257 r  Ex/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.579    10.836    IFetch/data0[5]
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.303    11.139 r  IFetch/MEM_reg_0_63_0_0_i_5/O
                         net (fo=34, routed)          0.954    12.093    memorie/MEM_reg_0_63_0_0/A3
    SLICE_X56Y9          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.217 r  memorie/MEM_reg_0_63_0_0/SP/O
                         net (fo=2, routed)           0.670    12.887    IFetch/MemData[0]
    SLICE_X55Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.011 r  IFetch/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.892    13.903    ID/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X60Y10         RAMD32                                       r  ID/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.516    14.857    ID/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X60Y10         RAMD32                                       r  ID/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y10         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.921    ID/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -13.903    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 2.606ns (30.481%)  route 5.943ns (69.519%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.923 r  Ex/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.923    Ex/p_2_out_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.145 r  Ex/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.535    10.680    IFetch/data0[4]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.299    10.979 r  IFetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.178    12.157    memorie/MEM_reg_0_63_25_25/A2
    SLICE_X56Y14         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.247    12.404 r  memorie/MEM_reg_0_63_25_25/SP/O
                         net (fo=2, routed)           0.678    13.082    IFetch/MemData[25]
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.206 r  IFetch/rf_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.499    13.705    ID/rf_reg_r1_0_31_24_29/DIA1
    SLICE_X56Y16         RAMD32                                       r  ID/rf_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.446    14.787    ID/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y16         RAMD32                                       r  ID/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.754    ID/rf_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -13.705    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 2.604ns (30.222%)  route 6.011ns (69.778%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=3 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.923 r  Ex/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.923    Ex/p_2_out_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.145 r  Ex/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.535    10.680    IFetch/data0[4]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.299    10.979 r  IFetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.178    12.157    memorie/MEM_reg_0_63_26_26/A2
    SLICE_X56Y14         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.245    12.402 r  memorie/MEM_reg_0_63_26_26/SP/O
                         net (fo=2, routed)           0.762    13.163    IFetch/MemData[26]
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.287 r  IFetch/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.485    13.772    ID/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X56Y17         RAMD32                                       r  ID/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.445    14.786    ID/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y17         RAMD32                                       r  ID/rf_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.826    ID/rf_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.772    
  -------------------------------------------------------------------
                         slack                                  1.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 monopulse/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monopulse/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.594     1.477    monopulse/CLK
    SLICE_X62Y7          FDRE                                         r  monopulse/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  monopulse/Q1_reg/Q
                         net (fo=1, routed)           0.121     1.740    monopulse/Q1
    SLICE_X62Y8          FDRE                                         r  monopulse/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.865     1.992    monopulse/CLK
    SLICE_X62Y8          FDRE                                         r  monopulse/Q2_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y8          FDRE (Hold_fdre_C_D)         0.070     1.563    monopulse/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 IFetch/PC_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch/PC_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.337%)  route 0.191ns (50.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.594     1.477    IFetch/CLK
    SLICE_X62Y9          FDCE                                         r  IFetch/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  IFetch/PC_reg[2]/Q
                         net (fo=52, routed)          0.191     1.809    IFetch/CONV_INTEGER_0[0]
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  IFetch/PC[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    IFetch/NextAddr[3]
    SLICE_X59Y9          FDCE                                         r  IFetch/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.863     1.990    IFetch/CLK
    SLICE_X59Y9          FDCE                                         r  IFetch/PC_reg[3]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X59Y9          FDCE (Hold_fdce_C_D)         0.092     1.604    IFetch/PC_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dispaly/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispaly/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y21         FDRE                                         r  dispaly/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.716    dispaly/cnt_reg_n_0_[11]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  dispaly/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    dispaly/cnt_reg[8]_i_1_n_4
    SLICE_X61Y21         FDRE                                         r  dispaly/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.852     1.979    dispaly/CLK
    SLICE_X61Y21         FDRE                                         r  dispaly/cnt_reg[11]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    dispaly/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dispaly/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispaly/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.586     1.469    dispaly/CLK
    SLICE_X61Y19         FDRE                                         r  dispaly/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  dispaly/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.718    dispaly/cnt_reg_n_0_[3]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  dispaly/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    dispaly/cnt_reg[0]_i_1_n_4
    SLICE_X61Y19         FDRE                                         r  dispaly/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.854     1.981    dispaly/CLK
    SLICE_X61Y19         FDRE                                         r  dispaly/cnt_reg[3]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    dispaly/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dispaly/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispaly/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.468    dispaly/CLK
    SLICE_X61Y20         FDRE                                         r  dispaly/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  dispaly/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.717    dispaly/cnt_reg_n_0_[7]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  dispaly/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    dispaly/cnt_reg[4]_i_1_n_4
    SLICE_X61Y20         FDRE                                         r  dispaly/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.853     1.980    dispaly/CLK
    SLICE_X61Y20         FDRE                                         r  dispaly/cnt_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    dispaly/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dispaly/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispaly/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y21         FDRE                                         r  dispaly/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.713    dispaly/cnt_reg_n_0_[8]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  dispaly/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    dispaly/cnt_reg[8]_i_1_n_7
    SLICE_X61Y21         FDRE                                         r  dispaly/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.852     1.979    dispaly/CLK
    SLICE_X61Y21         FDRE                                         r  dispaly/cnt_reg[8]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    dispaly/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dispaly/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispaly/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.713    dispaly/cnt_reg_n_0_[12]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  dispaly/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    dispaly/cnt_reg[12]_i_1_n_7
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.851     1.978    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[12]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    dispaly/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dispaly/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispaly/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.468    dispaly/CLK
    SLICE_X61Y20         FDRE                                         r  dispaly/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  dispaly/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.714    dispaly/cnt_reg_n_0_[4]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  dispaly/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    dispaly/cnt_reg[4]_i_1_n_7
    SLICE_X61Y20         FDRE                                         r  dispaly/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.853     1.980    dispaly/CLK
    SLICE_X61Y20         FDRE                                         r  dispaly/cnt_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    dispaly/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dispaly/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispaly/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y21         FDRE                                         r  dispaly/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.718    dispaly/cnt_reg_n_0_[10]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  dispaly/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    dispaly/cnt_reg[8]_i_1_n_5
    SLICE_X61Y21         FDRE                                         r  dispaly/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.852     1.979    dispaly/CLK
    SLICE_X61Y21         FDRE                                         r  dispaly/cnt_reg[10]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    dispaly/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dispaly/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispaly/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[14]/Q
                         net (fo=1, routed)           0.109     1.718    dispaly/cnt_reg_n_0_[14]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  dispaly/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    dispaly/cnt_reg[12]_i_1_n_5
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.851     1.978    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[14]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    dispaly/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X64Y12   IFetch/PC_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X64Y12   IFetch/PC_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X64Y12   IFetch/PC_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X64Y13   IFetch/PC_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X64Y13   IFetch/PC_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X65Y13   IFetch/PC_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X64Y13   IFetch/PC_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X65Y14   IFetch/PC_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X64Y14   IFetch/PC_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y10   ID/rf_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.300ns  (logic 6.097ns (39.852%)  route 9.202ns (60.148%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          5.124     6.574    ID/sw_IBUF[2]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.698 r  ID/cat_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.000     6.698    ID/cat_OBUF[6]_inst_i_112_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     6.907 r  ID/cat_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000     6.907    ID/outMux8[29]
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     6.995 r  ID/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.945     7.941    ID/digits[13]
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.319     8.260 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.116     9.376    ID/dispaly/digit__31[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.152     9.528 r  ID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.017    11.544    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    15.300 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.300    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.226ns  (logic 6.060ns (39.803%)  route 9.166ns (60.197%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          5.124     6.574    ID/sw_IBUF[2]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.698 r  ID/cat_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.000     6.698    ID/cat_OBUF[6]_inst_i_112_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     6.907 r  ID/cat_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000     6.907    ID/outMux8[29]
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     6.995 r  ID/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.945     7.941    ID/digits[13]
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.319     8.260 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.169     9.429    ID/dispaly/digit__31[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.153     9.582 r  ID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.927    11.509    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    15.226 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.226    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.880ns  (logic 5.818ns (39.101%)  route 9.061ns (60.899%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          5.124     6.574    ID/sw_IBUF[2]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.698 r  ID/cat_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.000     6.698    ID/cat_OBUF[6]_inst_i_112_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     6.907 r  ID/cat_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000     6.907    ID/outMux8[29]
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     6.995 r  ID/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.945     7.941    ID/digits[13]
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.319     8.260 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.169     9.429    ID/dispaly/digit__31[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.553 r  ID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.822    11.375    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.880 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.880    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.871ns  (logic 6.079ns (40.880%)  route 8.792ns (59.120%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          5.124     6.574    ID/sw_IBUF[2]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.698 r  ID/cat_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.000     6.698    ID/cat_OBUF[6]_inst_i_112_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     6.907 r  ID/cat_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000     6.907    ID/outMux8[29]
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     6.995 r  ID/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.945     7.941    ID/digits[13]
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.319     8.260 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.915     9.175    ID/dispaly/digit__31[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.150     9.325 r  ID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807    11.131    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    14.871 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.871    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.747ns  (logic 5.849ns (39.661%)  route 8.898ns (60.339%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          5.124     6.574    ID/sw_IBUF[2]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.698 r  ID/cat_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.000     6.698    ID/cat_OBUF[6]_inst_i_112_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     6.907 r  ID/cat_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000     6.907    ID/outMux8[29]
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     6.995 r  ID/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.945     7.941    ID/digits[13]
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.319     8.260 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.116     9.376    ID/dispaly/digit__31[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.500 r  ID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712    11.212    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.747 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.747    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.688ns  (logic 5.843ns (39.779%)  route 8.846ns (60.221%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          5.124     6.574    ID/sw_IBUF[2]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.698 r  ID/cat_OBUF[6]_inst_i_112/O
                         net (fo=1, routed)           0.000     6.698    ID/cat_OBUF[6]_inst_i_112_n_0
    SLICE_X56Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     6.907 r  ID/cat_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000     6.907    ID/outMux8[29]
    SLICE_X56Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     6.995 r  ID/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.945     7.941    ID/digits[13]
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.319     8.260 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.915     9.175    ID/dispaly/digit__31[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.299 r  ID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.861    11.159    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.688 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.688    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.175ns  (logic 5.883ns (41.501%)  route 8.292ns (58.499%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          5.094     6.543    IFetch/sw_IBUF[1]
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.124     6.667 r  IFetch/cat_OBUF[6]_inst_i_99/O
                         net (fo=1, routed)           0.000     6.667    ID/cat_OBUF[6]_inst_i_17_1
    SLICE_X57Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     6.912 r  ID/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000     6.912    ID/outMux8[10]
    SLICE_X57Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.016 r  ID/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.947     7.964    ID/digits[10]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.316     8.280 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.589     8.868    ID/dispaly/digit__31[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.992 r  ID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.655    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.175 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.175    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.758ns  (logic 1.679ns (44.676%)  route 2.079ns (55.324%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.201     1.422    ID/sw_IBUF[0]
    SLICE_X55Y12         MUXF8 (Prop_muxf8_S_O)       0.080     1.502 r  ID/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.354     1.856    ID/digits[14]
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.112     1.968 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.193     2.161    ID/dispaly/digit__31[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.206 r  ID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.537    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.758 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.758    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.882ns  (logic 1.694ns (43.639%)  route 2.188ns (56.361%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.201     1.422    ID/sw_IBUF[0]
    SLICE_X55Y12         MUXF8 (Prop_muxf8_S_O)       0.080     1.502 r  ID/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.354     1.856    ID/digits[14]
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.112     1.968 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.277     2.245    ID/dispaly/digit__31[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.045     2.290 r  ID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.646    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.882 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.882    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.930ns  (logic 1.688ns (42.949%)  route 2.242ns (57.051%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.201     1.422    ID/sw_IBUF[0]
    SLICE_X55Y12         MUXF8 (Prop_muxf8_S_O)       0.080     1.502 r  ID/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.354     1.856    ID/digits[14]
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.112     1.968 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.273     2.241    ID/dispaly/digit__31[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.045     2.286 r  ID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.700    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.930 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.930    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.987ns  (logic 1.763ns (44.232%)  route 2.223ns (55.768%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.201     1.422    ID/sw_IBUF[0]
    SLICE_X55Y12         MUXF8 (Prop_muxf8_S_O)       0.080     1.502 r  ID/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.354     1.856    ID/digits[14]
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.112     1.968 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.273     2.241    ID/dispaly/digit__31[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.048     2.289 r  ID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.684    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.987 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.987    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.999ns  (logic 1.664ns (41.597%)  route 2.336ns (58.403%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.201     1.422    ID/sw_IBUF[0]
    SLICE_X55Y12         MUXF8 (Prop_muxf8_S_O)       0.080     1.502 r  ID/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.354     1.856    ID/digits[14]
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.112     1.968 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.411     2.379    ID/dispaly/digit__31[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.045     2.424 r  ID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.369     2.794    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.999 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.999    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.060ns  (logic 1.766ns (43.502%)  route 2.294ns (56.498%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.201     1.422    ID/sw_IBUF[0]
    SLICE_X55Y12         MUXF8 (Prop_muxf8_S_O)       0.080     1.502 r  ID/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.354     1.856    ID/digits[14]
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.112     1.968 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.277     2.245    ID/dispaly/digit__31[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.048     2.293 r  ID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.462     2.755    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.305     4.060 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.060    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.186ns  (logic 1.737ns (41.492%)  route 2.449ns (58.508%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.201     1.422    ID/sw_IBUF[0]
    SLICE_X55Y12         MUXF8 (Prop_muxf8_S_O)       0.080     1.502 r  ID/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.354     1.856    ID/digits[14]
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.112     1.968 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.411     2.379    ID/dispaly/digit__31[2]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.044     2.423 r  ID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.483     2.906    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     4.186 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.186    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.324ns  (logic 6.752ns (38.973%)  route 10.572ns (61.027%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     9.938 r  Ex/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.515    10.453    IFetch/data0[2]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.302    10.755 r  IFetch/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.447    12.203    memorie/MEM_reg_0_63_16_16/A0
    SLICE_X56Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    12.308 r  memorie/MEM_reg_0_63_16_16/SP/O
                         net (fo=2, routed)           1.118    13.425    IFetch/MemData[16]
    SLICE_X54Y12         LUT5 (Prop_lut5_I1_O)        0.124    13.549 r  IFetch/cat_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.000    13.549    ID/cat_OBUF[6]_inst_i_11_1
    SLICE_X54Y12         MUXF7 (Prop_muxf7_I1_O)      0.214    13.763 r  ID/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    13.763    ID/outMux8[16]
    SLICE_X54Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    13.851 r  ID/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256    15.107    ID/digits[0]
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.319    15.426 r  ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.258    16.684    ID/dispaly/digit__31[0]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.153    16.837 r  ID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.927    18.764    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    22.481 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.481    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.222ns  (logic 7.017ns (40.747%)  route 10.205ns (59.253%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.923 r  Ex/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.923    Ex/p_2_out_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.145 r  Ex/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.535    10.680    IFetch/data0[4]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.299    10.979 r  IFetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.072    12.051    memorie/MEM_reg_0_63_17_17/A2
    SLICE_X60Y12         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.175 r  memorie/MEM_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           0.988    13.163    IFetch/MemData[17]
    SLICE_X58Y12         LUT5 (Prop_lut5_I1_O)        0.124    13.287 r  IFetch/cat_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           0.000    13.287    ID/cat_OBUF[6]_inst_i_19_0
    SLICE_X58Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    13.504 r  ID/cat_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.000    13.504    ID/outMux8[17]
    SLICE_X58Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    13.598 r  ID/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.425    15.023    ID/digits[1]
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.316    15.339 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.116    16.455    ID/dispaly/digit__31[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.152    16.607 r  ID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.017    18.624    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    22.379 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.379    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.978ns  (logic 6.509ns (38.341%)  route 10.468ns (61.659%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     9.938 r  Ex/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.515    10.453    IFetch/data0[2]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.302    10.755 r  IFetch/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.447    12.203    memorie/MEM_reg_0_63_16_16/A0
    SLICE_X56Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    12.308 r  memorie/MEM_reg_0_63_16_16/SP/O
                         net (fo=2, routed)           1.118    13.425    IFetch/MemData[16]
    SLICE_X54Y12         LUT5 (Prop_lut5_I1_O)        0.124    13.549 r  IFetch/cat_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.000    13.549    ID/cat_OBUF[6]_inst_i_11_1
    SLICE_X54Y12         MUXF7 (Prop_muxf7_I1_O)      0.214    13.763 r  ID/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    13.763    ID/outMux8[16]
    SLICE_X54Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    13.851 r  ID/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256    15.107    ID/digits[0]
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.319    15.426 r  ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.258    16.684    ID/dispaly/digit__31[0]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.124    16.808 r  ID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.822    18.630    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    22.135 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.135    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.962ns  (logic 6.823ns (40.226%)  route 10.139ns (59.774%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     9.938 r  Ex/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.515    10.453    IFetch/data0[2]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.302    10.755 r  IFetch/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.447    12.203    memorie/MEM_reg_0_63_15_15/A0
    SLICE_X56Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.118    12.320 r  memorie/MEM_reg_0_63_15_15/SP/O
                         net (fo=2, routed)           1.037    13.358    IFetch/MemData[15]
    SLICE_X59Y13         LUT5 (Prop_lut5_I1_O)        0.124    13.482 r  IFetch/cat_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.000    13.482    ID/cat_OBUF[6]_inst_i_8_1
    SLICE_X59Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    13.727 r  ID/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.000    13.727    ID/outMux8[15]
    SLICE_X59Y13         MUXF8 (Prop_muxf8_I0_O)      0.104    13.831 r  ID/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.963    14.794    ID/digits[15]
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.316    15.110 r  ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.317    16.427    ID/dispaly/digit__31[3]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.146    16.573 r  ID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807    18.380    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    22.119 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.119    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.784ns  (logic 6.591ns (39.269%)  route 10.193ns (60.731%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     9.938 r  Ex/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.515    10.453    IFetch/data0[2]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.302    10.755 r  IFetch/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.447    12.203    memorie/MEM_reg_0_63_15_15/A0
    SLICE_X56Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.118    12.320 r  memorie/MEM_reg_0_63_15_15/SP/O
                         net (fo=2, routed)           1.037    13.358    IFetch/MemData[15]
    SLICE_X59Y13         LUT5 (Prop_lut5_I1_O)        0.124    13.482 r  IFetch/cat_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.000    13.482    ID/cat_OBUF[6]_inst_i_8_1
    SLICE_X59Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    13.727 r  ID/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.000    13.727    ID/outMux8[15]
    SLICE_X59Y13         MUXF8 (Prop_muxf8_I0_O)      0.104    13.831 r  ID/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.963    14.794    ID/digits[15]
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.316    15.110 r  ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.317    16.427    ID/dispaly/digit__31[3]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.551 r  ID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.861    18.412    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    21.941 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.941    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.670ns  (logic 6.769ns (40.608%)  route 9.900ns (59.392%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.923 r  Ex/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.923    Ex/p_2_out_carry_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.145 r  Ex/p_2_out_carry__0/O[0]
                         net (fo=1, routed)           0.535    10.680    IFetch/data0[4]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.299    10.979 r  IFetch/MEM_reg_0_63_0_0_i_4/O
                         net (fo=34, routed)          1.072    12.051    memorie/MEM_reg_0_63_17_17/A2
    SLICE_X60Y12         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    12.175 r  memorie/MEM_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           0.988    13.163    IFetch/MemData[17]
    SLICE_X58Y12         LUT5 (Prop_lut5_I1_O)        0.124    13.287 r  IFetch/cat_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           0.000    13.287    ID/cat_OBUF[6]_inst_i_19_0
    SLICE_X58Y12         MUXF7 (Prop_muxf7_I1_O)      0.217    13.504 r  ID/cat_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.000    13.504    ID/outMux8[17]
    SLICE_X58Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    13.598 r  ID/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.425    15.023    ID/digits[1]
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.316    15.339 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.116    16.455    ID/dispaly/digit__31[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.124    16.579 r  ID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712    18.292    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    21.827 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.827    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.567ns  (logic 6.525ns (39.385%)  route 10.042ns (60.615%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.636     5.157    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  IFetch/PC_reg[5]/Q
                         net (fo=122, routed)         0.919     6.532    IFetch/CONV_INTEGER_0[3]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  IFetch/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=33, routed)          1.164     7.820    ID/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X60Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.970 r  ID/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.331     8.301    IFetch/Rd2[0]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.328     8.629 r  IFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.638     9.267    Ex/S[0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     9.938 r  Ex/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.515    10.453    IFetch/data0[2]
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.302    10.755 r  IFetch/MEM_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.447    12.203    memorie/MEM_reg_0_63_16_16/A0
    SLICE_X56Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    12.308 r  memorie/MEM_reg_0_63_16_16/SP/O
                         net (fo=2, routed)           1.118    13.425    IFetch/MemData[16]
    SLICE_X54Y12         LUT5 (Prop_lut5_I1_O)        0.124    13.549 r  IFetch/cat_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.000    13.549    ID/cat_OBUF[6]_inst_i_11_1
    SLICE_X54Y12         MUXF7 (Prop_muxf7_I1_O)      0.214    13.763 r  ID/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    13.763    ID/outMux8[16]
    SLICE_X54Y12         MUXF8 (Prop_muxf8_I1_O)      0.088    13.851 r  ID/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256    15.107    ID/digits[0]
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.319    15.426 r  ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.992    16.418    ID/dispaly/digit__31[0]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.542 r  ID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663    18.204    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    21.724 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.724    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.333ns (60.969%)  route 2.774ns (39.031%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.619     5.140    dispaly/CLK
    SLICE_X61Y23         FDRE                                         r  dispaly/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  dispaly/cnt_reg[16]/Q
                         net (fo=9, routed)           0.916     6.512    dispaly/sel[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.150     6.662 r  dispaly/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.858     8.520    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727    12.247 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.247    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 4.331ns (62.562%)  route 2.592ns (37.438%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.619     5.140    dispaly/CLK
    SLICE_X61Y23         FDRE                                         r  dispaly/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  dispaly/cnt_reg[16]/Q
                         net (fo=9, routed)           0.918     6.514    dispaly/sel[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.148     6.662 r  dispaly/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.336    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    12.063 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.063    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 4.079ns (59.944%)  route 2.726ns (40.056%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.619     5.140    dispaly/CLK
    SLICE_X61Y23         FDRE                                         r  dispaly/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  dispaly/cnt_reg[16]/Q
                         net (fo=9, routed)           0.918     6.514    dispaly/sel[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.638 r  dispaly/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.446    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.945 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.945    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispaly/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.397ns (68.049%)  route 0.656ns (31.951%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  dispaly/cnt_reg[15]/Q
                         net (fo=9, routed)           0.322     1.930    dispaly/sel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.975 r  dispaly/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.309    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.521 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.521    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.386ns (66.123%)  route 0.710ns (33.877%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  dispaly/cnt_reg[15]/Q
                         net (fo=9, routed)           0.318     1.926    dispaly/sel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.971 r  dispaly/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.363    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.564 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.564    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.479ns (69.625%)  route 0.645ns (30.375%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[15]/Q
                         net (fo=9, routed)           0.318     1.926    dispaly/sel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.048     1.974 r  dispaly/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.301    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.591 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.591    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.452ns (66.461%)  route 0.733ns (33.539%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[15]/Q
                         net (fo=9, routed)           0.237     1.845    ID/sel[0]
    SLICE_X59Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.890 f  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.165     2.055    ID/dispaly/digit__31[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.045     2.100 r  ID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.431    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.652 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.652    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.466ns (66.628%)  route 0.734ns (33.372%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[15]/Q
                         net (fo=9, routed)           0.322     1.930    dispaly/sel[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.048     1.978 r  dispaly/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.390    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.667 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.667    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.437ns (59.859%)  route 0.963ns (40.141%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[15]/Q
                         net (fo=9, routed)           0.264     1.872    ID/sel[0]
    SLICE_X61Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.917 r  ID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.331     2.247    ID/dispaly/digit__31[3]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.292 r  ID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.369     2.661    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.867 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.867    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.467ns (60.765%)  route 0.947ns (39.235%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[15]/Q
                         net (fo=9, routed)           0.238     1.846    ID/sel[0]
    SLICE_X59Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.891 f  ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.354     2.245    ID/dispaly/digit__31[0]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.045     2.290 r  ID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.645    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.881 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.881    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.461ns (59.822%)  route 0.981ns (40.178%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[15]/Q
                         net (fo=9, routed)           0.237     1.845    ID/sel[0]
    SLICE_X59Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.890 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.331     2.221    ID/dispaly/digit__31[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.045     2.266 r  ID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.679    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.909 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.909    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.534ns (61.456%)  route 0.962ns (38.544%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[15]/Q
                         net (fo=9, routed)           0.237     1.845    ID/sel[0]
    SLICE_X59Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.890 r  ID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.331     2.221    ID/dispaly/digit__31[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.046     2.267 r  ID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.661    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.964 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.964    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispaly/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.534ns (59.292%)  route 1.053ns (40.708%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    dispaly/CLK
    SLICE_X61Y22         FDRE                                         r  dispaly/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dispaly/cnt_reg[15]/Q
                         net (fo=9, routed)           0.238     1.846    ID/sel[0]
    SLICE_X59Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  ID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.354     2.245    ID/dispaly/digit__31[0]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.043     2.288 r  ID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.462     2.750    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.305     4.055 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.055    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.454ns (26.914%)  route 3.948ns (73.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.948     5.401    IFetch/AR[0]
    SLICE_X64Y13         FDCE                                         f  IFetch/PC_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.514     4.855    IFetch/CLK
    SLICE_X64Y13         FDCE                                         r  IFetch/PC_reg[13]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.454ns (26.914%)  route 3.948ns (73.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.948     5.401    IFetch/AR[0]
    SLICE_X64Y13         FDCE                                         f  IFetch/PC_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.514     4.855    IFetch/CLK
    SLICE_X64Y13         FDCE                                         r  IFetch/PC_reg[14]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.454ns (26.914%)  route 3.948ns (73.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.948     5.401    IFetch/AR[0]
    SLICE_X65Y13         FDCE                                         f  IFetch/PC_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.514     4.855    IFetch/CLK
    SLICE_X65Y13         FDCE                                         r  IFetch/PC_reg[15]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.454ns (26.914%)  route 3.948ns (73.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.948     5.401    IFetch/AR[0]
    SLICE_X64Y13         FDCE                                         f  IFetch/PC_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.514     4.855    IFetch/CLK
    SLICE_X64Y13         FDCE                                         r  IFetch/PC_reg[16]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.454ns (26.943%)  route 3.942ns (73.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.942     5.396    IFetch/AR[0]
    SLICE_X64Y12         FDCE                                         f  IFetch/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.515     4.856    IFetch/CLK
    SLICE_X64Y12         FDCE                                         r  IFetch/PC_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.454ns (26.943%)  route 3.942ns (73.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.942     5.396    IFetch/AR[0]
    SLICE_X64Y12         FDCE                                         f  IFetch/PC_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.515     4.856    IFetch/CLK
    SLICE_X64Y12         FDCE                                         r  IFetch/PC_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.454ns (26.943%)  route 3.942ns (73.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.942     5.396    IFetch/AR[0]
    SLICE_X64Y12         FDCE                                         f  IFetch/PC_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.515     4.856    IFetch/CLK
    SLICE_X64Y12         FDCE                                         r  IFetch/PC_reg[12]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.454ns (26.943%)  route 3.942ns (73.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.942     5.396    IFetch/AR[0]
    SLICE_X64Y12         FDCE                                         f  IFetch/PC_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.515     4.856    IFetch/CLK
    SLICE_X64Y12         FDCE                                         r  IFetch/PC_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.454ns (27.171%)  route 3.897ns (72.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.897     5.350    IFetch/AR[0]
    SLICE_X65Y14         FDCE                                         f  IFetch/PC_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.514     4.855    IFetch/CLK
    SLICE_X65Y14         FDCE                                         r  IFetch/PC_reg[17]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.454ns (27.171%)  route 3.897ns (72.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.897     5.350    IFetch/AR[0]
    SLICE_X64Y14         FDCE                                         f  IFetch/PC_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.514     4.855    IFetch/CLK
    SLICE_X64Y14         FDCE                                         r  IFetch/PC_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            monopulse/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.210ns (13.789%)  route 1.310ns (86.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.310     1.520    monopulse/btn_IBUF[0]
    SLICE_X62Y7          FDRE                                         r  monopulse/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.865     1.992    monopulse/CLK
    SLICE_X62Y7          FDRE                                         r  monopulse/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.587ns  (logic 0.222ns (13.979%)  route 1.365ns (86.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          1.365     1.587    IFetch/AR[0]
    SLICE_X59Y9          FDCE                                         f  IFetch/PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.863     1.990    IFetch/CLK
    SLICE_X59Y9          FDCE                                         r  IFetch/PC_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.222ns (13.237%)  route 1.454ns (86.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          1.454     1.676    IFetch/AR[0]
    SLICE_X62Y9          FDCE                                         f  IFetch/PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.865     1.992    IFetch/CLK
    SLICE_X62Y9          FDCE                                         r  IFetch/PC_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.222ns (13.120%)  route 1.469ns (86.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          1.469     1.691    IFetch/AR[0]
    SLICE_X61Y9          FDCE                                         f  IFetch/PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.863     1.990    IFetch/CLK
    SLICE_X61Y9          FDCE                                         r  IFetch/PC_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.222ns (12.828%)  route 1.508ns (87.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          1.508     1.730    IFetch/AR[0]
    SLICE_X62Y10         FDCE                                         f  IFetch/PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.864     1.991    IFetch/CLK
    SLICE_X62Y10         FDCE                                         r  IFetch/PC_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.222ns (12.718%)  route 1.523ns (87.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          1.523     1.745    IFetch/AR[0]
    SLICE_X61Y10         FDCE                                         f  IFetch/PC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.862     1.989    IFetch/CLK
    SLICE_X61Y10         FDCE                                         r  IFetch/PC_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.222ns (12.388%)  route 1.569ns (87.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          1.569     1.791    IFetch/AR[0]
    SLICE_X64Y11         FDCE                                         f  IFetch/PC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.864     1.991    IFetch/CLK
    SLICE_X64Y11         FDCE                                         r  IFetch/PC_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.222ns (12.388%)  route 1.569ns (87.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          1.569     1.791    IFetch/AR[0]
    SLICE_X64Y11         FDCE                                         f  IFetch/PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.864     1.991    IFetch/CLK
    SLICE_X64Y11         FDCE                                         r  IFetch/PC_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.222ns (12.099%)  route 1.612ns (87.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          1.612     1.834    IFetch/AR[0]
    SLICE_X64Y16         FDCE                                         f  IFetch/PC_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.859     1.986    IFetch/CLK
    SLICE_X64Y16         FDCE                                         r  IFetch/PC_reg[25]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            IFetch/PC_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.222ns (12.099%)  route 1.612ns (87.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          1.612     1.834    IFetch/AR[0]
    SLICE_X64Y16         FDCE                                         f  IFetch/PC_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.859     1.986    IFetch/CLK
    SLICE_X64Y16         FDCE                                         r  IFetch/PC_reg[26]/C





