This is the implement of digital logic design class.
===
# How to use it
open the project by ALTERA Quartus II.
