verilog xil_defaultlib --include "../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242" \
"../../../bd/design_1/ip/design_1_Computer_0_0/sim/design_1_Computer_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_vga_engine_0_0/sim/design_1_vga_engine_0_0.v" \
"../../../bd/design_1/ip/design_1_Screen_0_0/sim/design_1_Screen_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
