Information: Updating design information... (UID-85)
Warning: Design 'PIM_ALU_SYN_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Fri Jul 10 06:43:28 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U746/Y (NOR2X6MTR)                                     0.077      0.385 r
  U628/Y (CLKNAND2X4MTR)                                 0.049      0.433 f
  U1759/Y (XNOR2X2MTR)                                   0.082      0.515 r
  U2072/Y (XNOR2X2MTR)                                   0.117      0.632 r
  U6577/Y (INVX2MTR)                                     0.069      0.701 f
  U1188/Y (OAI21X4MTR)                                   0.091      0.792 r
  U2049/Y (OAI21X4MTR)                                   0.067      0.859 f
  U4376/Y (OAI21X1MTR)                                   0.086      0.944 r
  U10578/Y (OAI2BB1X2MTR)                                0.085      1.030 f
  U246/Y (NOR2X6MTR)                                     0.101      1.131 r
  U1187/Y (OAI21X6MTR)                                   0.059      1.189 f
  U6404/Y (AOI21X2MTR)                                   0.087      1.276 r
  U1511/Y (OAI21X4MTR)                                   0.052      1.328 f
  U2613/Y (XNOR2X2MTR)                                   0.070      1.398 f
  U16241/Y (NOR2X2MTR)                                   0.055      1.454 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.454 r
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.057


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U6281/Y (NOR2X4MTR)                                    0.084      0.383 r
  U2336/Y (INVX4MTR)                                     0.046      0.429 f
  U7463/Y (NOR2X4MTR)                                    0.068      0.497 r
  U1932/Y (XNOR2X4MTR)                                   0.112      0.609 r
  U1931/Y (XNOR2X2MTR)                                   0.106      0.716 r
  U5481/Y (XNOR2X4MTR)                                   0.118      0.834 r
  U15857/Y (XNOR2X8MTR)                                  0.112      0.945 r
  U314/Y (OAI21X2MTR)                                    0.067      1.013 f
  U5919/Y (OAI2BB1X2MTR)                                 0.075      1.087 r
  U1165/Y (NAND2X6MTR)                                   0.052      1.139 f
  U13165/Y (OAI21X6MTR)                                  0.091      1.230 r
  U13295/Y (AOI21X8MTR)                                  0.045      1.275 f
  U72/Y (XNOR2X1MTR)                                     0.110      1.385 f
  U7192/Y (NOR2X2MTR)                                    0.064      1.449 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.057


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U16270/Y (NOR2BX4MTR)                                  0.088      1.266 r
  U16262/Y (NOR3X4MTR)                                   0.032      1.298 f
  U4810/Y (NOR2X2MTR)                                    0.056      1.354 r
  U4805/Y (NOR2X2MTR)                                    0.045      1.399 f
  U4241/Y (NOR2X1MTR)                                    0.054      1.453 r
  PIM_result_reg_62_/D (DFFRHQX4MTR)                     0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_62_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.057


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U16270/Y (NOR2BX4MTR)                                  0.088      1.266 r
  U16262/Y (NOR3X4MTR)                                   0.032      1.298 f
  U4810/Y (NOR2X2MTR)                                    0.056      1.354 r
  U4805/Y (NOR2X2MTR)                                    0.045      1.399 f
  U11379/Y (NOR2X1MTR)                                   0.054      1.453 r
  PIM_result_reg_190_/D (DFFRHQX4MTR)                    0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_190_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.057


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_318_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U16270/Y (NOR2BX4MTR)                                  0.088      1.266 r
  U16262/Y (NOR3X4MTR)                                   0.032      1.298 f
  U4810/Y (NOR2X2MTR)                                    0.056      1.354 r
  U4805/Y (NOR2X2MTR)                                    0.045      1.399 f
  U11428/Y (NOR2X1MTR)                                   0.054      1.453 r
  PIM_result_reg_318_/D (DFFRHQX4MTR)                    0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_318_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.057


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U6281/Y (NOR2X4MTR)                                    0.084      0.383 r
  U2336/Y (INVX4MTR)                                     0.046      0.429 f
  U7463/Y (NOR2X4MTR)                                    0.068      0.497 r
  U1932/Y (XNOR2X4MTR)                                   0.112      0.609 r
  U1931/Y (XNOR2X2MTR)                                   0.106      0.716 r
  U5481/Y (XNOR2X4MTR)                                   0.118      0.834 r
  U15857/Y (XNOR2X8MTR)                                  0.112      0.945 r
  U2566/Y (XNOR2X8MTR)                                   0.089      1.035 f
  U2564/Y (NOR2X8MTR)                                    0.063      1.098 r
  U5373/Y (OAI21X6MTR)                                   0.069      1.167 f
  U13295/Y (AOI21X8MTR)                                  0.103      1.270 r
  U1918/Y (OAI21X4MTR)                                   0.057      1.327 f
  U2609/Y (XNOR2X2MTR)                                   0.070      1.397 f
  U13167/Y (NOR2X2MTR)                                   0.055      1.453 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.056


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U5344/Y (OAI2B1X2MTR)                                  0.078      1.246 f
  U8020/Y (NAND2X2MTR)                                   0.048      1.294 r
  U8630/Y (INVX2MTR)                                     0.033      1.326 f
  U2664/Y (NOR2X2MTR)                                    0.093      1.419 r
  U2633/Y (NOR2X1MTR)                                    0.053      1.472 f
  PIM_result_reg_78_/D (DFFRHQX4MTR)                     0.000      1.472 f
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_78_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.056


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U5344/Y (OAI2B1X2MTR)                                  0.078      1.246 f
  U8020/Y (NAND2X2MTR)                                   0.048      1.294 r
  U8630/Y (INVX2MTR)                                     0.033      1.326 f
  U2664/Y (NOR2X2MTR)                                    0.093      1.419 r
  U15460/Y (NOR2X1MTR)                                   0.053      1.472 f
  PIM_result_reg_206_/D (DFFRHQX4MTR)                    0.000      1.472 f
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_206_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.056


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_334_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U5344/Y (OAI2B1X2MTR)                                  0.078      1.246 f
  U8020/Y (NAND2X2MTR)                                   0.048      1.294 r
  U8630/Y (INVX2MTR)                                     0.033      1.326 f
  U2664/Y (NOR2X2MTR)                                    0.093      1.419 r
  U3670/Y (NOR2X1MTR)                                    0.053      1.472 f
  PIM_result_reg_334_/D (DFFRHQX4MTR)                    0.000      1.472 f
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_334_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.056


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_462_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U5344/Y (OAI2B1X2MTR)                                  0.078      1.246 f
  U8020/Y (NAND2X2MTR)                                   0.048      1.294 r
  U8630/Y (INVX2MTR)                                     0.033      1.326 f
  U2664/Y (NOR2X2MTR)                                    0.093      1.419 r
  U15426/Y (NOR2X1MTR)                                   0.053      1.472 f
  PIM_result_reg_462_/D (DFFRHQX4MTR)                    0.000      1.472 f
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_462_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.056


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.125      0.125 r
  U1090/Y (INVX16MTR)                                    0.032      0.158 f
  U1089/Y (CLKNAND2X16MTR)                               0.043      0.201 r
  U11246/Y (CLKNAND2X12MTR)                              0.054      0.255 f
  U798/Y (INVX6MTR)                                      0.051      0.306 r
  U7110/Y (INVX4MTR)                                     0.044      0.350 f
  U6709/Y (NAND2BX4MTR)                                  0.049      0.399 r
  U6236/Y (XNOR2X2MTR)                                   0.103      0.501 r
  U12562/Y (XNOR2X2MTR)                                  0.094      0.595 r
  U1063/S (ADDFHX2MTR)                                   0.215      0.810 f
  U9699/Y (XNOR2X2MTR)                                   0.099      0.909 f
  U4950/Y (XNOR2X2MTR)                                   0.090      0.998 f
  U1605/Y (NOR2X4MTR)                                    0.087      1.085 r
  U11777/Y (OAI21X6MTR)                                  0.078      1.163 f
  U1061/Y (AOI21X8MTR)                                   0.102      1.265 r
  U114/Y (OAI21X3MTR)                                    0.061      1.327 f
  U2507/Y (XNOR2X2MTR)                                   0.070      1.397 f
  U2506/Y (NOR2X2MTR)                                    0.055      1.453 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.056


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U6281/Y (NOR2X4MTR)                                    0.084      0.383 r
  U2336/Y (INVX4MTR)                                     0.046      0.429 f
  U7463/Y (NOR2X4MTR)                                    0.068      0.497 r
  U1932/Y (XNOR2X4MTR)                                   0.112      0.609 r
  U1931/Y (XNOR2X2MTR)                                   0.106      0.716 r
  U5481/Y (XNOR2X4MTR)                                   0.118      0.834 r
  U15857/Y (XNOR2X8MTR)                                  0.112      0.945 r
  U314/Y (OAI21X2MTR)                                    0.067      1.013 f
  U5919/Y (OAI2BB1X2MTR)                                 0.075      1.087 r
  U1165/Y (NAND2X6MTR)                                   0.052      1.139 f
  U13165/Y (OAI21X6MTR)                                  0.091      1.230 r
  U13295/Y (AOI21X8MTR)                                  0.045      1.275 f
  U1889/Y (OAI21X4MTR)                                   0.076      1.351 r
  U2544/Y (XNOR2X2MTR)                                   0.046      1.397 f
  U2543/Y (NOR2X2MTR)                                    0.055      1.452 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.452 r
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.056


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U12722/Y (BUFX16MTR)                                   0.078      0.369 f
  U1572/Y (INVX16MTR)                                    0.036      0.405 r
  U1812/Y (CLKNAND2X12MTR)                               0.041      0.446 f
  U641/Y (INVX5MTR)                                      0.038      0.484 r
  U9874/Y (NAND2X2MTR)                                   0.047      0.531 f
  U12297/Y (OAI2B1X4MTR)                                 0.044      0.574 r
  U13322/Y (XNOR2X8MTR)                                  0.099      0.673 r
  U13323/Y (XNOR2X8MTR)                                  0.105      0.778 r
  U16153/Y (XNOR2X8MTR)                                  0.101      0.879 r
  U1740/Y (XNOR2X8MTR)                                   0.100      0.980 r
  U1739/Y (XNOR2X8MTR)                                   0.104      1.084 r
  U2471/Y (NAND2X2MTR)                                   0.081      1.164 f
  U2363/Y (OAI21X4MTR)                                   0.061      1.226 r
  U13301/Y (AOI21X8MTR)                                  0.047      1.272 f
  U11581/Y (OAI21X3MTR)                                  0.076      1.349 r
  U13300/Y (XNOR2X2MTR)                                  0.047      1.396 f
  U13206/Y (NOR2X2MTR)                                   0.055      1.451 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.451 r
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.055


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U1052/Y (INVX8MTR)                                     0.045      0.345 r
  U4686/Y (NAND2X2MTR)                                   0.058      0.403 f
  U4674/Y (NOR2X2MTR)                                    0.116      0.518 r
  U3942/Y (OAI21X6MTR)                                   0.080      0.598 f
  U9807/Y (AOI21X4MTR)                                   0.105      0.702 r
  U10720/Y (OAI21X2MTR)                                  0.071      0.774 f
  U2493/Y (XNOR2X2MTR)                                   0.058      0.832 r
  U11896/Y (NAND2X2MTR)                                  0.082      0.914 f
  U10577/Y (INVX2MTR)                                    0.068      0.982 r
  U7247/Y (CLKNAND2X4MTR)                                0.050      1.032 f
  U2809/Y (AOI2BB1X2MTR)                                 0.113      1.145 f
  U11746/Y (OAI2B1X4MTR)                                 0.045      1.190 r
  U1839/Y (MXI2X4MTR)                                    0.100      1.289 r
  U8036/Y (NAND3X2MTR)                                   0.092      1.382 f
  U11533/Y (CLKAND2X2MTR)                                0.086      1.468 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.468 f
  data arrival time                                                 1.468

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.468
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.055


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U12722/Y (BUFX16MTR)                                   0.078      0.369 f
  U1572/Y (INVX16MTR)                                    0.036      0.405 r
  U1812/Y (CLKNAND2X12MTR)                               0.041      0.446 f
  U641/Y (INVX5MTR)                                      0.038      0.484 r
  U9874/Y (NAND2X2MTR)                                   0.047      0.531 f
  U12297/Y (OAI2B1X4MTR)                                 0.044      0.574 r
  U13322/Y (XNOR2X8MTR)                                  0.099      0.673 r
  U13323/Y (XNOR2X8MTR)                                  0.105      0.778 r
  U16153/Y (XNOR2X8MTR)                                  0.101      0.879 r
  U1740/Y (XNOR2X8MTR)                                   0.100      0.980 r
  U1739/Y (XNOR2X8MTR)                                   0.104      1.084 r
  U2471/Y (NAND2X2MTR)                                   0.081      1.164 f
  U2363/Y (OAI21X4MTR)                                   0.061      1.226 r
  U13301/Y (AOI21X8MTR)                                  0.047      1.272 f
  U11659/Y (OAI21X3MTR)                                  0.076      1.349 r
  U13198/Y (XNOR2X2MTR)                                  0.047      1.396 f
  U13168/Y (NOR2X2MTR)                                   0.055      1.451 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.451 r
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.055


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U12722/Y (BUFX16MTR)                                   0.078      0.369 f
  U1572/Y (INVX16MTR)                                    0.036      0.405 r
  U1812/Y (CLKNAND2X12MTR)                               0.041      0.446 f
  U641/Y (INVX5MTR)                                      0.038      0.484 r
  U9874/Y (NAND2X2MTR)                                   0.047      0.531 f
  U12297/Y (OAI2B1X4MTR)                                 0.044      0.574 r
  U13322/Y (XNOR2X8MTR)                                  0.099      0.673 r
  U13323/Y (XNOR2X8MTR)                                  0.105      0.778 r
  U16153/Y (XNOR2X8MTR)                                  0.101      0.879 r
  U1740/Y (XNOR2X8MTR)                                   0.100      0.980 r
  U1739/Y (XNOR2X8MTR)                                   0.104      1.084 r
  U2471/Y (NAND2X2MTR)                                   0.081      1.164 f
  U2363/Y (OAI21X4MTR)                                   0.061      1.226 r
  U13301/Y (AOI21X8MTR)                                  0.047      1.272 f
  U11594/Y (OAI21X3MTR)                                  0.076      1.349 r
  U13211/Y (XNOR2X2MTR)                                  0.047      1.396 f
  U13210/Y (NOR2X2MTR)                                   0.055      1.451 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.451 r
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.055


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1011/Y (BUFX10MTR)                                    0.085      0.349 r
  U6272/Y (CLKNAND2X4MTR)                                0.047      0.396 f
  U4694/Y (INVX4MTR)                                     0.049      0.445 r
  U7084/Y (INVX4MTR)                                     0.041      0.487 f
  U6178/Y (NOR2X3MTR)                                    0.074      0.561 r
  U7787/Y (OAI2BB1X2MTR)                                 0.125      0.686 r
  U10700/Y (XNOR2X2MTR)                                  0.080      0.766 r
  U351/Y (XNOR2X1MTR)                                    0.115      0.881 r
  U4950/Y (XNOR2X2MTR)                                   0.150      1.031 r
  U2910/Y (NAND2X2MTR)                                   0.102      1.134 f
  U11777/Y (OAI21X6MTR)                                  0.066      1.199 r
  U1061/Y (AOI21X8MTR)                                   0.073      1.272 f
  U115/Y (OAI21X3MTR)                                    0.077      1.349 r
  U2517/Y (XNOR2X2MTR)                                   0.047      1.396 f
  U2516/Y (NOR2X2MTR)                                    0.055      1.451 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.451 r
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.055


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U7211/Y (AOI21X2MTR)                                   0.090      1.040 r
  U2754/Y (AND2X1MTR)                                    0.099      1.138 r
  U8658/Y (NAND2X2MTR)                                   0.040      1.178 f
  U8640/Y (NAND3X2MTR)                                   0.050      1.229 r
  U9348/Y (NAND3X4MTR)                                   0.085      1.314 f
  U1746/Y (MXI2X6MTR)                                    0.093      1.407 r
  U9317/Y (OAI22X2MTR)                                   0.059      1.466 f
  U0_BANK_TOP/vACC_2_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.054


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U7968/Y (INVX8MTR)                                     0.039      0.393 r
  U10123/Y (NAND2X2MTR)                                  0.048      0.441 f
  U1636/Y (OAI2B1X4MTR)                                  0.035      0.476 r
  U11068/Y (INVX2MTR)                                    0.039      0.515 f
  U1635/Y (CLKNAND2X4MTR)                                0.032      0.547 r
  U7841/Y (NAND2X2MTR)                                   0.050      0.597 f
  U7792/Y (CLKNAND2X4MTR)                                0.058      0.655 r
  U3169/Y (NAND2X2MTR)                                   0.076      0.731 f
  U5432/Y (AOI21X2MTR)                                   0.110      0.841 r
  U5928/Y (OAI21X4MTR)                                   0.065      0.905 f
  U5399/Y (NAND3X4MTR)                                   0.058      0.963 r
  U4867/Y (NAND2X6MTR)                                   0.071      1.034 f
  U1405/Y (AOI21X6MTR)                                   0.074      1.108 r
  U1603/Y (XNOR2X2MTR)                                   0.075      1.183 r
  U8657/Y (NAND2X2MTR)                                   0.066      1.249 f
  U9369/Y (NAND3X4MTR)                                   0.063      1.312 r
  U1808/Y (MXI2X6MTR)                                    0.064      1.376 f
  U11409/Y (OAI22X2MTR)                                  0.061      1.438 r
  U0_BANK_TOP/vACC_0_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.054


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U1099/Y (CLKNAND2X8MTR)                                0.083      0.268 f
  U2182/Y (INVX16MTR)                                    0.055      0.323 r
  U1052/Y (INVX8MTR)                                     0.041      0.364 f
  U4691/Y (NAND2X5MTR)                                   0.047      0.411 r
  U3407/Y (INVX3MTR)                                     0.040      0.451 f
  U12377/CO (ADDFHX4MTR)                                 0.210      0.661 f
  U2089/Y (XNOR2X8MTR)                                   0.077      0.737 f
  U2088/Y (XNOR2X1MTR)                                   0.098      0.835 f
  U5469/Y (OAI21X1MTR)                                   0.090      0.925 r
  U10594/Y (OAI2BB1X2MTR)                                0.068      0.993 f
  U4363/Y (NOR2X2MTR)                                    0.130      1.123 r
  U1115/Y (OAI21X6MTR)                                   0.085      1.208 f
  U1116/Y (AOI21X6MTR)                                   0.074      1.282 r
  U2018/Y (OAI21X4MTR)                                   0.046      1.327 f
  U2466/Y (XNOR2X2MTR)                                   0.067      1.394 f
  U2465/Y (NOR2X2MTR)                                    0.055      1.450 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.450 r
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.054


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U7620/Y (CLKNAND2X4MTR)                                0.069      1.006 f
  U7205/Y (AOI21X2MTR)                                   0.083      1.090 r
  U2739/Y (XNOR2X1MTR)                                   0.085      1.175 r
  U7600/Y (NOR2X2MTR)                                    0.057      1.232 f
  U1670/Y (NOR2X4MTR)                                    0.083      1.315 r
  U12929/Y (MXI2X6MTR)                                   0.070      1.384 f
  U2535/Y (NAND2X2MTR)                                   0.045      1.429 r
  U1504/Y (OAI2BB1X2MTR)                                 0.044      1.473 f
  U0_BANK_TOP/vACC_0_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U7620/Y (CLKNAND2X4MTR)                                0.069      1.006 f
  U7205/Y (AOI21X2MTR)                                   0.083      1.090 r
  U2739/Y (XNOR2X1MTR)                                   0.085      1.175 r
  U7600/Y (NOR2X2MTR)                                    0.057      1.232 f
  U1670/Y (NOR2X4MTR)                                    0.083      1.315 r
  U12929/Y (MXI2X6MTR)                                   0.070      1.384 f
  U2536/Y (NAND2X2MTR)                                   0.045      1.429 r
  U16076/Y (OAI2BB1X2MTR)                                0.044      1.473 f
  U0_BANK_TOP/vACC_2_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U7211/Y (AOI21X2MTR)                                   0.090      1.040 r
  U2754/Y (AND2X1MTR)                                    0.099      1.138 r
  U8658/Y (NAND2X2MTR)                                   0.040      1.178 f
  U8640/Y (NAND3X2MTR)                                   0.050      1.229 r
  U9348/Y (NAND3X4MTR)                                   0.085      1.314 f
  U1746/Y (MXI2X6MTR)                                    0.093      1.407 r
  U11358/Y (OAI22X2MTR)                                  0.059      1.466 f
  U0_BANK_TOP/vACC_3_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U1052/Y (INVX8MTR)                                     0.045      0.345 r
  U4686/Y (NAND2X2MTR)                                   0.058      0.403 f
  U4674/Y (NOR2X2MTR)                                    0.116      0.518 r
  U3942/Y (OAI21X6MTR)                                   0.080      0.598 f
  U9807/Y (AOI21X4MTR)                                   0.105      0.702 r
  U10720/Y (OAI21X2MTR)                                  0.071      0.774 f
  U2493/Y (XNOR2X2MTR)                                   0.058      0.832 r
  U11896/Y (NAND2X2MTR)                                  0.082      0.914 f
  U10577/Y (INVX2MTR)                                    0.068      0.982 r
  U7247/Y (CLKNAND2X4MTR)                                0.050      1.032 f
  U2809/Y (AOI2BB1X2MTR)                                 0.113      1.145 f
  U11746/Y (OAI2B1X4MTR)                                 0.045      1.190 r
  U1839/Y (MXI2X4MTR)                                    0.100      1.289 r
  U8036/Y (NAND3X2MTR)                                   0.092      1.382 f
  U6822/Y (NOR2X1MTR)                                    0.072      1.454 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.454 r
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U7211/Y (AOI21X2MTR)                                   0.090      1.040 r
  U2754/Y (AND2X1MTR)                                    0.099      1.138 r
  U8658/Y (NAND2X2MTR)                                   0.040      1.178 f
  U8640/Y (NAND3X2MTR)                                   0.050      1.229 r
  U9348/Y (NAND3X4MTR)                                   0.085      1.314 f
  U1746/Y (MXI2X6MTR)                                    0.093      1.407 r
  U11346/Y (OAI22X2MTR)                                  0.059      1.466 f
  U0_BANK_TOP/vACC_0_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U7211/Y (AOI21X2MTR)                                   0.090      1.040 r
  U2754/Y (AND2X1MTR)                                    0.099      1.138 r
  U8658/Y (NAND2X2MTR)                                   0.040      1.178 f
  U8640/Y (NAND3X2MTR)                                   0.050      1.229 r
  U9348/Y (NAND3X4MTR)                                   0.085      1.314 f
  U1746/Y (MXI2X6MTR)                                    0.093      1.407 r
  U10197/Y (OAI22X2MTR)                                  0.059      1.466 f
  U0_BANK_TOP/vACC_1_reg_2__6_/D (DFFRHQX4MTR)           0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U7620/Y (CLKNAND2X4MTR)                                0.069      1.006 f
  U7205/Y (AOI21X2MTR)                                   0.083      1.090 r
  U2739/Y (XNOR2X1MTR)                                   0.085      1.175 r
  U7600/Y (NOR2X2MTR)                                    0.057      1.232 f
  U1670/Y (NOR2X4MTR)                                    0.083      1.315 r
  U12929/Y (MXI2X6MTR)                                   0.070      1.384 f
  U2534/Y (NAND2X2MTR)                                   0.045      1.429 r
  U13237/Y (OAI2BB1X2MTR)                                0.044      1.473 f
  U0_BANK_TOP/vACC_3_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U7620/Y (CLKNAND2X4MTR)                                0.069      1.006 f
  U7205/Y (AOI21X2MTR)                                   0.083      1.090 r
  U2739/Y (XNOR2X1MTR)                                   0.085      1.175 r
  U7600/Y (NOR2X2MTR)                                    0.057      1.232 f
  U1670/Y (NOR2X4MTR)                                    0.083      1.315 r
  U12929/Y (MXI2X6MTR)                                   0.070      1.384 f
  U2533/Y (NAND2X2MTR)                                   0.045      1.429 r
  U13238/Y (OAI2BB1X2MTR)                                0.044      1.473 f
  U0_BANK_TOP/vACC_1_reg_0__4_/D (DFFRHQX4MTR)           0.000      1.473 f
  data arrival time                                                 1.473

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.473
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5015/Y (OAI21X3MTR)                                   0.084      0.802 f
  U4981/Y (AOI21X6MTR)                                   0.109      0.911 r
  U1224/Y (OAI21X4MTR)                                   0.066      0.977 f
  U7233/Y (AOI21X2MTR)                                   0.095      1.071 r
  U2417/Y (XNOR2X2MTR)                                   0.090      1.162 r
  U2340/Y (AOI22X4MTR)                                   0.082      1.244 f
  U2413/Y (OAI21X6MTR)                                   0.060      1.304 r
  U2524/Y (MXI2X6MTR)                                    0.072      1.377 f
  U11390/Y (OAI22X2MTR)                                  0.061      1.438 r
  U0_BANK_TOP/vACC_1_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U1183/Y (INVX24MTR)                                    0.051      0.359 r
  U737/Y (INVX14MTR)                                     0.039      0.398 f
  U699/Y (NOR2X4MTR)                                     0.069      0.467 r
  U1227/Y (INVX4MTR)                                     0.046      0.513 f
  U554/Y (NOR2X4MTR)                                     0.059      0.572 r
  U2013/S (ADDHX4MTR)                                    0.089      0.661 r
  U2012/Y (XNOR2X2MTR)                                   0.094      0.755 r
  U16255/Y (XNOR2X2MTR)                                  0.070      0.825 f
  U3869/Y (NOR2X2MTR)                                    0.098      0.923 r
  U2538/Y (OAI21X4MTR)                                   0.088      1.011 f
  U1900/Y (AOI21X8MTR)                                   0.093      1.104 r
  U1899/Y (OAI21X8MTR)                                   0.063      1.167 f
  U13221/Y (AOI21X8MTR)                                  0.100      1.267 r
  U2621/Y (OAI21X4MTR)                                   0.057      1.324 f
  U2620/Y (XNOR2X2MTR)                                   0.070      1.394 f
  U16083/Y (NOR2X2MTR)                                   0.055      1.449 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U235/Y (OAI2BB1X1MTR)                                  0.125      1.129 f
  U4837/Y (AOI2B1X2MTR)                                  0.103      1.231 r
  U5341/Y (NAND3X4MTR)                                   0.081      1.312 f
  U5332/Y (OAI22X2MTR)                                   0.090      1.402 r
  U16108/Y (OAI22X2MTR)                                  0.064      1.466 f
  U0_BANK_TOP/vACC_2_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U6281/Y (NOR2X4MTR)                                    0.084      0.383 r
  U2336/Y (INVX4MTR)                                     0.046      0.429 f
  U7463/Y (NOR2X4MTR)                                    0.068      0.497 r
  U1932/Y (XNOR2X4MTR)                                   0.112      0.609 r
  U1931/Y (XNOR2X2MTR)                                   0.106      0.716 r
  U5481/Y (XNOR2X4MTR)                                   0.118      0.834 r
  U15857/Y (XNOR2X8MTR)                                  0.112      0.945 r
  U2566/Y (XNOR2X8MTR)                                   0.089      1.035 f
  U2564/Y (NOR2X8MTR)                                    0.063      1.098 r
  U5373/Y (OAI21X6MTR)                                   0.069      1.167 f
  U13295/Y (AOI21X8MTR)                                  0.103      1.270 r
  U16253/Y (OAI2B1X4MTR)                                 0.059      1.329 f
  U2358/Y (XNOR2X2MTR)                                   0.065      1.394 f
  U1078/Y (NOR2X2MTR)                                    0.055      1.449 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U235/Y (OAI2BB1X1MTR)                                  0.125      1.129 f
  U4837/Y (AOI2B1X2MTR)                                  0.103      1.231 r
  U5341/Y (NAND3X4MTR)                                   0.081      1.312 f
  U9336/Y (OAI22X2MTR)                                   0.090      1.402 r
  U16107/Y (OAI22X2MTR)                                  0.064      1.466 f
  U0_BANK_TOP/vACC_0_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U12722/Y (BUFX16MTR)                                   0.078      0.369 f
  U1572/Y (INVX16MTR)                                    0.036      0.405 r
  U1812/Y (CLKNAND2X12MTR)                               0.041      0.446 f
  U641/Y (INVX5MTR)                                      0.038      0.484 r
  U9874/Y (NAND2X2MTR)                                   0.047      0.531 f
  U12297/Y (OAI2B1X4MTR)                                 0.044      0.574 r
  U13322/Y (XNOR2X8MTR)                                  0.099      0.673 r
  U13323/Y (XNOR2X8MTR)                                  0.105      0.778 r
  U16153/Y (XNOR2X8MTR)                                  0.101      0.879 r
  U1740/Y (XNOR2X8MTR)                                   0.100      0.980 r
  U1739/Y (XNOR2X8MTR)                                   0.104      1.084 r
  U2471/Y (NAND2X2MTR)                                   0.081      1.164 f
  U2363/Y (OAI21X4MTR)                                   0.061      1.226 r
  U13301/Y (AOI21X8MTR)                                  0.047      1.272 f
  U1983/Y (XNOR2X1MTR)                                   0.109      1.382 f
  U15538/Y (NOR2X2MTR)                                   0.064      1.445 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.445 r
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8105/Y (INVX2MTR)                                     0.058      0.991 r
  U4297/Y (AOI2BB1X2MTR)                                 0.103      1.094 r
  U9470/Y (XNOR2X1MTR)                                   0.081      1.175 r
  U10383/Y (AOI22X2MTR)                                  0.087      1.262 f
  U10300/Y (NAND2BX2MTR)                                 0.062      1.324 r
  U9356/Y (OAI21X4MTR)                                   0.055      1.379 f
  U13227/Y (OAI22X2MTR)                                  0.059      1.438 r
  U0_BANK_TOP/vACC_0_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U771/Y (BUFX16MTR)                                     0.083      0.374 f
  U691/Y (NOR2X6MTR)                                     0.065      0.439 r
  U1567/Y (INVX6MTR)                                     0.045      0.484 f
  U3379/Y (NOR2X8MTR)                                    0.052      0.536 r
  U16176/S (ADDHX4MTR)                                   0.097      0.633 r
  U2360/Y (XNOR2X2MTR)                                   0.100      0.733 r
  U1568/Y (XNOR2X4MTR)                                   0.125      0.859 r
  U1887/Y (NOR2X4MTR)                                    0.048      0.907 f
  U1886/Y (OAI21X4MTR)                                   0.094      1.001 r
  U1507/Y (INVX4MTR)                                     0.036      1.037 f
  U1820/Y (CLKNAND2X4MTR)                                0.040      1.077 r
  U1173/Y (NAND2X6MTR)                                   0.050      1.126 f
  U1172/Y (OAI21X8MTR)                                   0.075      1.202 r
  U13193/Y (AOI21X8MTR)                                  0.058      1.260 f
  U2343/Y (OAI21X2MTR)                                   0.083      1.343 r
  U16276/Y (XNOR2X2MTR)                                  0.050      1.393 f
  U16569/Y (NOR2X2MTR)                                   0.055      1.449 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U6281/Y (NOR2X4MTR)                                    0.084      0.383 r
  U2336/Y (INVX4MTR)                                     0.046      0.429 f
  U7463/Y (NOR2X4MTR)                                    0.068      0.497 r
  U1932/Y (XNOR2X4MTR)                                   0.112      0.609 r
  U1931/Y (XNOR2X2MTR)                                   0.106      0.716 r
  U5481/Y (XNOR2X4MTR)                                   0.118      0.834 r
  U15857/Y (XNOR2X8MTR)                                  0.112      0.945 r
  U314/Y (OAI21X2MTR)                                    0.067      1.013 f
  U5919/Y (OAI2BB1X2MTR)                                 0.075      1.087 r
  U1165/Y (NAND2X6MTR)                                   0.052      1.139 f
  U15893/Y (BUFX2MTR)                                    0.102      1.241 f
  U10429/Y (NAND2X2MTR)                                  0.044      1.285 r
  U11640/Y (XOR2X1MTR)                                   0.062      1.347 r
  U4264/Y (NOR2BX1MTR)                                   0.099      1.446 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.446 r
  data arrival time                                                 1.446

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.446
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U235/Y (OAI2BB1X1MTR)                                  0.125      1.129 f
  U4837/Y (AOI2B1X2MTR)                                  0.103      1.231 r
  U5341/Y (NAND3X4MTR)                                   0.081      1.312 f
  U9336/Y (OAI22X2MTR)                                   0.090      1.402 r
  U1774/Y (OAI22X2MTR)                                   0.064      1.466 f
  U0_BANK_TOP/vACC_3_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.053


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_333_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5900/Y (CLKNAND2X4MTR)                                0.065      1.039 f
  U16172/Y (NAND2X2MTR)                                  0.046      1.085 r
  U5360/Y (NAND3BX2MTR)                                  0.071      1.156 r
  U2744/Y (NOR2X2MTR)                                    0.048      1.205 f
  U5344/Y (OAI2B1X2MTR)                                  0.046      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.088      1.339 f
  U4812/Y (NOR2X1MTR)                                    0.060      1.400 r
  PIM_result_reg_333_/D (DFFRQX2MTR)                     0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_333_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U771/Y (BUFX16MTR)                                     0.083      0.374 f
  U691/Y (NOR2X6MTR)                                     0.065      0.439 r
  U1567/Y (INVX6MTR)                                     0.045      0.484 f
  U3379/Y (NOR2X8MTR)                                    0.052      0.536 r
  U16176/S (ADDHX4MTR)                                   0.097      0.633 r
  U2360/Y (XNOR2X2MTR)                                   0.100      0.733 r
  U1568/Y (XNOR2X4MTR)                                   0.125      0.859 r
  U1887/Y (NOR2X4MTR)                                    0.048      0.907 f
  U1886/Y (OAI21X4MTR)                                   0.094      1.001 r
  U1507/Y (INVX4MTR)                                     0.036      1.037 f
  U1820/Y (CLKNAND2X4MTR)                                0.040      1.077 r
  U1173/Y (NAND2X6MTR)                                   0.050      1.126 f
  U1172/Y (OAI21X8MTR)                                   0.075      1.202 r
  U13193/Y (AOI21X8MTR)                                  0.058      1.260 f
  U2342/Y (OAI21X2MTR)                                   0.083      1.343 r
  U16570/Y (XNOR2X2MTR)                                  0.050      1.393 f
  U16571/Y (NOR2X2MTR)                                   0.055      1.449 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U1582/Y (AOI21X4MTR)                                   0.087      1.036 r
  U2778/Y (INVX1MTR)                                     0.046      1.082 f
  U8675/Y (OAI2BB1X2MTR)                                 0.100      1.182 f
  U2083/Y (OAI211X4MTR)                                  0.053      1.235 r
  U2081/Y (NAND3X6MTR)                                   0.084      1.319 f
  U2487/Y (MXI2X6MTR)                                    0.086      1.405 r
  U11362/Y (OAI2BB2X2MTR)                                0.063      1.469 f
  U0_BANK_TOP/vACC_2_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.469 f
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U235/Y (OAI2BB1X1MTR)                                  0.125      1.129 f
  U4837/Y (AOI2B1X2MTR)                                  0.103      1.231 r
  U5341/Y (NAND3X4MTR)                                   0.081      1.312 f
  U5332/Y (OAI22X2MTR)                                   0.090      1.402 r
  U16106/Y (OAI22X2MTR)                                  0.064      1.466 f
  U0_BANK_TOP/vACC_1_reg_1__7_/D (DFFRHQX4MTR)           0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U771/Y (BUFX16MTR)                                     0.083      0.374 f
  U1701/Y (INVX16MTR)                                    0.040      0.414 r
  U1117/Y (CLKNAND2X16MTR)                               0.038      0.452 f
  U968/Y (NOR2X4MTR)                                     0.064      0.516 r
  U8342/Y (XOR2X2MTR)                                    0.084      0.600 r
  U8990/Y (XOR2X2MTR)                                    0.066      0.666 f
  U1914/Y (BUFX2MTR)                                     0.101      0.767 f
  U7340/Y (OR2X1MTR)                                     0.118      0.884 f
  U16420/Y (OAI2BB1X2MTR)                                0.110      0.994 f
  U1046/Y (NOR2X4MTR)                                    0.087      1.081 r
  U11779/Y (OAI21X6MTR)                                  0.080      1.161 f
  U13308/Y (AOI21X8MTR)                                  0.107      1.268 r
  U1854/Y (OAI21X4MTR)                                   0.058      1.326 f
  U2582/Y (XNOR2X2MTR)                                   0.067      1.393 f
  U1853/Y (NOR2X2MTR)                                    0.055      1.448 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.118      0.118 f
  U2055/Y (BUFX16MTR)                                    0.069      0.186 f
  U14494/Y (NOR2BX4MTR)                                  0.098      0.284 r
  U12789/Y (NAND2X2MTR)                                  0.060      0.344 f
  U5249/Y (OAI21X2MTR)                                   0.044      0.388 r
  U13216/Y (INVX2MTR)                                    0.037      0.425 f
  U12602/Y (NOR2BX4MTR)                                  0.067      0.493 f
  U3338/Y (NAND2X2MTR)                                   0.046      0.539 r
  U572/Y (AND2X4MTR)                                     0.102      0.641 r
  U1726/Y (NAND3X6MTR)                                   0.066      0.707 f
  U4438/Y (INVX2MTR)                                     0.060      0.767 r
  U5458/Y (NOR2X2MTR)                                    0.042      0.809 f
  U370/Y (AOI21X4MTR)                                    0.105      0.914 r
  U8157/Y (OAI21X6MTR)                                   0.078      0.992 f
  U8769/Y (AOI2B1X2MTR)                                  0.092      1.084 r
  U8114/Y (XNOR2X1MTR)                                   0.101      1.185 r
  U1826/Y (OAI2B1X4MTR)                                  0.082      1.266 f
  U4826/Y (NOR2X2MTR)                                    0.093      1.359 r
  U2673/Y (OAI22X1MTR)                                   0.082      1.441 f
  U0_BANK_TOP/vACC_1_reg_5__9_/D (DFFRHQX2MTR)           0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U7631/Y (NAND2X6MTR)                                   0.076      1.016 f
  U2331/Y (AND2X2MTR)                                    0.095      1.112 f
  U8052/Y (AOI2B1X2MTR)                                  0.072      1.184 r
  U9406/Y (NAND3X4MTR)                                   0.086      1.270 f
  U8636/Y (NAND2X2MTR)                                   0.064      1.334 r
  U11423/Y (CLKNAND2X4MTR)                               0.054      1.387 f
  U10198/Y (NAND2X2MTR)                                  0.041      1.428 r
  U11340/Y (OAI2BB1X2MTR)                                0.044      1.472 f
  U0_BANK_TOP/vACC_0_reg_6__2_/D (DFFRHQX4MTR)           0.000      1.472 f
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U771/Y (BUFX16MTR)                                     0.083      0.374 f
  U1701/Y (INVX16MTR)                                    0.040      0.414 r
  U1117/Y (CLKNAND2X16MTR)                               0.038      0.452 f
  U968/Y (NOR2X4MTR)                                     0.064      0.516 r
  U8342/Y (XOR2X2MTR)                                    0.084      0.600 r
  U8990/Y (XOR2X2MTR)                                    0.066      0.666 f
  U1914/Y (BUFX2MTR)                                     0.101      0.767 f
  U7340/Y (OR2X1MTR)                                     0.118      0.884 f
  U16420/Y (OAI2BB1X2MTR)                                0.110      0.994 f
  U1046/Y (NOR2X4MTR)                                    0.087      1.081 r
  U11779/Y (OAI21X6MTR)                                  0.080      1.161 f
  U13308/Y (AOI21X8MTR)                                  0.107      1.268 r
  U13192/Y (OAI21BX4MTR)                                 0.062      1.329 f
  U1895/Y (XNOR2X2MTR)                                   0.065      1.394 f
  U5345/Y (NOR2X1MTR)                                    0.054      1.448 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_28_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U9357/Y (OAI21BX2MTR)                                  0.068      1.329 r
  U9332/Y (AOI21X2MTR)                                   0.054      1.383 f
  U11365/Y (NOR2X1MTR)                                   0.064      1.447 r
  PIM_result_reg_28_/D (DFFRHQX4MTR)                     0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_28_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U9357/Y (OAI21BX2MTR)                                  0.068      1.329 r
  U9332/Y (AOI21X2MTR)                                   0.054      1.383 f
  U11426/Y (NOR2X1MTR)                                   0.064      1.447 r
  PIM_result_reg_156_/D (DFFRHQX4MTR)                    0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_156_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_284_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U9357/Y (OAI21BX2MTR)                                  0.068      1.329 r
  U9332/Y (AOI21X2MTR)                                   0.054      1.383 f
  U11395/Y (NOR2X1MTR)                                   0.064      1.447 r
  PIM_result_reg_284_/D (DFFRHQX4MTR)                    0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_284_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_412_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U9357/Y (OAI21BX2MTR)                                  0.068      1.329 r
  U9332/Y (AOI21X2MTR)                                   0.054      1.383 f
  U11380/Y (NOR2X1MTR)                                   0.064      1.447 r
  PIM_result_reg_412_/D (DFFRHQX4MTR)                    0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_412_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8757/Y (CLKNAND2X4MTR)                                0.052      0.985 r
  U6842/Y (NAND2X6MTR)                                   0.060      1.045 f
  U1366/Y (OAI2BB1X4MTR)                                 0.094      1.139 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.217 f
  U2604/Y (OAI211X8MTR)                                  0.099      1.316 r
  U2603/Y (OAI2B1X8MTR)                                  0.062      1.379 f
  U12942/Y (OAI22X2MTR)                                  0.059      1.438 r
  U0_BANK_TOP/vACC_1_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U1052/Y (INVX8MTR)                                     0.045      0.345 r
  U4686/Y (NAND2X2MTR)                                   0.058      0.403 f
  U4674/Y (NOR2X2MTR)                                    0.116      0.518 r
  U3942/Y (OAI21X6MTR)                                   0.080      0.598 f
  U9807/Y (AOI21X4MTR)                                   0.105      0.702 r
  U10720/Y (OAI21X2MTR)                                  0.071      0.774 f
  U2493/Y (XNOR2X2MTR)                                   0.058      0.832 r
  U11896/Y (NAND2X2MTR)                                  0.082      0.914 f
  U10577/Y (INVX2MTR)                                    0.068      0.982 r
  U7247/Y (CLKNAND2X4MTR)                                0.050      1.032 f
  U2809/Y (AOI2BB1X2MTR)                                 0.113      1.145 f
  U11746/Y (OAI2B1X4MTR)                                 0.045      1.190 r
  U1839/Y (MXI2X4MTR)                                    0.100      1.289 r
  U1840/Y (INVX4MTR)                                     0.038      1.327 f
  U11599/Y (NAND2BX4MTR)                                 0.037      1.364 r
  U10320/Y (NOR2X2MTR)                                   0.033      1.398 f
  U1805/Y (NOR2X2MTR)                                    0.051      1.448 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U1582/Y (AOI21X4MTR)                                   0.087      1.036 r
  U2778/Y (INVX1MTR)                                     0.046      1.082 f
  U8675/Y (OAI2BB1X2MTR)                                 0.100      1.182 f
  U2083/Y (OAI211X4MTR)                                  0.053      1.235 r
  U2081/Y (NAND3X6MTR)                                   0.084      1.319 f
  U2487/Y (MXI2X6MTR)                                    0.086      1.405 r
  U11356/Y (OAI2BB2X2MTR)                                0.063      1.469 f
  U0_BANK_TOP/vACC_1_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.469 f
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8757/Y (CLKNAND2X4MTR)                                0.052      0.985 r
  U6842/Y (NAND2X6MTR)                                   0.060      1.045 f
  U1366/Y (OAI2BB1X4MTR)                                 0.094      1.139 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.217 f
  U2604/Y (OAI211X8MTR)                                  0.099      1.316 r
  U2603/Y (OAI2B1X8MTR)                                  0.062      1.379 f
  U12943/Y (OAI22X2MTR)                                  0.059      1.438 r
  U0_BANK_TOP/vACC_2_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U996/Y (CLKNAND2X4MTR)                                 0.059      1.196 f
  U995/Y (NAND3X4MTR)                                    0.056      1.252 r
  U2707/Y (CLKAND2X2MTR)                                 0.102      1.355 r
  U101/Y (NOR2X2MTR)                                     0.043      1.397 f
  U11438/Y (NOR2X1MTR)                                   0.051      1.448 r
  PIM_result_reg_12_/D (DFFRHQX4MTR)                     0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_12_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U996/Y (CLKNAND2X4MTR)                                 0.059      1.196 f
  U995/Y (NAND3X4MTR)                                    0.056      1.252 r
  U2707/Y (CLKAND2X2MTR)                                 0.102      1.355 r
  U101/Y (NOR2X2MTR)                                     0.043      1.397 f
  U11440/Y (NOR2X1MTR)                                   0.051      1.448 r
  PIM_result_reg_140_/D (DFFRHQX4MTR)                    0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_140_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_268_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U996/Y (CLKNAND2X4MTR)                                 0.059      1.196 f
  U995/Y (NAND3X4MTR)                                    0.056      1.252 r
  U2707/Y (CLKAND2X2MTR)                                 0.102      1.355 r
  U101/Y (NOR2X2MTR)                                     0.043      1.397 f
  U10284/Y (NOR2X1MTR)                                   0.051      1.448 r
  PIM_result_reg_268_/D (DFFRHQX4MTR)                    0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_268_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U1167/Y (CLKNAND2X16MTR)                               0.056      0.300 f
  U766/Y (INVX14MTR)                                     0.051      0.351 r
  U4681/Y (NAND2X6MTR)                                   0.056      0.407 f
  U661/Y (NOR2X4MTR)                                     0.073      0.480 r
  U1072/Y (OAI21X1MTR)                                   0.073      0.553 f
  U9897/Y (OAI2BB1X2MTR)                                 0.066      0.619 r
  U1823/Y (XNOR2X2MTR)                                   0.080      0.699 r
  U470/Y (XNOR2X2MTR)                                    0.117      0.817 r
  U408/Y (INVX2MTR)                                      0.076      0.893 f
  U1229/Y (CLKNAND2X4MTR)                                0.041      0.933 r
  U11909/Y (NAND2X2MTR)                                  0.043      0.976 f
  U5430/Y (XNOR2X2MTR)                                   0.083      1.060 f
  U5904/Y (NOR2X2MTR)                                    0.102      1.162 r
  U5371/Y (INVX2MTR)                                     0.052      1.213 f
  U10423/Y (NAND2X2MTR)                                  0.039      1.252 r
  U11603/Y (XOR2X1MTR)                                   0.106      1.358 r
  U16617/Y (NOR2BX4MTR)                                  0.099      1.457 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX8MTR)
                                                         0.000      1.457 r
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5015/Y (OAI21X3MTR)                                   0.084      0.802 f
  U4981/Y (AOI21X6MTR)                                   0.109      0.911 r
  U1224/Y (OAI21X4MTR)                                   0.066      0.977 f
  U7233/Y (AOI21X2MTR)                                   0.095      1.071 r
  U2417/Y (XNOR2X2MTR)                                   0.090      1.162 r
  U2340/Y (AOI22X4MTR)                                   0.082      1.244 f
  U2413/Y (OAI21X6MTR)                                   0.060      1.304 r
  U2524/Y (MXI2X6MTR)                                    0.072      1.377 f
  U8006/Y (OAI22X2MTR)                                   0.061      1.438 r
  U0_BANK_TOP/vACC_2_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U771/Y (BUFX16MTR)                                     0.083      0.374 f
  U691/Y (NOR2X6MTR)                                     0.065      0.439 r
  U1567/Y (INVX6MTR)                                     0.045      0.484 f
  U3379/Y (NOR2X8MTR)                                    0.052      0.536 r
  U16176/S (ADDHX4MTR)                                   0.097      0.633 r
  U2360/Y (XNOR2X2MTR)                                   0.100      0.733 r
  U1568/Y (XNOR2X4MTR)                                   0.125      0.859 r
  U1887/Y (NOR2X4MTR)                                    0.048      0.907 f
  U1886/Y (OAI21X4MTR)                                   0.094      1.001 r
  U1507/Y (INVX4MTR)                                     0.036      1.037 f
  U1820/Y (CLKNAND2X4MTR)                                0.040      1.077 r
  U1173/Y (NAND2X6MTR)                                   0.050      1.126 f
  U1172/Y (OAI21X8MTR)                                   0.075      1.202 r
  U13193/Y (AOI21X8MTR)                                  0.058      1.260 f
  U2341/Y (OAI21BX2MTR)                                  0.083      1.342 r
  U1170/Y (XNOR2X2MTR)                                   0.050      1.392 f
  U1169/Y (NOR2X2MTR)                                    0.055      1.448 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U1496/Y (CLKNAND2X4MTR)                                0.041      1.040 f
  U2600/Y (CLKNAND2X4MTR)                                0.032      1.072 r
  U1678/Y (XNOR2X2MTR)                                   0.072      1.144 r
  U10325/Y (OAI2B2X4MTR)                                 0.080      1.224 f
  U1375/Y (NOR3X4MTR)                                    0.113      1.337 r
  U9321/Y (NOR2X4MTR)                                    0.050      1.387 f
  U11373/Y (NAND2X2MTR)                                  0.041      1.428 r
  U1358/Y (OAI2BB1X2MTR)                                 0.044      1.472 f
  U0_BANK_TOP/vACC_1_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.472 f
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U1496/Y (CLKNAND2X4MTR)                                0.041      1.040 f
  U2600/Y (CLKNAND2X4MTR)                                0.032      1.072 r
  U1678/Y (XNOR2X2MTR)                                   0.072      1.144 r
  U10325/Y (OAI2B2X4MTR)                                 0.080      1.224 f
  U1375/Y (NOR3X4MTR)                                    0.113      1.337 r
  U9321/Y (NOR2X4MTR)                                    0.050      1.387 f
  U10219/Y (NAND2X2MTR)                                  0.041      1.428 r
  U1357/Y (OAI2BB1X2MTR)                                 0.044      1.472 f
  U0_BANK_TOP/vACC_3_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.472 f
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U7220/Y (NAND2BX2MTR)                                  0.050      1.070 r
  U6835/Y (INVX1MTR)                                     0.036      1.106 f
  U10376/Y (OAI2BB1X2MTR)                                0.089      1.195 f
  U1381/Y (CLKNAND2X4MTR)                                0.040      1.235 r
  U1370/Y (NAND3X4MTR)                                   0.081      1.316 f
  U1369/Y (OAI21X6MTR)                                   0.089      1.405 r
  U12925/Y (OAI22X2MTR)                                  0.056      1.461 f
  U0_BANK_TOP/vACC_1_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U1496/Y (CLKNAND2X4MTR)                                0.041      1.040 f
  U2600/Y (CLKNAND2X4MTR)                                0.032      1.072 r
  U1678/Y (XNOR2X2MTR)                                   0.072      1.144 r
  U10325/Y (OAI2B2X4MTR)                                 0.080      1.224 f
  U1375/Y (NOR3X4MTR)                                    0.113      1.337 r
  U9321/Y (NOR2X4MTR)                                    0.050      1.387 f
  U11382/Y (NAND2X2MTR)                                  0.041      1.428 r
  U1260/Y (OAI2BB1X2MTR)                                 0.044      1.472 f
  U0_BANK_TOP/vACC_0_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.472 f
  data arrival time                                                 1.472

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.472
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.052


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U7549/Y (INVX4MTR)                                     0.049      0.401 r
  U6745/Y (NAND2X2MTR)                                   0.073      0.474 f
  U1977/Y (AOI21X8MTR)                                   0.076      0.550 r
  U1978/Y (NOR2X4MTR)                                    0.041      0.591 f
  U7806/Y (NAND3X4MTR)                                   0.047      0.638 r
  U7384/Y (INVX2MTR)                                     0.036      0.674 f
  U8915/Y (CLKNAND2X4MTR)                                0.040      0.714 r
  U8887/Y (AND2X4MTR)                                    0.098      0.812 r
  U8169/Y (NAND3X4MTR)                                   0.050      0.862 f
  U7660/Y (CLKNAND2X4MTR)                                0.048      0.909 r
  U2887/Y (CLKNAND2X4MTR)                                0.055      0.964 f
  U7631/Y (NAND2X6MTR)                                   0.061      1.025 r
  U7618/Y (MXI2X1MTR)                                    0.082      1.106 r
  U8721/Y (NAND2X2MTR)                                   0.065      1.171 f
  U2560/Y (OAI22X4MTR)                                   0.064      1.235 r
  U9340/Y (NOR2X4MTR)                                    0.054      1.289 f
  U1756/Y (OAI22X8MTR)                                   0.060      1.349 r
  U1861/Y (NAND2X2MTR)                                   0.055      1.404 f
  U11360/Y (OAI21X2MTR)                                  0.039      1.443 r
  U0_BANK_TOP/vACC_0_reg_6__3_/D (DFFRHQX4MTR)           0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_396_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U996/Y (CLKNAND2X4MTR)                                 0.059      1.196 f
  U995/Y (NAND3X4MTR)                                    0.056      1.252 r
  U2707/Y (CLKAND2X2MTR)                                 0.102      1.355 r
  U101/Y (NOR2X2MTR)                                     0.043      1.397 f
  U2686/Y (NOR2X1MTR)                                    0.051      1.448 r
  PIM_result_reg_396_/D (DFFRHQX4MTR)                    0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_396_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U7968/Y (INVX8MTR)                                     0.039      0.393 r
  U10123/Y (NAND2X2MTR)                                  0.048      0.441 f
  U1636/Y (OAI2B1X4MTR)                                  0.035      0.476 r
  U11068/Y (INVX2MTR)                                    0.039      0.515 f
  U1635/Y (CLKNAND2X4MTR)                                0.032      0.547 r
  U7841/Y (NAND2X2MTR)                                   0.050      0.597 f
  U7792/Y (CLKNAND2X4MTR)                                0.058      0.655 r
  U3169/Y (NAND2X2MTR)                                   0.076      0.731 f
  U5432/Y (AOI21X2MTR)                                   0.110      0.841 r
  U5928/Y (OAI21X4MTR)                                   0.065      0.905 f
  U5399/Y (NAND3X4MTR)                                   0.058      0.963 r
  U4867/Y (NAND2X6MTR)                                   0.071      1.034 f
  U1405/Y (AOI21X6MTR)                                   0.074      1.108 r
  U1603/Y (XNOR2X2MTR)                                   0.075      1.183 r
  U8657/Y (NAND2X2MTR)                                   0.066      1.249 f
  U9369/Y (NAND3X4MTR)                                   0.063      1.312 r
  U1808/Y (MXI2X6MTR)                                    0.064      1.376 f
  U11419/Y (OAI22X2MTR)                                  0.061      1.438 r
  U0_BANK_TOP/vACC_2_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8105/Y (INVX2MTR)                                     0.058      0.991 r
  U4297/Y (AOI2BB1X2MTR)                                 0.103      1.094 r
  U9470/Y (XNOR2X1MTR)                                   0.081      1.175 r
  U10383/Y (AOI22X2MTR)                                  0.087      1.262 f
  U10300/Y (NAND2BX2MTR)                                 0.062      1.324 r
  U9356/Y (OAI21X4MTR)                                   0.055      1.379 f
  U11445/Y (OAI22X2MTR)                                  0.059      1.438 r
  U0_BANK_TOP/vACC_2_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U1866/Y (CLKNAND2X4MTR)                                0.038      1.057 r
  U9463/Y (AOI21X2MTR)                                   0.045      1.102 f
  U10373/Y (AOI21X2MTR)                                  0.082      1.183 r
  U1610/Y (OAI2BB1X4MTR)                                 0.056      1.240 f
  U11569/Y (NOR2X4MTR)                                   0.069      1.309 r
  U74/Y (BUFX4MTR)                                       0.093      1.401 r
  U15180/Y (OAI2BB2X2MTR)                                0.050      1.452 f
  U0_BANK_TOP/vACC_0_reg_7__12_/D (DFFRHQX2MTR)          0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8757/Y (CLKNAND2X4MTR)                                0.052      0.985 r
  U6842/Y (NAND2X6MTR)                                   0.060      1.045 f
  U1366/Y (OAI2BB1X4MTR)                                 0.094      1.139 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.217 f
  U2604/Y (OAI211X8MTR)                                  0.099      1.316 r
  U2603/Y (OAI2B1X8MTR)                                  0.062      1.379 f
  U12945/Y (OAI22X2MTR)                                  0.059      1.438 r
  U0_BANK_TOP/vACC_3_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8757/Y (CLKNAND2X4MTR)                                0.052      0.985 r
  U6842/Y (NAND2X6MTR)                                   0.060      1.045 f
  U1366/Y (OAI2BB1X4MTR)                                 0.094      1.139 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.217 f
  U2604/Y (OAI211X8MTR)                                  0.099      1.316 r
  U2603/Y (OAI2B1X8MTR)                                  0.062      1.379 f
  U12944/Y (OAI22X2MTR)                                  0.059      1.438 r
  U0_BANK_TOP/vACC_0_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U1183/Y (INVX24MTR)                                    0.051      0.359 r
  U737/Y (INVX14MTR)                                     0.039      0.398 f
  U699/Y (NOR2X4MTR)                                     0.069      0.467 r
  U1227/Y (INVX4MTR)                                     0.046      0.513 f
  U554/Y (NOR2X4MTR)                                     0.059      0.572 r
  U2013/S (ADDHX4MTR)                                    0.089      0.661 r
  U2012/Y (XNOR2X2MTR)                                   0.094      0.755 r
  U16255/Y (XNOR2X2MTR)                                  0.070      0.825 f
  U3869/Y (NOR2X2MTR)                                    0.098      0.923 r
  U2538/Y (OAI21X4MTR)                                   0.088      1.011 f
  U1900/Y (AOI21X8MTR)                                   0.093      1.104 r
  U1899/Y (OAI21X8MTR)                                   0.063      1.167 f
  U13221/Y (AOI21X8MTR)                                  0.100      1.267 r
  U2602/Y (OAI21X4MTR)                                   0.057      1.324 f
  U2622/Y (XNOR2X2MTR)                                   0.068      1.392 f
  U16082/Y (NOR2X2MTR)                                   0.055      1.447 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8105/Y (INVX2MTR)                                     0.058      0.991 r
  U4297/Y (AOI2BB1X2MTR)                                 0.103      1.094 r
  U9470/Y (XNOR2X1MTR)                                   0.081      1.175 r
  U10383/Y (AOI22X2MTR)                                  0.087      1.262 f
  U10300/Y (NAND2BX2MTR)                                 0.062      1.324 r
  U9356/Y (OAI21X4MTR)                                   0.055      1.379 f
  U10240/Y (OAI22X2MTR)                                  0.059      1.438 r
  U0_BANK_TOP/vACC_1_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_70_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U6847/Y (CLKNAND2X4MTR)                                0.071      1.044 f
  U5883/Y (INVX2MTR)                                     0.059      1.103 r
  U11694/Y (NAND2X2MTR)                                  0.045      1.148 f
  U9445/Y (NAND4BX2MTR)                                  0.051      1.199 r
  U11608/Y (NOR2X2MTR)                                   0.034      1.233 f
  U5340/Y (AND3X2MTR)                                    0.119      1.352 f
  U15691/Y (NOR2X1MTR)                                   0.049      1.401 r
  PIM_result_reg_70_/D (DFFRQX2MTR)                      0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_70_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_198_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U6847/Y (CLKNAND2X4MTR)                                0.071      1.044 f
  U5883/Y (INVX2MTR)                                     0.059      1.103 r
  U11694/Y (NAND2X2MTR)                                  0.045      1.148 f
  U9445/Y (NAND4BX2MTR)                                  0.051      1.199 r
  U11608/Y (NOR2X2MTR)                                   0.034      1.233 f
  U5340/Y (AND3X2MTR)                                    0.119      1.352 f
  U15657/Y (NOR2X1MTR)                                   0.049      1.401 r
  PIM_result_reg_198_/D (DFFRQX2MTR)                     0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_198_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_454_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U6847/Y (CLKNAND2X4MTR)                                0.071      1.044 f
  U5883/Y (INVX2MTR)                                     0.059      1.103 r
  U11694/Y (NAND2X2MTR)                                  0.045      1.148 f
  U9445/Y (NAND4BX2MTR)                                  0.051      1.199 r
  U11608/Y (NOR2X2MTR)                                   0.034      1.233 f
  U5340/Y (AND3X2MTR)                                    0.119      1.352 f
  U15587/Y (NOR2X1MTR)                                   0.049      1.401 r
  PIM_result_reg_454_/D (DFFRQX2MTR)                     0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_454_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5015/Y (OAI21X3MTR)                                   0.084      0.802 f
  U4981/Y (AOI21X6MTR)                                   0.109      0.911 r
  U1224/Y (OAI21X4MTR)                                   0.066      0.977 f
  U7233/Y (AOI21X2MTR)                                   0.095      1.071 r
  U2417/Y (XNOR2X2MTR)                                   0.090      1.162 r
  U2340/Y (AOI22X4MTR)                                   0.082      1.244 f
  U2413/Y (OAI21X6MTR)                                   0.060      1.304 r
  U2524/Y (MXI2X6MTR)                                    0.072      1.377 f
  U11388/Y (OAI22X2MTR)                                  0.061      1.438 r
  U0_BANK_TOP/vACC_0_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5015/Y (OAI21X3MTR)                                   0.084      0.802 f
  U4981/Y (AOI21X6MTR)                                   0.109      0.911 r
  U1224/Y (OAI21X4MTR)                                   0.066      0.977 f
  U7233/Y (AOI21X2MTR)                                   0.095      1.071 r
  U2417/Y (XNOR2X2MTR)                                   0.090      1.162 r
  U2340/Y (AOI22X4MTR)                                   0.082      1.244 f
  U2413/Y (OAI21X6MTR)                                   0.060      1.304 r
  U2524/Y (MXI2X6MTR)                                    0.072      1.377 f
  U11387/Y (OAI22X2MTR)                                  0.061      1.438 r
  U0_BANK_TOP/vACC_3_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U1622/Y (OAI2BB1X4MTR)                                 0.090      1.066 f
  U10491/Y (XOR2X1MTR)                                   0.072      1.138 f
  U2390/Y (OAI2BB1X4MTR)                                 0.101      1.239 f
  U1438/Y (OAI21BX4MTR)                                  0.073      1.312 r
  U1437/Y (OAI2B1X4MTR)                                  0.067      1.379 f
  U9297/Y (NAND2X2MTR)                                   0.049      1.427 r
  U13014/Y (OAI2BB1X2MTR)                                0.044      1.471 f
  U0_BANK_TOP/vACC_0_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.471 f
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U1866/Y (CLKNAND2X4MTR)                                0.038      1.057 r
  U9463/Y (AOI21X2MTR)                                   0.045      1.102 f
  U10373/Y (AOI21X2MTR)                                  0.082      1.183 r
  U1610/Y (OAI2BB1X4MTR)                                 0.056      1.240 f
  U11569/Y (NOR2X4MTR)                                   0.069      1.309 r
  U74/Y (BUFX4MTR)                                       0.093      1.401 r
  U11437/Y (OAI21BX2MTR)                                 0.051      1.453 f
  U0_BANK_TOP/vACC_2_reg_7__4_/D (DFFRHQX2MTR)           0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__4_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_267_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U996/Y (CLKNAND2X4MTR)                                 0.059      1.196 f
  U995/Y (NAND3X4MTR)                                    0.056      1.252 r
  U9412/Y (INVX2MTR)                                     0.033      1.285 f
  U7596/Y (NOR2X2MTR)                                    0.062      1.347 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.396 f
  U10247/Y (NOR2X1MTR)                                   0.052      1.447 r
  PIM_result_reg_267_/D (DFFRHQX4MTR)                    0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_267_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U1255/Y (CLKNAND2X4MTR)                                0.044      0.773 r
  U2436/Y (NAND2X6MTR)                                   0.038      0.811 f
  U8151/Y (NAND2X2MTR)                                   0.040      0.851 r
  U1254/Y (CLKNAND2X4MTR)                                0.045      0.896 f
  U1987/Y (INVX4MTR)                                     0.042      0.938 r
  U1985/Y (CLKNAND2X8MTR)                                0.051      0.989 f
  U329/Y (INVX8MTR)                                      0.045      1.033 r
  U8048/Y (OAI21X4MTR)                                   0.044      1.077 f
  U8652/Y (XNOR2X2MTR)                                   0.064      1.141 f
  U225/Y (NOR2X1MTR)                                     0.080      1.221 r
  U10282/Y (NOR2X4MTR)                                   0.048      1.269 f
  U10245/Y (OAI22X4MTR)                                  0.077      1.346 r
  U11431/Y (NAND2X2MTR)                                  0.059      1.405 f
  U17774/Y (OAI2BB1X2MTR)                                0.046      1.451 r
  U0_BANK_TOP/vACC_2_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.451 r
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U7968/Y (INVX8MTR)                                     0.039      0.393 r
  U10123/Y (NAND2X2MTR)                                  0.048      0.441 f
  U1636/Y (OAI2B1X4MTR)                                  0.035      0.476 r
  U11068/Y (INVX2MTR)                                    0.039      0.515 f
  U1635/Y (CLKNAND2X4MTR)                                0.032      0.547 r
  U7841/Y (NAND2X2MTR)                                   0.050      0.597 f
  U7792/Y (CLKNAND2X4MTR)                                0.058      0.655 r
  U3169/Y (NAND2X2MTR)                                   0.076      0.731 f
  U5432/Y (AOI21X2MTR)                                   0.110      0.841 r
  U5928/Y (OAI21X4MTR)                                   0.065      0.905 f
  U5399/Y (NAND3X4MTR)                                   0.058      0.963 r
  U4867/Y (NAND2X6MTR)                                   0.071      1.034 f
  U1405/Y (AOI21X6MTR)                                   0.074      1.108 r
  U1603/Y (XNOR2X2MTR)                                   0.075      1.183 r
  U8657/Y (NAND2X2MTR)                                   0.066      1.249 f
  U9369/Y (NAND3X4MTR)                                   0.063      1.312 r
  U1808/Y (MXI2X6MTR)                                    0.064      1.376 f
  U11411/Y (OAI22X2MTR)                                  0.061      1.438 r
  U0_BANK_TOP/vACC_3_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U996/Y (CLKNAND2X4MTR)                                 0.059      1.196 f
  U995/Y (NAND3X4MTR)                                    0.056      1.252 r
  U9412/Y (INVX2MTR)                                     0.033      1.285 f
  U7596/Y (NOR2X2MTR)                                    0.062      1.347 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.396 f
  U11456/Y (NOR2X1MTR)                                   0.052      1.447 r
  PIM_result_reg_11_/D (DFFRHQX4MTR)                     0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_11_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U7968/Y (INVX8MTR)                                     0.039      0.393 r
  U10123/Y (NAND2X2MTR)                                  0.048      0.441 f
  U1636/Y (OAI2B1X4MTR)                                  0.035      0.476 r
  U11068/Y (INVX2MTR)                                    0.039      0.515 f
  U1635/Y (CLKNAND2X4MTR)                                0.032      0.547 r
  U7841/Y (NAND2X2MTR)                                   0.050      0.597 f
  U7792/Y (CLKNAND2X4MTR)                                0.058      0.655 r
  U3169/Y (NAND2X2MTR)                                   0.076      0.731 f
  U5432/Y (AOI21X2MTR)                                   0.110      0.841 r
  U5928/Y (OAI21X4MTR)                                   0.065      0.905 f
  U5399/Y (NAND3X4MTR)                                   0.058      0.963 r
  U4867/Y (NAND2X6MTR)                                   0.071      1.034 f
  U1405/Y (AOI21X6MTR)                                   0.074      1.108 r
  U1603/Y (XNOR2X2MTR)                                   0.075      1.183 r
  U8657/Y (NAND2X2MTR)                                   0.066      1.249 f
  U9369/Y (NAND3X4MTR)                                   0.063      1.312 r
  U1808/Y (MXI2X6MTR)                                    0.064      1.376 f
  U10220/Y (OAI22X2MTR)                                  0.061      1.438 r
  U0_BANK_TOP/vACC_1_reg_2__2_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U996/Y (CLKNAND2X4MTR)                                 0.059      1.196 f
  U995/Y (NAND3X4MTR)                                    0.056      1.252 r
  U9412/Y (INVX2MTR)                                     0.033      1.285 f
  U7596/Y (NOR2X2MTR)                                    0.062      1.347 r
  U6807/Y (NOR2X2MTR)                                    0.049      1.396 f
  U11455/Y (NOR2X1MTR)                                   0.052      1.447 r
  PIM_result_reg_139_/D (DFFRHQX4MTR)                    0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_139_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U1622/Y (OAI2BB1X4MTR)                                 0.090      1.066 f
  U10491/Y (XOR2X1MTR)                                   0.072      1.138 f
  U2390/Y (OAI2BB1X4MTR)                                 0.101      1.239 f
  U1438/Y (OAI21BX4MTR)                                  0.073      1.312 r
  U1437/Y (OAI2B1X4MTR)                                  0.067      1.379 f
  U11347/Y (NAND2X2MTR)                                  0.049      1.427 r
  U13242/Y (OAI2BB1X2MTR)                                0.044      1.471 f
  U0_BANK_TOP/vACC_1_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.471 f
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U1622/Y (OAI2BB1X4MTR)                                 0.090      1.066 f
  U10491/Y (XOR2X1MTR)                                   0.072      1.138 f
  U2390/Y (OAI2BB1X4MTR)                                 0.101      1.239 f
  U1438/Y (OAI21BX4MTR)                                  0.073      1.312 r
  U1437/Y (OAI2B1X4MTR)                                  0.067      1.379 f
  U9293/Y (NAND2X2MTR)                                   0.049      1.427 r
  U13013/Y (OAI2BB1X2MTR)                                0.044      1.471 f
  U0_BANK_TOP/vACC_3_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.471 f
  data arrival time                                                 1.471

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.471
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U9113/Y (NAND2X2MTR)                                   0.037      0.468 f
  U7844/Y (NAND3X2MTR)                                   0.047      0.515 r
  U7027/Y (AND2X4MTR)                                    0.111      0.626 r
  U3209/Y (NAND2X3MTR)                                   0.061      0.687 f
  U2267/Y (INVX4MTR)                                     0.043      0.730 r
  U8900/Y (NAND2X2MTR)                                   0.040      0.770 f
  U8861/Y (NAND2X2MTR)                                   0.063      0.833 r
  U3836/Y (AOI21X4MTR)                                   0.069      0.902 f
  U4361/Y (OAI21X2MTR)                                   0.094      0.995 r
  U9546/Y (INVX2MTR)                                     0.048      1.043 f
  U2825/Y (OAI21X2MTR)                                   0.073      1.116 r
  U4862/Y (AOI2BB1X2MTR)                                 0.042      1.158 f
  U8689/Y (OAI211X2MTR)                                  0.048      1.206 r
  U9370/Y (NAND3X4MTR)                                   0.108      1.314 f
  U11500/Y (OAI22X4MTR)                                  0.088      1.402 r
  U13286/Y (OAI22X2MTR)                                  0.062      1.464 f
  U0_BANK_TOP/vACC_2_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.464 f
  data arrival time                                                 1.464

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.464
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_395_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U996/Y (CLKNAND2X4MTR)                                 0.059      1.196 f
  U995/Y (NAND3X4MTR)                                    0.056      1.252 r
  U9412/Y (INVX2MTR)                                     0.033      1.285 f
  U7596/Y (NOR2X2MTR)                                    0.062      1.347 r
  U3691/Y (OAI2BB1X1MTR)                                 0.103      1.450 r
  PIM_result_reg_395_/D (DFFRHQX4MTR)                    0.000      1.450 r
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_395_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8105/Y (INVX2MTR)                                     0.058      0.991 r
  U4297/Y (AOI2BB1X2MTR)                                 0.103      1.094 r
  U9470/Y (XNOR2X1MTR)                                   0.081      1.175 r
  U10383/Y (AOI22X2MTR)                                  0.087      1.262 f
  U10300/Y (NAND2BX2MTR)                                 0.062      1.324 r
  U9356/Y (OAI21X4MTR)                                   0.055      1.379 f
  U17528/Y (OAI22X2MTR)                                  0.059      1.438 r
  U0_BANK_TOP/vACC_3_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U1183/Y (INVX24MTR)                                    0.051      0.359 r
  U737/Y (INVX14MTR)                                     0.039      0.398 f
  U644/Y (NOR2X6MTR)                                     0.056      0.454 r
  U9997/Y (INVX2MTR)                                     0.037      0.491 f
  U6170/Y (NOR2X1MTR)                                    0.069      0.560 r
  U10893/S (ADDHX2MTR)                                   0.105      0.665 r
  U2351/Y (XNOR2X2MTR)                                   0.108      0.772 r
  U10721/Y (XNOR2X2MTR)                                  0.116      0.888 r
  U1734/Y (NOR2X4MTR)                                    0.052      0.940 f
  U1860/Y (OAI21X4MTR)                                   0.103      1.043 r
  U1859/Y (AOI21X6MTR)                                   0.070      1.113 f
  U13318/Y (OAI21X6MTR)                                  0.084      1.198 r
  U1198/Y (AOI21X8MTR)                                   0.071      1.269 f
  U13154/Y (OAI21X4MTR)                                  0.076      1.345 r
  U13316/Y (XNOR2X2MTR)                                  0.046      1.391 f
  U16077/Y (NOR2X2MTR)                                   0.055      1.446 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.446 r
  data arrival time                                                 1.446

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.446
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U9113/Y (NAND2X2MTR)                                   0.037      0.468 f
  U7844/Y (NAND3X2MTR)                                   0.047      0.515 r
  U7027/Y (AND2X4MTR)                                    0.111      0.626 r
  U3209/Y (NAND2X3MTR)                                   0.061      0.687 f
  U2267/Y (INVX4MTR)                                     0.043      0.730 r
  U8900/Y (NAND2X2MTR)                                   0.040      0.770 f
  U8861/Y (NAND2X2MTR)                                   0.063      0.833 r
  U3836/Y (AOI21X4MTR)                                   0.069      0.902 f
  U4361/Y (OAI21X2MTR)                                   0.094      0.995 r
  U9546/Y (INVX2MTR)                                     0.048      1.043 f
  U2825/Y (OAI21X2MTR)                                   0.073      1.116 r
  U4862/Y (AOI2BB1X2MTR)                                 0.042      1.158 f
  U8689/Y (OAI211X2MTR)                                  0.048      1.206 r
  U9370/Y (NAND3X4MTR)                                   0.108      1.314 f
  U11500/Y (OAI22X4MTR)                                  0.088      1.402 r
  U11459/Y (OAI22X2MTR)                                  0.062      1.464 f
  U0_BANK_TOP/vACC_1_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.464 f
  data arrival time                                                 1.464

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.464
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U1167/Y (CLKNAND2X16MTR)                               0.056      0.300 f
  U767/Y (BUFX8MTR)                                      0.086      0.386 f
  U9173/Y (INVX16MTR)                                    0.032      0.418 r
  U1236/Y (NAND2X6MTR)                                   0.040      0.458 f
  U1590/Y (XNOR2X4MTR)                                   0.096      0.554 f
  U13082/Y (XNOR2X8MTR)                                  0.093      0.646 f
  U12200/Y (OAI21X4MTR)                                  0.044      0.691 r
  U13173/Y (OAI2BB1X4MTR)                                0.059      0.749 f
  U12072/Y (OAI21X3MTR)                                  0.041      0.790 r
  U2441/Y (OAI2BB1X4MTR)                                 0.059      0.849 f
  U4357/Y (XNOR2X2MTR)                                   0.077      0.925 f
  U4325/Y (XNOR2X4MTR)                                   0.102      1.027 f
  U5394/Y (NOR2X6MTR)                                    0.088      1.115 r
  U4865/Y (OAI21X6MTR)                                   0.063      1.178 f
  U13330/Y (AOI21X8MTR)                                  0.084      1.263 r
  U1074/Y (OAI21BX4MTR)                                  0.061      1.324 f
  U16283/Y (XNOR2X2MTR)                                  0.066      1.391 f
  U1123/Y (NOR2X2MTR)                                    0.055      1.446 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.446 r
  data arrival time                                                 1.446

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.446
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U9113/Y (NAND2X2MTR)                                   0.037      0.468 f
  U7844/Y (NAND3X2MTR)                                   0.047      0.515 r
  U7027/Y (AND2X4MTR)                                    0.111      0.626 r
  U3209/Y (NAND2X3MTR)                                   0.061      0.687 f
  U2267/Y (INVX4MTR)                                     0.043      0.730 r
  U8900/Y (NAND2X2MTR)                                   0.040      0.770 f
  U8861/Y (NAND2X2MTR)                                   0.063      0.833 r
  U3836/Y (AOI21X4MTR)                                   0.069      0.902 f
  U4361/Y (OAI21X2MTR)                                   0.094      0.995 r
  U9546/Y (INVX2MTR)                                     0.048      1.043 f
  U2825/Y (OAI21X2MTR)                                   0.073      1.116 r
  U4862/Y (AOI2BB1X2MTR)                                 0.042      1.158 f
  U8689/Y (OAI211X2MTR)                                  0.048      1.206 r
  U9370/Y (NAND3X4MTR)                                   0.108      1.314 f
  U11500/Y (OAI22X4MTR)                                  0.088      1.402 r
  U13285/Y (OAI22X2MTR)                                  0.062      1.464 f
  U0_BANK_TOP/vACC_0_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.464 f
  data arrival time                                                 1.464

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.464
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U1582/Y (AOI21X4MTR)                                   0.087      1.036 r
  U2778/Y (INVX1MTR)                                     0.046      1.082 f
  U8675/Y (OAI2BB1X2MTR)                                 0.100      1.182 f
  U2083/Y (OAI211X4MTR)                                  0.053      1.235 r
  U2081/Y (NAND3X6MTR)                                   0.084      1.319 f
  U2487/Y (MXI2X6MTR)                                    0.086      1.405 r
  U15878/Y (OAI22X2MTR)                                  0.058      1.463 f
  U0_BANK_TOP/vACC_3_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.463 f
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U1582/Y (AOI21X4MTR)                                   0.087      1.036 r
  U2778/Y (INVX1MTR)                                     0.046      1.082 f
  U8675/Y (OAI2BB1X2MTR)                                 0.100      1.182 f
  U2083/Y (OAI211X4MTR)                                  0.053      1.235 r
  U2081/Y (NAND3X6MTR)                                   0.084      1.319 f
  U2487/Y (MXI2X6MTR)                                    0.086      1.405 r
  U15892/Y (OAI22X2MTR)                                  0.058      1.463 f
  U0_BANK_TOP/vACC_0_reg_2__7_/D (DFFRHQX4MTR)           0.000      1.463 f
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U1183/Y (INVX24MTR)                                    0.051      0.359 r
  U737/Y (INVX14MTR)                                     0.039      0.398 f
  U644/Y (NOR2X6MTR)                                     0.056      0.454 r
  U9997/Y (INVX2MTR)                                     0.037      0.491 f
  U6170/Y (NOR2X1MTR)                                    0.069      0.560 r
  U10893/S (ADDHX2MTR)                                   0.105      0.665 r
  U2351/Y (XNOR2X2MTR)                                   0.108      0.772 r
  U10721/Y (XNOR2X2MTR)                                  0.116      0.888 r
  U1734/Y (NOR2X4MTR)                                    0.052      0.940 f
  U1860/Y (OAI21X4MTR)                                   0.103      1.043 r
  U1859/Y (AOI21X6MTR)                                   0.070      1.113 f
  U13318/Y (OAI21X6MTR)                                  0.084      1.198 r
  U1198/Y (AOI21X8MTR)                                   0.071      1.269 f
  U1197/Y (OAI21X4MTR)                                   0.076      1.345 r
  U2606/Y (XNOR2X2MTR)                                   0.046      1.391 f
  U16158/Y (NOR2X2MTR)                                   0.055      1.446 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.446 r
  data arrival time                                                 1.446

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.446
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U5723/Y (NAND2X2MTR)                                   0.037      0.465 f
  U4043/Y (NAND4X2MTR)                                   0.055      0.520 r
  U3326/Y (NAND2X2MTR)                                   0.055      0.575 f
  U1868/Y (CLKNAND2X4MTR)                                0.047      0.622 r
  U653/Y (INVX2MTR)                                      0.030      0.652 f
  U639/Y (NAND2X2MTR)                                    0.056      0.708 r
  U1508/Y (INVX4MTR)                                     0.040      0.748 f
  U6886/Y (AOI21X2MTR)                                   0.086      0.834 r
  U10506/Y (AND2X8MTR)                                   0.116      0.950 r
  U1377/Y (CLKNAND2X12MTR)                               0.052      1.003 f
  U1440/Y (INVX6MTR)                                     0.052      1.055 r
  U2444/Y (NAND3X4MTR)                                   0.055      1.110 f
  U1471/Y (OAI2B11X4MTR)                                 0.048      1.158 r
  U1472/Y (INVX4MTR)                                     0.036      1.194 f
  U2489/Y (OAI21X4MTR)                                   0.039      1.233 r
  U1463/Y (NOR2X6MTR)                                    0.054      1.287 f
  U1470/Y (OAI21X8MTR)                                   0.073      1.359 r
  U10200/Y (NAND2X2MTR)                                  0.049      1.409 f
  U1462/Y (OAI2BB1X2MTR)                                 0.042      1.451 r
  U0_BANK_TOP/vACC_2_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.451 r
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.051


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U1183/Y (INVX24MTR)                                    0.051      0.359 r
  U737/Y (INVX14MTR)                                     0.039      0.398 f
  U644/Y (NOR2X6MTR)                                     0.056      0.454 r
  U9997/Y (INVX2MTR)                                     0.037      0.491 f
  U6170/Y (NOR2X1MTR)                                    0.069      0.560 r
  U10893/S (ADDHX2MTR)                                   0.105      0.665 r
  U2351/Y (XNOR2X2MTR)                                   0.108      0.772 r
  U10721/Y (XNOR2X2MTR)                                  0.116      0.888 r
  U1734/Y (NOR2X4MTR)                                    0.052      0.940 f
  U1860/Y (OAI21X4MTR)                                   0.103      1.043 r
  U1859/Y (AOI21X6MTR)                                   0.070      1.113 f
  U13318/Y (OAI21X6MTR)                                  0.084      1.198 r
  U1198/Y (AOI21X8MTR)                                   0.071      1.269 f
  U73/Y (XNOR2X1MTR)                                     0.110      1.379 f
  U6823/Y (NOR2X2MTR)                                    0.064      1.443 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.050


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U771/Y (BUFX16MTR)                                     0.083      0.374 f
  U1701/Y (INVX16MTR)                                    0.040      0.414 r
  U1117/Y (CLKNAND2X16MTR)                               0.038      0.452 f
  U968/Y (NOR2X4MTR)                                     0.064      0.516 r
  U8342/Y (XOR2X2MTR)                                    0.084      0.600 r
  U8990/Y (XOR2X2MTR)                                    0.066      0.666 f
  U1914/Y (BUFX2MTR)                                     0.101      0.767 f
  U7340/Y (OR2X1MTR)                                     0.118      0.884 f
  U16420/Y (OAI2BB1X2MTR)                                0.110      0.994 f
  U1046/Y (NOR2X4MTR)                                    0.087      1.081 r
  U11779/Y (OAI21X6MTR)                                  0.080      1.161 f
  U13308/Y (AOI21X8MTR)                                  0.107      1.268 r
  U1934/Y (XOR2X1MTR)                                    0.089      1.357 r
  U1933/Y (NOR2BX4MTR)                                   0.099      1.456 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX8MTR)
                                                         0.000      1.456 r
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.050


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U6281/Y (NOR2X4MTR)                                    0.084      0.383 r
  U2336/Y (INVX4MTR)                                     0.046      0.429 f
  U7463/Y (NOR2X4MTR)                                    0.068      0.497 r
  U1932/Y (XNOR2X4MTR)                                   0.112      0.609 r
  U1931/Y (XNOR2X2MTR)                                   0.106      0.716 r
  U5481/Y (XNOR2X4MTR)                                   0.118      0.834 r
  U15857/Y (XNOR2X8MTR)                                  0.112      0.945 r
  U314/Y (OAI21X2MTR)                                    0.067      1.013 f
  U5919/Y (OAI2BB1X2MTR)                                 0.075      1.087 r
  U1165/Y (NAND2X6MTR)                                   0.052      1.139 f
  U13165/Y (OAI21X6MTR)                                  0.091      1.230 r
  U13295/Y (AOI21X8MTR)                                  0.045      1.275 f
  U16610/Y (OAI21X2MTR)                                  0.075      1.350 r
  U4269/Y (NOR2BX2MTR)                                   0.103      1.453 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX8MTR)
                                                         0.000      1.453 r
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.050


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U1622/Y (OAI2BB1X4MTR)                                 0.090      1.066 f
  U10491/Y (XOR2X1MTR)                                   0.072      1.138 f
  U2390/Y (OAI2BB1X4MTR)                                 0.101      1.239 f
  U1438/Y (OAI21BX4MTR)                                  0.073      1.312 r
  U1437/Y (OAI2B1X4MTR)                                  0.067      1.379 f
  U11355/Y (NAND2X3MTR)                                  0.045      1.423 r
  U11339/Y (OAI21X2MTR)                                  0.046      1.470 f
  U0_BANK_TOP/vACC_2_reg_3__3_/D (DFFRHQX4MTR)           0.000      1.470 f
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.096      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.050


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U5889/Y (NAND2X2MTR)                                   0.060      0.997 f
  U11706/Y (AOI21X2MTR)                                  0.081      1.079 r
  U2550/Y (XNOR2X2MTR)                                   0.092      1.171 r
  U13348/Y (OAI22X4MTR)                                  0.073      1.244 f
  U2354/Y (NOR2X4MTR)                                    0.071      1.316 r
  U2419/Y (MXI2X6MTR)                                    0.066      1.382 f
  U10261/Y (NAND2X2MTR)                                  0.044      1.426 r
  U1021/Y (OAI2BB1X2MTR)                                 0.044      1.470 f
  U0_BANK_TOP/vACC_0_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.470 f
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.050


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U5889/Y (NAND2X2MTR)                                   0.060      0.997 f
  U11706/Y (AOI21X2MTR)                                  0.081      1.079 r
  U2550/Y (XNOR2X2MTR)                                   0.092      1.171 r
  U13348/Y (OAI22X4MTR)                                  0.073      1.244 f
  U2354/Y (NOR2X4MTR)                                    0.071      1.316 r
  U2419/Y (MXI2X6MTR)                                    0.066      1.382 f
  U10263/Y (NAND2X2MTR)                                  0.044      1.426 r
  U12975/Y (OAI2BB1X2MTR)                                0.044      1.470 f
  U0_BANK_TOP/vACC_3_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.470 f
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.050


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U5889/Y (NAND2X2MTR)                                   0.060      0.997 f
  U11706/Y (AOI21X2MTR)                                  0.081      1.079 r
  U2550/Y (XNOR2X2MTR)                                   0.092      1.171 r
  U13348/Y (OAI22X4MTR)                                  0.073      1.244 f
  U2354/Y (NOR2X4MTR)                                    0.071      1.316 r
  U2419/Y (MXI2X6MTR)                                    0.066      1.382 f
  U10253/Y (NAND2X2MTR)                                  0.044      1.426 r
  U1022/Y (OAI2BB1X2MTR)                                 0.044      1.470 f
  U0_BANK_TOP/vACC_2_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.470 f
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.050


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U1183/Y (INVX24MTR)                                    0.051      0.359 r
  U737/Y (INVX14MTR)                                     0.039      0.398 f
  U699/Y (NOR2X4MTR)                                     0.069      0.467 r
  U1227/Y (INVX4MTR)                                     0.046      0.513 f
  U554/Y (NOR2X4MTR)                                     0.059      0.572 r
  U2013/S (ADDHX4MTR)                                    0.089      0.661 r
  U2012/Y (XNOR2X2MTR)                                   0.094      0.755 r
  U16255/Y (XNOR2X2MTR)                                  0.070      0.825 f
  U3869/Y (NOR2X2MTR)                                    0.098      0.923 r
  U2538/Y (OAI21X4MTR)                                   0.088      1.011 f
  U1900/Y (AOI21X8MTR)                                   0.093      1.104 r
  U1899/Y (OAI21X8MTR)                                   0.063      1.167 f
  U13221/Y (AOI21X8MTR)                                  0.100      1.267 r
  U13236/Y (OAI21BX4MTR)                                 0.061      1.328 f
  U2596/Y (XNOR2X2MTR)                                   0.065      1.392 f
  U11507/Y (NOR2X1MTR)                                   0.054      1.446 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.446 r
  data arrival time                                                 1.446

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.446
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.050


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U5889/Y (NAND2X2MTR)                                   0.060      0.997 f
  U11706/Y (AOI21X2MTR)                                  0.081      1.079 r
  U2550/Y (XNOR2X2MTR)                                   0.092      1.171 r
  U13348/Y (OAI22X4MTR)                                  0.073      1.244 f
  U2354/Y (NOR2X4MTR)                                    0.071      1.316 r
  U2419/Y (MXI2X6MTR)                                    0.066      1.382 f
  U10225/Y (NAND2X2MTR)                                  0.044      1.426 r
  U12983/Y (OAI2BB1X2MTR)                                0.044      1.470 f
  U0_BANK_TOP/vACC_1_reg_0__2_/D (DFFRHQX4MTR)           0.000      1.470 f
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.050


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U4408/Y (AO21X2MTR)                                    0.157      0.966 f
  U9677/Y (XNOR2X1MTR)                                   0.082      1.048 f
  U10553/Y (NAND2BX2MTR)                                 0.048      1.097 r
  U10488/Y (OAI2BB1X2MTR)                                0.045      1.142 f
  U169/Y (NOR3X2MTR)                                     0.174      1.316 r
  U1292/Y (AOI2BB1X8MTR)                                 0.063      1.380 f
  U11367/Y (NAND2X2MTR)                                  0.047      1.426 r
  U12973/Y (OAI2BB1X2MTR)                                0.044      1.470 f
  U0_BANK_TOP/vACC_1_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.470 f
  data arrival time                                                 1.470

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.470
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.050


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U1167/Y (CLKNAND2X16MTR)                               0.056      0.300 f
  U766/Y (INVX14MTR)                                     0.051      0.351 r
  U4681/Y (NAND2X6MTR)                                   0.056      0.407 f
  U661/Y (NOR2X4MTR)                                     0.073      0.480 r
  U1072/Y (OAI21X1MTR)                                   0.073      0.553 f
  U9897/Y (OAI2BB1X2MTR)                                 0.066      0.619 r
  U1823/Y (XNOR2X2MTR)                                   0.080      0.699 r
  U470/Y (XNOR2X2MTR)                                    0.117      0.817 r
  U408/Y (INVX2MTR)                                      0.076      0.893 f
  U1229/Y (CLKNAND2X4MTR)                                0.041      0.933 r
  U11909/Y (NAND2X2MTR)                                  0.043      0.976 f
  U5430/Y (XNOR2X2MTR)                                   0.087      1.063 r
  U1071/Y (CLKNAND2X4MTR)                                0.091      1.154 f
  U209/Y (OAI21X2MTR)                                    0.100      1.254 r
  U16611/Y (AOI21X2MTR)                                  0.066      1.320 f
  U16612/Y (OAI21X2MTR)                                  0.044      1.364 r
  U16613/Y (NOR2BX4MTR)                                  0.091      1.455 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX8MTR)
                                                         0.000      1.455 r
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1011/Y (BUFX10MTR)                                    0.085      0.349 r
  U6272/Y (CLKNAND2X4MTR)                                0.047      0.396 f
  U4694/Y (INVX4MTR)                                     0.049      0.445 r
  U7084/Y (INVX4MTR)                                     0.041      0.487 f
  U6178/Y (NOR2X3MTR)                                    0.074      0.561 r
  U7787/Y (OAI2BB1X2MTR)                                 0.125      0.686 r
  U10700/Y (XNOR2X2MTR)                                  0.080      0.766 r
  U351/Y (XNOR2X1MTR)                                    0.115      0.881 r
  U4950/Y (XNOR2X2MTR)                                   0.150      1.031 r
  U2910/Y (NAND2X2MTR)                                   0.102      1.134 f
  U11777/Y (OAI21X6MTR)                                  0.066      1.199 r
  U1061/Y (AOI21X8MTR)                                   0.073      1.272 f
  U1831/Y (XNOR2X1MTR)                                   0.110      1.382 f
  U5351/Y (NOR2X2MTR)                                    0.063      1.445 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.445 r
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.118      0.118 f
  U2055/Y (BUFX16MTR)                                    0.069      0.186 f
  U14494/Y (NOR2BX4MTR)                                  0.098      0.284 r
  U12789/Y (NAND2X2MTR)                                  0.060      0.344 f
  U5249/Y (OAI21X2MTR)                                   0.044      0.388 r
  U13216/Y (INVX2MTR)                                    0.037      0.425 f
  U12602/Y (NOR2BX4MTR)                                  0.067      0.493 f
  U3338/Y (NAND2X2MTR)                                   0.046      0.539 r
  U572/Y (AND2X4MTR)                                     0.102      0.641 r
  U1726/Y (NAND3X6MTR)                                   0.066      0.707 f
  U4438/Y (INVX2MTR)                                     0.060      0.767 r
  U5458/Y (NOR2X2MTR)                                    0.042      0.809 f
  U370/Y (AOI21X4MTR)                                    0.105      0.914 r
  U8157/Y (OAI21X6MTR)                                   0.078      0.992 f
  U8769/Y (AOI2B1X2MTR)                                  0.092      1.084 r
  U8114/Y (XNOR2X1MTR)                                   0.101      1.185 r
  U1826/Y (OAI2B1X4MTR)                                  0.082      1.266 f
  U4826/Y (NOR2X2MTR)                                    0.093      1.359 r
  U2687/Y (OAI22X1MTR)                                   0.082      1.441 f
  U0_BANK_TOP/vACC_3_reg_5__9_/D (DFFRHQX2MTR)           0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U8161/Y (AOI21X2MTR)                                   0.096      1.072 r
  U11822/Y (XOR2X1MTR)                                   0.084      1.156 r
  U16036/Y (NAND2X2MTR)                                  0.072      1.228 f
  U12997/Y (OAI2B11X4MTR)                                0.066      1.293 r
  U1968/Y (MXI2X6MTR)                                    0.079      1.373 f
  U11351/Y (OAI22X2MTR)                                  0.063      1.436 r
  U0_BANK_TOP/vACC_2_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U4408/Y (AO21X2MTR)                                    0.157      0.966 f
  U9677/Y (XNOR2X1MTR)                                   0.082      1.048 f
  U10553/Y (NAND2BX2MTR)                                 0.048      1.097 r
  U10488/Y (OAI2BB1X2MTR)                                0.045      1.142 f
  U169/Y (NOR3X2MTR)                                     0.174      1.316 r
  U1292/Y (AOI2BB1X8MTR)                                 0.063      1.380 f
  U11377/Y (NAND2X2MTR)                                  0.047      1.426 r
  U12974/Y (OAI2BB1X2MTR)                                0.043      1.469 f
  U0_BANK_TOP/vACC_3_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.469 f
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U1576/Y (AOI21X4MTR)                                   0.061      1.060 f
  U6408/Y (XNOR2X1MTR)                                   0.110      1.169 f
  U2056/Y (OAI211X8MTR)                                  0.123      1.292 r
  U2532/Y (MXI2X6MTR)                                    0.076      1.369 f
  U11480/Y (OAI22X2MTR)                                  0.062      1.430 r
  U0_BANK_TOP/vACC_2_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U1167/Y (CLKNAND2X16MTR)                               0.056      0.300 f
  U767/Y (BUFX8MTR)                                      0.086      0.386 f
  U9173/Y (INVX16MTR)                                    0.032      0.418 r
  U1236/Y (NAND2X6MTR)                                   0.040      0.458 f
  U1590/Y (XNOR2X4MTR)                                   0.096      0.554 f
  U13082/Y (XNOR2X8MTR)                                  0.093      0.646 f
  U12200/Y (OAI21X4MTR)                                  0.044      0.691 r
  U13173/Y (OAI2BB1X4MTR)                                0.059      0.749 f
  U12072/Y (OAI21X3MTR)                                  0.041      0.790 r
  U2441/Y (OAI2BB1X4MTR)                                 0.059      0.849 f
  U4357/Y (XNOR2X2MTR)                                   0.077      0.925 f
  U4325/Y (XNOR2X4MTR)                                   0.102      1.027 f
  U5394/Y (NOR2X6MTR)                                    0.088      1.115 r
  U4865/Y (OAI21X6MTR)                                   0.063      1.178 f
  U13330/Y (AOI21X8MTR)                                  0.084      1.263 r
  U15917/Y (OAI2B1X4MTR)                                 0.060      1.322 f
  U13083/Y (XNOR2X2MTR)                                  0.067      1.389 f
  U11554/Y (NOR2X2MTR)                                   0.055      1.445 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.445 r
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U5723/Y (NAND2X2MTR)                                   0.037      0.465 f
  U4043/Y (NAND4X2MTR)                                   0.055      0.520 r
  U3326/Y (NAND2X2MTR)                                   0.055      0.575 f
  U1868/Y (CLKNAND2X4MTR)                                0.047      0.622 r
  U653/Y (INVX2MTR)                                      0.030      0.652 f
  U639/Y (NAND2X2MTR)                                    0.056      0.708 r
  U1508/Y (INVX4MTR)                                     0.040      0.748 f
  U6886/Y (AOI21X2MTR)                                   0.086      0.834 r
  U10506/Y (AND2X8MTR)                                   0.116      0.950 r
  U1377/Y (CLKNAND2X12MTR)                               0.052      1.003 f
  U1440/Y (INVX6MTR)                                     0.052      1.055 r
  U2444/Y (NAND3X4MTR)                                   0.055      1.110 f
  U1471/Y (OAI2B11X4MTR)                                 0.048      1.158 r
  U1472/Y (INVX4MTR)                                     0.036      1.194 f
  U2489/Y (OAI21X4MTR)                                   0.039      1.233 r
  U1463/Y (NOR2X6MTR)                                    0.054      1.287 f
  U1470/Y (OAI21X8MTR)                                   0.073      1.359 r
  U11343/Y (NAND2X2MTR)                                  0.049      1.409 f
  U13070/Y (OAI2BB1X2MTR)                                0.041      1.449 r
  U0_BANK_TOP/vACC_1_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U146/Y (INVX10MTR)                                     0.043      1.275 r
  U6802/Y (INVX2MTR)                                     0.034      1.309 f
  U11414/Y (OAI22X4MTR)                                  0.071      1.380 r
  U17112/Y (OAI22X2MTR)                                  0.064      1.445 f
  U0_BANK_TOP/vACC_3_reg_7__19_/D (DFFRHQX2MTR)          0.000      1.445 f
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U5723/Y (NAND2X2MTR)                                   0.037      0.465 f
  U4043/Y (NAND4X2MTR)                                   0.055      0.520 r
  U3326/Y (NAND2X2MTR)                                   0.055      0.575 f
  U1868/Y (CLKNAND2X4MTR)                                0.047      0.622 r
  U653/Y (INVX2MTR)                                      0.030      0.652 f
  U639/Y (NAND2X2MTR)                                    0.056      0.708 r
  U1508/Y (INVX4MTR)                                     0.040      0.748 f
  U6886/Y (AOI21X2MTR)                                   0.086      0.834 r
  U10506/Y (AND2X8MTR)                                   0.116      0.950 r
  U1377/Y (CLKNAND2X12MTR)                               0.052      1.003 f
  U1440/Y (INVX6MTR)                                     0.052      1.055 r
  U2444/Y (NAND3X4MTR)                                   0.055      1.110 f
  U1471/Y (OAI2B11X4MTR)                                 0.048      1.158 r
  U1472/Y (INVX4MTR)                                     0.036      1.194 f
  U2489/Y (OAI21X4MTR)                                   0.039      1.233 r
  U1463/Y (NOR2X6MTR)                                    0.054      1.287 f
  U1470/Y (OAI21X8MTR)                                   0.073      1.359 r
  U11345/Y (NAND2X2MTR)                                  0.049      1.409 f
  U13071/Y (OAI2BB1X2MTR)                                0.041      1.449 r
  U0_BANK_TOP/vACC_0_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U4408/Y (AO21X2MTR)                                    0.157      0.966 f
  U9677/Y (XNOR2X1MTR)                                   0.082      1.048 f
  U10553/Y (NAND2BX2MTR)                                 0.048      1.097 r
  U10488/Y (OAI2BB1X2MTR)                                0.045      1.142 f
  U169/Y (NOR3X2MTR)                                     0.174      1.316 r
  U1292/Y (AOI2BB1X8MTR)                                 0.063      1.380 f
  U11363/Y (NAND2X2MTR)                                  0.047      1.426 r
  U13175/Y (OAI2BB1X2MTR)                                0.043      1.469 f
  U0_BANK_TOP/vACC_2_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.469 f
  data arrival time                                                 1.469

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.469
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U5723/Y (NAND2X2MTR)                                   0.037      0.465 f
  U4043/Y (NAND4X2MTR)                                   0.055      0.520 r
  U3326/Y (NAND2X2MTR)                                   0.055      0.575 f
  U1868/Y (CLKNAND2X4MTR)                                0.047      0.622 r
  U653/Y (INVX2MTR)                                      0.030      0.652 f
  U639/Y (NAND2X2MTR)                                    0.056      0.708 r
  U1508/Y (INVX4MTR)                                     0.040      0.748 f
  U6886/Y (AOI21X2MTR)                                   0.086      0.834 r
  U10506/Y (AND2X8MTR)                                   0.116      0.950 r
  U1377/Y (CLKNAND2X12MTR)                               0.052      1.003 f
  U1440/Y (INVX6MTR)                                     0.052      1.055 r
  U2444/Y (NAND3X4MTR)                                   0.055      1.110 f
  U1471/Y (OAI2B11X4MTR)                                 0.048      1.158 r
  U1472/Y (INVX4MTR)                                     0.036      1.194 f
  U2489/Y (OAI21X4MTR)                                   0.039      1.233 r
  U1463/Y (NOR2X6MTR)                                    0.054      1.287 f
  U1470/Y (OAI21X8MTR)                                   0.073      1.359 r
  U11342/Y (NAND2X2MTR)                                  0.049      1.409 f
  U1461/Y (OAI2BB1X2MTR)                                 0.041      1.449 r
  U0_BANK_TOP/vACC_3_reg_3__1_/D (DFFRHQX4MTR)           0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_76_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U7189/Y (OAI21X2MTR)                                   0.076      1.244 f
  U13132/Y (AOI211X4MTR)                                 0.159      1.403 r
  U5844/Y (NOR2X1MTR)                                    0.059      1.462 f
  PIM_result_reg_76_/D (DFFRHQX4MTR)                     0.000      1.462 f
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_76_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_204_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U7189/Y (OAI21X2MTR)                                   0.076      1.244 f
  U13132/Y (AOI211X4MTR)                                 0.159      1.403 r
  U5845/Y (NOR2X1MTR)                                    0.059      1.462 f
  PIM_result_reg_204_/D (DFFRHQX4MTR)                    0.000      1.462 f
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_204_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_460_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U7189/Y (OAI21X2MTR)                                   0.076      1.244 f
  U13132/Y (AOI211X4MTR)                                 0.159      1.403 r
  U5842/Y (NOR2X1MTR)                                    0.059      1.462 f
  PIM_result_reg_460_/D (DFFRHQX4MTR)                    0.000      1.462 f
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_460_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_332_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U7189/Y (OAI21X2MTR)                                   0.076      1.244 f
  U13132/Y (AOI211X4MTR)                                 0.159      1.403 r
  U5843/Y (NOR2X1MTR)                                    0.059      1.462 f
  PIM_result_reg_332_/D (DFFRHQX4MTR)                    0.000      1.462 f
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_332_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U11830/Y (XNOR2X1MTR)                                  0.089      1.088 r
  U13007/Y (AO2B2X4MTR)                                  0.147      1.235 r
  U13011/Y (NOR2X4MTR)                                   0.032      1.268 f
  U9349/Y (MXI2X4MTR)                                    0.070      1.337 r
  U10227/Y (NAND2X2MTR)                                  0.058      1.396 f
  U11374/Y (OAI21X2MTR)                                  0.040      1.436 r
  U0_BANK_TOP/vACC_3_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U6167/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3297/Y (INVX2MTR)                                     0.059      0.684 r
  U3216/Y (NAND2BX2MTR)                                  0.077      0.762 f
  U16215/Y (NAND2X2MTR)                                  0.065      0.826 r
  U16216/Y (INVX2MTR)                                    0.040      0.867 f
  U17414/Y (NAND2X2MTR)                                  0.041      0.907 r
  U7255/Y (INVX1MTR)                                     0.042      0.949 f
  U8797/Y (CLKAND2X2MTR)                                 0.083      1.032 f
  U1497/Y (AOI21X4MTR)                                   0.072      1.104 r
  U1680/Y (XNOR2X2MTR)                                   0.074      1.178 r
  U10310/Y (AOI22X2MTR)                                  0.086      1.265 f
  U12991/Y (OAI2BB1X4MTR)                                0.109      1.374 f
  U17618/Y (OAI22X2MTR)                                  0.058      1.432 r
  U0_BANK_TOP/vACC_1_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.432 r
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3212/Y (NAND2X2MTR)                                   0.068      0.712 r
  U3174/Y (INVX3MTR)                                     0.041      0.753 f
  U8843/Y (NOR2X4MTR)                                    0.068      0.820 r
  U5406/Y (NAND2X2MTR)                                   0.062      0.882 f
  U4341/Y (INVX2MTR)                                     0.048      0.930 r
  U5392/Y (CLKNAND2X4MTR)                                0.054      0.985 f
  U4305/Y (NAND2X6MTR)                                   0.058      1.043 r
  U1730/Y (CLKNAND2X4MTR)                                0.046      1.089 f
  U4832/Y (OAI211X2MTR)                                  0.105      1.194 r
  U1729/Y (NAND3X4MTR)                                   0.119      1.314 f
  U2415/Y (AOI21X8MTR)                                   0.093      1.407 r
  U13288/Y (OAI22X2MTR)                                  0.052      1.458 f
  U0_BANK_TOP/vACC_3_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.458 f
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U8161/Y (AOI21X2MTR)                                   0.096      1.072 r
  U11822/Y (XOR2X1MTR)                                   0.084      1.156 r
  U16036/Y (NAND2X2MTR)                                  0.072      1.228 f
  U12997/Y (OAI2B11X4MTR)                                0.066      1.293 r
  U1968/Y (MXI2X6MTR)                                    0.079      1.373 f
  U17642/Y (OAI22X2MTR)                                  0.063      1.436 r
  U0_BANK_TOP/vACC_0_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U8161/Y (AOI21X2MTR)                                   0.096      1.072 r
  U11822/Y (XOR2X1MTR)                                   0.084      1.156 r
  U16036/Y (NAND2X2MTR)                                  0.072      1.228 f
  U12997/Y (OAI2B11X4MTR)                                0.066      1.293 r
  U1968/Y (MXI2X6MTR)                                    0.079      1.373 f
  U17640/Y (OAI22X2MTR)                                  0.063      1.436 r
  U0_BANK_TOP/vACC_3_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U8161/Y (AOI21X2MTR)                                   0.096      1.072 r
  U11822/Y (XOR2X1MTR)                                   0.084      1.156 r
  U16036/Y (NAND2X2MTR)                                  0.072      1.228 f
  U12997/Y (OAI2B11X4MTR)                                0.066      1.293 r
  U1968/Y (MXI2X6MTR)                                    0.079      1.373 f
  U15438/Y (OAI22X2MTR)                                  0.063      1.436 r
  U0_BANK_TOP/vACC_1_reg_3__6_/D (DFFRHQX4MTR)           0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U8534/Y (BUFX20MTR)                                    0.071      0.330 r
  U886/Y (INVX8MTR)                                      0.032      0.362 f
  U7474/Y (NAND2X2MTR)                                   0.035      0.398 r
  U6707/Y (NOR2X1MTR)                                    0.040      0.438 f
  U7826/Y (NOR2X2MTR)                                    0.075      0.513 r
  U1221/Y (NAND3X4MTR)                                   0.087      0.601 f
  U3228/Y (NOR2X2MTR)                                    0.101      0.702 r
  U6532/Y (NOR2X2MTR)                                    0.060      0.761 f
  U2398/Y (AOI21X6MTR)                                   0.110      0.871 r
  U7268/Y (INVX2MTR)                                     0.067      0.939 f
  U11859/Y (AOI21X2MTR)                                  0.087      1.026 r
  U17687/Y (XOR2X1MTR)                                   0.083      1.109 r
  U11715/Y (AOI22X2MTR)                                  0.060      1.169 f
  U13274/Y (NOR2BX4MTR)                                  0.088      1.257 f
  U10314/Y (AOI2BB2X4MTR)                                0.107      1.364 f
  U11525/Y (OAI2BB2X2MTR)                                0.076      1.439 r
  U0_BANK_TOP/vACC_2_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U146/Y (INVX10MTR)                                     0.043      1.275 r
  U6802/Y (INVX2MTR)                                     0.034      1.309 f
  U11414/Y (OAI22X4MTR)                                  0.071      1.380 r
  U15487/Y (OAI22X2MTR)                                  0.064      1.445 f
  U0_BANK_TOP/vACC_1_reg_7__19_/D (DFFRHQX2MTR)          0.000      1.445 f
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U6349/Y (INVX6MTR)                                     0.045      0.169 r
  U5295/Y (INVX6MTR)                                     0.041      0.210 f
  U8558/Y (NOR2X8MTR)                                    0.072      0.282 r
  U1974/Y (INVX6MTR)                                     0.038      0.320 f
  U10068/Y (OAI22X2MTR)                                  0.054      0.374 r
  U11072/Y (AOI21X1MTR)                                  0.055      0.428 f
  U12896/Y (OAI2BB1X2MTR)                                0.063      0.492 r
  U6656/Y (AOI2B1X4MTR)                                  0.033      0.525 f
  U9008/Y (NAND3X4MTR)                                   0.059      0.585 r
  U8299/Y (NAND3X2MTR)                                   0.087      0.672 f
  U7732/Y (INVX2MTR)                                     0.049      0.721 r
  U8901/Y (NAND2X2MTR)                                   0.063      0.784 f
  U8169/Y (NAND3X4MTR)                                   0.056      0.840 r
  U7660/Y (CLKNAND2X4MTR)                                0.051      0.891 f
  U6418/Y (BUFX4MTR)                                     0.087      0.979 f
  U2886/Y (NAND2X2MTR)                                   0.034      1.013 r
  U12907/Y (NAND2X2MTR)                                  0.043      1.056 f
  U10412/Y (XNOR2X1MTR)                                  0.074      1.130 f
  U9487/Y (AOI22X2MTR)                                   0.101      1.231 r
  U10333/Y (OAI2BB1X2MTR)                                0.064      1.295 f
  U8616/Y (OAI22X4MTR)                                   0.101      1.397 r
  U12902/Y (OAI22X2MTR)                                  0.064      1.460 f
  U0_BANK_TOP/vACC_2_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U146/Y (INVX10MTR)                                     0.043      1.275 r
  U2478/Y (CLKNAND2X4MTR)                                0.046      1.321 f
  U1811/Y (AOI21X6MTR)                                   0.083      1.405 r
  U16123/Y (OAI22X2MTR)                                  0.055      1.460 f
  U0_BANK_TOP/vACC_3_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U7220/Y (NAND2BX2MTR)                                  0.050      1.070 r
  U6835/Y (INVX1MTR)                                     0.036      1.106 f
  U10376/Y (OAI2BB1X2MTR)                                0.089      1.195 f
  U1381/Y (CLKNAND2X4MTR)                                0.040      1.235 r
  U1370/Y (NAND3X4MTR)                                   0.081      1.316 f
  U1369/Y (OAI21X6MTR)                                   0.089      1.405 r
  U12928/Y (OAI22X2MTR)                                  0.056      1.461 f
  U0_BANK_TOP/vACC_2_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.049


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U1255/Y (CLKNAND2X4MTR)                                0.044      0.773 r
  U2436/Y (NAND2X6MTR)                                   0.038      0.811 f
  U8151/Y (NAND2X2MTR)                                   0.040      0.851 r
  U1254/Y (CLKNAND2X4MTR)                                0.045      0.896 f
  U1987/Y (INVX4MTR)                                     0.042      0.938 r
  U1985/Y (CLKNAND2X8MTR)                                0.051      0.989 f
  U329/Y (INVX8MTR)                                      0.045      1.033 r
  U8048/Y (OAI21X4MTR)                                   0.044      1.077 f
  U8652/Y (XNOR2X2MTR)                                   0.064      1.141 f
  U225/Y (NOR2X1MTR)                                     0.080      1.221 r
  U10282/Y (NOR2X4MTR)                                   0.048      1.269 f
  U10245/Y (OAI22X4MTR)                                  0.077      1.346 r
  U9312/Y (NAND2X2MTR)                                   0.059      1.405 f
  U13155/Y (OAI2BB1X2MTR)                                0.044      1.449 r
  U0_BANK_TOP/vACC_3_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U1255/Y (CLKNAND2X4MTR)                                0.044      0.773 r
  U2436/Y (NAND2X6MTR)                                   0.038      0.811 f
  U8151/Y (NAND2X2MTR)                                   0.040      0.851 r
  U1254/Y (CLKNAND2X4MTR)                                0.045      0.896 f
  U1987/Y (INVX4MTR)                                     0.042      0.938 r
  U1985/Y (CLKNAND2X8MTR)                                0.051      0.989 f
  U329/Y (INVX8MTR)                                      0.045      1.033 r
  U8048/Y (OAI21X4MTR)                                   0.044      1.077 f
  U8652/Y (XNOR2X2MTR)                                   0.064      1.141 f
  U225/Y (NOR2X1MTR)                                     0.080      1.221 r
  U10282/Y (NOR2X4MTR)                                   0.048      1.269 f
  U10245/Y (OAI22X4MTR)                                  0.077      1.346 r
  U9305/Y (NAND2X2MTR)                                   0.059      1.405 f
  U13027/Y (OAI2BB1X2MTR)                                0.044      1.449 r
  U0_BANK_TOP/vACC_1_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U1255/Y (CLKNAND2X4MTR)                                0.044      0.773 r
  U2436/Y (NAND2X6MTR)                                   0.038      0.811 f
  U8151/Y (NAND2X2MTR)                                   0.040      0.851 r
  U1254/Y (CLKNAND2X4MTR)                                0.045      0.896 f
  U1987/Y (INVX4MTR)                                     0.042      0.938 r
  U1985/Y (CLKNAND2X8MTR)                                0.051      0.989 f
  U329/Y (INVX8MTR)                                      0.045      1.033 r
  U8048/Y (OAI21X4MTR)                                   0.044      1.077 f
  U8652/Y (XNOR2X2MTR)                                   0.064      1.141 f
  U225/Y (NOR2X1MTR)                                     0.080      1.221 r
  U10282/Y (NOR2X4MTR)                                   0.048      1.269 f
  U10245/Y (OAI22X4MTR)                                  0.077      1.346 r
  U9301/Y (NAND2X2MTR)                                   0.059      1.405 f
  U10199/Y (OAI2BB1X2MTR)                                0.044      1.449 r
  U0_BANK_TOP/vACC_0_reg_1__3_/D (DFFRHQX4MTR)           0.000      1.449 r
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U7220/Y (NAND2BX2MTR)                                  0.050      1.070 r
  U6835/Y (INVX1MTR)                                     0.036      1.106 f
  U10376/Y (OAI2BB1X2MTR)                                0.089      1.195 f
  U1381/Y (CLKNAND2X4MTR)                                0.040      1.235 r
  U1370/Y (NAND3X4MTR)                                   0.081      1.316 f
  U1369/Y (OAI21X6MTR)                                   0.089      1.405 r
  U12927/Y (OAI22X2MTR)                                  0.056      1.461 f
  U0_BANK_TOP/vACC_0_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U6842/Y (NAND2X6MTR)                                   0.060      1.058 r
  U8694/Y (AOI21X2MTR)                                   0.056      1.114 f
  U8060/Y (XNOR2X1MTR)                                   0.077      1.190 f
  U8667/Y (NOR2X2MTR)                                    0.092      1.282 r
  U9377/Y (NOR2X4MTR)                                    0.051      1.333 f
  U17192/Y (OAI22X2MTR)                                  0.053      1.386 r
  U0_BANK_TOP/vACC_0_reg_7__11_/D (DFFRQX2MTR)           0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__11_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.177      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U617/Y (CLKNAND2X4MTR)                                 0.058      0.735 f
  U5505/Y (INVX2MTR)                                     0.046      0.781 r
  U4425/Y (NOR2X2MTR)                                    0.030      0.812 f
  U4371/Y (NAND2X2MTR)                                   0.036      0.848 r
  U5917/Y (NAND3X4MTR)                                   0.063      0.911 f
  U5392/Y (CLKNAND2X4MTR)                                0.052      0.964 r
  U4305/Y (NAND2X6MTR)                                   0.063      1.026 f
  U5869/Y (AOI21X2MTR)                                   0.093      1.119 r
  U8046/Y (XNOR2X2MTR)                                   0.119      1.238 r
  U2345/Y (OAI2B1X8MTR)                                  0.083      1.322 f
  U2344/Y (MXI2X6MTR)                                    0.080      1.401 r
  U13041/Y (OAI22X2MTR)                                  0.058      1.459 f
  U0_BANK_TOP/vACC_2_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.459 f
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U4120/Y (NOR2BX2MTR)                                   0.060      0.459 r
  U4670/Y (NOR2X2MTR)                                    0.038      0.496 f
  U3388/Y (NAND2X2MTR)                                   0.047      0.543 r
  U7389/Y (NAND2X2MTR)                                   0.069      0.613 f
  U8321/Y (AND2X4MTR)                                    0.099      0.712 f
  U8911/Y (NOR2X1MTR)                                    0.079      0.791 r
  U8891/Y (NAND2X2MTR)                                   0.067      0.858 f
  U8826/Y (CLKNAND2X4MTR)                                0.048      0.906 r
  U8153/Y (INVX2MTR)                                     0.041      0.947 f
  U12962/Y (OAI21X2MTR)                                  0.080      1.027 r
  U8737/Y (AOI21X2MTR)                                   0.044      1.071 f
  U8698/Y (XNOR2X1MTR)                                   0.093      1.164 f
  U1639/Y (AOI21X4MTR)                                   0.095      1.258 r
  U1719/Y (OAI2BB1X4MTR)                                 0.056      1.314 f
  U1139/Y (OAI2B1X4MTR)                                  0.086      1.401 r
  U12961/Y (OAI22X2MTR)                                  0.059      1.460 f
  U0_BANK_TOP/vACC_2_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U7220/Y (NAND2BX2MTR)                                  0.050      1.070 r
  U6835/Y (INVX1MTR)                                     0.036      1.106 f
  U10376/Y (OAI2BB1X2MTR)                                0.089      1.195 f
  U1381/Y (CLKNAND2X4MTR)                                0.040      1.235 r
  U1370/Y (NAND3X4MTR)                                   0.081      1.316 f
  U1369/Y (OAI21X6MTR)                                   0.089      1.405 r
  U12926/Y (OAI22X2MTR)                                  0.056      1.461 f
  U0_BANK_TOP/vACC_3_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U8703/Y (AOI21X2MTR)                                   0.097      1.084 r
  U1637/Y (XNOR2X2MTR)                                   0.082      1.166 r
  U8664/Y (NAND2X2MTR)                                   0.069      1.236 f
  U9382/Y (NAND3X4MTR)                                   0.073      1.308 r
  U1893/Y (MXI2X6MTR)                                    0.065      1.374 f
  U17655/Y (OAI22X2MTR)                                  0.061      1.435 r
  U0_BANK_TOP/vACC_0_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.435 r
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U771/Y (BUFX16MTR)                                     0.083      0.374 f
  U1701/Y (INVX16MTR)                                    0.040      0.414 r
  U1117/Y (CLKNAND2X16MTR)                               0.038      0.452 f
  U966/Y (INVX5MTR)                                      0.054      0.506 r
  U12377/CO (ADDFHX4MTR)                                 0.170      0.676 r
  U2089/Y (XNOR2X8MTR)                                   0.072      0.748 r
  U7355/Y (XNOR2X2MTR)                                   0.096      0.844 r
  U6944/Y (XOR2X2MTR)                                    0.109      0.953 r
  U1752/Y (NAND2X2MTR)                                   0.071      1.024 f
  U1158/Y (OAI2BB1X4MTR)                                 0.058      1.082 r
  U1755/Y (CLKNAND2X4MTR)                                0.062      1.144 f
  U1115/Y (OAI21X6MTR)                                   0.099      1.243 r
  U16605/Y (AOI21X2MTR)                                  0.064      1.307 f
  U10418/Y (OAI21X2MTR)                                  0.041      1.347 r
  U5353/Y (NOR2BX2MTR)                                   0.096      1.444 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U8703/Y (AOI21X2MTR)                                   0.097      1.084 r
  U1637/Y (XNOR2X2MTR)                                   0.082      1.166 r
  U8664/Y (NAND2X2MTR)                                   0.069      1.236 f
  U9382/Y (NAND3X4MTR)                                   0.073      1.308 r
  U1893/Y (MXI2X6MTR)                                    0.065      1.374 f
  U17653/Y (OAI22X2MTR)                                  0.061      1.435 r
  U0_BANK_TOP/vACC_3_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.435 r
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U8703/Y (AOI21X2MTR)                                   0.097      1.084 r
  U1637/Y (XNOR2X2MTR)                                   0.082      1.166 r
  U8664/Y (NAND2X2MTR)                                   0.069      1.236 f
  U9382/Y (NAND3X4MTR)                                   0.073      1.308 r
  U1893/Y (MXI2X6MTR)                                    0.065      1.374 f
  U9323/Y (OAI22X2MTR)                                   0.061      1.435 r
  U0_BANK_TOP/vACC_2_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.435 r
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U8703/Y (AOI21X2MTR)                                   0.097      1.084 r
  U1637/Y (XNOR2X2MTR)                                   0.082      1.166 r
  U8664/Y (NAND2X2MTR)                                   0.069      1.236 f
  U9382/Y (NAND3X4MTR)                                   0.073      1.308 r
  U1893/Y (MXI2X6MTR)                                    0.065      1.374 f
  U11366/Y (OAI22X2MTR)                                  0.061      1.435 r
  U0_BANK_TOP/vACC_1_reg_2__5_/D (DFFRHQX4MTR)           0.000      1.435 r
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U2491/Y (NAND2X6MTR)                                   0.049      0.959 f
  U2490/Y (CLKNAND2X8MTR)                                0.049      1.008 r
  U5375/Y (NAND2X2MTR)                                   0.055      1.063 f
  U9435/Y (AOI22X2MTR)                                   0.096      1.159 r
  U9413/Y (OAI21X2MTR)                                   0.069      1.228 f
  U10293/Y (AOI21X4MTR)                                  0.089      1.317 r
  U11475/Y (OAI21X6MTR)                                  0.066      1.383 f
  U8005/Y (NAND2X2MTR)                                   0.040      1.424 r
  U12982/Y (OAI2BB1X2MTR)                                0.044      1.468 f
  U0_BANK_TOP/vACC_0_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.468 f
  data arrival time                                                 1.468

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.468
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U1183/Y (INVX24MTR)                                    0.051      0.359 r
  U1232/Y (CLKNAND2X8MTR)                                0.056      0.415 f
  U649/Y (NOR2X6MTR)                                     0.090      0.505 r
  U1976/Y (XOR2X8MTR)                                    0.092      0.596 r
  U1975/Y (XOR2X8MTR)                                    0.092      0.688 r
  U6508/Y (XNOR2X2MTR)                                   0.094      0.782 r
  U4423/Y (XNOR2X2MTR)                                   0.119      0.901 r
  U10523/Y (XNOR2X4MTR)                                  0.144      1.045 r
  U253/Y (CLKNAND2X4MTR)                                 0.080      1.125 f
  U4865/Y (OAI21X6MTR)                                   0.099      1.225 r
  U13330/Y (AOI21X8MTR)                                  0.045      1.270 f
  U16261/Y (OAI2B1X4MTR)                                 0.073      1.343 r
  U13080/Y (XNOR2X2MTR)                                  0.045      1.388 f
  U11522/Y (NOR2X2MTR)                                   0.055      1.443 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U716/Y (NAND2X2MTR)                                    0.064      0.623 f
  U2046/Y (CLKNAND2X4MTR)                                0.058      0.681 r
  U1250/Y (NAND2BX8MTR)                                  0.084      0.764 r
  U2480/Y (NAND2X6MTR)                                   0.048      0.812 f
  U4344/Y (NOR2X2MTR)                                    0.090      0.902 r
  U1003/Y (NAND2X6MTR)                                   0.063      0.965 f
  U1399/Y (CLKNAND2X8MTR)                                0.052      1.017 r
  U293/Y (NAND2X2MTR)                                    0.051      1.068 f
  U1249/Y (CLKNAND2X4MTR)                                0.035      1.103 r
  U3700/Y (XNOR2X1MTR)                                   0.076      1.179 r
  U10293/Y (AOI21X4MTR)                                  0.091      1.270 f
  U11475/Y (OAI21X6MTR)                                  0.085      1.355 r
  U8003/Y (NAND2X2MTR)                                   0.052      1.407 f
  U1247/Y (OAI2BB1X2MTR)                                 0.041      1.448 r
  U0_BANK_TOP/vACC_2_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U1966/Y (INVX6MTR)                                     0.040      1.017 f
  U309/Y (INVX4MTR)                                      0.045      1.062 r
  U1488/Y (AOI21X4MTR)                                   0.047      1.109 f
  U8025/Y (XNOR2X2MTR)                                   0.077      1.186 f
  U8016/Y (INVX2MTR)                                     0.043      1.229 r
  U8624/Y (NAND3X2MTR)                                   0.076      1.305 f
  U1042/Y (CLKNAND2X4MTR)                                0.058      1.363 r
  U1041/Y (NAND2X2MTR)                                   0.044      1.407 f
  U13169/Y (OAI2BB1X2MTR)                                0.041      1.448 r
  U0_BANK_TOP/vACC_1_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U716/Y (NAND2X2MTR)                                    0.064      0.623 f
  U2046/Y (CLKNAND2X4MTR)                                0.058      0.681 r
  U1250/Y (NAND2BX8MTR)                                  0.084      0.764 r
  U2480/Y (NAND2X6MTR)                                   0.048      0.812 f
  U4344/Y (NOR2X2MTR)                                    0.090      0.902 r
  U1003/Y (NAND2X6MTR)                                   0.063      0.965 f
  U1399/Y (CLKNAND2X8MTR)                                0.052      1.017 r
  U293/Y (NAND2X2MTR)                                    0.051      1.068 f
  U1249/Y (CLKNAND2X4MTR)                                0.035      1.103 r
  U3700/Y (XNOR2X1MTR)                                   0.076      1.179 r
  U10293/Y (AOI21X4MTR)                                  0.091      1.270 f
  U11475/Y (OAI21X6MTR)                                  0.085      1.355 r
  U8004/Y (NAND2X2MTR)                                   0.052      1.407 f
  U13187/Y (OAI2BB1X2MTR)                                0.041      1.448 r
  U0_BANK_TOP/vACC_3_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U716/Y (NAND2X2MTR)                                    0.064      0.623 f
  U2046/Y (CLKNAND2X4MTR)                                0.058      0.681 r
  U1250/Y (NAND2BX8MTR)                                  0.084      0.764 r
  U2480/Y (NAND2X6MTR)                                   0.048      0.812 f
  U4344/Y (NOR2X2MTR)                                    0.090      0.902 r
  U1003/Y (NAND2X6MTR)                                   0.063      0.965 f
  U1399/Y (CLKNAND2X8MTR)                                0.052      1.017 r
  U293/Y (NAND2X2MTR)                                    0.051      1.068 f
  U1249/Y (CLKNAND2X4MTR)                                0.035      1.103 r
  U3700/Y (XNOR2X1MTR)                                   0.076      1.179 r
  U10293/Y (AOI21X4MTR)                                  0.091      1.270 f
  U11475/Y (OAI21X6MTR)                                  0.085      1.355 r
  U8007/Y (NAND2X2MTR)                                   0.052      1.407 f
  U16225/Y (OAI2BB1X2MTR)                                0.041      1.448 r
  U0_BANK_TOP/vACC_1_reg_0__3_/D (DFFRHQX4MTR)           0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U1966/Y (INVX6MTR)                                     0.040      1.017 f
  U309/Y (INVX4MTR)                                      0.045      1.062 r
  U1488/Y (AOI21X4MTR)                                   0.047      1.109 f
  U8025/Y (XNOR2X2MTR)                                   0.077      1.186 f
  U8016/Y (INVX2MTR)                                     0.043      1.229 r
  U8624/Y (NAND3X2MTR)                                   0.076      1.305 f
  U1042/Y (CLKNAND2X4MTR)                                0.058      1.363 r
  U10205/Y (NAND2X2MTR)                                  0.044      1.407 f
  U15976/Y (OAI2BB1X2MTR)                                0.041      1.448 r
  U0_BANK_TOP/vACC_3_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U1966/Y (INVX6MTR)                                     0.040      1.017 f
  U309/Y (INVX4MTR)                                      0.045      1.062 r
  U1488/Y (AOI21X4MTR)                                   0.047      1.109 f
  U8025/Y (XNOR2X2MTR)                                   0.077      1.186 f
  U8016/Y (INVX2MTR)                                     0.043      1.229 r
  U8624/Y (NAND3X2MTR)                                   0.076      1.305 f
  U1042/Y (CLKNAND2X4MTR)                                0.058      1.363 r
  U10203/Y (NAND2X2MTR)                                  0.044      1.407 f
  U11350/Y (OAI2BB1X2MTR)                                0.041      1.448 r
  U0_BANK_TOP/vACC_0_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.448 r
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.048


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U7620/Y (CLKNAND2X4MTR)                                0.069      1.006 f
  U7205/Y (AOI21X2MTR)                                   0.083      1.090 r
  U2739/Y (XNOR2X1MTR)                                   0.085      1.175 r
  U7600/Y (NOR2X2MTR)                                    0.057      1.232 f
  U1670/Y (NOR2X4MTR)                                    0.083      1.315 r
  U11476/Y (BUFX4MTR)                                    0.089      1.404 r
  U17158/Y (OAI22X2MTR)                                  0.043      1.447 f
  U0_BANK_TOP/vACC_3_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.447 f
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U7620/Y (CLKNAND2X4MTR)                                0.069      1.006 f
  U7205/Y (AOI21X2MTR)                                   0.083      1.090 r
  U2739/Y (XNOR2X1MTR)                                   0.085      1.175 r
  U7600/Y (NOR2X2MTR)                                    0.057      1.232 f
  U1670/Y (NOR2X4MTR)                                    0.083      1.315 r
  U11476/Y (BUFX4MTR)                                    0.089      1.404 r
  U17155/Y (OAI22X2MTR)                                  0.043      1.447 f
  U0_BANK_TOP/vACC_2_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.447 f
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U2192/Y (CLKNAND2X4MTR)                                0.051      1.023 r
  U1569/Y (CLKNAND2X4MTR)                                0.053      1.076 f
  U2743/Y (CLKNAND2X8MTR)                                0.055      1.131 r
  U7598/Y (NAND2X6MTR)                                   0.055      1.186 f
  U9374/Y (INVX3MTR)                                     0.042      1.228 r
  U8623/Y (CLKNAND2X4MTR)                                0.040      1.268 f
  U4804/Y (XNOR2X2MTR)                                   0.088      1.356 f
  U17130/Y (OAI22X2MTR)                                  0.071      1.428 r
  U0_BANK_TOP/vACC_0_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.135      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U6842/Y (NAND2X6MTR)                                   0.060      1.058 r
  U8069/Y (XNOR2X1MTR)                                   0.074      1.132 r
  U8677/Y (OAI22X2MTR)                                   0.066      1.198 f
  U8654/Y (AOI2BB1X2MTR)                                 0.086      1.284 r
  U13050/Y (OAI2BB1X4MTR)                                0.113      1.397 r
  U13017/Y (OAI22X2MTR)                                  0.047      1.444 f
  U0_BANK_TOP/vACC_2_reg_7__0_/D (DFFRHQX2MTR)           0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U146/Y (INVX10MTR)                                     0.043      1.275 r
  U2478/Y (CLKNAND2X4MTR)                                0.046      1.321 f
  U1811/Y (AOI21X6MTR)                                   0.083      1.405 r
  U17253/Y (OAI22X2MTR)                                  0.055      1.460 f
  U0_BANK_TOP/vACC_2_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U771/Y (BUFX16MTR)                                     0.083      0.374 f
  U691/Y (NOR2X6MTR)                                     0.065      0.439 r
  U1567/Y (INVX6MTR)                                     0.045      0.484 f
  U3379/Y (NOR2X8MTR)                                    0.052      0.536 r
  U16176/S (ADDHX4MTR)                                   0.097      0.633 r
  U2360/Y (XNOR2X2MTR)                                   0.100      0.733 r
  U1568/Y (XNOR2X4MTR)                                   0.125      0.859 r
  U1887/Y (NOR2X4MTR)                                    0.048      0.907 f
  U1886/Y (OAI21X4MTR)                                   0.094      1.001 r
  U1507/Y (INVX4MTR)                                     0.036      1.037 f
  U1820/Y (CLKNAND2X4MTR)                                0.040      1.077 r
  U1173/Y (NAND2X6MTR)                                   0.050      1.126 f
  U1172/Y (OAI21X8MTR)                                   0.075      1.202 r
  U3727/Y (INVX2MTR)                                     0.051      1.252 f
  U4273/Y (XOR2X1MTR)                                    0.102      1.355 f
  U17745/Y (NOR2BX2MTR)                                  0.093      1.448 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.448 f
  data arrival time                                                 1.448

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.114      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.448
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U3701/Y (NAND2X2MTR)                                   0.061      1.277 r
  U4251/Y (XOR2X2MTR)                                    0.107      1.384 r
  U15401/Y (OAI22X2MTR)                                  0.073      1.457 f
  U0_BANK_TOP/vACC_1_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.457 f
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U3701/Y (NAND2X2MTR)                                   0.061      1.277 r
  U4251/Y (XOR2X2MTR)                                    0.107      1.384 r
  U17553/Y (OAI22X2MTR)                                  0.073      1.457 f
  U0_BANK_TOP/vACC_0_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.457 f
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U3701/Y (NAND2X2MTR)                                   0.061      1.277 r
  U4251/Y (XOR2X2MTR)                                    0.107      1.384 r
  U15332/Y (OAI22X2MTR)                                  0.073      1.457 f
  U0_BANK_TOP/vACC_3_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.457 f
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U3701/Y (NAND2X2MTR)                                   0.061      1.277 r
  U4251/Y (XOR2X2MTR)                                    0.107      1.384 r
  U17544/Y (OAI22X2MTR)                                  0.073      1.457 f
  U0_BANK_TOP/vACC_2_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.457 f
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U6349/Y (INVX6MTR)                                     0.045      0.169 r
  U5295/Y (INVX6MTR)                                     0.041      0.210 f
  U8558/Y (NOR2X8MTR)                                    0.072      0.282 r
  U1974/Y (INVX6MTR)                                     0.038      0.320 f
  U10068/Y (OAI22X2MTR)                                  0.054      0.374 r
  U11072/Y (AOI21X1MTR)                                  0.055      0.428 f
  U12896/Y (OAI2BB1X2MTR)                                0.063      0.492 r
  U6656/Y (AOI2B1X4MTR)                                  0.033      0.525 f
  U9008/Y (NAND3X4MTR)                                   0.059      0.585 r
  U8299/Y (NAND3X2MTR)                                   0.087      0.672 f
  U7732/Y (INVX2MTR)                                     0.049      0.721 r
  U8901/Y (NAND2X2MTR)                                   0.063      0.784 f
  U8169/Y (NAND3X4MTR)                                   0.056      0.840 r
  U7660/Y (CLKNAND2X4MTR)                                0.051      0.891 f
  U6418/Y (BUFX4MTR)                                     0.087      0.979 f
  U2886/Y (NAND2X2MTR)                                   0.034      1.013 r
  U12907/Y (NAND2X2MTR)                                  0.043      1.056 f
  U10412/Y (XNOR2X1MTR)                                  0.074      1.130 f
  U9487/Y (AOI22X2MTR)                                   0.101      1.231 r
  U10333/Y (OAI2BB1X2MTR)                                0.064      1.295 f
  U8616/Y (OAI22X4MTR)                                   0.101      1.397 r
  U12901/Y (OAI22X2MTR)                                  0.064      1.460 f
  U0_BANK_TOP/vACC_3_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U6349/Y (INVX6MTR)                                     0.045      0.169 r
  U5295/Y (INVX6MTR)                                     0.041      0.210 f
  U8558/Y (NOR2X8MTR)                                    0.072      0.282 r
  U1974/Y (INVX6MTR)                                     0.038      0.320 f
  U10068/Y (OAI22X2MTR)                                  0.054      0.374 r
  U11072/Y (AOI21X1MTR)                                  0.055      0.428 f
  U12896/Y (OAI2BB1X2MTR)                                0.063      0.492 r
  U6656/Y (AOI2B1X4MTR)                                  0.033      0.525 f
  U9008/Y (NAND3X4MTR)                                   0.059      0.585 r
  U8299/Y (NAND3X2MTR)                                   0.087      0.672 f
  U7732/Y (INVX2MTR)                                     0.049      0.721 r
  U8901/Y (NAND2X2MTR)                                   0.063      0.784 f
  U8169/Y (NAND3X4MTR)                                   0.056      0.840 r
  U7660/Y (CLKNAND2X4MTR)                                0.051      0.891 f
  U6418/Y (BUFX4MTR)                                     0.087      0.979 f
  U2886/Y (NAND2X2MTR)                                   0.034      1.013 r
  U12907/Y (NAND2X2MTR)                                  0.043      1.056 f
  U10412/Y (XNOR2X1MTR)                                  0.074      1.130 f
  U9487/Y (AOI22X2MTR)                                   0.101      1.231 r
  U10333/Y (OAI2BB1X2MTR)                                0.064      1.295 f
  U8616/Y (OAI22X4MTR)                                   0.101      1.397 r
  U11422/Y (OAI22X2MTR)                                  0.064      1.460 f
  U0_BANK_TOP/vACC_1_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U2192/Y (CLKNAND2X4MTR)                                0.051      1.023 r
  U1569/Y (CLKNAND2X4MTR)                                0.053      1.076 f
  U2743/Y (CLKNAND2X8MTR)                                0.055      1.131 r
  U7598/Y (NAND2X6MTR)                                   0.055      1.186 f
  U9374/Y (INVX3MTR)                                     0.042      1.228 r
  U8623/Y (CLKNAND2X4MTR)                                0.040      1.268 f
  U4804/Y (XNOR2X2MTR)                                   0.088      1.356 f
  U17128/Y (OAI22X2MTR)                                  0.071      1.428 r
  U0_BANK_TOP/vACC_3_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U773/Y (INVX4MTR)                                      0.043      0.343 r
  U3488/Y (CLKNAND2X4MTR)                                0.044      0.387 f
  U2017/Y (NOR2X2MTR)                                    0.095      0.482 r
  U987/Y (OAI21X4MTR)                                    0.076      0.558 f
  U986/Y (AOI21X4MTR)                                    0.100      0.658 r
  U12294/Y (OAI21X2MTR)                                  0.070      0.728 f
  U2015/Y (XNOR2X2MTR)                                   0.081      0.809 f
  U1763/Y (NOR2BX8MTR)                                   0.085      0.894 f
  U2016/Y (INVX4MTR)                                     0.030      0.924 r
  U11869/Y (NAND2X2MTR)                                  0.057      0.981 f
  U8106/Y (AOI21X4MTR)                                   0.107      1.088 r
  U4868/Y (XOR2X2MTR)                                    0.094      1.182 r
  U6391/Y (AOI21X1MTR)                                   0.059      1.240 f
  U11611/Y (NAND3BX2MTR)                                 0.072      1.313 r
  U1762/Y (NOR2X4MTR)                                    0.034      1.346 f
  U9360/Y (AOI211X1MTR)                                  0.085      1.432 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.432 r
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U6349/Y (INVX6MTR)                                     0.045      0.169 r
  U5295/Y (INVX6MTR)                                     0.041      0.210 f
  U8558/Y (NOR2X8MTR)                                    0.072      0.282 r
  U1974/Y (INVX6MTR)                                     0.038      0.320 f
  U10068/Y (OAI22X2MTR)                                  0.054      0.374 r
  U11072/Y (AOI21X1MTR)                                  0.055      0.428 f
  U12896/Y (OAI2BB1X2MTR)                                0.063      0.492 r
  U6656/Y (AOI2B1X4MTR)                                  0.033      0.525 f
  U9008/Y (NAND3X4MTR)                                   0.059      0.585 r
  U8299/Y (NAND3X2MTR)                                   0.087      0.672 f
  U7732/Y (INVX2MTR)                                     0.049      0.721 r
  U8901/Y (NAND2X2MTR)                                   0.063      0.784 f
  U8169/Y (NAND3X4MTR)                                   0.056      0.840 r
  U7660/Y (CLKNAND2X4MTR)                                0.051      0.891 f
  U6418/Y (BUFX4MTR)                                     0.087      0.979 f
  U2886/Y (NAND2X2MTR)                                   0.034      1.013 r
  U12907/Y (NAND2X2MTR)                                  0.043      1.056 f
  U10412/Y (XNOR2X1MTR)                                  0.074      1.130 f
  U9487/Y (AOI22X2MTR)                                   0.101      1.231 r
  U10333/Y (OAI2BB1X2MTR)                                0.064      1.295 f
  U8616/Y (OAI22X4MTR)                                   0.101      1.397 r
  U12903/Y (OAI22X2MTR)                                  0.064      1.460 f
  U0_BANK_TOP/vACC_0_reg_6__6_/D (DFFRHQX4MTR)           0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U7631/Y (NAND2X6MTR)                                   0.076      1.016 f
  U2331/Y (AND2X2MTR)                                    0.095      1.112 f
  U8052/Y (AOI2B1X2MTR)                                  0.072      1.184 r
  U9406/Y (NAND3X4MTR)                                   0.086      1.270 f
  U8636/Y (NAND2X2MTR)                                   0.064      1.334 r
  U11423/Y (CLKNAND2X4MTR)                               0.054      1.387 f
  U2041/Y (CLKNAND2X4MTR)                                0.037      1.424 r
  U2040/Y (OAI21X3MTR)                                   0.040      1.465 f
  U0_BANK_TOP/vACC_2_reg_6__2_/D (DFFRHQX4MTR)           0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.097      1.418
  data required time                                                1.418
  --------------------------------------------------------------------------
  data required time                                                1.418
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3212/Y (NAND2X2MTR)                                   0.068      0.712 r
  U3174/Y (INVX3MTR)                                     0.041      0.753 f
  U8843/Y (NOR2X4MTR)                                    0.068      0.820 r
  U5406/Y (NAND2X2MTR)                                   0.062      0.882 f
  U4341/Y (INVX2MTR)                                     0.048      0.930 r
  U5392/Y (CLKNAND2X4MTR)                                0.054      0.985 f
  U4305/Y (NAND2X6MTR)                                   0.058      1.043 r
  U1730/Y (CLKNAND2X4MTR)                                0.046      1.089 f
  U4832/Y (OAI211X2MTR)                                  0.105      1.194 r
  U1729/Y (NAND3X4MTR)                                   0.119      1.314 f
  U2415/Y (AOI21X8MTR)                                   0.093      1.407 r
  U8612/Y (OAI2BB2X2MTR)                                 0.057      1.463 f
  U0_BANK_TOP/vACC_1_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.463 f
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U1966/Y (INVX6MTR)                                     0.040      1.017 f
  U309/Y (INVX4MTR)                                      0.045      1.062 r
  U1488/Y (AOI21X4MTR)                                   0.047      1.109 f
  U8025/Y (XNOR2X2MTR)                                   0.077      1.186 f
  U8016/Y (INVX2MTR)                                     0.043      1.229 r
  U8624/Y (NAND3X2MTR)                                   0.076      1.305 f
  U1042/Y (CLKNAND2X4MTR)                                0.058      1.363 r
  U103/Y (NAND2X2MTR)                                    0.044      1.407 f
  U13235/Y (OAI2BB1X2MTR)                                0.039      1.447 r
  U0_BANK_TOP/vACC_2_reg_4__3_/D (DFFRHQX4MTR)           0.000      1.447 r
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U146/Y (INVX10MTR)                                     0.043      1.275 r
  U2478/Y (CLKNAND2X4MTR)                                0.046      1.321 f
  U1811/Y (AOI21X6MTR)                                   0.083      1.405 r
  U17251/Y (OAI22X2MTR)                                  0.055      1.460 f
  U0_BANK_TOP/vACC_0_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.047


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U1091/Y (INVX8MTR)                                     0.040      0.340 r
  U2114/Y (INVX8MTR)                                     0.028      0.368 f
  U9187/Y (NAND2BX4MTR)                                  0.077      0.445 f
  U3470/Y (NOR2X3MTR)                                    0.067      0.512 r
  U5704/Y (NOR2X2MTR)                                    0.040      0.552 f
  U1156/Y (NOR2X2MTR)                                    0.070      0.622 r
  U1550/Y (CLKNAND2X4MTR)                                0.065      0.687 f
  U9810/Y (AOI21X2MTR)                                   0.084      0.771 r
  U2433/Y (XNOR2X2MTR)                                   0.093      0.864 r
  U2432/Y (NOR2X4MTR)                                    0.049      0.913 f
  U3819/Y (NOR2X2MTR)                                    0.076      0.989 r
  U9593/Y (NOR2X2MTR)                                    0.051      1.040 f
  U4873/Y (NAND2X2MTR)                                   0.045      1.085 r
  U16282/Y (NAND3BX4MTR)                                 0.074      1.159 f
  U1551/Y (XNOR2X2MTR)                                   0.083      1.241 f
  U11636/Y (NAND2X2MTR)                                  0.047      1.289 r
  U989/Y (NAND3X2MTR)                                    0.078      1.366 f
  U15774/Y (AOI21X1MTR)                                  0.080      1.446 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.446 r
  data arrival time                                                 1.446

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.446
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U146/Y (INVX10MTR)                                     0.043      1.275 r
  U2478/Y (CLKNAND2X4MTR)                                0.046      1.321 f
  U1811/Y (AOI21X6MTR)                                   0.083      1.405 r
  U15322/Y (OAI22X2MTR)                                  0.055      1.460 f
  U0_BANK_TOP/vACC_1_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1011/Y (BUFX10MTR)                                    0.085      0.349 r
  U7109/Y (NAND2X6MTR)                                   0.064      0.413 f
  U486/Y (NOR2X2MTR)                                     0.099      0.511 r
  U6662/Y (XNOR2X1MTR)                                   0.128      0.639 r
  U1556/Y (XNOR2X2MTR)                                   0.139      0.778 r
  U1555/Y (XNOR2X2MTR)                                   0.129      0.907 r
  U1047/Y (XNOR2X2MTR)                                   0.119      1.025 r
  U5407/Y (NAND2X2MTR)                                   0.100      1.126 f
  U11779/Y (OAI21X6MTR)                                  0.067      1.193 r
  U1829/Y (CLKNAND2X4MTR)                                0.053      1.245 f
  U1206/Y (CLKNAND2X4MTR)                                0.036      1.282 r
  U1892/Y (XNOR2X2MTR)                                   0.060      1.342 r
  U5851/Y (NOR2BX1MTR)                                   0.098      1.439 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U1183/Y (INVX24MTR)                                    0.051      0.359 r
  U737/Y (INVX14MTR)                                     0.039      0.398 f
  U644/Y (NOR2X6MTR)                                     0.056      0.454 r
  U9997/Y (INVX2MTR)                                     0.037      0.491 f
  U6170/Y (NOR2X1MTR)                                    0.069      0.560 r
  U10893/S (ADDHX2MTR)                                   0.105      0.665 r
  U2351/Y (XNOR2X2MTR)                                   0.108      0.772 r
  U10721/Y (XNOR2X2MTR)                                  0.116      0.888 r
  U1734/Y (NOR2X4MTR)                                    0.052      0.940 f
  U1860/Y (OAI21X4MTR)                                   0.103      1.043 r
  U1859/Y (AOI21X6MTR)                                   0.070      1.113 f
  U13318/Y (OAI21X6MTR)                                  0.084      1.198 r
  U1198/Y (AOI21X8MTR)                                   0.071      1.269 f
  U15967/Y (OAI2B1X4MTR)                                 0.072      1.341 r
  U16167/Y (XNOR2X2MTR)                                  0.045      1.386 f
  U16030/Y (NOR2X2MTR)                                   0.055      1.442 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U4120/Y (NOR2BX2MTR)                                   0.060      0.459 r
  U4670/Y (NOR2X2MTR)                                    0.038      0.496 f
  U3388/Y (NAND2X2MTR)                                   0.047      0.543 r
  U7389/Y (NAND2X2MTR)                                   0.069      0.613 f
  U8321/Y (AND2X4MTR)                                    0.099      0.712 f
  U8911/Y (NOR2X1MTR)                                    0.079      0.791 r
  U8891/Y (NAND2X2MTR)                                   0.067      0.858 f
  U8826/Y (CLKNAND2X4MTR)                                0.048      0.906 r
  U8153/Y (INVX2MTR)                                     0.041      0.947 f
  U12962/Y (OAI21X2MTR)                                  0.080      1.027 r
  U8737/Y (AOI21X2MTR)                                   0.044      1.071 f
  U8698/Y (XNOR2X1MTR)                                   0.093      1.164 f
  U1639/Y (AOI21X4MTR)                                   0.095      1.258 r
  U1719/Y (OAI2BB1X4MTR)                                 0.056      1.314 f
  U1139/Y (OAI2B1X4MTR)                                  0.086      1.401 r
  U12958/Y (OAI22X2MTR)                                  0.059      1.460 f
  U0_BANK_TOP/vACC_3_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U4120/Y (NOR2BX2MTR)                                   0.060      0.459 r
  U4670/Y (NOR2X2MTR)                                    0.038      0.496 f
  U3388/Y (NAND2X2MTR)                                   0.047      0.543 r
  U7389/Y (NAND2X2MTR)                                   0.069      0.613 f
  U8321/Y (AND2X4MTR)                                    0.099      0.712 f
  U8911/Y (NOR2X1MTR)                                    0.079      0.791 r
  U8891/Y (NAND2X2MTR)                                   0.067      0.858 f
  U8826/Y (CLKNAND2X4MTR)                                0.048      0.906 r
  U8153/Y (INVX2MTR)                                     0.041      0.947 f
  U12962/Y (OAI21X2MTR)                                  0.080      1.027 r
  U8737/Y (AOI21X2MTR)                                   0.044      1.071 f
  U8698/Y (XNOR2X1MTR)                                   0.093      1.164 f
  U1639/Y (AOI21X4MTR)                                   0.095      1.258 r
  U1719/Y (OAI2BB1X4MTR)                                 0.056      1.314 f
  U1139/Y (OAI2B1X4MTR)                                  0.086      1.401 r
  U12960/Y (OAI22X2MTR)                                  0.059      1.460 f
  U0_BANK_TOP/vACC_1_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U1802/Y (AOI21X6MTR)                                   0.040      0.471 f
  U12450/Y (OAI211X4MTR)                                 0.048      0.519 r
  U3311/Y (NOR2BX4MTR)                                   0.118      0.637 r
  U2260/Y (NAND2X2MTR)                                   0.073      0.710 f
  U5578/Y (INVX2MTR)                                     0.055      0.765 r
  U10706/Y (OAI21X2MTR)                                  0.075      0.839 f
  U5474/Y (NAND2X1MTR)                                   0.046      0.885 r
  U2982/Y (NOR2BX1MTR)                                   0.089      0.974 r
  U4922/Y (OAI2B1X2MTR)                                  0.053      1.027 f
  U9456/Y (AOI21X2MTR)                                   0.074      1.102 r
  U1422/Y (XNOR2X2MTR)                                   0.090      1.192 r
  U1423/Y (CLKNAND2X4MTR)                                0.057      1.249 f
  U1300/Y (NAND3X4MTR)                                   0.061      1.310 r
  U1299/Y (MXI2X6MTR)                                    0.059      1.370 f
  U12936/Y (OAI22X2MTR)                                  0.062      1.432 r
  U0_BANK_TOP/vACC_0_reg_3__7_/D (DFFRHQX2MTR)           0.000      1.432 r
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__7_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U6842/Y (NAND2X6MTR)                                   0.060      1.058 r
  U8069/Y (XNOR2X1MTR)                                   0.074      1.132 r
  U8677/Y (OAI22X2MTR)                                   0.066      1.198 f
  U8654/Y (AOI2BB1X2MTR)                                 0.086      1.284 r
  U13050/Y (OAI2BB1X4MTR)                                0.113      1.397 r
  U9365/Y (OAI22X2MTR)                                   0.047      1.444 f
  U0_BANK_TOP/vACC_1_reg_7__0_/D (DFFRHQX2MTR)           0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U4120/Y (NOR2BX2MTR)                                   0.060      0.459 r
  U4670/Y (NOR2X2MTR)                                    0.038      0.496 f
  U3388/Y (NAND2X2MTR)                                   0.047      0.543 r
  U7389/Y (NAND2X2MTR)                                   0.069      0.613 f
  U8321/Y (AND2X4MTR)                                    0.099      0.712 f
  U8911/Y (NOR2X1MTR)                                    0.079      0.791 r
  U8891/Y (NAND2X2MTR)                                   0.067      0.858 f
  U8826/Y (CLKNAND2X4MTR)                                0.048      0.906 r
  U8153/Y (INVX2MTR)                                     0.041      0.947 f
  U12962/Y (OAI21X2MTR)                                  0.080      1.027 r
  U8737/Y (AOI21X2MTR)                                   0.044      1.071 f
  U8698/Y (XNOR2X1MTR)                                   0.093      1.164 f
  U1639/Y (AOI21X4MTR)                                   0.095      1.258 r
  U1719/Y (OAI2BB1X4MTR)                                 0.056      1.314 f
  U1139/Y (OAI2B1X4MTR)                                  0.086      1.401 r
  U12959/Y (OAI22X2MTR)                                  0.059      1.460 f
  U0_BANK_TOP/vACC_0_reg_6__7_/D (DFFRHQX4MTR)           0.000      1.460 f
  data arrival time                                                 1.460

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.460
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U6842/Y (NAND2X6MTR)                                   0.060      1.058 r
  U8069/Y (XNOR2X1MTR)                                   0.074      1.132 r
  U8677/Y (OAI22X2MTR)                                   0.066      1.198 f
  U8654/Y (AOI2BB1X2MTR)                                 0.086      1.284 r
  U13050/Y (OAI2BB1X4MTR)                                0.113      1.397 r
  U9345/Y (OAI22X2MTR)                                   0.047      1.444 f
  U0_BANK_TOP/vACC_0_reg_7__0_/D (DFFRHQX2MTR)           0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U1576/Y (AOI21X4MTR)                                   0.061      1.060 f
  U6408/Y (XNOR2X1MTR)                                   0.110      1.169 f
  U2056/Y (OAI211X8MTR)                                  0.123      1.292 r
  U2532/Y (MXI2X6MTR)                                    0.076      1.369 f
  U17750/Y (OAI22X2MTR)                                  0.062      1.430 r
  U0_BANK_TOP/vACC_3_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7140/Y (OAI2B2X2MTR)                                  0.078      0.442 r
  U7477/Y (NOR2X2MTR)                                    0.047      0.489 f
  U7441/Y (NAND2X2MTR)                                   0.047      0.536 r
  U7419/Y (NAND2X2MTR)                                   0.051      0.588 f
  U1519/Y (OAI2BB1X4MTR)                                 0.047      0.635 r
  U6562/Y (INVX2MTR)                                     0.043      0.679 f
  U3194/Y (NOR2X3MTR)                                    0.075      0.753 r
  U462/Y (OAI21X2MTR)                                    0.083      0.837 f
  U8195/Y (NAND2X2MTR)                                   0.056      0.892 r
  U8159/Y (NAND2X2MTR)                                   0.061      0.953 f
  U10534/Y (NAND2X2MTR)                                  0.044      0.998 r
  U9543/Y (NAND3X2MTR)                                   0.072      1.070 f
  U2039/Y (XNOR2X2MTR)                                   0.081      1.151 f
  U214/Y (NOR2BX2MTR)                                    0.086      1.237 r
  U11569/Y (NOR2X4MTR)                                   0.051      1.288 f
  U74/Y (BUFX4MTR)                                       0.084      1.372 f
  U16122/Y (OAI22X2MTR)                                  0.061      1.432 r
  U0_BANK_TOP/vACC_2_reg_7__12_/D (DFFRHQX4MTR)          0.000      1.432 r
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U12731/Y (BUFX12MTR)                                   0.085      0.375 f
  U659/Y (NOR2X8MTR)                                     0.050      0.425 r
  U611/Y (AND2X4MTR)                                     0.105      0.530 r
  U9886/Y (XNOR2X2MTR)                                   0.132      0.662 r
  U952/Y (OAI21X4MTR)                                    0.063      0.725 f
  U5073/Y (OAI2B1X2MTR)                                  0.060      0.785 r
  U5464/Y (XNOR2X2MTR)                                   0.143      0.928 r
  U1928/Y (XNOR2X4MTR)                                   0.143      1.071 r
  U1083/Y (NAND2X6MTR)                                   0.068      1.139 f
  U16166/Y (OAI21X6MTR)                                  0.086      1.225 r
  U13221/Y (AOI21X8MTR)                                  0.045      1.270 f
  U15952/Y (XNOR2X1MTR)                                  0.107      1.377 f
  U15549/Y (NOR2X1MTR)                                   0.062      1.439 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1439/Y (CLKNAND2X8MTR)                                0.057      0.980 f
  U373/Y (CLKNAND2X4MTR)                                 0.047      1.028 r
  U1447/Y (INVX4MTR)                                     0.029      1.057 f
  U1448/Y (NAND2BX4MTR)                                  0.030      1.087 r
  U15951/Y (CLKNAND2X4MTR)                               0.056      1.143 f
  U2022/Y (NOR2X12MTR)                                   0.083      1.226 r
  U146/Y (INVX10MTR)                                     0.045      1.271 f
  U2095/Y (CLKNAND2X8MTR)                                0.034      1.304 r
  U2094/Y (OAI211X8MTR)                                  0.060      1.365 f
  U11348/Y (OAI22X2MTR)                                  0.063      1.428 r
  U0_BANK_TOP/vACC_1_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1011/Y (BUFX10MTR)                                    0.085      0.349 r
  U6272/Y (CLKNAND2X4MTR)                                0.047      0.396 f
  U4694/Y (INVX4MTR)                                     0.049      0.445 r
  U7084/Y (INVX4MTR)                                     0.041      0.487 f
  U6178/Y (NOR2X3MTR)                                    0.074      0.561 r
  U7787/Y (OAI2BB1X2MTR)                                 0.125      0.686 r
  U10700/Y (XNOR2X2MTR)                                  0.080      0.766 r
  U351/Y (XNOR2X1MTR)                                    0.115      0.881 r
  U4950/Y (XNOR2X2MTR)                                   0.150      1.031 r
  U2910/Y (NAND2X2MTR)                                   0.102      1.134 f
  U11777/Y (OAI21X6MTR)                                  0.066      1.199 r
  U1533/Y (INVX4MTR)                                     0.035      1.234 f
  U8712/Y (NOR2X1MTR)                                    0.056      1.290 r
  U9421/Y (NOR2X2MTR)                                    0.038      1.329 f
  U1991/Y (XNOR2X2MTR)                                   0.070      1.398 f
  U1708/Y (NOR2X4MTR)                                    0.054      1.452 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX8MTR)
                                                         0.000      1.452 r
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U617/Y (CLKNAND2X4MTR)                                 0.058      0.735 f
  U5505/Y (INVX2MTR)                                     0.046      0.781 r
  U4425/Y (NOR2X2MTR)                                    0.030      0.812 f
  U4371/Y (NAND2X2MTR)                                   0.036      0.848 r
  U5917/Y (NAND3X4MTR)                                   0.063      0.911 f
  U5392/Y (CLKNAND2X4MTR)                                0.052      0.964 r
  U4305/Y (NAND2X6MTR)                                   0.063      1.026 f
  U5869/Y (AOI21X2MTR)                                   0.093      1.119 r
  U8046/Y (XNOR2X2MTR)                                   0.119      1.238 r
  U2345/Y (OAI2B1X8MTR)                                  0.083      1.322 f
  U2344/Y (MXI2X6MTR)                                    0.080      1.401 r
  U13040/Y (OAI22X2MTR)                                  0.058      1.459 f
  U0_BANK_TOP/vACC_0_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.459 f
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U617/Y (CLKNAND2X4MTR)                                 0.058      0.735 f
  U5505/Y (INVX2MTR)                                     0.046      0.781 r
  U4425/Y (NOR2X2MTR)                                    0.030      0.812 f
  U4371/Y (NAND2X2MTR)                                   0.036      0.848 r
  U5917/Y (NAND3X4MTR)                                   0.063      0.911 f
  U5392/Y (CLKNAND2X4MTR)                                0.052      0.964 r
  U4305/Y (NAND2X6MTR)                                   0.063      1.026 f
  U5869/Y (AOI21X2MTR)                                   0.093      1.119 r
  U8046/Y (XNOR2X2MTR)                                   0.119      1.238 r
  U2345/Y (OAI2B1X8MTR)                                  0.083      1.322 f
  U2344/Y (MXI2X6MTR)                                    0.080      1.401 r
  U13042/Y (OAI22X2MTR)                                  0.058      1.459 f
  U0_BANK_TOP/vACC_1_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.459 f
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7140/Y (OAI2B2X2MTR)                                  0.078      0.442 r
  U7477/Y (NOR2X2MTR)                                    0.047      0.489 f
  U7441/Y (NAND2X2MTR)                                   0.047      0.536 r
  U7419/Y (NAND2X2MTR)                                   0.051      0.588 f
  U1519/Y (OAI2BB1X4MTR)                                 0.047      0.635 r
  U6562/Y (INVX2MTR)                                     0.043      0.679 f
  U3194/Y (NOR2X3MTR)                                    0.075      0.753 r
  U462/Y (OAI21X2MTR)                                    0.083      0.837 f
  U8195/Y (NAND2X2MTR)                                   0.056      0.892 r
  U8159/Y (NAND2X2MTR)                                   0.061      0.953 f
  U10534/Y (NAND2X2MTR)                                  0.044      0.998 r
  U9543/Y (NAND3X2MTR)                                   0.072      1.070 f
  U2039/Y (XNOR2X2MTR)                                   0.081      1.151 f
  U214/Y (NOR2BX2MTR)                                    0.086      1.237 r
  U11569/Y (NOR2X4MTR)                                   0.051      1.288 f
  U74/Y (BUFX4MTR)                                       0.084      1.372 f
  U15209/Y (OAI22X2MTR)                                  0.061      1.432 r
  U0_BANK_TOP/vACC_3_reg_7__12_/D (DFFRHQX4MTR)          0.000      1.432 r
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.046


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_66_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U13350/Y (OAI211X2MTR)                                 0.105      1.270 r
  U4836/Y (AOI211X2MTR)                                  0.062      1.332 f
  U15694/Y (NOR2X1MTR)                                   0.060      1.393 r
  PIM_result_reg_66_/D (DFFRQX2MTR)                      0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_66_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_194_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U13350/Y (OAI211X2MTR)                                 0.105      1.270 r
  U4836/Y (AOI211X2MTR)                                  0.062      1.332 f
  U15660/Y (NOR2X1MTR)                                   0.060      1.393 r
  PIM_result_reg_194_/D (DFFRQX2MTR)                     0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_194_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_322_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U13350/Y (OAI211X2MTR)                                 0.105      1.270 r
  U4836/Y (AOI211X2MTR)                                  0.062      1.332 f
  U15625/Y (NOR2X1MTR)                                   0.060      1.393 r
  PIM_result_reg_322_/D (DFFRQX2MTR)                     0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_322_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_450_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U13350/Y (OAI211X2MTR)                                 0.105      1.270 r
  U4836/Y (AOI211X2MTR)                                  0.062      1.332 f
  U15590/Y (NOR2X1MTR)                                   0.060      1.393 r
  PIM_result_reg_450_/D (DFFRQX2MTR)                     0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_450_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U617/Y (CLKNAND2X4MTR)                                 0.058      0.735 f
  U5505/Y (INVX2MTR)                                     0.046      0.781 r
  U4425/Y (NOR2X2MTR)                                    0.030      0.812 f
  U4371/Y (NAND2X2MTR)                                   0.036      0.848 r
  U5917/Y (NAND3X4MTR)                                   0.063      0.911 f
  U5392/Y (CLKNAND2X4MTR)                                0.052      0.964 r
  U4305/Y (NAND2X6MTR)                                   0.063      1.026 f
  U5869/Y (AOI21X2MTR)                                   0.093      1.119 r
  U8046/Y (XNOR2X2MTR)                                   0.119      1.238 r
  U2345/Y (OAI2B1X8MTR)                                  0.083      1.322 f
  U2344/Y (MXI2X6MTR)                                    0.080      1.401 r
  U11518/Y (OAI22X2MTR)                                  0.058      1.459 f
  U0_BANK_TOP/vACC_3_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.459 f
  data arrival time                                                 1.459

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.459
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3212/Y (NAND2X2MTR)                                   0.068      0.712 r
  U3174/Y (INVX3MTR)                                     0.041      0.753 f
  U8843/Y (NOR2X4MTR)                                    0.068      0.820 r
  U5406/Y (NAND2X2MTR)                                   0.062      0.882 f
  U4341/Y (INVX2MTR)                                     0.048      0.930 r
  U5392/Y (CLKNAND2X4MTR)                                0.054      0.985 f
  U4305/Y (NAND2X6MTR)                                   0.058      1.043 r
  U1730/Y (CLKNAND2X4MTR)                                0.046      1.089 f
  U4832/Y (OAI211X2MTR)                                  0.105      1.194 r
  U1729/Y (NAND3X4MTR)                                   0.119      1.314 f
  U2415/Y (AOI21X8MTR)                                   0.093      1.407 r
  U13024/Y (OAI22X2MTR)                                  0.052      1.458 f
  U0_BANK_TOP/vACC_0_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.458 f
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U12954/Y (NAND2X2MTR)                                  0.041      1.045 r
  U10402/Y (NAND2X2MTR)                                  0.047      1.092 f
  U12976/Y (XNOR2X2MTR)                                  0.075      1.167 f
  U12979/Y (OAI22X4MTR)                                  0.068      1.235 r
  U9386/Y (NAND2X2MTR)                                   0.069      1.304 f
  U10291/Y (NAND3X4MTR)                                  0.056      1.360 r
  U11429/Y (NAND2X2MTR)                                  0.045      1.405 f
  U13031/Y (OAI2BB1X2MTR)                                0.041      1.445 r
  U0_BANK_TOP/vACC_0_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.445 r
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U2192/Y (CLKNAND2X4MTR)                                0.051      1.023 r
  U1569/Y (CLKNAND2X4MTR)                                0.053      1.076 f
  U2743/Y (CLKNAND2X8MTR)                                0.055      1.131 r
  U7598/Y (NAND2X6MTR)                                   0.055      1.186 f
  U9374/Y (INVX3MTR)                                     0.042      1.228 r
  U8623/Y (CLKNAND2X4MTR)                                0.040      1.268 f
  U4804/Y (XNOR2X2MTR)                                   0.098      1.366 r
  U17137/Y (OAI22X2MTR)                                  0.073      1.440 f
  U0_BANK_TOP/vACC_2_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.440 f
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U2192/Y (CLKNAND2X4MTR)                                0.051      1.023 r
  U1569/Y (CLKNAND2X4MTR)                                0.053      1.076 f
  U2743/Y (CLKNAND2X8MTR)                                0.055      1.131 r
  U7598/Y (NAND2X6MTR)                                   0.055      1.186 f
  U9374/Y (INVX3MTR)                                     0.042      1.228 r
  U8623/Y (CLKNAND2X4MTR)                                0.040      1.268 f
  U4804/Y (XNOR2X2MTR)                                   0.098      1.366 r
  U17153/Y (OAI22X2MTR)                                  0.073      1.440 f
  U0_BANK_TOP/vACC_1_reg_2__18_/D (DFFRHQX2MTR)          0.000      1.440 f
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U1183/Y (INVX24MTR)                                    0.051      0.359 r
  U737/Y (INVX14MTR)                                     0.039      0.398 f
  U644/Y (NOR2X6MTR)                                     0.056      0.454 r
  U9997/Y (INVX2MTR)                                     0.037      0.491 f
  U6170/Y (NOR2X1MTR)                                    0.069      0.560 r
  U10893/S (ADDHX2MTR)                                   0.105      0.665 r
  U2351/Y (XNOR2X2MTR)                                   0.108      0.772 r
  U10721/Y (XNOR2X2MTR)                                  0.116      0.888 r
  U1734/Y (NOR2X4MTR)                                    0.052      0.940 f
  U1860/Y (OAI21X4MTR)                                   0.103      1.043 r
  U1859/Y (AOI21X6MTR)                                   0.070      1.113 f
  U13318/Y (OAI21X6MTR)                                  0.084      1.198 r
  U13320/Y (INVX2MTR)                                    0.047      1.244 f
  U16250/Y (OAI21X2MTR)                                  0.078      1.322 r
  U9415/Y (XOR2X1MTR)                                    0.087      1.409 r
  U10306/Y (NOR2X2MTR)                                   0.046      1.455 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX8MTR)
                                                         0.000      1.455 f
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U4331/Y (NAND2X2MTR)                                   0.055      0.964 f
  U1517/Y (CLKNAND2X4MTR)                                0.041      1.006 r
  U7622/Y (CLKNAND2X4MTR)                                0.046      1.052 f
  U4846/Y (NAND2X6MTR)                                   0.045      1.097 r
  U3711/Y (NAND2X6MTR)                                   0.058      1.154 f
  U197/Y (INVX6MTR)                                      0.057      1.212 r
  U141/Y (INVX5MTR)                                      0.065      1.277 f
  U13158/Y (MXI2X6MTR)                                   0.065      1.341 r
  U11474/Y (NAND2X2MTR)                                  0.057      1.399 f
  U16231/Y (OAI2B1X2MTR)                                 0.039      1.438 r
  U0_BANK_TOP/vACC_3_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U664/Y (NOR2X4MTR)                                     0.069      0.720 r
  U1724/Y (OAI21X4MTR)                                   0.067      0.788 f
  U7266/Y (AOI21X4MTR)                                   0.092      0.880 r
  U1801/Y (CLKNAND2X8MTR)                                0.078      0.958 f
  U5874/Y (INVX2MTR)                                     0.052      1.009 r
  U8080/Y (NOR2X2MTR)                                    0.031      1.041 f
  U8050/Y (NOR2X2MTR)                                    0.056      1.097 r
  U5857/Y (XNOR2X1MTR)                                   0.079      1.176 r
  U9367/Y (NAND2X2MTR)                                   0.070      1.245 f
  U9343/Y (NAND3X2MTR)                                   0.063      1.308 r
  U11454/Y (OAI2B1X4MTR)                                 0.057      1.365 f
  U11392/Y (OAI2BB2X2MTR)                                0.071      1.437 r
  U0_BANK_TOP/vACC_2_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.437 r
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U6167/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3297/Y (INVX2MTR)                                     0.059      0.684 r
  U3216/Y (NAND2BX2MTR)                                  0.077      0.762 f
  U16215/Y (NAND2X2MTR)                                  0.065      0.826 r
  U16216/Y (INVX2MTR)                                    0.040      0.867 f
  U17414/Y (NAND2X2MTR)                                  0.041      0.907 r
  U7255/Y (INVX1MTR)                                     0.042      0.949 f
  U8797/Y (CLKAND2X2MTR)                                 0.083      1.032 f
  U1497/Y (AOI21X4MTR)                                   0.072      1.104 r
  U1680/Y (XNOR2X2MTR)                                   0.074      1.178 r
  U10310/Y (AOI22X2MTR)                                  0.086      1.265 f
  U12991/Y (OAI2BB1X4MTR)                                0.109      1.374 f
  U15975/Y (OAI22X2MTR)                                  0.057      1.431 r
  U0_BANK_TOP/vACC_2_reg_0__7_/D (DFFRHQX4MTR)           0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3212/Y (NAND2X2MTR)                                   0.068      0.712 r
  U3174/Y (INVX3MTR)                                     0.041      0.753 f
  U8843/Y (NOR2X4MTR)                                    0.068      0.820 r
  U5406/Y (NAND2X2MTR)                                   0.062      0.882 f
  U4341/Y (INVX2MTR)                                     0.048      0.930 r
  U5392/Y (CLKNAND2X4MTR)                                0.054      0.985 f
  U4305/Y (NAND2X6MTR)                                   0.058      1.043 r
  U1730/Y (CLKNAND2X4MTR)                                0.046      1.089 f
  U4832/Y (OAI211X2MTR)                                  0.105      1.194 r
  U1729/Y (NAND3X4MTR)                                   0.119      1.314 f
  U2415/Y (AOI21X8MTR)                                   0.093      1.407 r
  U13289/Y (OAI22X2MTR)                                  0.052      1.458 f
  U0_BANK_TOP/vACC_2_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.458 f
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U10251/Y (CLKNAND2X4MTR)                               0.078      1.329 f
  U17162/Y (OAI22X2MTR)                                  0.079      1.408 r
  U0_BANK_TOP/vACC_3_reg_0__9_/D (DFFRHQX1MTR)           0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__9_/CK (DFFRHQX1MTR)          0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U664/Y (NOR2X4MTR)                                     0.069      0.720 r
  U1724/Y (OAI21X4MTR)                                   0.067      0.788 f
  U7266/Y (AOI21X4MTR)                                   0.092      0.880 r
  U1801/Y (CLKNAND2X8MTR)                                0.078      0.958 f
  U5874/Y (INVX2MTR)                                     0.052      1.009 r
  U8080/Y (NOR2X2MTR)                                    0.031      1.041 f
  U8050/Y (NOR2X2MTR)                                    0.056      1.097 r
  U5857/Y (XNOR2X1MTR)                                   0.079      1.176 r
  U9367/Y (NAND2X2MTR)                                   0.070      1.245 f
  U9343/Y (NAND3X2MTR)                                   0.063      1.308 r
  U11454/Y (OAI2B1X4MTR)                                 0.057      1.365 f
  U10215/Y (OAI2BB2X2MTR)                                0.071      1.437 r
  U0_BANK_TOP/vACC_1_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.437 r
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U9469/Y (AOI21X2MTR)                                   0.097      1.084 r
  U2383/Y (XNOR2X2MTR)                                   0.091      1.175 r
  U2382/Y (CLKNAND2X4MTR)                                0.057      1.232 f
  U1283/Y (NAND3X4MTR)                                   0.065      1.296 r
  U19207/Y (OAI2B2X2MTR)                                 0.110      1.406 r
  U0_BANK_TOP/vACC_3_reg_2__11_/D (DFFRHQX1MTR)          0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.154      1.361
  data required time                                                1.361
  --------------------------------------------------------------------------
  data required time                                                1.361
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3212/Y (NAND2X2MTR)                                   0.068      0.712 r
  U3174/Y (INVX3MTR)                                     0.041      0.753 f
  U8843/Y (NOR2X4MTR)                                    0.068      0.820 r
  U5406/Y (NAND2X2MTR)                                   0.062      0.882 f
  U4341/Y (INVX2MTR)                                     0.048      0.930 r
  U5392/Y (CLKNAND2X4MTR)                                0.054      0.985 f
  U4305/Y (NAND2X6MTR)                                   0.058      1.043 r
  U1730/Y (CLKNAND2X4MTR)                                0.046      1.089 f
  U4832/Y (OAI211X2MTR)                                  0.105      1.194 r
  U1729/Y (NAND3X4MTR)                                   0.119      1.314 f
  U18871/Y (OAI2B2X2MTR)                                 0.130      1.444 f
  U0_BANK_TOP/vACC_0_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U4408/Y (AO21X2MTR)                                    0.157      0.966 f
  U9677/Y (XNOR2X1MTR)                                   0.082      1.048 f
  U10553/Y (NAND2BX2MTR)                                 0.048      1.097 r
  U10488/Y (OAI2BB1X2MTR)                                0.045      1.142 f
  U169/Y (NOR3X2MTR)                                     0.174      1.316 r
  U1292/Y (AOI2BB1X8MTR)                                 0.063      1.380 f
  U1717/Y (CLKNAND2X4MTR)                                0.040      1.420 r
  U19090/Y (OAI21X2MTR)                                  0.044      1.464 f
  U0_BANK_TOP/vACC_0_reg_3__4_/D (DFFRHQX4MTR)           0.000      1.464 f
  data arrival time                                                 1.464

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.096      1.419
  data required time                                                1.419
  --------------------------------------------------------------------------
  data required time                                                1.419
  data arrival time                                                -1.464
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3212/Y (NAND2X2MTR)                                   0.068      0.712 r
  U3174/Y (INVX3MTR)                                     0.041      0.753 f
  U8843/Y (NOR2X4MTR)                                    0.068      0.820 r
  U5406/Y (NAND2X2MTR)                                   0.062      0.882 f
  U4341/Y (INVX2MTR)                                     0.048      0.930 r
  U5392/Y (CLKNAND2X4MTR)                                0.054      0.985 f
  U4305/Y (NAND2X6MTR)                                   0.058      1.043 r
  U1730/Y (CLKNAND2X4MTR)                                0.046      1.089 f
  U4832/Y (OAI211X2MTR)                                  0.105      1.194 r
  U1729/Y (NAND3X4MTR)                                   0.119      1.314 f
  U18868/Y (OAI2B2X2MTR)                                 0.130      1.444 f
  U0_BANK_TOP/vACC_2_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U771/Y (BUFX16MTR)                                     0.083      0.374 f
  U691/Y (NOR2X6MTR)                                     0.065      0.439 r
  U1567/Y (INVX6MTR)                                     0.045      0.484 f
  U3379/Y (NOR2X8MTR)                                    0.052      0.536 r
  U16176/S (ADDHX4MTR)                                   0.097      0.633 r
  U2360/Y (XNOR2X2MTR)                                   0.100      0.733 r
  U1568/Y (XNOR2X4MTR)                                   0.125      0.859 r
  U1887/Y (NOR2X4MTR)                                    0.048      0.907 f
  U1886/Y (OAI21X4MTR)                                   0.094      1.001 r
  U1507/Y (INVX4MTR)                                     0.036      1.037 f
  U1820/Y (CLKNAND2X4MTR)                                0.040      1.077 r
  U1173/Y (NAND2X6MTR)                                   0.050      1.126 f
  U1172/Y (OAI21X8MTR)                                   0.075      1.202 r
  U3727/Y (INVX2MTR)                                     0.051      1.252 f
  U5354/Y (NOR2X1MTR)                                    0.058      1.311 r
  U11601/Y (NAND2BX2MTR)                                 0.056      1.367 f
  U13178/Y (AND3X4MTR)                                   0.101      1.468 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.468 f
  data arrival time                                                 1.468

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.468
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3212/Y (NAND2X2MTR)                                   0.068      0.712 r
  U3174/Y (INVX3MTR)                                     0.041      0.753 f
  U8843/Y (NOR2X4MTR)                                    0.068      0.820 r
  U5406/Y (NAND2X2MTR)                                   0.062      0.882 f
  U4341/Y (INVX2MTR)                                     0.048      0.930 r
  U5392/Y (CLKNAND2X4MTR)                                0.054      0.985 f
  U4305/Y (NAND2X6MTR)                                   0.058      1.043 r
  U1730/Y (CLKNAND2X4MTR)                                0.046      1.089 f
  U4832/Y (OAI211X2MTR)                                  0.105      1.194 r
  U1729/Y (NAND3X4MTR)                                   0.119      1.314 f
  U18869/Y (OAI2B2X2MTR)                                 0.130      1.444 f
  U0_BANK_TOP/vACC_3_reg_5__10_/D (DFFRHQX2MTR)          0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U1802/Y (AOI21X6MTR)                                   0.040      0.471 f
  U12450/Y (OAI211X4MTR)                                 0.048      0.519 r
  U3311/Y (NOR2BX4MTR)                                   0.118      0.637 r
  U2260/Y (NAND2X2MTR)                                   0.073      0.710 f
  U5578/Y (INVX2MTR)                                     0.055      0.765 r
  U10706/Y (OAI21X2MTR)                                  0.075      0.839 f
  U5474/Y (NAND2X1MTR)                                   0.046      0.885 r
  U2982/Y (NOR2BX1MTR)                                   0.089      0.974 r
  U4922/Y (OAI2B1X2MTR)                                  0.053      1.027 f
  U9456/Y (AOI21X2MTR)                                   0.074      1.102 r
  U1422/Y (XNOR2X2MTR)                                   0.090      1.192 r
  U1423/Y (CLKNAND2X4MTR)                                0.057      1.249 f
  U1300/Y (NAND3X4MTR)                                   0.061      1.310 r
  U1299/Y (MXI2X6MTR)                                    0.059      1.370 f
  U12939/Y (OAI22X2MTR)                                  0.061      1.431 r
  U0_BANK_TOP/vACC_1_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U664/Y (NOR2X4MTR)                                     0.069      0.720 r
  U1724/Y (OAI21X4MTR)                                   0.067      0.788 f
  U7266/Y (AOI21X4MTR)                                   0.092      0.880 r
  U1801/Y (CLKNAND2X8MTR)                                0.078      0.958 f
  U5874/Y (INVX2MTR)                                     0.052      1.009 r
  U8080/Y (NOR2X2MTR)                                    0.031      1.041 f
  U8050/Y (NOR2X2MTR)                                    0.056      1.097 r
  U5857/Y (XNOR2X1MTR)                                   0.079      1.176 r
  U9367/Y (NAND2X2MTR)                                   0.070      1.245 f
  U9343/Y (NAND3X2MTR)                                   0.063      1.308 r
  U11454/Y (OAI2B1X4MTR)                                 0.057      1.365 f
  U11424/Y (OAI2BB2X2MTR)                                0.071      1.437 r
  U0_BANK_TOP/vACC_3_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.437 r
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U2149/Y (BUFX8MTR)                                     0.080      0.201 f
  U6778/Y (NAND2X3MTR)                                   0.055      0.256 r
  U8561/Y (OAI22X2MTR)                                   0.073      0.329 f
  U7124/Y (AOI2BB1X1MTR)                                 0.068      0.398 r
  U9164/Y (NAND3X2MTR)                                   0.073      0.471 f
  U8412/Y (NOR2X2MTR)                                    0.075      0.546 r
  U3998/Y (CLKNAND2X4MTR)                                0.061      0.607 f
  U3943/Y (INVX2MTR)                                     0.041      0.648 r
  U5064/Y (NAND2X2MTR)                                   0.042      0.690 f
  U4444/Y (INVX2MTR)                                     0.057      0.747 r
  U1458/Y (AOI21X4MTR)                                   0.061      0.808 f
  U4342/Y (NOR2X2MTR)                                    0.091      0.899 r
  U2461/Y (NOR2X6MTR)                                    0.050      0.949 f
  U2460/Y (OAI2B1X4MTR)                                  0.072      1.021 r
  U9502/Y (NAND2X2MTR)                                   0.050      1.072 f
  U9454/Y (NAND2X2MTR)                                   0.039      1.111 r
  U9446/Y (NOR2X2MTR)                                    0.030      1.141 f
  U9411/Y (OAI2B1X2MTR)                                  0.035      1.176 r
  U1865/Y (CLKNAND2X4MTR)                                0.057      1.232 f
  U1864/Y (NOR2X6MTR)                                    0.066      1.298 r
  U1863/Y (MXI2X6MTR)                                    0.067      1.366 f
  U12923/Y (NAND2X2MTR)                                  0.055      1.420 r
  U13072/Y (OAI2BB1X2MTR)                                0.045      1.465 f
  U0_BANK_TOP/vACC_3_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U13222/Y (CLKNAND2X16MTR)                              0.089      0.273 f
  U1012/Y (INVX8MTR)                                     0.063      0.337 r
  U1050/Y (INVX8MTR)                                     0.042      0.378 f
  U2115/Y (INVX4MTR)                                     0.041      0.420 r
  U4125/Y (INVX1MTR)                                     0.078      0.498 f
  U10035/Y (NAND2X2MTR)                                  0.062      0.560 r
  U7878/Y (NOR2X1MTR)                                    0.060      0.620 f
  U15170/Y (INVX1MTR)                                    0.038      0.657 r
  U12281/Y (AND2X2MTR)                                   0.090      0.747 r
  U2486/Y (XNOR2X2MTR)                                   0.107      0.854 r
  U1942/Y (NOR2X4MTR)                                    0.056      0.910 f
  U10517/Y (INVX2MTR)                                    0.039      0.949 r
  U2355/Y (NAND2X2MTR)                                   0.056      1.005 f
  U1941/Y (AOI21X4MTR)                                   0.094      1.099 r
  U1940/Y (AOI2BB1X8MTR)                                 0.097      1.196 r
  U3710/Y (NAND2X2MTR)                                   0.062      1.258 f
  U10337/Y (AND2X4MTR)                                   0.087      1.344 f
  U10295/Y (NOR2X2MTR)                                   0.070      1.415 r
  U10274/Y (NOR2X2MTR)                                   0.042      1.457 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.457 f
  data arrival time                                                 1.457

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.457
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U12954/Y (NAND2X2MTR)                                  0.041      1.045 r
  U10402/Y (NAND2X2MTR)                                  0.047      1.092 f
  U12976/Y (XNOR2X2MTR)                                  0.075      1.167 f
  U12979/Y (OAI22X4MTR)                                  0.068      1.235 r
  U9386/Y (NAND2X2MTR)                                   0.069      1.304 f
  U10291/Y (NAND3X4MTR)                                  0.056      1.360 r
  U11418/Y (NAND2X2MTR)                                  0.045      1.405 f
  U13157/Y (OAI2BB1X2MTR)                                0.040      1.445 r
  U0_BANK_TOP/vACC_1_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.445 r
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.045


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U12954/Y (NAND2X2MTR)                                  0.041      1.045 r
  U10402/Y (NAND2X2MTR)                                  0.047      1.092 f
  U12976/Y (XNOR2X2MTR)                                  0.075      1.167 f
  U12979/Y (OAI22X4MTR)                                  0.068      1.235 r
  U9386/Y (NAND2X2MTR)                                   0.069      1.304 f
  U10291/Y (NAND3X4MTR)                                  0.056      1.360 r
  U11432/Y (NAND2X2MTR)                                  0.045      1.405 f
  U13016/Y (OAI2BB1X2MTR)                                0.040      1.444 r
  U0_BANK_TOP/vACC_2_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U2149/Y (BUFX8MTR)                                     0.080      0.201 f
  U6778/Y (NAND2X3MTR)                                   0.055      0.256 r
  U8561/Y (OAI22X2MTR)                                   0.073      0.329 f
  U7124/Y (AOI2BB1X1MTR)                                 0.068      0.398 r
  U9164/Y (NAND3X2MTR)                                   0.073      0.471 f
  U8412/Y (NOR2X2MTR)                                    0.075      0.546 r
  U3998/Y (CLKNAND2X4MTR)                                0.061      0.607 f
  U3943/Y (INVX2MTR)                                     0.041      0.648 r
  U5064/Y (NAND2X2MTR)                                   0.042      0.690 f
  U4444/Y (INVX2MTR)                                     0.057      0.747 r
  U1458/Y (AOI21X4MTR)                                   0.061      0.808 f
  U4342/Y (NOR2X2MTR)                                    0.091      0.899 r
  U2461/Y (NOR2X6MTR)                                    0.050      0.949 f
  U2460/Y (OAI2B1X4MTR)                                  0.072      1.021 r
  U9502/Y (NAND2X2MTR)                                   0.050      1.072 f
  U9454/Y (NAND2X2MTR)                                   0.039      1.111 r
  U9446/Y (NOR2X2MTR)                                    0.030      1.141 f
  U9411/Y (OAI2B1X2MTR)                                  0.035      1.176 r
  U1865/Y (CLKNAND2X4MTR)                                0.057      1.232 f
  U1864/Y (NOR2X6MTR)                                    0.066      1.298 r
  U1863/Y (MXI2X6MTR)                                    0.067      1.366 f
  U12924/Y (NAND2X2MTR)                                  0.055      1.420 r
  U15950/Y (OAI2BB1X2MTR)                                0.045      1.465 f
  U0_BANK_TOP/vACC_2_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.465 f
  data arrival time                                                 1.465

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.465
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U6167/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3297/Y (INVX2MTR)                                     0.059      0.684 r
  U3216/Y (NAND2BX2MTR)                                  0.077      0.762 f
  U16215/Y (NAND2X2MTR)                                  0.065      0.826 r
  U16216/Y (INVX2MTR)                                    0.040      0.867 f
  U17414/Y (NAND2X2MTR)                                  0.041      0.907 r
  U7255/Y (INVX1MTR)                                     0.042      0.949 f
  U8797/Y (CLKAND2X2MTR)                                 0.083      1.032 f
  U1497/Y (AOI21X4MTR)                                   0.072      1.104 r
  U1680/Y (XNOR2X2MTR)                                   0.074      1.178 r
  U10310/Y (AOI22X2MTR)                                  0.086      1.265 f
  U12991/Y (OAI2BB1X4MTR)                                0.109      1.374 f
  U17573/Y (OAI22X2MTR)                                  0.057      1.431 r
  U0_BANK_TOP/vACC_0_reg_0__7_/D (DFFRHQX4MTR)           0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U198/Y (OA21X2MTR)                                     0.154      1.190 f
  U9392/Y (NAND2X2MTR)                                   0.050      1.240 r
  U2594/Y (CLKNAND2X4MTR)                                0.053      1.293 f
  U2676/Y (NOR2X3MTR)                                    0.092      1.385 r
  U11469/Y (OAI22X2MTR)                                  0.059      1.444 f
  U0_BANK_TOP/vACC_2_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U867/Y (INVX6MTR)                                      0.032      0.366 f
  U13559/Y (NAND2X2MTR)                                  0.030      0.396 r
  U7853/Y (NAND3X2MTR)                                   0.055      0.451 f
  U7014/Y (OAI21X2MTR)                                   0.114      0.565 r
  U2624/Y (CLKNAND2X4MTR)                                0.065      0.631 f
  U3180/Y (NOR2X3MTR)                                    0.082      0.713 r
  U6512/Y (INVX2MTR)                                     0.061      0.773 f
  U5932/Y (CLKNAND2X4MTR)                                0.049      0.823 r
  U1718/Y (NOR2X4MTR)                                    0.036      0.859 f
  U446/Y (NOR2X6MTR)                                     0.067      0.925 r
  U1223/Y (CLKNAND2X4MTR)                                0.070      0.996 f
  U7204/Y (INVX1MTR)                                     0.044      1.040 r
  U2730/Y (NOR2X1MTR)                                    0.038      1.078 f
  U10342/Y (AOI31X2MTR)                                  0.095      1.173 r
  U1993/Y (NAND3X4MTR)                                   0.088      1.261 f
  U2592/Y (CLKNAND2X4MTR)                                0.057      1.318 r
  U2580/Y (OAI22X8MTR)                                   0.051      1.369 f
  U13249/Y (OAI22X2MTR)                                  0.061      1.429 r
  U0_BANK_TOP/vACC_3_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U198/Y (OA21X2MTR)                                     0.154      1.190 f
  U9392/Y (NAND2X2MTR)                                   0.050      1.240 r
  U2594/Y (CLKNAND2X4MTR)                                0.053      1.293 f
  U2676/Y (NOR2X3MTR)                                    0.092      1.385 r
  U12984/Y (OAI22X2MTR)                                  0.059      1.444 f
  U0_BANK_TOP/vACC_1_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U6167/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3297/Y (INVX2MTR)                                     0.059      0.684 r
  U3216/Y (NAND2BX2MTR)                                  0.077      0.762 f
  U16215/Y (NAND2X2MTR)                                  0.065      0.826 r
  U16216/Y (INVX2MTR)                                    0.040      0.867 f
  U17414/Y (NAND2X2MTR)                                  0.041      0.907 r
  U7255/Y (INVX1MTR)                                     0.042      0.949 f
  U8797/Y (CLKAND2X2MTR)                                 0.083      1.032 f
  U1497/Y (AOI21X4MTR)                                   0.072      1.104 r
  U1680/Y (XNOR2X2MTR)                                   0.074      1.178 r
  U10310/Y (AOI22X2MTR)                                  0.086      1.265 f
  U12991/Y (OAI2BB1X4MTR)                                0.109      1.374 f
  U17617/Y (OAI22X2MTR)                                  0.057      1.431 r
  U0_BANK_TOP/vACC_3_reg_0__7_/D (DFFRHQX4MTR)           0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U1323/Y (NAND2X6MTR)                                   0.053      1.025 r
  U8714/Y (AOI21X2MTR)                                   0.055      1.080 f
  U9439/Y (XNOR2X1MTR)                                   0.077      1.156 f
  U9394/Y (NAND2X2MTR)                                   0.052      1.209 r
  U9378/Y (NAND3X4MTR)                                   0.075      1.284 f
  U6813/Y (MXI2X4MTR)                                    0.096      1.379 r
  U11462/Y (OAI22X2MTR)                                  0.062      1.441 f
  U0_BANK_TOP/vACC_2_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2155/Y (INVX8MTR)                                     0.037      0.399 f
  U2239/Y (INVX12MTR)                                    0.037      0.436 r
  U10018/Y (CLKNAND2X4MTR)                               0.038      0.474 f
  U2552/Y (CLKNAND2X4MTR)                                0.042      0.517 r
  U7428/Y (INVX2MTR)                                     0.034      0.551 f
  U1948/Y (CLKNAND2X4MTR)                                0.033      0.583 r
  U8325/Y (CLKNAND2X4MTR)                                0.048      0.631 f
  U1949/Y (AND2X8MTR)                                    0.088      0.719 f
  U5475/Y (OAI21X3MTR)                                   0.098      0.817 r
  U3857/Y (AOI21X2MTR)                                   0.094      0.911 f
  U1477/Y (NOR2X2MTR)                                    0.078      0.989 r
  U7659/Y (NAND2BX2MTR)                                  0.077      1.066 r
  U8074/Y (AOI21X2MTR)                                   0.033      1.099 f
  U1469/Y (XNOR2X2MTR)                                   0.074      1.173 f
  U10338/Y (NAND2BX2MTR)                                 0.050      1.222 r
  U10315/Y (NAND3X4MTR)                                  0.060      1.282 f
  U1474/Y (OAI21X4MTR)                                   0.099      1.381 r
  U13055/Y (OAI22X2MTR)                                  0.061      1.441 f
  U0_BANK_TOP/vACC_1_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U1802/Y (AOI21X6MTR)                                   0.040      0.471 f
  U12450/Y (OAI211X4MTR)                                 0.048      0.519 r
  U3311/Y (NOR2BX4MTR)                                   0.118      0.637 r
  U2260/Y (NAND2X2MTR)                                   0.073      0.710 f
  U5578/Y (INVX2MTR)                                     0.055      0.765 r
  U10706/Y (OAI21X2MTR)                                  0.075      0.839 f
  U5474/Y (NAND2X1MTR)                                   0.046      0.885 r
  U2982/Y (NOR2BX1MTR)                                   0.089      0.974 r
  U4922/Y (OAI2B1X2MTR)                                  0.053      1.027 f
  U9456/Y (AOI21X2MTR)                                   0.074      1.102 r
  U1422/Y (XNOR2X2MTR)                                   0.090      1.192 r
  U1423/Y (CLKNAND2X4MTR)                                0.057      1.249 f
  U1300/Y (NAND3X4MTR)                                   0.061      1.310 r
  U1299/Y (MXI2X6MTR)                                    0.059      1.370 f
  U12937/Y (OAI22X2MTR)                                  0.061      1.431 r
  U0_BANK_TOP/vACC_3_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U7549/Y (INVX4MTR)                                     0.049      0.401 r
  U6745/Y (NAND2X2MTR)                                   0.073      0.474 f
  U1977/Y (AOI21X8MTR)                                   0.076      0.550 r
  U1978/Y (NOR2X4MTR)                                    0.041      0.591 f
  U7806/Y (NAND3X4MTR)                                   0.047      0.638 r
  U7384/Y (INVX2MTR)                                     0.036      0.674 f
  U8915/Y (CLKNAND2X4MTR)                                0.040      0.714 r
  U8887/Y (AND2X4MTR)                                    0.098      0.812 r
  U8169/Y (NAND3X4MTR)                                   0.050      0.862 f
  U7660/Y (CLKNAND2X4MTR)                                0.048      0.909 r
  U2887/Y (CLKNAND2X4MTR)                                0.055      0.964 f
  U7631/Y (NAND2X6MTR)                                   0.061      1.025 r
  U7618/Y (MXI2X1MTR)                                    0.082      1.106 r
  U8721/Y (NAND2X2MTR)                                   0.065      1.171 f
  U2560/Y (OAI22X4MTR)                                   0.064      1.235 r
  U9340/Y (NOR2X4MTR)                                    0.054      1.289 f
  U1756/Y (OAI22X8MTR)                                   0.060      1.349 r
  U9319/Y (NAND2X2MTR)                                   0.054      1.403 f
  U12994/Y (OAI2BB1X2MTR)                                0.041      1.444 r
  U0_BANK_TOP/vACC_3_reg_6__3_/D (DFFRHQX4MTR)           0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U800/Y (INVX4MTR)                                      0.035      0.463 f
  U795/Y (OAI2B1X4MTR)                                   0.059      0.522 r
  U5675/Y (OAI21X2MTR)                                   0.070      0.592 f
  U5625/Y (CLKNAND2X4MTR)                                0.064      0.656 r
  U7737/Y (INVX3MTR)                                     0.040      0.697 f
  U9764/Y (NAND2X2MTR)                                   0.039      0.736 r
  U8194/Y (NAND3X2MTR)                                   0.076      0.811 f
  U10628/Y (NOR2BX4MTR)                                  0.078      0.889 r
  U456/Y (CLKNAND2X4MTR)                                 0.068      0.958 f
  U2206/Y (NAND2X6MTR)                                   0.062      1.020 r
  U15929/Y (XNOR2X2MTR)                                  0.103      1.123 r
  U11641/Y (OAI2BB2X2MTR)                                0.070      1.192 f
  U10346/Y (AOI2BB1X2MTR)                                0.085      1.277 r
  U9381/Y (INVX2MTR)                                     0.042      1.320 f
  U11468/Y (NOR2X3MTR)                                   0.078      1.397 r
  U15406/Y (OAI2BB2X2MTR)                                0.063      1.461 f
  U0_BANK_TOP/vACC_1_reg_3__8_/D (DFFRHQX4MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U7549/Y (INVX4MTR)                                     0.049      0.401 r
  U6745/Y (NAND2X2MTR)                                   0.073      0.474 f
  U1977/Y (AOI21X8MTR)                                   0.076      0.550 r
  U1978/Y (NOR2X4MTR)                                    0.041      0.591 f
  U7806/Y (NAND3X4MTR)                                   0.047      0.638 r
  U7384/Y (INVX2MTR)                                     0.036      0.674 f
  U8915/Y (CLKNAND2X4MTR)                                0.040      0.714 r
  U8887/Y (AND2X4MTR)                                    0.098      0.812 r
  U8169/Y (NAND3X4MTR)                                   0.050      0.862 f
  U7660/Y (CLKNAND2X4MTR)                                0.048      0.909 r
  U2887/Y (CLKNAND2X4MTR)                                0.055      0.964 f
  U7631/Y (NAND2X6MTR)                                   0.061      1.025 r
  U7618/Y (MXI2X1MTR)                                    0.082      1.106 r
  U8721/Y (NAND2X2MTR)                                   0.065      1.171 f
  U2560/Y (OAI22X4MTR)                                   0.064      1.235 r
  U9340/Y (NOR2X4MTR)                                    0.054      1.289 f
  U1756/Y (OAI22X8MTR)                                   0.060      1.349 r
  U9309/Y (NAND2X2MTR)                                   0.054      1.403 f
  U13005/Y (OAI2BB1X2MTR)                                0.041      1.444 r
  U0_BANK_TOP/vACC_2_reg_6__3_/D (DFFRHQX4MTR)           0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U1037/Y (INVX12MTR)                                    0.032      0.365 f
  U5723/Y (NAND2X2MTR)                                   0.030      0.395 r
  U4043/Y (NAND4X2MTR)                                   0.103      0.499 f
  U3326/Y (NAND2X2MTR)                                   0.065      0.564 r
  U1868/Y (CLKNAND2X4MTR)                                0.055      0.619 f
  U653/Y (INVX2MTR)                                      0.039      0.658 r
  U639/Y (NAND2X2MTR)                                    0.070      0.729 f
  U1508/Y (INVX4MTR)                                     0.050      0.779 r
  U6887/Y (NOR2X2MTR)                                    0.042      0.821 f
  U2207/Y (AOI21X6MTR)                                   0.105      0.925 r
  U2206/Y (NAND2X6MTR)                                   0.082      1.008 f
  U4853/Y (NAND2X2MTR)                                   0.047      1.054 r
  U6832/Y (NAND3BX2MTR)                                  0.071      1.125 f
  U1430/Y (XNOR2X2MTR)                                   0.089      1.214 f
  U1007/Y (CLKNAND2X4MTR)                                0.045      1.260 r
  U11484/Y (INVX2MTR)                                    0.029      1.288 f
  U2656/Y (NOR2X2MTR)                                    0.100      1.388 r
  U17440/Y (OAI22X2MTR)                                  0.065      1.453 f
  U0_BANK_TOP/vACC_0_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U3206/Y (INVX2MTR)                                     0.065      0.705 r
  U6012/Y (NOR2X2MTR)                                    0.045      0.750 f
  U8902/Y (NOR2X3MTR)                                    0.071      0.821 r
  U3009/Y (NAND2X2MTR)                                   0.092      0.913 f
  U285/Y (AOI2B1X2MTR)                                   0.132      1.045 f
  U10470/Y (XNOR2X2MTR)                                  0.084      1.129 f
  U10351/Y (OAI22X4MTR)                                  0.097      1.226 r
  U1876/Y (MXI2X4MTR)                                    0.083      1.309 f
  U1658/Y (NAND2X6MTR)                                   0.052      1.361 r
  U10248/Y (NAND2X2MTR)                                  0.043      1.404 f
  U11378/Y (OAI2BB1X2MTR)                                0.040      1.444 r
  U0_BANK_TOP/vACC_3_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U12954/Y (NAND2X2MTR)                                  0.041      1.045 r
  U10402/Y (NAND2X2MTR)                                  0.047      1.092 f
  U12976/Y (XNOR2X2MTR)                                  0.075      1.167 f
  U12979/Y (OAI22X4MTR)                                  0.068      1.235 r
  U9386/Y (NAND2X2MTR)                                   0.069      1.304 f
  U10291/Y (NAND3X4MTR)                                  0.056      1.360 r
  U11417/Y (NAND2X2MTR)                                  0.045      1.405 f
  U13069/Y (OAI2BB1X2MTR)                                0.039      1.444 r
  U0_BANK_TOP/vACC_3_reg_1__4_/D (DFFRHQX4MTR)           0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U1802/Y (AOI21X6MTR)                                   0.040      0.471 f
  U12450/Y (OAI211X4MTR)                                 0.048      0.519 r
  U3311/Y (NOR2BX4MTR)                                   0.118      0.637 r
  U2260/Y (NAND2X2MTR)                                   0.073      0.710 f
  U5578/Y (INVX2MTR)                                     0.055      0.765 r
  U10706/Y (OAI21X2MTR)                                  0.075      0.839 f
  U5474/Y (NAND2X1MTR)                                   0.046      0.885 r
  U2982/Y (NOR2BX1MTR)                                   0.089      0.974 r
  U4922/Y (OAI2B1X2MTR)                                  0.053      1.027 f
  U9456/Y (AOI21X2MTR)                                   0.074      1.102 r
  U1422/Y (XNOR2X2MTR)                                   0.090      1.192 r
  U1423/Y (CLKNAND2X4MTR)                                0.057      1.249 f
  U1300/Y (NAND3X4MTR)                                   0.061      1.310 r
  U1299/Y (MXI2X6MTR)                                    0.059      1.370 f
  U12938/Y (OAI22X2MTR)                                  0.061      1.431 r
  U0_BANK_TOP/vACC_2_reg_3__7_/D (DFFRHQX4MTR)           0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U3206/Y (INVX2MTR)                                     0.065      0.705 r
  U6012/Y (NOR2X2MTR)                                    0.045      0.750 f
  U8902/Y (NOR2X3MTR)                                    0.071      0.821 r
  U3009/Y (NAND2X2MTR)                                   0.092      0.913 f
  U285/Y (AOI2B1X2MTR)                                   0.132      1.045 f
  U10470/Y (XNOR2X2MTR)                                  0.084      1.129 f
  U10351/Y (OAI22X4MTR)                                  0.097      1.226 r
  U1876/Y (MXI2X4MTR)                                    0.083      1.309 f
  U1658/Y (NAND2X6MTR)                                   0.052      1.361 r
  U99/Y (NAND2X2MTR)                                     0.043      1.404 f
  U12996/Y (OAI2BB1X2MTR)                                0.040      1.444 r
  U0_BANK_TOP/vACC_1_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1439/Y (CLKNAND2X8MTR)                                0.057      0.980 f
  U373/Y (CLKNAND2X4MTR)                                 0.047      1.028 r
  U1447/Y (INVX4MTR)                                     0.029      1.057 f
  U1448/Y (NAND2BX4MTR)                                  0.030      1.087 r
  U15951/Y (CLKNAND2X4MTR)                               0.056      1.143 f
  U2022/Y (NOR2X12MTR)                                   0.083      1.226 r
  U146/Y (INVX10MTR)                                     0.045      1.271 f
  U2095/Y (CLKNAND2X8MTR)                                0.034      1.304 r
  U2094/Y (OAI211X8MTR)                                  0.060      1.365 f
  U6353/Y (OAI22X2MTR)                                   0.064      1.428 r
  U0_BANK_TOP/vACC_2_reg_7__16_/D (DFFRHQX2MTR)          0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.044


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/Q (DFFRHQX1MTR)
                                                         0.146      0.146 f
  U16479/Y (NAND2X2MTR)                                  0.074      0.220 r
  U10145/Y (INVX2MTR)                                    0.056      0.276 f
  U5778/Y (NAND2X1MTR)                                   0.041      0.317 r
  U12695/Y (OAI2BB1X2MTR)                                0.044      0.361 f
  U9135/Y (NOR2X2MTR)                                    0.083      0.445 r
  U9955/Y (NAND4X4MTR)                                   0.115      0.560 f
  U6646/Y (INVX2MTR)                                     0.070      0.630 r
  U8365/Y (INVX2MTR)                                     0.040      0.670 f
  U724/Y (CLKNAND2X4MTR)                                 0.048      0.718 r
  U1647/Y (CLKNAND2X4MTR)                                0.047      0.766 f
  U6905/Y (CLKNAND2X4MTR)                                0.042      0.808 r
  U9650/Y (CLKNAND2X4MTR)                                0.056      0.864 f
  U1306/Y (NAND2X6MTR)                                   0.043      0.907 r
  U999/Y (CLKNAND2X8MTR)                                 0.045      0.952 f
  U1338/Y (CLKNAND2X8MTR)                                0.050      1.002 r
  U2607/Y (AOI21X4MTR)                                   0.048      1.049 f
  U2617/Y (XNOR2X2MTR)                                   0.077      1.126 f
  U1648/Y (OAI21X4MTR)                                   0.099      1.226 r
  U1597/Y (AOI2B1X8MTR)                                  0.042      1.268 f
  U1337/Y (MXI2X6MTR)                                    0.079      1.346 r
  U10228/Y (NAND2X2MTR)                                  0.055      1.401 f
  U12981/Y (OAI2BB1X2MTR)                                0.042      1.443 r
  U0_BANK_TOP/vACC_2_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U364/Y (CLKNAND2X4MTR)                                 0.055      0.992 r
  U336/Y (CLKNAND2X4MTR)                                 0.050      1.042 f
  U280/Y (NAND2X6MTR)                                    0.053      1.095 r
  U7199/Y (CLKNAND2X12MTR)                               0.060      1.155 f
  U2144/Y (INVX8MTR)                                     0.063      1.218 r
  U144/Y (INVX2MTR)                                      0.049      1.267 f
  U2677/Y (OAI22X2MTR)                                   0.114      1.381 r
  U18740/Y (OAI22X2MTR)                                  0.073      1.453 f
  U0_BANK_TOP/vACC_3_reg_6__0_/D (DFFRHQX4MTR)           0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U364/Y (CLKNAND2X4MTR)                                 0.055      0.992 r
  U336/Y (CLKNAND2X4MTR)                                 0.050      1.042 f
  U280/Y (NAND2X6MTR)                                    0.053      1.095 r
  U7199/Y (CLKNAND2X12MTR)                               0.060      1.155 f
  U2144/Y (INVX8MTR)                                     0.063      1.218 r
  U144/Y (INVX2MTR)                                      0.049      1.267 f
  U2677/Y (OAI22X2MTR)                                   0.114      1.381 r
  U18737/Y (OAI22X2MTR)                                  0.073      1.453 f
  U0_BANK_TOP/vACC_2_reg_6__0_/D (DFFRHQX4MTR)           0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U364/Y (CLKNAND2X4MTR)                                 0.055      0.992 r
  U336/Y (CLKNAND2X4MTR)                                 0.050      1.042 f
  U280/Y (NAND2X6MTR)                                    0.053      1.095 r
  U7199/Y (CLKNAND2X12MTR)                               0.060      1.155 f
  U2144/Y (INVX8MTR)                                     0.063      1.218 r
  U144/Y (INVX2MTR)                                      0.049      1.267 f
  U2677/Y (OAI22X2MTR)                                   0.114      1.381 r
  U15498/Y (OAI22X2MTR)                                  0.073      1.453 f
  U0_BANK_TOP/vACC_1_reg_6__0_/D (DFFRHQX4MTR)           0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U364/Y (CLKNAND2X4MTR)                                 0.055      0.992 r
  U336/Y (CLKNAND2X4MTR)                                 0.050      1.042 f
  U280/Y (NAND2X6MTR)                                    0.053      1.095 r
  U7199/Y (CLKNAND2X12MTR)                               0.060      1.155 f
  U2144/Y (INVX8MTR)                                     0.063      1.218 r
  U144/Y (INVX2MTR)                                      0.049      1.267 f
  U2677/Y (OAI22X2MTR)                                   0.114      1.381 r
  U18741/Y (OAI22X2MTR)                                  0.073      1.453 f
  U0_BANK_TOP/vACC_0_reg_6__0_/D (DFFRHQX4MTR)           0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7140/Y (OAI2B2X2MTR)                                  0.078      0.442 r
  U7477/Y (NOR2X2MTR)                                    0.047      0.489 f
  U7441/Y (NAND2X2MTR)                                   0.047      0.536 r
  U7419/Y (NAND2X2MTR)                                   0.051      0.588 f
  U1519/Y (OAI2BB1X4MTR)                                 0.047      0.635 r
  U6562/Y (INVX2MTR)                                     0.043      0.679 f
  U3194/Y (NOR2X3MTR)                                    0.075      0.753 r
  U462/Y (OAI21X2MTR)                                    0.083      0.837 f
  U8195/Y (NAND2X2MTR)                                   0.056      0.892 r
  U8159/Y (NAND2X2MTR)                                   0.061      0.953 f
  U10534/Y (NAND2X2MTR)                                  0.044      0.998 r
  U9543/Y (NAND3X2MTR)                                   0.072      1.070 f
  U2039/Y (XNOR2X2MTR)                                   0.081      1.151 f
  U214/Y (NOR2BX2MTR)                                    0.086      1.237 r
  U11569/Y (NOR2X4MTR)                                   0.051      1.288 f
  U2611/Y (MXI2X6MTR)                                    0.064      1.351 r
  U8614/Y (NAND2X2MTR)                                   0.052      1.403 f
  U16164/Y (OAI2BB1X2MTR)                                0.041      1.444 r
  U0_BANK_TOP/vACC_3_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7140/Y (OAI2B2X2MTR)                                  0.078      0.442 r
  U7477/Y (NOR2X2MTR)                                    0.047      0.489 f
  U7441/Y (NAND2X2MTR)                                   0.047      0.536 r
  U7419/Y (NAND2X2MTR)                                   0.051      0.588 f
  U1519/Y (OAI2BB1X4MTR)                                 0.047      0.635 r
  U6562/Y (INVX2MTR)                                     0.043      0.679 f
  U3194/Y (NOR2X3MTR)                                    0.075      0.753 r
  U462/Y (OAI21X2MTR)                                    0.083      0.837 f
  U8195/Y (NAND2X2MTR)                                   0.056      0.892 r
  U8159/Y (NAND2X2MTR)                                   0.061      0.953 f
  U10534/Y (NAND2X2MTR)                                  0.044      0.998 r
  U9543/Y (NAND3X2MTR)                                   0.072      1.070 f
  U2039/Y (XNOR2X2MTR)                                   0.081      1.151 f
  U214/Y (NOR2BX2MTR)                                    0.086      1.237 r
  U11569/Y (NOR2X4MTR)                                   0.051      1.288 f
  U2611/Y (MXI2X6MTR)                                    0.064      1.351 r
  U94/Y (NAND2X2MTR)                                     0.052      1.403 f
  U16149/Y (OAI2BB1X2MTR)                                0.041      1.444 r
  U0_BANK_TOP/vACC_0_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U1576/Y (AOI21X4MTR)                                   0.061      1.060 f
  U6408/Y (XNOR2X1MTR)                                   0.110      1.169 f
  U2056/Y (OAI211X8MTR)                                  0.123      1.292 r
  U2532/Y (MXI2X6MTR)                                    0.076      1.369 f
  U17748/Y (OAI22X2MTR)                                  0.062      1.430 r
  U0_BANK_TOP/vACC_0_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U1576/Y (AOI21X4MTR)                                   0.061      1.060 f
  U6408/Y (XNOR2X1MTR)                                   0.110      1.169 f
  U2056/Y (OAI211X8MTR)                                  0.123      1.292 r
  U2532/Y (MXI2X6MTR)                                    0.076      1.369 f
  U10277/Y (OAI22X2MTR)                                  0.062      1.430 r
  U0_BANK_TOP/vACC_1_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/Q (DFFRHQX1MTR)
                                                         0.146      0.146 f
  U16479/Y (NAND2X2MTR)                                  0.074      0.220 r
  U10145/Y (INVX2MTR)                                    0.056      0.276 f
  U5778/Y (NAND2X1MTR)                                   0.041      0.317 r
  U12695/Y (OAI2BB1X2MTR)                                0.044      0.361 f
  U9135/Y (NOR2X2MTR)                                    0.083      0.445 r
  U9955/Y (NAND4X4MTR)                                   0.115      0.560 f
  U6646/Y (INVX2MTR)                                     0.070      0.630 r
  U8365/Y (INVX2MTR)                                     0.040      0.670 f
  U724/Y (CLKNAND2X4MTR)                                 0.048      0.718 r
  U1647/Y (CLKNAND2X4MTR)                                0.047      0.766 f
  U6905/Y (CLKNAND2X4MTR)                                0.042      0.808 r
  U9650/Y (CLKNAND2X4MTR)                                0.056      0.864 f
  U1306/Y (NAND2X6MTR)                                   0.043      0.907 r
  U999/Y (CLKNAND2X8MTR)                                 0.045      0.952 f
  U1338/Y (CLKNAND2X8MTR)                                0.050      1.002 r
  U2607/Y (AOI21X4MTR)                                   0.048      1.049 f
  U2617/Y (XNOR2X2MTR)                                   0.077      1.126 f
  U1648/Y (OAI21X4MTR)                                   0.099      1.226 r
  U1597/Y (AOI2B1X8MTR)                                  0.042      1.268 f
  U1337/Y (MXI2X6MTR)                                    0.079      1.346 r
  U8620/Y (NAND2X2MTR)                                   0.055      1.401 f
  U16102/Y (OAI2BB1X2MTR)                                0.042      1.443 r
  U0_BANK_TOP/vACC_1_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U11830/Y (XNOR2X1MTR)                                  0.089      1.088 r
  U13007/Y (AO2B2X4MTR)                                  0.147      1.235 r
  U13011/Y (NOR2X4MTR)                                   0.032      1.268 f
  U9349/Y (MXI2X4MTR)                                    0.070      1.337 r
  U10246/Y (NAND2X2MTR)                                  0.058      1.396 f
  U18874/Y (OAI21X2MTR)                                  0.040      1.436 r
  U0_BANK_TOP/vACC_2_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/Q (DFFRHQX1MTR)
                                                         0.146      0.146 f
  U16479/Y (NAND2X2MTR)                                  0.074      0.220 r
  U10145/Y (INVX2MTR)                                    0.056      0.276 f
  U5778/Y (NAND2X1MTR)                                   0.041      0.317 r
  U12695/Y (OAI2BB1X2MTR)                                0.044      0.361 f
  U9135/Y (NOR2X2MTR)                                    0.083      0.445 r
  U9955/Y (NAND4X4MTR)                                   0.115      0.560 f
  U6646/Y (INVX2MTR)                                     0.070      0.630 r
  U8365/Y (INVX2MTR)                                     0.040      0.670 f
  U724/Y (CLKNAND2X4MTR)                                 0.048      0.718 r
  U1647/Y (CLKNAND2X4MTR)                                0.047      0.766 f
  U6905/Y (CLKNAND2X4MTR)                                0.042      0.808 r
  U9650/Y (CLKNAND2X4MTR)                                0.056      0.864 f
  U1306/Y (NAND2X6MTR)                                   0.043      0.907 r
  U999/Y (CLKNAND2X8MTR)                                 0.045      0.952 f
  U1338/Y (CLKNAND2X8MTR)                                0.050      1.002 r
  U2607/Y (AOI21X4MTR)                                   0.048      1.049 f
  U2617/Y (XNOR2X2MTR)                                   0.077      1.126 f
  U1648/Y (OAI21X4MTR)                                   0.099      1.226 r
  U1597/Y (AOI2B1X8MTR)                                  0.042      1.268 f
  U1337/Y (MXI2X6MTR)                                    0.079      1.346 r
  U10226/Y (NAND2X2MTR)                                  0.055      1.401 f
  U13185/Y (OAI2BB1X2MTR)                                0.042      1.443 r
  U0_BANK_TOP/vACC_3_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1770/Y (AOI21X8MTR)                                   0.039      0.811 f
  U7257/Y (OAI21X6MTR)                                   0.100      0.911 r
  U8784/Y (CLKNAND2X8MTR)                                0.061      0.971 f
  U8116/Y (CLKNAND2X8MTR)                                0.055      1.026 r
  U8095/Y (NAND2X2MTR)                                   0.043      1.070 f
  U223/Y (NAND2X2MTR)                                    0.043      1.113 r
  U9450/Y (XNOR2X2MTR)                                   0.097      1.210 r
  U1319/Y (OAI22X8MTR)                                   0.078      1.287 f
  U8022/Y (AOI21X3MTR)                                   0.104      1.391 r
  U17230/Y (OAI22X2MTR)                                  0.062      1.452 f
  U0_BANK_TOP/vACC_3_reg_7__9_/D (DFFRHQX4MTR)           0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/Q (DFFRHQX1MTR)
                                                         0.146      0.146 f
  U16479/Y (NAND2X2MTR)                                  0.074      0.220 r
  U10145/Y (INVX2MTR)                                    0.056      0.276 f
  U5778/Y (NAND2X1MTR)                                   0.041      0.317 r
  U12695/Y (OAI2BB1X2MTR)                                0.044      0.361 f
  U9135/Y (NOR2X2MTR)                                    0.083      0.445 r
  U9955/Y (NAND4X4MTR)                                   0.115      0.560 f
  U6646/Y (INVX2MTR)                                     0.070      0.630 r
  U8365/Y (INVX2MTR)                                     0.040      0.670 f
  U724/Y (CLKNAND2X4MTR)                                 0.048      0.718 r
  U1647/Y (CLKNAND2X4MTR)                                0.047      0.766 f
  U6905/Y (CLKNAND2X4MTR)                                0.042      0.808 r
  U9650/Y (CLKNAND2X4MTR)                                0.056      0.864 f
  U1306/Y (NAND2X6MTR)                                   0.043      0.907 r
  U999/Y (CLKNAND2X8MTR)                                 0.045      0.952 f
  U1338/Y (CLKNAND2X8MTR)                                0.050      1.002 r
  U2607/Y (AOI21X4MTR)                                   0.048      1.049 f
  U2617/Y (XNOR2X2MTR)                                   0.077      1.126 f
  U1648/Y (OAI21X4MTR)                                   0.099      1.226 r
  U1597/Y (AOI2B1X8MTR)                                  0.042      1.268 f
  U1337/Y (MXI2X6MTR)                                    0.079      1.346 r
  U10229/Y (NAND2X2MTR)                                  0.055      1.401 f
  U16103/Y (OAI2BB1X2MTR)                                0.042      1.443 r
  U0_BANK_TOP/vACC_0_reg_4__2_/D (DFFRHQX4MTR)           0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U3752/Y (CLKNAND2X4MTR)                                0.053      0.967 f
  U5878/Y (CLKNAND2X4MTR)                                0.054      1.022 r
  U1599/Y (OAI2BB1X4MTR)                                 0.093      1.115 r
  U2047/Y (XNOR2X2MTR)                                   0.065      1.180 r
  U10329/Y (NAND2X2MTR)                                  0.068      1.248 f
  U1879/Y (NAND3X4MTR)                                   0.056      1.304 r
  U1878/Y (MXI2X6MTR)                                    0.064      1.368 f
  U15881/Y (OAI22X2MTR)                                  0.062      1.430 r
  U0_BANK_TOP/vACC_0_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U3752/Y (CLKNAND2X4MTR)                                0.053      0.967 f
  U5878/Y (CLKNAND2X4MTR)                                0.054      1.022 r
  U1599/Y (OAI2BB1X4MTR)                                 0.093      1.115 r
  U2047/Y (XNOR2X2MTR)                                   0.065      1.180 r
  U10329/Y (NAND2X2MTR)                                  0.068      1.248 f
  U1879/Y (NAND3X4MTR)                                   0.056      1.304 r
  U1878/Y (MXI2X6MTR)                                    0.064      1.368 f
  U15882/Y (OAI22X2MTR)                                  0.062      1.430 r
  U0_BANK_TOP/vACC_3_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7140/Y (OAI2B2X2MTR)                                  0.078      0.442 r
  U7477/Y (NOR2X2MTR)                                    0.047      0.489 f
  U7441/Y (NAND2X2MTR)                                   0.047      0.536 r
  U7419/Y (NAND2X2MTR)                                   0.051      0.588 f
  U1519/Y (OAI2BB1X4MTR)                                 0.047      0.635 r
  U6562/Y (INVX2MTR)                                     0.043      0.679 f
  U3194/Y (NOR2X3MTR)                                    0.075      0.753 r
  U462/Y (OAI21X2MTR)                                    0.083      0.837 f
  U8195/Y (NAND2X2MTR)                                   0.056      0.892 r
  U8159/Y (NAND2X2MTR)                                   0.061      0.953 f
  U10534/Y (NAND2X2MTR)                                  0.044      0.998 r
  U9543/Y (NAND3X2MTR)                                   0.072      1.070 f
  U2039/Y (XNOR2X2MTR)                                   0.081      1.151 f
  U214/Y (NOR2BX2MTR)                                    0.086      1.237 r
  U11569/Y (NOR2X4MTR)                                   0.051      1.288 f
  U2611/Y (MXI2X6MTR)                                    0.064      1.351 r
  U8613/Y (NAND2X2MTR)                                   0.052      1.403 f
  U13188/Y (OAI2BB1X2MTR)                                0.040      1.443 r
  U0_BANK_TOP/vACC_1_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U3752/Y (CLKNAND2X4MTR)                                0.053      0.967 f
  U5878/Y (CLKNAND2X4MTR)                                0.054      1.022 r
  U1599/Y (OAI2BB1X4MTR)                                 0.093      1.115 r
  U2047/Y (XNOR2X2MTR)                                   0.065      1.180 r
  U10329/Y (NAND2X2MTR)                                  0.068      1.248 f
  U1879/Y (NAND3X4MTR)                                   0.056      1.304 r
  U1878/Y (MXI2X6MTR)                                    0.064      1.368 f
  U16039/Y (OAI22X2MTR)                                  0.062      1.430 r
  U0_BANK_TOP/vACC_1_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U4331/Y (NAND2X2MTR)                                   0.055      0.964 f
  U1517/Y (CLKNAND2X4MTR)                                0.041      1.006 r
  U7622/Y (CLKNAND2X4MTR)                                0.046      1.052 f
  U4846/Y (NAND2X6MTR)                                   0.045      1.097 r
  U3711/Y (NAND2X6MTR)                                   0.058      1.154 f
  U197/Y (INVX6MTR)                                      0.057      1.212 r
  U141/Y (INVX5MTR)                                      0.065      1.277 f
  U1828/Y (MXI2X6MTR)                                    0.084      1.361 f
  U11410/Y (OAI2BB2X2MTR)                                0.074      1.435 r
  U0_BANK_TOP/vACC_3_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.435 r
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U3206/Y (INVX2MTR)                                     0.065      0.705 r
  U6012/Y (NOR2X2MTR)                                    0.045      0.750 f
  U8902/Y (NOR2X3MTR)                                    0.071      0.821 r
  U3009/Y (NAND2X2MTR)                                   0.092      0.913 f
  U285/Y (AOI2B1X2MTR)                                   0.132      1.045 f
  U10470/Y (XNOR2X2MTR)                                  0.084      1.129 f
  U10351/Y (OAI22X4MTR)                                  0.097      1.226 r
  U1876/Y (MXI2X4MTR)                                    0.083      1.309 f
  U1658/Y (NAND2X6MTR)                                   0.052      1.361 r
  U10258/Y (NAND2X2MTR)                                  0.043      1.404 f
  U1305/Y (OAI2BB1X2MTR)                                 0.040      1.443 r
  U0_BANK_TOP/vACC_0_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U4331/Y (NAND2X2MTR)                                   0.055      0.964 f
  U1517/Y (CLKNAND2X4MTR)                                0.041      1.006 r
  U7622/Y (CLKNAND2X4MTR)                                0.046      1.052 f
  U4846/Y (NAND2X6MTR)                                   0.045      1.097 r
  U3711/Y (NAND2X6MTR)                                   0.058      1.154 f
  U197/Y (INVX6MTR)                                      0.057      1.212 r
  U141/Y (INVX5MTR)                                      0.065      1.277 f
  U1828/Y (MXI2X6MTR)                                    0.084      1.361 f
  U11376/Y (OAI2BB2X2MTR)                                0.074      1.435 r
  U0_BANK_TOP/vACC_0_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.435 r
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U9469/Y (AOI21X2MTR)                                   0.097      1.084 r
  U2383/Y (XNOR2X2MTR)                                   0.091      1.175 r
  U2382/Y (CLKNAND2X4MTR)                                0.057      1.232 f
  U1283/Y (NAND3X4MTR)                                   0.065      1.296 r
  U1797/Y (MXI2X6MTR)                                    0.068      1.365 f
  U11349/Y (OAI22X2MTR)                                  0.062      1.427 r
  U0_BANK_TOP/vACC_0_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U1302/Y (OAI21X6MTR)                                   0.076      0.976 f
  U301/Y (AOI2B1X4MTR)                                   0.078      1.054 r
  U1747/Y (XNOR2X2MTR)                                   0.084      1.138 r
  U8635/Y (OAI22X4MTR)                                   0.090      1.228 f
  U8012/Y (NOR2X4MTR)                                    0.081      1.309 r
  U1433/Y (MXI2X6MTR)                                    0.067      1.376 f
  U7178/Y (NAND2X2MTR)                                   0.043      1.419 r
  U13006/Y (OAI2BB1X2MTR)                                0.044      1.463 f
  U0_BANK_TOP/vACC_0_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.463 f
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U800/Y (INVX4MTR)                                      0.035      0.463 f
  U795/Y (OAI2B1X4MTR)                                   0.059      0.522 r
  U5675/Y (OAI21X2MTR)                                   0.070      0.592 f
  U5625/Y (CLKNAND2X4MTR)                                0.064      0.656 r
  U7737/Y (INVX3MTR)                                     0.040      0.697 f
  U9764/Y (NAND2X2MTR)                                   0.039      0.736 r
  U8194/Y (NAND3X2MTR)                                   0.076      0.811 f
  U10628/Y (NOR2BX4MTR)                                  0.078      0.889 r
  U456/Y (CLKNAND2X4MTR)                                 0.068      0.958 f
  U2206/Y (NAND2X6MTR)                                   0.062      1.020 r
  U15929/Y (XNOR2X2MTR)                                  0.103      1.123 r
  U11641/Y (OAI2BB2X2MTR)                                0.070      1.192 f
  U10346/Y (AOI2BB1X2MTR)                                0.085      1.277 r
  U9381/Y (INVX2MTR)                                     0.042      1.320 f
  U11468/Y (NOR2X3MTR)                                   0.078      1.397 r
  U17149/Y (OAI22X2MTR)                                  0.058      1.456 f
  U0_BANK_TOP/vACC_3_reg_3__8_/D (DFFRHQX4MTR)           0.000      1.456 f
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U800/Y (INVX4MTR)                                      0.035      0.463 f
  U795/Y (OAI2B1X4MTR)                                   0.059      0.522 r
  U5675/Y (OAI21X2MTR)                                   0.070      0.592 f
  U5625/Y (CLKNAND2X4MTR)                                0.064      0.656 r
  U7737/Y (INVX3MTR)                                     0.040      0.697 f
  U9764/Y (NAND2X2MTR)                                   0.039      0.736 r
  U8194/Y (NAND3X2MTR)                                   0.076      0.811 f
  U10628/Y (NOR2BX4MTR)                                  0.078      0.889 r
  U456/Y (CLKNAND2X4MTR)                                 0.068      0.958 f
  U2206/Y (NAND2X6MTR)                                   0.062      1.020 r
  U15929/Y (XNOR2X2MTR)                                  0.103      1.123 r
  U11641/Y (OAI2BB2X2MTR)                                0.070      1.192 f
  U10346/Y (AOI2BB1X2MTR)                                0.085      1.277 r
  U9381/Y (INVX2MTR)                                     0.042      1.320 f
  U11468/Y (NOR2X3MTR)                                   0.078      1.397 r
  U17150/Y (OAI22X2MTR)                                  0.058      1.456 f
  U0_BANK_TOP/vACC_0_reg_3__8_/D (DFFRHQX4MTR)           0.000      1.456 f
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U1302/Y (OAI21X6MTR)                                   0.076      0.976 f
  U301/Y (AOI2B1X4MTR)                                   0.078      1.054 r
  U1747/Y (XNOR2X2MTR)                                   0.084      1.138 r
  U8635/Y (OAI22X4MTR)                                   0.090      1.228 f
  U8012/Y (NOR2X4MTR)                                    0.081      1.309 r
  U1433/Y (MXI2X6MTR)                                    0.067      1.376 f
  U1432/Y (NAND2X2MTR)                                   0.043      1.419 r
  U12995/Y (OAI2BB1X2MTR)                                0.044      1.463 f
  U0_BANK_TOP/vACC_1_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.463 f
  data arrival time                                                 1.463

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.463
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U1091/Y (INVX8MTR)                                     0.040      0.340 r
  U2114/Y (INVX8MTR)                                     0.028      0.368 f
  U9187/Y (NAND2BX4MTR)                                  0.077      0.445 f
  U3470/Y (NOR2X3MTR)                                    0.067      0.512 r
  U5704/Y (NOR2X2MTR)                                    0.040      0.552 f
  U1156/Y (NOR2X2MTR)                                    0.070      0.622 r
  U1550/Y (CLKNAND2X4MTR)                                0.065      0.687 f
  U9810/Y (AOI21X2MTR)                                   0.084      0.771 r
  U2433/Y (XNOR2X2MTR)                                   0.093      0.864 r
  U2432/Y (NOR2X4MTR)                                    0.049      0.913 f
  U3819/Y (NOR2X2MTR)                                    0.076      0.989 r
  U2925/Y (INVX2MTR)                                     0.045      1.033 f
  U17244/Y (NAND2X2MTR)                                  0.040      1.073 r
  U14664/Y (XNOR2X2MTR)                                  0.051      1.124 f
  U11739/Y (NAND2BX4MTR)                                 0.096      1.220 f
  U10405/Y (NOR2X2MTR)                                   0.075      1.295 r
  U1912/Y (NAND3BX4MTR)                                  0.075      1.369 f
  U1911/Y (NOR2X4MTR)                                    0.063      1.433 r
  U13223/Y (NOR2X2MTR)                                   0.033      1.466 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.466 f
  data arrival time                                                 1.466

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.466
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U9469/Y (AOI21X2MTR)                                   0.097      1.084 r
  U2383/Y (XNOR2X2MTR)                                   0.091      1.175 r
  U2382/Y (CLKNAND2X4MTR)                                0.057      1.232 f
  U1283/Y (NAND3X4MTR)                                   0.065      1.296 r
  U13162/Y (OAI2B2X2MTR)                                 0.110      1.406 r
  U0_BANK_TOP/vACC_0_reg_2__11_/D (DFFRHQX1MTR)          0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.151      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.043


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.130      0.130 r
  U9280/Y (INVX8MTR)                                     0.042      0.171 f
  U3617/Y (NAND2X2MTR)                                   0.065      0.236 r
  U14446/Y (OAI22X1MTR)                                  0.077      0.313 f
  U5273/Y (NOR2X1MTR)                                    0.070      0.384 r
  U2256/Y (AND2X2MTR)                                    0.102      0.486 r
  U7889/Y (NAND2X2MTR)                                   0.072      0.558 f
  U6687/Y (INVX2MTR)                                     0.062      0.619 r
  U8294/Y (NAND3X2MTR)                                   0.090      0.709 f
  U1342/Y (AND2X8MTR)                                    0.102      0.811 f
  U1340/Y (AOI21X8MTR)                                   0.083      0.894 r
  U9652/Y (OAI21X6MTR)                                   0.070      0.964 f
  U195/Y (XNOR2X1MTR)                                    0.114      1.078 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.196 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.254 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.346 r
  U3686/Y (OAI22X1MTR)                                   0.076      1.423 f
  U0_BANK_TOP/vACC_3_reg_4__8_/D (DFFRQX2MTR)            0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__8_/CK (DFFRQX2MTR)           0.000      1.515 r
  library setup time                                    -0.135      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U1582/Y (AOI21X4MTR)                                   0.087      1.036 r
  U2778/Y (INVX1MTR)                                     0.046      1.082 f
  U8675/Y (OAI2BB1X2MTR)                                 0.100      1.182 f
  U2083/Y (OAI211X4MTR)                                  0.053      1.235 r
  U2081/Y (NAND3X6MTR)                                   0.084      1.319 f
  U17779/Y (OAI2B2X2MTR)                                 0.122      1.441 f
  U0_BANK_TOP/vACC_0_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U1582/Y (AOI21X4MTR)                                   0.087      1.036 r
  U2778/Y (INVX1MTR)                                     0.046      1.082 f
  U8675/Y (OAI2BB1X2MTR)                                 0.100      1.182 f
  U2083/Y (OAI211X4MTR)                                  0.053      1.235 r
  U2081/Y (NAND3X6MTR)                                   0.084      1.319 f
  U17781/Y (OAI2B2X2MTR)                                 0.122      1.441 f
  U0_BANK_TOP/vACC_3_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U800/Y (INVX4MTR)                                      0.035      0.463 f
  U795/Y (OAI2B1X4MTR)                                   0.059      0.522 r
  U5675/Y (OAI21X2MTR)                                   0.070      0.592 f
  U5625/Y (CLKNAND2X4MTR)                                0.064      0.656 r
  U7737/Y (INVX3MTR)                                     0.040      0.697 f
  U9764/Y (NAND2X2MTR)                                   0.039      0.736 r
  U8194/Y (NAND3X2MTR)                                   0.076      0.811 f
  U10628/Y (NOR2BX4MTR)                                  0.078      0.889 r
  U456/Y (CLKNAND2X4MTR)                                 0.068      0.958 f
  U2206/Y (NAND2X6MTR)                                   0.062      1.020 r
  U15929/Y (XNOR2X2MTR)                                  0.103      1.123 r
  U11641/Y (OAI2BB2X2MTR)                                0.070      1.192 f
  U10346/Y (AOI2BB1X2MTR)                                0.085      1.277 r
  U9381/Y (INVX2MTR)                                     0.042      1.320 f
  U11468/Y (NOR2X3MTR)                                   0.078      1.397 r
  U15296/Y (OAI22X2MTR)                                  0.058      1.456 f
  U0_BANK_TOP/vACC_2_reg_3__8_/D (DFFRHQX4MTR)           0.000      1.456 f
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U716/Y (NAND2X2MTR)                                    0.064      0.623 f
  U2046/Y (CLKNAND2X4MTR)                                0.058      0.681 r
  U1250/Y (NAND2BX8MTR)                                  0.084      0.764 r
  U2480/Y (NAND2X6MTR)                                   0.048      0.812 f
  U4344/Y (NOR2X2MTR)                                    0.090      0.902 r
  U1003/Y (NAND2X6MTR)                                   0.063      0.965 f
  U1399/Y (CLKNAND2X8MTR)                                0.052      1.017 r
  U251/Y (AOI31X2MTR)                                    0.079      1.096 f
  U1406/Y (XNOR2X2MTR)                                   0.085      1.181 f
  U10310/Y (AOI22X2MTR)                                  0.092      1.274 r
  U10271/Y (NAND2X2MTR)                                  0.056      1.330 f
  U4243/Y (INVX2MTR)                                     0.061      1.391 r
  U8609/Y (OAI22X2MTR)                                   0.051      1.442 f
  U0_BANK_TOP/vACC_1_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.442 f
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U9113/Y (NAND2X2MTR)                                   0.037      0.468 f
  U7844/Y (NAND3X2MTR)                                   0.047      0.515 r
  U7027/Y (AND2X4MTR)                                    0.111      0.626 r
  U3209/Y (NAND2X3MTR)                                   0.061      0.687 f
  U2267/Y (INVX4MTR)                                     0.043      0.730 r
  U8900/Y (NAND2X2MTR)                                   0.040      0.770 f
  U8861/Y (NAND2X2MTR)                                   0.063      0.833 r
  U3836/Y (AOI21X4MTR)                                   0.069      0.902 f
  U4361/Y (OAI21X2MTR)                                   0.094      0.995 r
  U9546/Y (INVX2MTR)                                     0.048      1.043 f
  U2825/Y (OAI21X2MTR)                                   0.073      1.116 r
  U4862/Y (AOI2BB1X2MTR)                                 0.042      1.158 f
  U8689/Y (OAI211X2MTR)                                  0.048      1.206 r
  U9370/Y (NAND3X4MTR)                                   0.108      1.314 f
  U18876/Y (OAI2B2X2MTR)                                 0.127      1.441 f
  U0_BANK_TOP/vACC_2_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U11246/Y (CLKNAND2X12MTR)                              0.050      0.259 r
  U798/Y (INVX6MTR)                                      0.039      0.298 f
  U16042/Y (INVX4MTR)                                    0.051      0.350 r
  U16565/Y (OAI2BB1X2MTR)                                0.054      0.404 f
  U3437/Y (NOR2X1MTR)                                    0.103      0.507 r
  U3296/Y (OAI21X4MTR)                                   0.085      0.592 f
  U3952/Y (AOI21X4MTR)                                   0.098      0.690 r
  U10750/Y (OAI21X2MTR)                                  0.066      0.756 f
  U10710/Y (INVX2MTR)                                    0.040      0.795 r
  U10675/Y (XNOR2X1MTR)                                  0.065      0.860 r
  U9684/Y (NAND2X2MTR)                                   0.086      0.946 f
  U8138/Y (XNOR2X2MTR)                                   0.091      1.037 r
  U7640/Y (INVX2MTR)                                     0.046      1.084 f
  U15910/Y (MXI2X2MTR)                                   0.079      1.162 r
  U4854/Y (NOR2BX1MTR)                                   0.103      1.266 r
  U10372/Y (NAND2X2MTR)                                  0.059      1.325 f
  U5847/Y (NOR3X1MTR)                                    0.108      1.433 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX8MTR)
                                                         0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U867/Y (INVX6MTR)                                      0.032      0.366 f
  U13559/Y (NAND2X2MTR)                                  0.030      0.396 r
  U7853/Y (NAND3X2MTR)                                   0.055      0.451 f
  U7014/Y (OAI21X2MTR)                                   0.114      0.565 r
  U2624/Y (CLKNAND2X4MTR)                                0.065      0.631 f
  U3180/Y (NOR2X3MTR)                                    0.082      0.713 r
  U6512/Y (INVX2MTR)                                     0.061      0.773 f
  U5932/Y (CLKNAND2X4MTR)                                0.049      0.823 r
  U1718/Y (NOR2X4MTR)                                    0.036      0.859 f
  U446/Y (NOR2X6MTR)                                     0.067      0.925 r
  U1223/Y (CLKNAND2X4MTR)                                0.070      0.996 f
  U7204/Y (INVX1MTR)                                     0.044      1.040 r
  U2730/Y (NOR2X1MTR)                                    0.038      1.078 f
  U10342/Y (AOI31X2MTR)                                  0.095      1.173 r
  U1993/Y (NAND3X4MTR)                                   0.088      1.261 f
  U2592/Y (CLKNAND2X4MTR)                                0.057      1.318 r
  U2580/Y (OAI22X8MTR)                                   0.051      1.369 f
  U13250/Y (OAI22X2MTR)                                  0.061      1.429 r
  U0_BANK_TOP/vACC_0_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U1582/Y (AOI21X4MTR)                                   0.087      1.036 r
  U2778/Y (INVX1MTR)                                     0.046      1.082 f
  U8675/Y (OAI2BB1X2MTR)                                 0.100      1.182 f
  U2083/Y (OAI211X4MTR)                                  0.053      1.235 r
  U2081/Y (NAND3X6MTR)                                   0.084      1.319 f
  U17783/Y (OAI2B2X2MTR)                                 0.122      1.441 f
  U0_BANK_TOP/vACC_1_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U9113/Y (NAND2X2MTR)                                   0.037      0.468 f
  U7844/Y (NAND3X2MTR)                                   0.047      0.515 r
  U7027/Y (AND2X4MTR)                                    0.111      0.626 r
  U3209/Y (NAND2X3MTR)                                   0.061      0.687 f
  U2267/Y (INVX4MTR)                                     0.043      0.730 r
  U8900/Y (NAND2X2MTR)                                   0.040      0.770 f
  U8861/Y (NAND2X2MTR)                                   0.063      0.833 r
  U3836/Y (AOI21X4MTR)                                   0.069      0.902 f
  U4361/Y (OAI21X2MTR)                                   0.094      0.995 r
  U9546/Y (INVX2MTR)                                     0.048      1.043 f
  U2825/Y (OAI21X2MTR)                                   0.073      1.116 r
  U4862/Y (AOI2BB1X2MTR)                                 0.042      1.158 f
  U8689/Y (OAI211X2MTR)                                  0.048      1.206 r
  U9370/Y (NAND3X4MTR)                                   0.108      1.314 f
  U18878/Y (OAI2B2X2MTR)                                 0.127      1.441 f
  U0_BANK_TOP/vACC_3_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_27_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U2703/Y (OAI21BX2MTR)                                  0.067      1.328 r
  U10242/Y (NOR2X2MTR)                                   0.057      1.384 f
  U11397/Y (NOR2X1MTR)                                   0.054      1.439 r
  PIM_result_reg_27_/D (DFFRHQX4MTR)                     0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_27_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_155_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U2703/Y (OAI21BX2MTR)                                  0.067      1.328 r
  U10242/Y (NOR2X2MTR)                                   0.057      1.384 f
  U11402/Y (NOR2X1MTR)                                   0.054      1.439 r
  PIM_result_reg_155_/D (DFFRHQX4MTR)                    0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_155_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_283_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U2703/Y (OAI21BX2MTR)                                  0.067      1.328 r
  U10242/Y (NOR2X2MTR)                                   0.057      1.384 f
  U11404/Y (NOR2X1MTR)                                   0.054      1.439 r
  PIM_result_reg_283_/D (DFFRHQX4MTR)                    0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_283_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_411_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U2703/Y (OAI21BX2MTR)                                  0.067      1.328 r
  U10242/Y (NOR2X2MTR)                                   0.057      1.384 f
  U11399/Y (NOR2X1MTR)                                   0.054      1.439 r
  PIM_result_reg_411_/D (DFFRHQX4MTR)                    0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_411_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U5723/Y (NAND2X2MTR)                                   0.037      0.465 f
  U4043/Y (NAND4X2MTR)                                   0.055      0.520 r
  U3326/Y (NAND2X2MTR)                                   0.055      0.575 f
  U1868/Y (CLKNAND2X4MTR)                                0.047      0.622 r
  U653/Y (INVX2MTR)                                      0.030      0.652 f
  U639/Y (NAND2X2MTR)                                    0.056      0.708 r
  U1508/Y (INVX4MTR)                                     0.040      0.748 f
  U6886/Y (AOI21X2MTR)                                   0.086      0.834 r
  U10506/Y (AND2X8MTR)                                   0.116      0.950 r
  U10440/Y (NOR2X2MTR)                                   0.034      0.984 f
  U1503/Y (AOI21X2MTR)                                   0.060      1.044 r
  U2734/Y (NAND2X2MTR)                                   0.071      1.115 f
  U1548/Y (NAND3X6MTR)                                   0.071      1.186 r
  U9371/Y (NAND2X2MTR)                                   0.049      1.234 f
  U4811/Y (NAND2X2MTR)                                   0.050      1.284 r
  U7183/Y (INVX4MTR)                                     0.041      1.325 f
  U8604/Y (OAI22X2MTR)                                   0.049      1.375 r
  U0_BANK_TOP/vACC_0_reg_3__21_/D (DFFRQX4MTR)           0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__21_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U5723/Y (NAND2X2MTR)                                   0.037      0.465 f
  U4043/Y (NAND4X2MTR)                                   0.055      0.520 r
  U3326/Y (NAND2X2MTR)                                   0.055      0.575 f
  U1868/Y (CLKNAND2X4MTR)                                0.047      0.622 r
  U653/Y (INVX2MTR)                                      0.030      0.652 f
  U639/Y (NAND2X2MTR)                                    0.056      0.708 r
  U1508/Y (INVX4MTR)                                     0.040      0.748 f
  U6886/Y (AOI21X2MTR)                                   0.086      0.834 r
  U10506/Y (AND2X8MTR)                                   0.116      0.950 r
  U10440/Y (NOR2X2MTR)                                   0.034      0.984 f
  U1503/Y (AOI21X2MTR)                                   0.060      1.044 r
  U2734/Y (NAND2X2MTR)                                   0.071      1.115 f
  U1548/Y (NAND3X6MTR)                                   0.071      1.186 r
  U9371/Y (NAND2X2MTR)                                   0.049      1.234 f
  U4811/Y (NAND2X2MTR)                                   0.050      1.284 r
  U7183/Y (INVX4MTR)                                     0.041      1.325 f
  U8002/Y (OAI22X2MTR)                                   0.049      1.375 r
  U0_BANK_TOP/vACC_3_reg_3__21_/D (DFFRQX4MTR)           0.000      1.375 r
  data arrival time                                                 1.375

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__21_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.375
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U7184/Y (INVX2MTR)                                     0.054      1.244 r
  U10256/Y (NOR2BX4MTR)                                  0.037      1.280 f
  U5324/Y (NOR2X3MTR)                                    0.070      1.350 r
  U988/Y (OAI2BB2X1MTR)                                  0.088      1.438 f
  U0_BANK_TOP/vACC_2_reg_0__18_/D (DFFRHQX2MTR)          0.000      1.438 f
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U867/Y (INVX6MTR)                                      0.032      0.366 f
  U13559/Y (NAND2X2MTR)                                  0.030      0.396 r
  U7853/Y (NAND3X2MTR)                                   0.055      0.451 f
  U7014/Y (OAI21X2MTR)                                   0.114      0.565 r
  U2624/Y (CLKNAND2X4MTR)                                0.065      0.631 f
  U3180/Y (NOR2X3MTR)                                    0.082      0.713 r
  U6512/Y (INVX2MTR)                                     0.061      0.773 f
  U5932/Y (CLKNAND2X4MTR)                                0.049      0.823 r
  U1718/Y (NOR2X4MTR)                                    0.036      0.859 f
  U446/Y (NOR2X6MTR)                                     0.067      0.925 r
  U1223/Y (CLKNAND2X4MTR)                                0.070      0.996 f
  U7204/Y (INVX1MTR)                                     0.044      1.040 r
  U2730/Y (NOR2X1MTR)                                    0.038      1.078 f
  U10342/Y (AOI31X2MTR)                                  0.095      1.173 r
  U1993/Y (NAND3X4MTR)                                   0.088      1.261 f
  U2592/Y (CLKNAND2X4MTR)                                0.057      1.318 r
  U2580/Y (OAI22X8MTR)                                   0.051      1.369 f
  U13248/Y (OAI22X2MTR)                                  0.061      1.429 r
  U0_BANK_TOP/vACC_1_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U233/Y (OAI2BB1X2MTR)                                  0.114      1.113 r
  U8761/Y (XNOR2X1MTR)                                   0.071      1.184 r
  U8732/Y (NAND2X2MTR)                                   0.072      1.256 f
  U8015/Y (NAND2X2MTR)                                   0.054      1.310 r
  U2062/Y (OAI22X4MTR)                                   0.057      1.367 f
  U11372/Y (OAI22X2MTR)                                  0.061      1.428 r
  U0_BANK_TOP/vACC_3_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U119/Y (NAND2X2MTR)                                    0.071      1.280 r
  U3678/Y (NAND2X2MTR)                                   0.077      1.357 f
  U17620/Y (OAI22X2MTR)                                  0.066      1.423 r
  U0_BANK_TOP/vACC_3_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U184/Y (NAND2X3MTR)                                    0.052      1.250 f
  U4813/Y (NAND2X2MTR)                                   0.062      1.313 r
  U10231/Y (NAND2X2MTR)                                  0.050      1.363 f
  U11415/Y (OAI22X2MTR)                                  0.066      1.429 r
  U0_BANK_TOP/vACC_0_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U184/Y (NAND2X3MTR)                                    0.052      1.250 f
  U4813/Y (NAND2X2MTR)                                   0.062      1.313 r
  U10249/Y (NAND2X2MTR)                                  0.050      1.363 f
  U11391/Y (OAI22X2MTR)                                  0.066      1.429 r
  U0_BANK_TOP/vACC_1_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U3206/Y (INVX2MTR)                                     0.065      0.705 r
  U6012/Y (NOR2X2MTR)                                    0.045      0.750 f
  U8902/Y (NOR2X3MTR)                                    0.071      0.821 r
  U3009/Y (NAND2X2MTR)                                   0.092      0.913 f
  U285/Y (AOI2B1X2MTR)                                   0.132      1.045 f
  U10470/Y (XNOR2X2MTR)                                  0.084      1.129 f
  U10351/Y (OAI22X4MTR)                                  0.097      1.226 r
  U1876/Y (MXI2X4MTR)                                    0.083      1.309 f
  U1658/Y (NAND2X6MTR)                                   0.052      1.361 r
  U1875/Y (INVX4MTR)                                     0.027      1.388 f
  U1874/Y (OAI22X4MTR)                                   0.043      1.431 r
  U0_BANK_TOP/vACC_2_reg_4__4_/D (DFFRHQX4MTR)           0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U1183/Y (INVX24MTR)                                    0.051      0.359 r
  U737/Y (INVX14MTR)                                     0.039      0.398 f
  U1190/Y (INVX16MTR)                                    0.035      0.433 r
  U12636/Y (CLKNAND2X12MTR)                              0.053      0.485 f
  U574/Y (NOR2X8MTR)                                     0.070      0.555 r
  U1994/Y (XNOR2X8MTR)                                   0.093      0.648 r
  U1995/Y (XNOR2X8MTR)                                   0.100      0.748 r
  U10637/Y (OAI21X3MTR)                                  0.060      0.808 f
  U9671/Y (OAI2BB1X2MTR)                                 0.055      0.864 r
  U2598/Y (XOR2X2MTR)                                    0.084      0.948 r
  U2597/Y (XNOR2X4MTR)                                   0.125      1.073 r
  U9568/Y (NAND2X5MTR)                                   0.081      1.154 f
  U9498/Y (OAI21X3MTR)                                   0.095      1.249 r
  U11681/Y (AOI21X2MTR)                                  0.060      1.309 f
  U15187/Y (OAI21X1MTR)                                  0.038      1.347 r
  U15186/Y (NOR2BX1MTR)                                  0.090      1.437 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.437 r
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U1302/Y (OAI21X6MTR)                                   0.076      0.976 f
  U301/Y (AOI2B1X4MTR)                                   0.078      1.054 r
  U1747/Y (XNOR2X2MTR)                                   0.084      1.138 r
  U8635/Y (OAI22X4MTR)                                   0.090      1.228 f
  U8012/Y (NOR2X4MTR)                                    0.081      1.309 r
  U1433/Y (MXI2X6MTR)                                    0.067      1.376 f
  U8008/Y (NAND2X2MTR)                                   0.043      1.419 r
  U1285/Y (OAI2BB1X2MTR)                                 0.043      1.462 f
  U0_BANK_TOP/vACC_3_reg_3__2_/D (DFFRHQX4MTR)           0.000      1.462 f
  data arrival time                                                 1.462

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.462
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U978/Y (INVX8MTR)                                      0.044      0.344 r
  U6242/Y (NOR2BX8MTR)                                   0.099      0.443 r
  U977/Y (INVX4MTR)                                      0.048      0.491 f
  U2563/Y (NOR2X4MTR)                                    0.078      0.569 r
  U2562/S (ADDHX4MTR)                                    0.105      0.673 r
  U10792/Y (INVX2MTR)                                    0.041      0.714 f
  U12208/Y (NAND2X2MTR)                                  0.039      0.754 r
  U12143/Y (NAND2X2MTR)                                  0.038      0.792 f
  U10667/Y (OAI2BB1X2MTR)                                0.044      0.836 r
  U396/Y (XNOR2X2MTR)                                    0.115      0.951 r
  U2914/Y (NAND2X2MTR)                                   0.084      1.035 f
  U2907/Y (INVX4MTR)                                     0.056      1.091 r
  U1033/Y (AOI21X8MTR)                                   0.031      1.122 f
  U1761/Y (OAI21X2MTR)                                   0.093      1.216 r
  U15939/Y (XNOR2X1MTR)                                  0.118      1.334 r
  U15548/Y (NOR2BX1MTR)                                  0.100      1.434 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.434 r
  data arrival time                                                 1.434

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.434
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.042


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U1241/Y (INVX4MTR)                                     0.036      0.666 r
  U10646/Y (CLKNAND2X4MTR)                               0.049      0.714 f
  U1243/Y (CLKNAND2X4MTR)                                0.043      0.758 r
  U7261/Y (CLKNAND2X4MTR)                                0.046      0.804 f
  U11796/Y (CLKNAND2X4MTR)                               0.040      0.845 r
  U1751/Y (NAND2X6MTR)                                   0.049      0.893 f
  U1003/Y (NAND2X6MTR)                                   0.053      0.946 r
  U1399/Y (CLKNAND2X8MTR)                                0.054      1.000 f
  U15983/Y (XNOR2X2MTR)                                  0.095      1.095 f
  U16205/Y (AOI22X2MTR)                                  0.102      1.196 r
  U2704/Y (NAND2X2MTR)                                   0.065      1.261 f
  U2689/Y (AOI21X2MTR)                                   0.126      1.387 r
  U16071/Y (OAI22X2MTR)                                  0.067      1.454 f
  U0_BANK_TOP/vACC_3_reg_0__0_/D (DFFRHQX4MTR)           0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U1241/Y (INVX4MTR)                                     0.036      0.666 r
  U10646/Y (CLKNAND2X4MTR)                               0.049      0.714 f
  U1243/Y (CLKNAND2X4MTR)                                0.043      0.758 r
  U7261/Y (CLKNAND2X4MTR)                                0.046      0.804 f
  U11796/Y (CLKNAND2X4MTR)                               0.040      0.845 r
  U1751/Y (NAND2X6MTR)                                   0.049      0.893 f
  U1003/Y (NAND2X6MTR)                                   0.053      0.946 r
  U1399/Y (CLKNAND2X8MTR)                                0.054      1.000 f
  U15983/Y (XNOR2X2MTR)                                  0.095      1.095 f
  U16205/Y (AOI22X2MTR)                                  0.102      1.196 r
  U2704/Y (NAND2X2MTR)                                   0.065      1.261 f
  U2689/Y (AOI21X2MTR)                                   0.126      1.387 r
  U16072/Y (OAI22X2MTR)                                  0.067      1.454 f
  U0_BANK_TOP/vACC_2_reg_0__0_/D (DFFRHQX4MTR)           0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U1241/Y (INVX4MTR)                                     0.036      0.666 r
  U10646/Y (CLKNAND2X4MTR)                               0.049      0.714 f
  U1243/Y (CLKNAND2X4MTR)                                0.043      0.758 r
  U7261/Y (CLKNAND2X4MTR)                                0.046      0.804 f
  U11796/Y (CLKNAND2X4MTR)                               0.040      0.845 r
  U1751/Y (NAND2X6MTR)                                   0.049      0.893 f
  U1003/Y (NAND2X6MTR)                                   0.053      0.946 r
  U1399/Y (CLKNAND2X8MTR)                                0.054      1.000 f
  U15983/Y (XNOR2X2MTR)                                  0.095      1.095 f
  U16205/Y (AOI22X2MTR)                                  0.102      1.196 r
  U2704/Y (NAND2X2MTR)                                   0.065      1.261 f
  U2689/Y (AOI21X2MTR)                                   0.126      1.387 r
  U16073/Y (OAI22X2MTR)                                  0.067      1.454 f
  U0_BANK_TOP/vACC_1_reg_0__0_/D (DFFRHQX4MTR)           0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U1241/Y (INVX4MTR)                                     0.036      0.666 r
  U10646/Y (CLKNAND2X4MTR)                               0.049      0.714 f
  U1243/Y (CLKNAND2X4MTR)                                0.043      0.758 r
  U7261/Y (CLKNAND2X4MTR)                                0.046      0.804 f
  U11796/Y (CLKNAND2X4MTR)                               0.040      0.845 r
  U1751/Y (NAND2X6MTR)                                   0.049      0.893 f
  U1003/Y (NAND2X6MTR)                                   0.053      0.946 r
  U1399/Y (CLKNAND2X8MTR)                                0.054      1.000 f
  U15983/Y (XNOR2X2MTR)                                  0.095      1.095 f
  U16205/Y (AOI22X2MTR)                                  0.102      1.196 r
  U2704/Y (NAND2X2MTR)                                   0.065      1.261 f
  U2689/Y (AOI21X2MTR)                                   0.126      1.387 r
  U16070/Y (OAI22X2MTR)                                  0.067      1.454 f
  U0_BANK_TOP/vACC_0_reg_0__0_/D (DFFRHQX4MTR)           0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1439/Y (CLKNAND2X8MTR)                                0.057      0.980 f
  U373/Y (CLKNAND2X4MTR)                                 0.047      1.028 r
  U1447/Y (INVX4MTR)                                     0.029      1.057 f
  U1448/Y (NAND2BX4MTR)                                  0.030      1.087 r
  U15951/Y (CLKNAND2X4MTR)                               0.056      1.143 f
  U2022/Y (NOR2X12MTR)                                   0.083      1.226 r
  U146/Y (INVX10MTR)                                     0.045      1.271 f
  U2095/Y (CLKNAND2X8MTR)                                0.034      1.304 r
  U2094/Y (OAI211X8MTR)                                  0.060      1.365 f
  U10194/Y (OAI22X2MTR)                                  0.063      1.428 r
  U0_BANK_TOP/vACC_3_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U2491/Y (NAND2X6MTR)                                   0.049      0.959 f
  U2490/Y (CLKNAND2X8MTR)                                0.049      1.008 r
  U7217/Y (NAND2X3MTR)                                   0.045      1.053 f
  U7201/Y (NOR2X1MTR)                                    0.095      1.148 r
  U1937/Y (OAI21X6MTR)                                   0.066      1.214 f
  U178/Y (NOR2X6MTR)                                     0.077      1.291 r
  U13158/Y (MXI2X6MTR)                                   0.072      1.363 f
  U15891/Y (NAND2X2MTR)                                  0.054      1.417 r
  U13228/Y (OAI2BB1X2MTR)                                0.044      1.461 f
  U0_BANK_TOP/vACC_0_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1439/Y (CLKNAND2X8MTR)                                0.057      0.980 f
  U373/Y (CLKNAND2X4MTR)                                 0.047      1.028 r
  U1447/Y (INVX4MTR)                                     0.029      1.057 f
  U1448/Y (NAND2BX4MTR)                                  0.030      1.087 r
  U15951/Y (CLKNAND2X4MTR)                               0.056      1.143 f
  U2022/Y (NOR2X12MTR)                                   0.083      1.226 r
  U146/Y (INVX10MTR)                                     0.045      1.271 f
  U2095/Y (CLKNAND2X8MTR)                                0.034      1.304 r
  U2094/Y (OAI211X8MTR)                                  0.060      1.365 f
  U9292/Y (OAI22X2MTR)                                   0.063      1.428 r
  U0_BANK_TOP/vACC_0_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U13222/Y (CLKNAND2X16MTR)                              0.089      0.273 f
  U1010/Y (BUFX8MTR)                                     0.094      0.367 f
  U7112/Y (BUFX4MTR)                                     0.076      0.443 f
  U11128/Y (NAND2X2MTR)                                  0.039      0.483 r
  U11063/Y (NOR2X2MTR)                                   0.040      0.523 f
  U15061/Y (NOR2X1MTR)                                   0.074      0.597 r
  U7029/Y (NAND2X1MTR)                                   0.070      0.668 f
  U7348/Y (OAI21X2MTR)                                   0.096      0.764 r
  U12116/Y (XNOR2X1MTR)                                  0.088      0.852 r
  U16638/Y (NOR2BX4MTR)                                  0.128      0.980 r
  U10605/Y (NAND2X2MTR)                                  0.072      1.052 f
  U9640/Y (INVX2MTR)                                     0.052      1.104 r
  U9585/Y (OR2X2MTR)                                     0.085      1.189 r
  U9530/Y (CLKNAND2X4MTR)                                0.046      1.235 f
  U8711/Y (OAI21X2MTR)                                   0.045      1.280 r
  U13521/Y (NAND3X2MTR)                                  0.081      1.361 f
  U16074/Y (AOI21X1MTR)                                  0.080      1.441 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.441 r
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7199/Y (CLKNAND2X12MTR)                               0.056      1.153 r
  U2144/Y (INVX8MTR)                                     0.047      1.200 f
  U2142/Y (INVX4MTR)                                     0.054      1.254 r
  U7599/Y (NAND3BX2MTR)                                  0.070      1.325 f
  U1368/Y (NOR2BX4MTR)                                   0.082      1.407 f
  U67/Y (OAI21X1MTR)                                     0.028      1.434 r
  U0_BANK_TOP/vACC_3_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.434 r
  data arrival time                                                 1.434

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.434
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U233/Y (OAI2BB1X2MTR)                                  0.114      1.113 r
  U8761/Y (XNOR2X1MTR)                                   0.071      1.184 r
  U8732/Y (NAND2X2MTR)                                   0.072      1.256 f
  U8015/Y (NAND2X2MTR)                                   0.054      1.310 r
  U2062/Y (OAI22X4MTR)                                   0.057      1.367 f
  U13008/Y (OAI22X2MTR)                                  0.061      1.428 r
  U0_BANK_TOP/vACC_0_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U233/Y (OAI2BB1X2MTR)                                  0.114      1.113 r
  U8761/Y (XNOR2X1MTR)                                   0.071      1.184 r
  U8732/Y (NAND2X2MTR)                                   0.072      1.256 f
  U8015/Y (NAND2X2MTR)                                   0.054      1.310 r
  U2062/Y (OAI22X4MTR)                                   0.057      1.367 f
  U13021/Y (OAI22X2MTR)                                  0.061      1.428 r
  U0_BANK_TOP/vACC_2_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U233/Y (OAI2BB1X2MTR)                                  0.114      1.113 r
  U8761/Y (XNOR2X1MTR)                                   0.071      1.184 r
  U8732/Y (NAND2X2MTR)                                   0.072      1.256 f
  U8015/Y (NAND2X2MTR)                                   0.054      1.310 r
  U2062/Y (OAI22X4MTR)                                   0.057      1.367 f
  U11425/Y (OAI22X2MTR)                                  0.061      1.428 r
  U0_BANK_TOP/vACC_1_reg_5__4_/D (DFFRHQX4MTR)           0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U2192/Y (CLKNAND2X4MTR)                                0.051      1.023 r
  U9469/Y (AOI21X2MTR)                                   0.061      1.084 f
  U2383/Y (XNOR2X2MTR)                                   0.080      1.164 f
  U2382/Y (CLKNAND2X4MTR)                                0.042      1.206 r
  U1283/Y (NAND3X4MTR)                                   0.086      1.292 f
  U1797/Y (MXI2X6MTR)                                    0.092      1.384 r
  U1280/Y (OAI2BB2X4MTR)                                 0.059      1.443 f
  U0_BANK_TOP/vACC_2_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U2491/Y (NAND2X6MTR)                                   0.049      0.959 f
  U2490/Y (CLKNAND2X8MTR)                                0.049      1.008 r
  U7217/Y (NAND2X3MTR)                                   0.045      1.053 f
  U7201/Y (NOR2X1MTR)                                    0.095      1.148 r
  U1937/Y (OAI21X6MTR)                                   0.066      1.214 f
  U178/Y (NOR2X6MTR)                                     0.077      1.291 r
  U13158/Y (MXI2X6MTR)                                   0.072      1.363 f
  U13353/Y (NAND2X2MTR)                                  0.054      1.417 r
  U13229/Y (OAI2BB1X2MTR)                                0.044      1.461 f
  U0_BANK_TOP/vACC_2_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2156/Y (INVX8MTR)                                     0.037      0.332 r
  U990/Y (INVX8MTR)                                      0.032      0.364 f
  U8470/Y (AOI21X2MTR)                                   0.083      0.447 r
  U1635/Y (CLKNAND2X4MTR)                                0.060      0.506 f
  U7841/Y (NAND2X2MTR)                                   0.046      0.552 r
  U7792/Y (CLKNAND2X4MTR)                                0.063      0.615 f
  U4533/Y (NOR2X2MTR)                                    0.095      0.711 r
  U3827/Y (OAI21X2MTR)                                   0.076      0.786 f
  U8804/Y (INVX2MTR)                                     0.046      0.832 r
  U9597/Y (CLKNAND2X4MTR)                                0.052      0.884 f
  U9553/Y (CLKNAND2X4MTR)                                0.048      0.932 r
  U1323/Y (NAND2X6MTR)                                   0.055      0.987 f
  U8714/Y (AOI21X2MTR)                                   0.087      1.074 r
  U9439/Y (XNOR2X1MTR)                                   0.084      1.158 r
  U9394/Y (NAND2X2MTR)                                   0.069      1.226 f
  U9378/Y (NAND3X4MTR)                                   0.060      1.287 r
  U6813/Y (MXI2X4MTR)                                    0.072      1.359 f
  U11458/Y (OAI22X2MTR)                                  0.067      1.425 r
  U0_BANK_TOP/vACC_3_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U1037/Y (INVX12MTR)                                    0.032      0.365 f
  U7443/Y (NAND2X2MTR)                                   0.031      0.396 r
  U7855/Y (NAND3X2MTR)                                   0.067      0.463 f
  U8345/Y (OAI21BX2MTR)                                  0.098      0.561 r
  U8972/Y (CLKNAND2X4MTR)                                0.068      0.629 f
  U1738/Y (INVX4MTR)                                     0.045      0.674 r
  U1992/Y (CLKNAND2X4MTR)                                0.043      0.717 f
  U1647/Y (CLKNAND2X4MTR)                                0.036      0.753 r
  U6905/Y (CLKNAND2X4MTR)                                0.047      0.800 f
  U9650/Y (CLKNAND2X4MTR)                                0.048      0.849 r
  U1306/Y (NAND2X6MTR)                                   0.044      0.893 f
  U999/Y (CLKNAND2X8MTR)                                 0.041      0.934 r
  U1338/Y (CLKNAND2X8MTR)                                0.056      0.990 f
  U392/Y (AOI21X4MTR)                                    0.077      1.067 r
  U9417/Y (XNOR2X2MTR)                                   0.086      1.152 r
  U1855/Y (NOR2X4MTR)                                    0.048      1.201 f
  U1652/Y (INVX4MTR)                                     0.038      1.238 r
  U1312/Y (NAND2X6MTR)                                   0.038      1.276 f
  U1311/Y (NOR2X6MTR)                                    0.061      1.337 r
  U1382/Y (NOR2X8MTR)                                    0.034      1.371 f
  U1307/Y (CLKNAND2X4MTR)                                0.031      1.402 r
  U16184/Y (OAI2BB1X2MTR)                                0.042      1.445 f
  U0_BANK_TOP/vACC_1_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.445 f
  data arrival time                                                 1.445

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.111      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.445
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1012/Y (INVX8MTR)                                     0.046      0.310 f
  U741/Y (NAND2BX2MTR)                                   0.104      0.414 f
  U3442/Y (NOR2X2MTR)                                    0.110      0.524 r
  U12550/Y (OAI21X2MTR)                                  0.076      0.600 f
  U3947/Y (OAI21BX2MTR)                                  0.118      0.718 f
  U13291/Y (AOI21X2MTR)                                  0.093      0.811 r
  U2361/Y (XNOR2X2MTR)                                   0.093      0.904 r
  U3051/Y (NOR2X4MTR)                                    0.056      0.960 f
  U11933/Y (NAND2BX4MTR)                                 0.101      1.061 f
  U1094/Y (CLKNAND2X4MTR)                                0.034      1.094 r
  U9573/Y (NAND2X2MTR)                                   0.046      1.141 f
  U7619/Y (INVX2MTR)                                     0.053      1.194 r
  U13844/Y (OAI2BB1X2MTR)                                0.097      1.291 r
  U4267/Y (NAND3BX4MTR)                                  0.077      1.369 r
  U15357/Y (NAND2X2MTR)                                  0.044      1.412 f
  U18881/Y (INVX2MTR)                                    0.032      1.444 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.444 r
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U4815/Y (OAI21X2MTR)                                   0.085      1.316 r
  U4807/Y (INVX3MTR)                                     0.053      1.369 f
  U2634/Y (OAI22X1MTR)                                   0.057      1.426 r
  U0_BANK_TOP/vACC_3_reg_7__21_/D (DFFRHQX4MTR)          0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U7549/Y (INVX4MTR)                                     0.049      0.401 r
  U6745/Y (NAND2X2MTR)                                   0.073      0.474 f
  U1977/Y (AOI21X8MTR)                                   0.076      0.550 r
  U1978/Y (NOR2X4MTR)                                    0.041      0.591 f
  U7806/Y (NAND3X4MTR)                                   0.047      0.638 r
  U7384/Y (INVX2MTR)                                     0.036      0.674 f
  U8915/Y (CLKNAND2X4MTR)                                0.040      0.714 r
  U8887/Y (AND2X4MTR)                                    0.098      0.812 r
  U8169/Y (NAND3X4MTR)                                   0.050      0.862 f
  U7660/Y (CLKNAND2X4MTR)                                0.048      0.909 r
  U2887/Y (CLKNAND2X4MTR)                                0.055      0.964 f
  U7631/Y (NAND2X6MTR)                                   0.061      1.025 r
  U7618/Y (MXI2X1MTR)                                    0.082      1.106 r
  U8721/Y (NAND2X2MTR)                                   0.065      1.171 f
  U2560/Y (OAI22X4MTR)                                   0.064      1.235 r
  U9340/Y (NOR2X4MTR)                                    0.054      1.289 f
  U10224/Y (BUFX4MTR)                                    0.083      1.373 f
  U17310/Y (OAI22X2MTR)                                  0.051      1.424 r
  U0_BANK_TOP/vACC_2_reg_6__11_/D (DFFRHQX4MTR)          0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U2491/Y (NAND2X6MTR)                                   0.049      0.959 f
  U2490/Y (CLKNAND2X8MTR)                                0.049      1.008 r
  U7217/Y (NAND2X3MTR)                                   0.045      1.053 f
  U7201/Y (NOR2X1MTR)                                    0.095      1.148 r
  U1937/Y (OAI21X6MTR)                                   0.066      1.214 f
  U178/Y (NOR2X6MTR)                                     0.077      1.291 r
  U13158/Y (MXI2X6MTR)                                   0.072      1.363 f
  U19433/Y (NAND2X2MTR)                                  0.054      1.417 r
  U16195/Y (OAI2BB1X2MTR)                                0.044      1.461 f
  U0_BANK_TOP/vACC_1_reg_0__1_/D (DFFRHQX4MTR)           0.000      1.461 f
  data arrival time                                                 1.461

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.461
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1012/Y (INVX8MTR)                                     0.046      0.310 f
  U741/Y (NAND2BX2MTR)                                   0.104      0.414 f
  U3442/Y (NOR2X2MTR)                                    0.110      0.524 r
  U12550/Y (OAI21X2MTR)                                  0.076      0.600 f
  U3947/Y (OAI21BX2MTR)                                  0.118      0.718 f
  U13291/Y (AOI21X2MTR)                                  0.093      0.811 r
  U2361/Y (XNOR2X2MTR)                                   0.093      0.904 r
  U3051/Y (NOR2X4MTR)                                    0.056      0.960 f
  U11933/Y (NAND2BX4MTR)                                 0.101      1.061 f
  U1094/Y (CLKNAND2X4MTR)                                0.034      1.094 r
  U9573/Y (NAND2X2MTR)                                   0.046      1.141 f
  U7619/Y (INVX2MTR)                                     0.053      1.194 r
  U13881/Y (XOR2X1MTR)                                   0.092      1.286 r
  U1809/Y (NAND3BX4MTR)                                  0.089      1.375 f
  U65/Y (NOR2X1MTR)                                      0.068      1.443 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.443 r
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1770/Y (AOI21X8MTR)                                   0.039      0.811 f
  U7257/Y (OAI21X6MTR)                                   0.100      0.911 r
  U8784/Y (CLKNAND2X8MTR)                                0.061      0.971 f
  U8116/Y (CLKNAND2X8MTR)                                0.055      1.026 r
  U8095/Y (NAND2X2MTR)                                   0.043      1.070 f
  U223/Y (NAND2X2MTR)                                    0.043      1.113 r
  U9450/Y (XNOR2X2MTR)                                   0.097      1.210 r
  U1319/Y (OAI22X8MTR)                                   0.078      1.287 f
  U8022/Y (AOI21X3MTR)                                   0.104      1.391 r
  U1386/Y (OAI2BB2X2MTR)                                 0.067      1.458 f
  U0_BANK_TOP/vACC_0_reg_7__9_/D (DFFRHQX4MTR)           0.000      1.458 f
  data arrival time                                                 1.458

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.458
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U1259/Y (INVX14MTR)                                    0.037      0.351 f
  U8491/Y (NAND2X2MTR)                                   0.040      0.391 r
  U1454/Y (OAI2B1X4MTR)                                  0.040      0.431 f
  U4098/Y (AOI21X2MTR)                                   0.092      0.523 r
  U9018/Y (NAND3X4MTR)                                   0.089      0.612 f
  U1707/Y (INVX4MTR)                                     0.055      0.667 r
  U1457/Y (NOR2X4MTR)                                    0.038      0.705 f
  U634/Y (INVX2MTR)                                      0.044      0.749 r
  U5936/Y (NAND2X2MTR)                                   0.060      0.809 f
  U4340/Y (NOR2X2MTR)                                    0.074      0.884 r
  U8101/Y (CLKNAND2X4MTR)                                0.065      0.949 f
  U1973/Y (CLKNAND2X8MTR)                                0.052      1.001 r
  U8064/Y (INVX3MTR)                                     0.036      1.037 f
  U1349/Y (OAI21X4MTR)                                   0.064      1.101 r
  U8663/Y (XNOR2X1MTR)                                   0.080      1.181 r
  U9375/Y (NAND2X2MTR)                                   0.069      1.250 f
  U1351/Y (CLKNAND2X4MTR)                                0.060      1.310 r
  U1350/Y (OAI22X8MTR)                                   0.051      1.362 f
  U68/Y (OAI2BB2X2MTR)                                   0.071      1.433 r
  U0_BANK_TOP/vACC_1_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/Q (DFFRHQX1MTR)
                                                         0.146      0.146 f
  U16479/Y (NAND2X2MTR)                                  0.074      0.220 r
  U10145/Y (INVX2MTR)                                    0.056      0.276 f
  U5778/Y (NAND2X1MTR)                                   0.041      0.317 r
  U12695/Y (OAI2BB1X2MTR)                                0.044      0.361 f
  U9135/Y (NOR2X2MTR)                                    0.083      0.445 r
  U9955/Y (NAND4X4MTR)                                   0.115      0.560 f
  U6646/Y (INVX2MTR)                                     0.070      0.630 r
  U8365/Y (INVX2MTR)                                     0.040      0.670 f
  U724/Y (CLKNAND2X4MTR)                                 0.048      0.718 r
  U1647/Y (CLKNAND2X4MTR)                                0.047      0.766 f
  U6905/Y (CLKNAND2X4MTR)                                0.042      0.808 r
  U9650/Y (CLKNAND2X4MTR)                                0.056      0.864 f
  U1306/Y (NAND2X6MTR)                                   0.043      0.907 r
  U999/Y (CLKNAND2X8MTR)                                 0.045      0.952 f
  U1338/Y (CLKNAND2X8MTR)                                0.050      1.002 r
  U392/Y (AOI21X4MTR)                                    0.048      1.049 f
  U9417/Y (XNOR2X2MTR)                                   0.074      1.124 f
  U1855/Y (NOR2X4MTR)                                    0.069      1.193 r
  U1652/Y (INVX4MTR)                                     0.037      1.230 f
  U1312/Y (NAND2X6MTR)                                   0.035      1.265 r
  U1311/Y (NOR2X6MTR)                                    0.031      1.296 f
  U1382/Y (NOR2X8MTR)                                    0.055      1.351 r
  U97/Y (NAND2X2MTR)                                     0.046      1.396 f
  U11341/Y (OAI21X2MTR)                                  0.037      1.433 r
  U0_BANK_TOP/vACC_2_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U992/Y (AOI21X2MTR)                                    0.082      1.101 r
  U2764/Y (XNOR2X1MTR)                                   0.100      1.201 r
  U1304/Y (OAI22X4MTR)                                   0.083      1.284 f
  U1327/Y (AOI21X4MTR)                                   0.095      1.379 r
  U17221/Y (OAI22X2MTR)                                  0.059      1.438 f
  U0_BANK_TOP/vACC_2_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.438 f
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.130      0.130 r
  U9280/Y (INVX8MTR)                                     0.042      0.171 f
  U3617/Y (NAND2X2MTR)                                   0.065      0.236 r
  U14446/Y (OAI22X1MTR)                                  0.077      0.313 f
  U5273/Y (NOR2X1MTR)                                    0.070      0.384 r
  U2256/Y (AND2X2MTR)                                    0.102      0.486 r
  U7889/Y (NAND2X2MTR)                                   0.072      0.558 f
  U6687/Y (INVX2MTR)                                     0.062      0.619 r
  U8294/Y (NAND3X2MTR)                                   0.090      0.709 f
  U1342/Y (AND2X8MTR)                                    0.102      0.811 f
  U1340/Y (AOI21X8MTR)                                   0.083      0.894 r
  U9652/Y (OAI21X6MTR)                                   0.070      0.964 f
  U195/Y (XNOR2X1MTR)                                    0.114      1.078 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.196 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.254 f
  U7187/Y (MXI2X2MTR)                                    0.107      1.361 r
  U4817/Y (OAI2BB2X1MTR)                                 0.090      1.451 f
  U0_BANK_TOP/vACC_3_reg_4__0_/D (DFFRHQX4MTR)           0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2155/Y (INVX8MTR)                                     0.037      0.399 f
  U2239/Y (INVX12MTR)                                    0.037      0.436 r
  U10018/Y (CLKNAND2X4MTR)                               0.038      0.474 f
  U2552/Y (CLKNAND2X4MTR)                                0.042      0.517 r
  U7428/Y (INVX2MTR)                                     0.034      0.551 f
  U1948/Y (CLKNAND2X4MTR)                                0.033      0.583 r
  U8325/Y (CLKNAND2X4MTR)                                0.048      0.631 f
  U8265/Y (OR2X4MTR)                                     0.095      0.726 f
  U8226/Y (AOI21X3MTR)                                   0.107      0.833 r
  U7701/Y (OAI21X4MTR)                                   0.086      0.919 f
  U8851/Y (AOI21X2MTR)                                   0.097      1.016 r
  U13025/Y (OAI2BB1X4MTR)                                0.054      1.071 f
  U10408/Y (XNOR2X1MTR)                                  0.070      1.141 f
  U11618/Y (AOI22X2MTR)                                  0.097      1.238 r
  U1345/Y (OAI21X4MTR)                                   0.064      1.301 f
  U10314/Y (AOI2BB2X4MTR)                                0.095      1.397 r
  U15859/Y (OAI22X2MTR)                                  0.057      1.454 f
  U0_BANK_TOP/vACC_1_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U992/Y (AOI21X2MTR)                                    0.082      1.101 r
  U2764/Y (XNOR2X1MTR)                                   0.100      1.201 r
  U1304/Y (OAI22X4MTR)                                   0.083      1.284 f
  U1327/Y (AOI21X4MTR)                                   0.095      1.379 r
  U17220/Y (OAI22X2MTR)                                  0.059      1.438 f
  U0_BANK_TOP/vACC_0_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.438 f
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U3752/Y (CLKNAND2X4MTR)                                0.053      0.967 f
  U5878/Y (CLKNAND2X4MTR)                                0.054      1.022 r
  U1599/Y (OAI2BB1X4MTR)                                 0.093      1.115 r
  U2047/Y (XNOR2X2MTR)                                   0.065      1.180 r
  U10329/Y (NAND2X2MTR)                                  0.068      1.248 f
  U1879/Y (NAND3X4MTR)                                   0.056      1.304 r
  U1878/Y (MXI2X6MTR)                                    0.064      1.368 f
  U1877/Y (OAI2BB2X4MTR)                                 0.067      1.435 r
  U0_BANK_TOP/vACC_2_reg_0__6_/D (DFFRHQX4MTR)           0.000      1.435 r
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U1582/Y (AOI21X4MTR)                                   0.087      1.036 r
  U2778/Y (INVX1MTR)                                     0.046      1.082 f
  U8675/Y (OAI2BB1X2MTR)                                 0.100      1.182 f
  U2083/Y (OAI211X4MTR)                                  0.053      1.235 r
  U2081/Y (NAND3X6MTR)                                   0.084      1.319 f
  U17784/Y (OAI2B2X2MTR)                                 0.122      1.441 f
  U0_BANK_TOP/vACC_2_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U2460/Y (OAI2B1X4MTR)                                  0.060      1.000 f
  U9502/Y (NAND2X2MTR)                                   0.037      1.037 r
  U9454/Y (NAND2X2MTR)                                   0.041      1.078 f
  U9446/Y (NOR2X2MTR)                                    0.057      1.135 r
  U9411/Y (OAI2B1X2MTR)                                  0.060      1.195 f
  U1865/Y (CLKNAND2X4MTR)                                0.045      1.239 r
  U1864/Y (NOR2X6MTR)                                    0.033      1.272 f
  U1863/Y (MXI2X6MTR)                                    0.071      1.343 r
  U9299/Y (NAND2X2MTR)                                   0.058      1.401 f
  U10196/Y (NAND2X2MTR)                                  0.039      1.440 r
  U0_BANK_TOP/vACC_1_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.440 r
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.041


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U6842/Y (NAND2X6MTR)                                   0.060      1.058 r
  U8069/Y (XNOR2X1MTR)                                   0.074      1.132 r
  U8677/Y (OAI22X2MTR)                                   0.066      1.198 f
  U8654/Y (AOI2BB1X2MTR)                                 0.086      1.284 r
  U8017/Y (INVX2MTR)                                     0.045      1.329 f
  U16095/Y (NOR2X4MTR)                                   0.068      1.397 r
  U17229/Y (OAI22X2MTR)                                  0.055      1.452 f
  U0_BANK_TOP/vACC_0_reg_7__8_/D (DFFRHQX4MTR)           0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U867/Y (INVX6MTR)                                      0.032      0.366 f
  U13559/Y (NAND2X2MTR)                                  0.030      0.396 r
  U7853/Y (NAND3X2MTR)                                   0.055      0.451 f
  U7014/Y (OAI21X2MTR)                                   0.114      0.565 r
  U2624/Y (CLKNAND2X4MTR)                                0.065      0.631 f
  U3180/Y (NOR2X3MTR)                                    0.082      0.713 r
  U6512/Y (INVX2MTR)                                     0.061      0.773 f
  U5932/Y (CLKNAND2X4MTR)                                0.049      0.823 r
  U1718/Y (NOR2X4MTR)                                    0.036      0.859 f
  U446/Y (NOR2X6MTR)                                     0.067      0.925 r
  U1223/Y (CLKNAND2X4MTR)                                0.070      0.996 f
  U7204/Y (INVX1MTR)                                     0.044      1.040 r
  U2730/Y (NOR2X1MTR)                                    0.038      1.078 f
  U10342/Y (AOI31X2MTR)                                  0.095      1.173 r
  U1993/Y (NAND3X4MTR)                                   0.088      1.261 f
  U2592/Y (CLKNAND2X4MTR)                                0.057      1.318 r
  U2580/Y (OAI22X8MTR)                                   0.051      1.369 f
  U2579/Y (OAI2BB2X4MTR)                                 0.065      1.434 r
  U0_BANK_TOP/vACC_2_reg_4__7_/D (DFFRHQX4MTR)           0.000      1.434 r
  data arrival time                                                 1.434

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__7_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.434
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U4815/Y (OAI21X2MTR)                                   0.085      1.316 r
  U4807/Y (INVX3MTR)                                     0.053      1.369 f
  U5325/Y (OAI22X1MTR)                                   0.057      1.426 r
  U0_BANK_TOP/vACC_0_reg_7__21_/D (DFFRHQX4MTR)          0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U2724/Y (CLKNAND2X12MTR)                               0.054      1.154 r
  U2109/Y (NAND2X2MTR)                                   0.097      1.251 f
  U7584/Y (INVX1MTR)                                     0.055      1.305 r
  U2662/Y (NAND2X1MTR)                                   0.062      1.368 f
  U11344/Y (OAI2BB1X2MTR)                                0.047      1.415 r
  U0_BANK_TOP/vACC_1_reg_2__11_/D (DFFRHQX1MTR)          0.000      1.415 r
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__11_/CK (DFFRHQX1MTR)         0.000      1.515 r
  library setup time                                    -0.141      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U1037/Y (INVX12MTR)                                    0.032      0.365 f
  U5723/Y (NAND2X2MTR)                                   0.030      0.395 r
  U4043/Y (NAND4X2MTR)                                   0.103      0.499 f
  U3326/Y (NAND2X2MTR)                                   0.065      0.564 r
  U1868/Y (CLKNAND2X4MTR)                                0.055      0.619 f
  U653/Y (INVX2MTR)                                      0.039      0.658 r
  U639/Y (NAND2X2MTR)                                    0.070      0.729 f
  U1508/Y (INVX4MTR)                                     0.050      0.779 r
  U6887/Y (NOR2X2MTR)                                    0.042      0.821 f
  U2207/Y (AOI21X6MTR)                                   0.105      0.925 r
  U2206/Y (NAND2X6MTR)                                   0.082      1.008 f
  U4853/Y (NAND2X2MTR)                                   0.047      1.054 r
  U6832/Y (NAND3BX2MTR)                                  0.071      1.125 f
  U1430/Y (XNOR2X2MTR)                                   0.089      1.214 f
  U1007/Y (CLKNAND2X4MTR)                                0.045      1.260 r
  U11484/Y (INVX2MTR)                                    0.029      1.288 f
  U2656/Y (NOR2X2MTR)                                    0.100      1.388 r
  U17501/Y (OAI22X2MTR)                                  0.065      1.453 f
  U0_BANK_TOP/vACC_1_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U1037/Y (INVX12MTR)                                    0.032      0.365 f
  U5723/Y (NAND2X2MTR)                                   0.030      0.395 r
  U4043/Y (NAND4X2MTR)                                   0.103      0.499 f
  U3326/Y (NAND2X2MTR)                                   0.065      0.564 r
  U1868/Y (CLKNAND2X4MTR)                                0.055      0.619 f
  U653/Y (INVX2MTR)                                      0.039      0.658 r
  U639/Y (NAND2X2MTR)                                    0.070      0.729 f
  U1508/Y (INVX4MTR)                                     0.050      0.779 r
  U6887/Y (NOR2X2MTR)                                    0.042      0.821 f
  U2207/Y (AOI21X6MTR)                                   0.105      0.925 r
  U2206/Y (NAND2X6MTR)                                   0.082      1.008 f
  U4853/Y (NAND2X2MTR)                                   0.047      1.054 r
  U6832/Y (NAND3BX2MTR)                                  0.071      1.125 f
  U1430/Y (XNOR2X2MTR)                                   0.089      1.214 f
  U1007/Y (CLKNAND2X4MTR)                                0.045      1.260 r
  U11484/Y (INVX2MTR)                                    0.029      1.288 f
  U2656/Y (NOR2X2MTR)                                    0.100      1.388 r
  U17468/Y (OAI22X2MTR)                                  0.065      1.453 f
  U0_BANK_TOP/vACC_2_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U1037/Y (INVX12MTR)                                    0.032      0.365 f
  U5723/Y (NAND2X2MTR)                                   0.030      0.395 r
  U4043/Y (NAND4X2MTR)                                   0.103      0.499 f
  U3326/Y (NAND2X2MTR)                                   0.065      0.564 r
  U1868/Y (CLKNAND2X4MTR)                                0.055      0.619 f
  U653/Y (INVX2MTR)                                      0.039      0.658 r
  U639/Y (NAND2X2MTR)                                    0.070      0.729 f
  U1508/Y (INVX4MTR)                                     0.050      0.779 r
  U6887/Y (NOR2X2MTR)                                    0.042      0.821 f
  U2207/Y (AOI21X6MTR)                                   0.105      0.925 r
  U2206/Y (NAND2X6MTR)                                   0.082      1.008 f
  U4853/Y (NAND2X2MTR)                                   0.047      1.054 r
  U6832/Y (NAND3BX2MTR)                                  0.071      1.125 f
  U1430/Y (XNOR2X2MTR)                                   0.089      1.214 f
  U1007/Y (CLKNAND2X4MTR)                                0.045      1.260 r
  U11484/Y (INVX2MTR)                                    0.029      1.288 f
  U2656/Y (NOR2X2MTR)                                    0.100      1.388 r
  U17418/Y (OAI22X2MTR)                                  0.065      1.453 f
  U0_BANK_TOP/vACC_3_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.453 f
  data arrival time                                                 1.453

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.453
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U7184/Y (INVX2MTR)                                     0.054      1.244 r
  U10256/Y (NOR2BX4MTR)                                  0.037      1.280 f
  U1539/Y (INVX4MTR)                                     0.028      1.309 r
  U5322/Y (NAND2X2MTR)                                   0.049      1.358 f
  U5834/Y (OAI2BB2X2MTR)                                 0.074      1.432 r
  U0_BANK_TOP/vACC_3_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.432 r
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2155/Y (INVX8MTR)                                     0.037      0.399 f
  U2239/Y (INVX12MTR)                                    0.037      0.436 r
  U10018/Y (CLKNAND2X4MTR)                               0.038      0.474 f
  U2552/Y (CLKNAND2X4MTR)                                0.042      0.517 r
  U7428/Y (INVX2MTR)                                     0.034      0.551 f
  U1948/Y (CLKNAND2X4MTR)                                0.033      0.583 r
  U8325/Y (CLKNAND2X4MTR)                                0.048      0.631 f
  U8265/Y (OR2X4MTR)                                     0.095      0.726 f
  U8226/Y (AOI21X3MTR)                                   0.107      0.833 r
  U7701/Y (OAI21X4MTR)                                   0.086      0.919 f
  U8851/Y (AOI21X2MTR)                                   0.097      1.016 r
  U13025/Y (OAI2BB1X4MTR)                                0.054      1.071 f
  U10408/Y (XNOR2X1MTR)                                  0.070      1.141 f
  U11618/Y (AOI22X2MTR)                                  0.097      1.238 r
  U1345/Y (OAI21X4MTR)                                   0.064      1.301 f
  U10314/Y (AOI2BB2X4MTR)                                0.095      1.397 r
  U17690/Y (OAI22X2MTR)                                  0.057      1.454 f
  U0_BANK_TOP/vACC_0_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U9544/Y (NAND2X2MTR)                                   0.047      1.050 r
  U8706/Y (CLKNAND2X4MTR)                                0.049      1.099 f
  U16104/Y (OAI31X4MTR)                                  0.104      1.203 r
  U9380/Y (AOI21X4MTR)                                   0.050      1.253 f
  U8628/Y (MXI2X4MTR)                                    0.085      1.338 r
  U9322/Y (NAND2X2MTR)                                   0.059      1.397 f
  U11368/Y (OAI2BB1X2MTR)                                0.044      1.440 r
  U0_BANK_TOP/vACC_2_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.440 r
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U7211/Y (AOI21X2MTR)                                   0.090      1.040 r
  U2754/Y (AND2X1MTR)                                    0.099      1.138 r
  U8658/Y (NAND2X2MTR)                                   0.040      1.178 f
  U8640/Y (NAND3X2MTR)                                   0.050      1.229 r
  U9348/Y (NAND3X4MTR)                                   0.085      1.314 f
  U19233/Y (OAI2B2X2MTR)                                 0.125      1.439 f
  U0_BANK_TOP/vACC_0_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.439 f
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U7211/Y (AOI21X2MTR)                                   0.090      1.040 r
  U2754/Y (AND2X1MTR)                                    0.099      1.138 r
  U8658/Y (NAND2X2MTR)                                   0.040      1.178 f
  U8640/Y (NAND3X2MTR)                                   0.050      1.229 r
  U9348/Y (NAND3X4MTR)                                   0.085      1.314 f
  U19231/Y (OAI2B2X2MTR)                                 0.125      1.439 f
  U0_BANK_TOP/vACC_3_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.439 f
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U12731/Y (BUFX12MTR)                                   0.085      0.375 f
  U659/Y (NOR2X8MTR)                                     0.050      0.425 r
  U611/Y (AND2X4MTR)                                     0.105      0.530 r
  U9886/Y (XNOR2X2MTR)                                   0.132      0.662 r
  U952/Y (OAI21X4MTR)                                    0.063      0.725 f
  U5073/Y (OAI2B1X2MTR)                                  0.060      0.785 r
  U5464/Y (XNOR2X2MTR)                                   0.143      0.928 r
  U1928/Y (XNOR2X4MTR)                                   0.143      1.071 r
  U1083/Y (NAND2X6MTR)                                   0.068      1.139 f
  U16166/Y (OAI21X6MTR)                                  0.086      1.225 r
  U13221/Y (AOI21X8MTR)                                  0.045      1.270 f
  U15543/Y (OAI21X1MTR)                                  0.070      1.340 r
  U2702/Y (NOR2BX2MTR)                                   0.096      1.436 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2155/Y (INVX8MTR)                                     0.037      0.399 f
  U2239/Y (INVX12MTR)                                    0.037      0.436 r
  U10018/Y (CLKNAND2X4MTR)                               0.038      0.474 f
  U2552/Y (CLKNAND2X4MTR)                                0.042      0.517 r
  U7428/Y (INVX2MTR)                                     0.034      0.551 f
  U1948/Y (CLKNAND2X4MTR)                                0.033      0.583 r
  U8325/Y (CLKNAND2X4MTR)                                0.048      0.631 f
  U8265/Y (OR2X4MTR)                                     0.095      0.726 f
  U8226/Y (AOI21X3MTR)                                   0.107      0.833 r
  U7701/Y (OAI21X4MTR)                                   0.086      0.919 f
  U8851/Y (AOI21X2MTR)                                   0.097      1.016 r
  U13025/Y (OAI2BB1X4MTR)                                0.054      1.071 f
  U10408/Y (XNOR2X1MTR)                                  0.070      1.141 f
  U11618/Y (AOI22X2MTR)                                  0.097      1.238 r
  U1345/Y (OAI21X4MTR)                                   0.064      1.301 f
  U10314/Y (AOI2BB2X4MTR)                                0.095      1.397 r
  U17692/Y (OAI22X2MTR)                                  0.057      1.454 f
  U0_BANK_TOP/vACC_3_reg_4__6_/D (DFFRHQX4MTR)           0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U800/Y (INVX4MTR)                                      0.035      0.463 f
  U795/Y (OAI2B1X4MTR)                                   0.059      0.522 r
  U5675/Y (OAI21X2MTR)                                   0.070      0.592 f
  U5625/Y (CLKNAND2X4MTR)                                0.064      0.656 r
  U7737/Y (INVX3MTR)                                     0.040      0.697 f
  U9764/Y (NAND2X2MTR)                                   0.039      0.736 r
  U8194/Y (NAND3X2MTR)                                   0.076      0.811 f
  U10628/Y (NOR2BX4MTR)                                  0.078      0.889 r
  U456/Y (CLKNAND2X4MTR)                                 0.068      0.958 f
  U2208/Y (NAND2X6MTR)                                   0.046      1.004 r
  U4851/Y (NAND3X2MTR)                                   0.063      1.067 f
  U11647/Y (OAI2BB1X2MTR)                                0.099      1.166 f
  U12997/Y (OAI2B11X4MTR)                                0.138      1.303 f
  U2650/Y (INVX3MTR)                                     0.062      1.366 r
  U2639/Y (OAI22X1MTR)                                   0.066      1.432 f
  U0_BANK_TOP/vACC_1_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.432 f
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U9544/Y (NAND2X2MTR)                                   0.047      1.050 r
  U8706/Y (CLKNAND2X4MTR)                                0.049      1.099 f
  U16104/Y (OAI31X4MTR)                                  0.104      1.203 r
  U9380/Y (AOI21X4MTR)                                   0.050      1.253 f
  U8628/Y (MXI2X4MTR)                                    0.085      1.338 r
  U9325/Y (NAND2X2MTR)                                   0.059      1.397 f
  U13148/Y (OAI2BB1X2MTR)                                0.044      1.440 r
  U0_BANK_TOP/vACC_1_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.440 r
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U9544/Y (NAND2X2MTR)                                   0.047      1.050 r
  U8706/Y (CLKNAND2X4MTR)                                0.049      1.099 f
  U16104/Y (OAI31X4MTR)                                  0.104      1.203 r
  U9380/Y (AOI21X4MTR)                                   0.050      1.253 f
  U8628/Y (MXI2X4MTR)                                    0.085      1.338 r
  U8010/Y (NAND2X2MTR)                                   0.059      1.397 f
  U13147/Y (OAI2BB1X2MTR)                                0.044      1.440 r
  U0_BANK_TOP/vACC_3_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.440 r
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2155/Y (INVX8MTR)                                     0.037      0.399 f
  U2239/Y (INVX12MTR)                                    0.037      0.436 r
  U10018/Y (CLKNAND2X4MTR)                               0.038      0.474 f
  U2552/Y (CLKNAND2X4MTR)                                0.042      0.517 r
  U7428/Y (INVX2MTR)                                     0.034      0.551 f
  U1948/Y (CLKNAND2X4MTR)                                0.033      0.583 r
  U8325/Y (CLKNAND2X4MTR)                                0.048      0.631 f
  U8265/Y (OR2X4MTR)                                     0.095      0.726 f
  U8226/Y (AOI21X3MTR)                                   0.107      0.833 r
  U7701/Y (OAI21X4MTR)                                   0.086      0.919 f
  U8829/Y (OAI2BB1X2MTR)                                 0.096      1.015 f
  U9501/Y (AOI21X2MTR)                                   0.072      1.087 r
  U9467/Y (XNOR2X1MTR)                                   0.084      1.171 r
  U10362/Y (NAND2X2MTR)                                  0.072      1.243 f
  U10315/Y (NAND3X4MTR)                                  0.062      1.305 r
  U1474/Y (OAI21X4MTR)                                   0.058      1.363 f
  U13052/Y (OAI22X2MTR)                                  0.064      1.426 r
  U0_BANK_TOP/vACC_2_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U9469/Y (AOI21X2MTR)                                   0.097      1.084 r
  U2383/Y (XNOR2X2MTR)                                   0.091      1.175 r
  U2382/Y (CLKNAND2X4MTR)                                0.057      1.232 f
  U1283/Y (NAND3X4MTR)                                   0.065      1.296 r
  U1797/Y (MXI2X6MTR)                                    0.068      1.365 f
  U10195/Y (OAI22X2MTR)                                  0.062      1.427 r
  U0_BANK_TOP/vACC_1_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U9469/Y (AOI21X2MTR)                                   0.097      1.084 r
  U2383/Y (XNOR2X2MTR)                                   0.091      1.175 r
  U2382/Y (CLKNAND2X4MTR)                                0.057      1.232 f
  U1283/Y (NAND3X4MTR)                                   0.065      1.296 r
  U1797/Y (MXI2X6MTR)                                    0.068      1.365 f
  U13240/Y (OAI22X2MTR)                                  0.062      1.427 r
  U0_BANK_TOP/vACC_3_reg_2__3_/D (DFFRHQX4MTR)           0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5334/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U11393/Y (OAI22X2MTR)                                  0.079      1.423 r
  U0_BANK_TOP/vACC_0_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1012/Y (INVX8MTR)                                     0.046      0.310 f
  U741/Y (NAND2BX2MTR)                                   0.104      0.414 f
  U3442/Y (NOR2X2MTR)                                    0.110      0.524 r
  U12550/Y (OAI21X2MTR)                                  0.076      0.600 f
  U3947/Y (OAI21BX2MTR)                                  0.118      0.718 f
  U13291/Y (AOI21X2MTR)                                  0.093      0.811 r
  U2361/Y (XNOR2X2MTR)                                   0.093      0.904 r
  U3051/Y (NOR2X4MTR)                                    0.056      0.960 f
  U11933/Y (NAND2BX4MTR)                                 0.101      1.061 f
  U1094/Y (CLKNAND2X4MTR)                                0.034      1.094 r
  U9573/Y (NAND2X2MTR)                                   0.046      1.141 f
  U8741/Y (AOI21X2MTR)                                   0.091      1.232 r
  U17025/Y (AOI21X2MTR)                                  0.073      1.305 f
  U1809/Y (NAND3BX4MTR)                                  0.053      1.357 r
  U2717/Y (INVX2MTR)                                     0.032      1.389 f
  U9368/Y (NOR2X2MTR)                                    0.053      1.442 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.442 r
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.040


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U2193/Y (CLKNAND2X4MTR)                                0.047      0.984 r
  U304/Y (INVX2MTR)                                      0.040      1.025 f
  U9480/Y (OAI21X2MTR)                                   0.070      1.095 r
  U7603/Y (OAI2B11X2MTR)                                 0.089      1.184 f
  U1344/Y (NAND3X4MTR)                                   0.055      1.239 r
  U1371/Y (NOR2X4MTR)                                    0.033      1.272 f
  U9339/Y (MXI2X4MTR)                                    0.068      1.340 r
  U8615/Y (NAND2X2MTR)                                   0.056      1.397 f
  U1373/Y (OAI2BB1X2MTR)                                 0.043      1.440 r
  U0_BANK_TOP/vACC_1_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.440 r
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U6842/Y (NAND2X6MTR)                                   0.060      1.058 r
  U8069/Y (XNOR2X1MTR)                                   0.074      1.132 r
  U8677/Y (OAI22X2MTR)                                   0.066      1.198 f
  U8654/Y (AOI2BB1X2MTR)                                 0.086      1.284 r
  U8017/Y (INVX2MTR)                                     0.045      1.329 f
  U16095/Y (NOR2X4MTR)                                   0.068      1.397 r
  U17206/Y (OAI22X2MTR)                                  0.055      1.452 f
  U0_BANK_TOP/vACC_2_reg_7__8_/D (DFFRHQX4MTR)           0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U7549/Y (INVX4MTR)                                     0.049      0.401 r
  U6745/Y (NAND2X2MTR)                                   0.073      0.474 f
  U1977/Y (AOI21X8MTR)                                   0.076      0.550 r
  U1978/Y (NOR2X4MTR)                                    0.041      0.591 f
  U7806/Y (NAND3X4MTR)                                   0.047      0.638 r
  U7384/Y (INVX2MTR)                                     0.036      0.674 f
  U8915/Y (CLKNAND2X4MTR)                                0.040      0.714 r
  U8887/Y (AND2X4MTR)                                    0.098      0.812 r
  U8169/Y (NAND3X4MTR)                                   0.050      0.862 f
  U7660/Y (CLKNAND2X4MTR)                                0.048      0.909 r
  U2887/Y (CLKNAND2X4MTR)                                0.055      0.964 f
  U7631/Y (NAND2X6MTR)                                   0.061      1.025 r
  U7618/Y (MXI2X1MTR)                                    0.082      1.106 r
  U8721/Y (NAND2X2MTR)                                   0.065      1.171 f
  U2560/Y (OAI22X4MTR)                                   0.064      1.235 r
  U9340/Y (NOR2X4MTR)                                    0.054      1.289 f
  U10224/Y (BUFX4MTR)                                    0.083      1.373 f
  U17315/Y (OAI22X2MTR)                                  0.051      1.424 r
  U0_BANK_TOP/vACC_0_reg_6__11_/D (DFFRHQX4MTR)          0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1011/Y (BUFX10MTR)                                    0.085      0.349 r
  U6272/Y (CLKNAND2X4MTR)                                0.047      0.396 f
  U4694/Y (INVX4MTR)                                     0.049      0.445 r
  U7084/Y (INVX4MTR)                                     0.041      0.487 f
  U6178/Y (NOR2X3MTR)                                    0.074      0.561 r
  U7787/Y (OAI2BB1X2MTR)                                 0.125      0.686 r
  U10700/Y (XNOR2X2MTR)                                  0.080      0.766 r
  U351/Y (XNOR2X1MTR)                                    0.115      0.881 r
  U4950/Y (XNOR2X2MTR)                                   0.150      1.031 r
  U2910/Y (NAND2X2MTR)                                   0.102      1.134 f
  U11777/Y (OAI21X6MTR)                                  0.066      1.199 r
  U1061/Y (AOI21X8MTR)                                   0.073      1.272 f
  U16608/Y (OAI21X2MTR)                                  0.073      1.345 r
  U6828/Y (NOR2BX1MTR)                                   0.090      1.436 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.436 r
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2155/Y (INVX8MTR)                                     0.037      0.399 f
  U2239/Y (INVX12MTR)                                    0.037      0.436 r
  U10018/Y (CLKNAND2X4MTR)                               0.038      0.474 f
  U2552/Y (CLKNAND2X4MTR)                                0.042      0.517 r
  U7428/Y (INVX2MTR)                                     0.034      0.551 f
  U1948/Y (CLKNAND2X4MTR)                                0.033      0.583 r
  U8325/Y (CLKNAND2X4MTR)                                0.048      0.631 f
  U8265/Y (OR2X4MTR)                                     0.095      0.726 f
  U8226/Y (AOI21X3MTR)                                   0.107      0.833 r
  U7701/Y (OAI21X4MTR)                                   0.086      0.919 f
  U8829/Y (OAI2BB1X2MTR)                                 0.096      1.015 f
  U9501/Y (AOI21X2MTR)                                   0.072      1.087 r
  U9467/Y (XNOR2X1MTR)                                   0.084      1.171 r
  U10362/Y (NAND2X2MTR)                                  0.072      1.243 f
  U10315/Y (NAND3X4MTR)                                  0.062      1.305 r
  U1474/Y (OAI21X4MTR)                                   0.058      1.363 f
  U13053/Y (OAI22X2MTR)                                  0.064      1.426 r
  U0_BANK_TOP/vACC_3_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U4815/Y (OAI21X2MTR)                                   0.085      1.316 r
  U4807/Y (INVX3MTR)                                     0.053      1.369 f
  U10222/Y (OAI22X2MTR)                                  0.057      1.426 r
  U0_BANK_TOP/vACC_1_reg_7__21_/D (DFFRHQX4MTR)          0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U2193/Y (CLKNAND2X4MTR)                                0.047      0.984 r
  U304/Y (INVX2MTR)                                      0.040      1.025 f
  U9480/Y (OAI21X2MTR)                                   0.070      1.095 r
  U7603/Y (OAI2B11X2MTR)                                 0.089      1.184 f
  U1344/Y (NAND3X4MTR)                                   0.055      1.239 r
  U1371/Y (NOR2X4MTR)                                    0.033      1.272 f
  U9339/Y (MXI2X4MTR)                                    0.068      1.340 r
  U15864/Y (NAND2X2MTR)                                  0.056      1.397 f
  U13191/Y (OAI2BB1X2MTR)                                0.043      1.440 r
  U0_BANK_TOP/vACC_0_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.440 r
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2155/Y (INVX8MTR)                                     0.037      0.399 f
  U2239/Y (INVX12MTR)                                    0.037      0.436 r
  U10018/Y (CLKNAND2X4MTR)                               0.038      0.474 f
  U2552/Y (CLKNAND2X4MTR)                                0.042      0.517 r
  U7428/Y (INVX2MTR)                                     0.034      0.551 f
  U1948/Y (CLKNAND2X4MTR)                                0.033      0.583 r
  U8325/Y (CLKNAND2X4MTR)                                0.048      0.631 f
  U8265/Y (OR2X4MTR)                                     0.095      0.726 f
  U8226/Y (AOI21X3MTR)                                   0.107      0.833 r
  U7701/Y (OAI21X4MTR)                                   0.086      0.919 f
  U8829/Y (OAI2BB1X2MTR)                                 0.096      1.015 f
  U9501/Y (AOI21X2MTR)                                   0.072      1.087 r
  U9467/Y (XNOR2X1MTR)                                   0.084      1.171 r
  U10362/Y (NAND2X2MTR)                                  0.072      1.243 f
  U10315/Y (NAND3X4MTR)                                  0.062      1.305 r
  U1474/Y (OAI21X4MTR)                                   0.058      1.363 f
  U13054/Y (OAI22X2MTR)                                  0.064      1.426 r
  U0_BANK_TOP/vACC_0_reg_4__5_/D (DFFRHQX4MTR)           0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U233/Y (OAI2BB1X2MTR)                                  0.114      1.113 r
  U8761/Y (XNOR2X1MTR)                                   0.045      1.158 f
  U8732/Y (NAND2X2MTR)                                   0.055      1.213 r
  U8695/Y (NAND2X2MTR)                                   0.046      1.259 f
  U2682/Y (NOR2BX2MTR)                                   0.103      1.362 r
  U2667/Y (OAI22X1MTR)                                   0.084      1.446 f
  U0_BANK_TOP/vACC_1_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.446 f
  data arrival time                                                 1.446

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.446
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1770/Y (AOI21X8MTR)                                   0.039      0.811 f
  U7257/Y (OAI21X6MTR)                                   0.100      0.911 r
  U8784/Y (CLKNAND2X8MTR)                                0.061      0.971 f
  U8116/Y (CLKNAND2X8MTR)                                0.055      1.026 r
  U8095/Y (NAND2X2MTR)                                   0.043      1.070 f
  U223/Y (NAND2X2MTR)                                    0.043      1.113 r
  U9450/Y (XNOR2X2MTR)                                   0.097      1.210 r
  U1319/Y (OAI22X8MTR)                                   0.078      1.287 f
  U8022/Y (AOI21X3MTR)                                   0.104      1.391 r
  U17197/Y (OAI22X2MTR)                                  0.062      1.452 f
  U0_BANK_TOP/vACC_2_reg_7__9_/D (DFFRHQX4MTR)           0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U800/Y (INVX4MTR)                                      0.035      0.463 f
  U795/Y (OAI2B1X4MTR)                                   0.059      0.522 r
  U5675/Y (OAI21X2MTR)                                   0.070      0.592 f
  U5625/Y (CLKNAND2X4MTR)                                0.064      0.656 r
  U7737/Y (INVX3MTR)                                     0.040      0.697 f
  U9764/Y (NAND2X2MTR)                                   0.039      0.736 r
  U8194/Y (NAND3X2MTR)                                   0.076      0.811 f
  U10628/Y (NOR2BX4MTR)                                  0.078      0.889 r
  U456/Y (CLKNAND2X4MTR)                                 0.068      0.958 f
  U2206/Y (NAND2X6MTR)                                   0.062      1.020 r
  U15929/Y (XNOR2X2MTR)                                  0.103      1.123 r
  U11641/Y (OAI2BB2X2MTR)                                0.070      1.192 f
  U10346/Y (AOI2BB1X2MTR)                                0.085      1.277 r
  U13166/Y (NAND2BX2MTR)                                 0.057      1.334 f
  U3685/Y (OAI2BB1X2MTR)                                 0.063      1.397 r
  U1460/Y (OAI2BB2X2MTR)                                 0.058      1.456 f
  U0_BANK_TOP/vACC_1_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.456 f
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1770/Y (AOI21X8MTR)                                   0.039      0.811 f
  U7257/Y (OAI21X6MTR)                                   0.100      0.911 r
  U8784/Y (CLKNAND2X8MTR)                                0.061      0.971 f
  U8116/Y (CLKNAND2X8MTR)                                0.055      1.026 r
  U8095/Y (NAND2X2MTR)                                   0.043      1.070 f
  U223/Y (NAND2X2MTR)                                    0.043      1.113 r
  U9450/Y (XNOR2X2MTR)                                   0.097      1.210 r
  U1319/Y (OAI22X8MTR)                                   0.078      1.287 f
  U8022/Y (AOI21X3MTR)                                   0.104      1.391 r
  U17267/Y (OAI22X2MTR)                                  0.062      1.452 f
  U0_BANK_TOP/vACC_1_reg_7__9_/D (DFFRHQX4MTR)           0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U4815/Y (OAI21X2MTR)                                   0.085      1.316 r
  U4807/Y (INVX3MTR)                                     0.053      1.369 f
  U2646/Y (OAI22X1MTR)                                   0.057      1.426 r
  U0_BANK_TOP/vACC_2_reg_7__21_/D (DFFRHQX4MTR)          0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U233/Y (OAI2BB1X2MTR)                                  0.114      1.113 r
  U8761/Y (XNOR2X1MTR)                                   0.045      1.158 f
  U8732/Y (NAND2X2MTR)                                   0.055      1.213 r
  U8695/Y (NAND2X2MTR)                                   0.046      1.259 f
  U2682/Y (NOR2BX2MTR)                                   0.103      1.362 r
  U3672/Y (OAI22X1MTR)                                   0.084      1.446 f
  U0_BANK_TOP/vACC_3_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.446 f
  data arrival time                                                 1.446

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.446
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U6842/Y (NAND2X6MTR)                                   0.060      1.058 r
  U8069/Y (XNOR2X1MTR)                                   0.074      1.132 r
  U8677/Y (OAI22X2MTR)                                   0.066      1.198 f
  U8654/Y (AOI2BB1X2MTR)                                 0.086      1.284 r
  U8017/Y (INVX2MTR)                                     0.045      1.329 f
  U16095/Y (NOR2X4MTR)                                   0.068      1.397 r
  U17289/Y (OAI22X2MTR)                                  0.055      1.452 f
  U0_BANK_TOP/vACC_1_reg_7__8_/D (DFFRHQX4MTR)           0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U364/Y (CLKNAND2X4MTR)                                 0.055      0.992 r
  U336/Y (CLKNAND2X4MTR)                                 0.050      1.042 f
  U280/Y (NAND2X6MTR)                                    0.053      1.095 r
  U7199/Y (CLKNAND2X12MTR)                               0.060      1.155 f
  U2143/Y (INVX12MTR)                                    0.068      1.223 r
  U9366/Y (NAND2X2MTR)                                   0.080      1.303 f
  U1350/Y (OAI22X8MTR)                                   0.088      1.391 r
  U13093/Y (OAI22X2MTR)                                  0.060      1.450 f
  U0_BANK_TOP/vACC_2_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.450 f
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U9326/Y (INVX2MTR)                                     0.037      1.288 f
  U2631/Y (NOR2X2MTR)                                    0.098      1.386 r
  U12990/Y (OAI22X2MTR)                                  0.065      1.451 f
  U0_BANK_TOP/vACC_2_reg_0__8_/D (DFFRHQX4MTR)           0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U6842/Y (NAND2X6MTR)                                   0.060      1.058 r
  U8069/Y (XNOR2X1MTR)                                   0.074      1.132 r
  U8677/Y (OAI22X2MTR)                                   0.066      1.198 f
  U8654/Y (AOI2BB1X2MTR)                                 0.086      1.284 r
  U8017/Y (INVX2MTR)                                     0.045      1.329 f
  U16095/Y (NOR2X4MTR)                                   0.068      1.397 r
  U17205/Y (OAI22X2MTR)                                  0.055      1.452 f
  U0_BANK_TOP/vACC_3_reg_7__8_/D (DFFRHQX4MTR)           0.000      1.452 f
  data arrival time                                                 1.452

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.452
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U2216/Y (INVX8MTR)                                     0.038      0.391 r
  U2229/Y (NAND2X2MTR)                                   0.038      0.429 f
  U5179/Y (AND2X4MTR)                                    0.080      0.509 f
  U9072/Y (NAND3X4MTR)                                   0.032      0.541 r
  U6612/Y (AND2X4MTR)                                    0.112      0.653 r
  U8323/Y (CLKNAND2X4MTR)                                0.056      0.709 f
  U7727/Y (NAND2X2MTR)                                   0.046      0.755 r
  U6918/Y (NAND2X2MTR)                                   0.073      0.828 f
  U8119/Y (NAND2X2MTR)                                   0.068      0.895 r
  U1583/Y (NAND2X6MTR)                                   0.055      0.950 f
  U7211/Y (AOI21X2MTR)                                   0.090      1.040 r
  U2754/Y (AND2X1MTR)                                    0.099      1.138 r
  U8658/Y (NAND2X2MTR)                                   0.040      1.178 f
  U8640/Y (NAND3X2MTR)                                   0.050      1.229 r
  U9348/Y (NAND3X4MTR)                                   0.085      1.314 f
  U19227/Y (OAI2B2X2MTR)                                 0.125      1.439 f
  U0_BANK_TOP/vACC_2_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.439 f
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.039


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2156/Y (INVX8MTR)                                     0.037      0.332 r
  U990/Y (INVX8MTR)                                      0.032      0.364 f
  U8470/Y (AOI21X2MTR)                                   0.083      0.447 r
  U1635/Y (CLKNAND2X4MTR)                                0.060      0.506 f
  U7841/Y (NAND2X2MTR)                                   0.046      0.552 r
  U7792/Y (CLKNAND2X4MTR)                                0.063      0.615 f
  U4533/Y (NOR2X2MTR)                                    0.095      0.711 r
  U3827/Y (OAI21X2MTR)                                   0.076      0.786 f
  U8804/Y (INVX2MTR)                                     0.046      0.832 r
  U9597/Y (CLKNAND2X4MTR)                                0.052      0.884 f
  U9553/Y (CLKNAND2X4MTR)                                0.048      0.932 r
  U1323/Y (NAND2X6MTR)                                   0.055      0.987 f
  U8714/Y (AOI21X2MTR)                                   0.087      1.074 r
  U9439/Y (XNOR2X1MTR)                                   0.084      1.158 r
  U9394/Y (NAND2X2MTR)                                   0.069      1.226 f
  U9378/Y (NAND3X4MTR)                                   0.060      1.287 r
  U6813/Y (MXI2X4MTR)                                    0.072      1.359 f
  U13243/Y (OAI22X2MTR)                                  0.067      1.425 r
  U0_BANK_TOP/vACC_0_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U9522/Y (NAND2X2MTR)                                   0.056      1.033 f
  U9471/Y (NAND2X2MTR)                                   0.045      1.078 r
  U981/Y (XNOR2X2MTR)                                    0.075      1.154 r
  U9401/Y (OAI22X4MTR)                                   0.084      1.238 f
  U4822/Y (NOR2X2MTR)                                    0.110      1.348 r
  U2684/Y (OAI22X1MTR)                                   0.082      1.430 f
  U0_BANK_TOP/vACC_1_reg_4__9_/D (DFFRHQX2MTR)           0.000      1.430 f
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U7598/Y (NAND2X6MTR)                                   0.053      1.152 r
  U165/Y (CLKNAND2X4MTR)                                 0.048      1.201 f
  U1389/Y (OAI21X3MTR)                                   0.075      1.276 r
  U10259/Y (NAND3X4MTR)                                  0.075      1.351 f
  U13200/Y (OAI22X2MTR)                                  0.068      1.419 r
  U0_BANK_TOP/vACC_0_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.135      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2156/Y (INVX8MTR)                                     0.037      0.332 r
  U990/Y (INVX8MTR)                                      0.032      0.364 f
  U8470/Y (AOI21X2MTR)                                   0.083      0.447 r
  U1635/Y (CLKNAND2X4MTR)                                0.060      0.506 f
  U7841/Y (NAND2X2MTR)                                   0.046      0.552 r
  U7792/Y (CLKNAND2X4MTR)                                0.063      0.615 f
  U4533/Y (NOR2X2MTR)                                    0.095      0.711 r
  U3827/Y (OAI21X2MTR)                                   0.076      0.786 f
  U8804/Y (INVX2MTR)                                     0.046      0.832 r
  U9597/Y (CLKNAND2X4MTR)                                0.052      0.884 f
  U9553/Y (CLKNAND2X4MTR)                                0.048      0.932 r
  U1323/Y (NAND2X6MTR)                                   0.055      0.987 f
  U8714/Y (AOI21X2MTR)                                   0.087      1.074 r
  U9439/Y (XNOR2X1MTR)                                   0.084      1.158 r
  U9394/Y (NAND2X2MTR)                                   0.069      1.226 f
  U9378/Y (NAND3X4MTR)                                   0.060      1.287 r
  U6813/Y (MXI2X4MTR)                                    0.072      1.359 f
  U10241/Y (OAI22X2MTR)                                  0.067      1.425 r
  U0_BANK_TOP/vACC_1_reg_2__1_/D (DFFRHQX4MTR)           0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U2460/Y (OAI2B1X4MTR)                                  0.060      1.000 f
  U9502/Y (NAND2X2MTR)                                   0.037      1.037 r
  U9454/Y (NAND2X2MTR)                                   0.041      1.078 f
  U9446/Y (NOR2X2MTR)                                    0.057      1.135 r
  U9411/Y (OAI2B1X2MTR)                                  0.060      1.195 f
  U1865/Y (CLKNAND2X4MTR)                                0.045      1.239 r
  U1864/Y (NOR2X6MTR)                                    0.033      1.272 f
  U1863/Y (MXI2X6MTR)                                    0.071      1.343 r
  U1862/Y (CLKNAND2X4MTR)                                0.049      1.392 f
  U11338/Y (OAI21X2MTR)                                  0.038      1.430 r
  U0_BANK_TOP/vACC_0_reg_6__1_/D (DFFRHQX4MTR)           0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1439/Y (CLKNAND2X8MTR)                                0.057      0.980 f
  U373/Y (CLKNAND2X4MTR)                                 0.047      1.028 r
  U1447/Y (INVX4MTR)                                     0.029      1.057 f
  U1448/Y (NAND2BX4MTR)                                  0.030      1.087 r
  U15951/Y (CLKNAND2X4MTR)                               0.056      1.143 f
  U2022/Y (NOR2X12MTR)                                   0.083      1.226 r
  U2071/Y (NOR2X4MTR)                                    0.041      1.267 f
  U2501/Y (NOR2X8MTR)                                    0.043      1.310 r
  U7179/Y (OAI2B1X4MTR)                                  0.053      1.362 f
  U11359/Y (OAI22X2MTR)                                  0.058      1.420 r
  U0_BANK_TOP/vACC_2_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1439/Y (CLKNAND2X8MTR)                                0.057      0.980 f
  U373/Y (CLKNAND2X4MTR)                                 0.047      1.028 r
  U1447/Y (INVX4MTR)                                     0.029      1.057 f
  U1448/Y (NAND2BX4MTR)                                  0.030      1.087 r
  U15951/Y (CLKNAND2X4MTR)                               0.056      1.143 f
  U2022/Y (NOR2X12MTR)                                   0.083      1.226 r
  U146/Y (INVX10MTR)                                     0.045      1.271 f
  U6802/Y (INVX2MTR)                                     0.040      1.311 r
  U11414/Y (OAI22X4MTR)                                  0.053      1.364 f
  U17092/Y (OAI22X2MTR)                                  0.061      1.425 r
  U0_BANK_TOP/vACC_2_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1439/Y (CLKNAND2X8MTR)                                0.057      0.980 f
  U373/Y (CLKNAND2X4MTR)                                 0.047      1.028 r
  U1447/Y (INVX4MTR)                                     0.029      1.057 f
  U1448/Y (NAND2BX4MTR)                                  0.030      1.087 r
  U15951/Y (CLKNAND2X4MTR)                               0.056      1.143 f
  U2022/Y (NOR2X12MTR)                                   0.083      1.226 r
  U146/Y (INVX10MTR)                                     0.045      1.271 f
  U6802/Y (INVX2MTR)                                     0.040      1.311 r
  U11414/Y (OAI22X4MTR)                                  0.053      1.364 f
  U17094/Y (OAI22X2MTR)                                  0.061      1.425 r
  U0_BANK_TOP/vACC_0_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U7585/Y (NAND2X2MTR)                                   0.058      1.255 r
  U9361/Y (XNOR2X2MTR)                                   0.103      1.358 r
  U17399/Y (OAI22X2MTR)                                  0.074      1.432 f
  U0_BANK_TOP/vACC_3_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.432 f
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U7585/Y (NAND2X2MTR)                                   0.058      1.255 r
  U9361/Y (XNOR2X2MTR)                                   0.103      1.358 r
  U17401/Y (OAI22X2MTR)                                  0.074      1.432 f
  U0_BANK_TOP/vACC_1_reg_1__20_/D (DFFRHQX2MTR)          0.000      1.432 f
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U1091/Y (INVX8MTR)                                     0.040      0.340 r
  U2114/Y (INVX8MTR)                                     0.028      0.368 f
  U9187/Y (NAND2BX4MTR)                                  0.077      0.445 f
  U3470/Y (NOR2X3MTR)                                    0.067      0.512 r
  U5704/Y (NOR2X2MTR)                                    0.040      0.552 f
  U1156/Y (NOR2X2MTR)                                    0.070      0.622 r
  U1550/Y (CLKNAND2X4MTR)                                0.065      0.687 f
  U565/Y (NAND2X2MTR)                                    0.049      0.735 r
  U1552/Y (NAND2X2MTR)                                   0.047      0.783 f
  U1157/Y (XNOR2X2MTR)                                   0.077      0.860 f
  U2512/Y (NOR2X4MTR)                                    0.076      0.936 r
  U10554/Y (NOR2X3MTR)                                   0.044      0.980 f
  U9593/Y (NOR2X2MTR)                                    0.070      1.050 r
  U4873/Y (NAND2X2MTR)                                   0.061      1.111 f
  U16282/Y (NAND3BX4MTR)                                 0.058      1.169 r
  U1551/Y (XNOR2X2MTR)                                   0.074      1.242 r
  U11636/Y (NAND2X2MTR)                                  0.057      1.299 f
  U989/Y (NAND3X2MTR)                                    0.056      1.355 r
  U11536/Y (INVX2MTR)                                    0.033      1.388 f
  U10272/Y (NOR2X2MTR)                                   0.054      1.441 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.441 r
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U716/Y (NAND2X2MTR)                                    0.064      0.623 f
  U2046/Y (CLKNAND2X4MTR)                                0.058      0.681 r
  U1250/Y (NAND2BX8MTR)                                  0.084      0.764 r
  U2480/Y (NAND2X6MTR)                                   0.048      0.812 f
  U4344/Y (NOR2X2MTR)                                    0.090      0.902 r
  U1003/Y (NAND2X6MTR)                                   0.063      0.965 f
  U1399/Y (CLKNAND2X8MTR)                                0.052      1.017 r
  U7193/Y (AOI31X2MTR)                                   0.079      1.096 f
  U4835/Y (XNOR2X2MTR)                                   0.095      1.191 f
  U1233/Y (CLKNAND2X4MTR)                                0.041      1.232 r
  U13190/Y (NAND3X4MTR)                                  0.064      1.296 f
  U1828/Y (MXI2X6MTR)                                    0.081      1.376 r
  U12986/Y (OAI22X2MTR)                                  0.059      1.435 f
  U0_BANK_TOP/vACC_2_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.435 f
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U119/Y (NAND2X2MTR)                                    0.071      1.280 r
  U3678/Y (NAND2X2MTR)                                   0.077      1.357 f
  U17597/Y (OAI22X2MTR)                                  0.066      1.423 r
  U0_BANK_TOP/vACC_0_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U119/Y (NAND2X2MTR)                                    0.071      1.280 r
  U3678/Y (NAND2X2MTR)                                   0.077      1.357 f
  U16100/Y (OAI22X2MTR)                                  0.066      1.423 r
  U0_BANK_TOP/vACC_1_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U2491/Y (NAND2X6MTR)                                   0.049      0.959 f
  U2490/Y (CLKNAND2X8MTR)                                0.049      1.008 r
  U5375/Y (NAND2X2MTR)                                   0.055      1.063 f
  U9435/Y (AOI22X2MTR)                                   0.096      1.159 r
  U9413/Y (OAI21X2MTR)                                   0.069      1.228 f
  U10293/Y (AOI21X4MTR)                                  0.089      1.317 r
  U10267/Y (BUFX4MTR)                                    0.093      1.411 r
  U11370/Y (OAI22X2MTR)                                  0.043      1.454 f
  U0_BANK_TOP/vACC_1_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U119/Y (NAND2X2MTR)                                    0.071      1.280 r
  U3678/Y (NAND2X2MTR)                                   0.077      1.357 f
  U16148/Y (OAI22X2MTR)                                  0.066      1.423 r
  U0_BANK_TOP/vACC_2_reg_3__19_/D (DFFRHQX2MTR)          0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U9326/Y (INVX2MTR)                                     0.037      1.288 f
  U2631/Y (NOR2X2MTR)                                    0.098      1.386 r
  U13092/Y (OAI22X2MTR)                                  0.065      1.451 f
  U0_BANK_TOP/vACC_3_reg_0__8_/D (DFFRHQX4MTR)           0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U9326/Y (INVX2MTR)                                     0.037      1.288 f
  U2631/Y (NOR2X2MTR)                                    0.098      1.386 r
  U12989/Y (OAI22X2MTR)                                  0.065      1.451 f
  U0_BANK_TOP/vACC_0_reg_0__8_/D (DFFRHQX4MTR)           0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U9326/Y (INVX2MTR)                                     0.037      1.288 f
  U2631/Y (NOR2X2MTR)                                    0.098      1.386 r
  U13003/Y (OAI22X2MTR)                                  0.065      1.451 f
  U0_BANK_TOP/vACC_1_reg_0__8_/D (DFFRHQX4MTR)           0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U8095/Y (NAND2X2MTR)                                   0.040      1.060 r
  U223/Y (NAND2X2MTR)                                    0.047      1.107 f
  U9450/Y (XNOR2X2MTR)                                   0.089      1.196 f
  U1319/Y (OAI22X8MTR)                                   0.080      1.276 r
  U2526/Y (MXI2X6MTR)                                    0.077      1.353 f
  U2525/Y (OAI2BB2X4MTR)                                 0.076      1.429 r
  U0_BANK_TOP/vACC_2_reg_7__1_/D (DFFRHQX2MTR)           0.000      1.429 r
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__1_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U7598/Y (NAND2X6MTR)                                   0.053      1.152 r
  U165/Y (CLKNAND2X4MTR)                                 0.048      1.201 f
  U1389/Y (OAI21X3MTR)                                   0.075      1.276 r
  U10259/Y (NAND3X4MTR)                                  0.075      1.351 f
  U11352/Y (OAI22X2MTR)                                  0.068      1.419 r
  U0_BANK_TOP/vACC_3_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U2491/Y (NAND2X6MTR)                                   0.049      0.959 f
  U2490/Y (CLKNAND2X8MTR)                                0.049      1.008 r
  U5375/Y (NAND2X2MTR)                                   0.055      1.063 f
  U9435/Y (AOI22X2MTR)                                   0.096      1.159 r
  U9413/Y (OAI21X2MTR)                                   0.069      1.228 f
  U10293/Y (AOI21X4MTR)                                  0.089      1.317 r
  U10267/Y (BUFX4MTR)                                    0.093      1.411 r
  U10206/Y (OAI22X2MTR)                                  0.043      1.454 f
  U0_BANK_TOP/vACC_0_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U2491/Y (NAND2X6MTR)                                   0.049      0.959 f
  U2490/Y (CLKNAND2X8MTR)                                0.049      1.008 r
  U5375/Y (NAND2X2MTR)                                   0.055      1.063 f
  U9435/Y (AOI22X2MTR)                                   0.096      1.159 r
  U9413/Y (OAI21X2MTR)                                   0.069      1.228 f
  U10293/Y (AOI21X4MTR)                                  0.089      1.317 r
  U10267/Y (BUFX4MTR)                                    0.093      1.411 r
  U17171/Y (OAI22X2MTR)                                  0.043      1.454 f
  U0_BANK_TOP/vACC_3_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U2491/Y (NAND2X6MTR)                                   0.049      0.959 f
  U2490/Y (CLKNAND2X8MTR)                                0.049      1.008 r
  U5375/Y (NAND2X2MTR)                                   0.055      1.063 f
  U9435/Y (AOI22X2MTR)                                   0.096      1.159 r
  U9413/Y (OAI21X2MTR)                                   0.069      1.228 f
  U10293/Y (AOI21X4MTR)                                  0.089      1.317 r
  U10267/Y (BUFX4MTR)                                    0.093      1.411 r
  U10214/Y (OAI22X2MTR)                                  0.043      1.454 f
  U0_BANK_TOP/vACC_2_reg_0__11_/D (DFFRHQX4MTR)          0.000      1.454 f
  data arrival time                                                 1.454

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.454
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U1099/Y (CLKNAND2X8MTR)                                0.083      0.268 f
  U2182/Y (INVX16MTR)                                    0.055      0.323 r
  U1091/Y (INVX8MTR)                                     0.037      0.360 f
  U2114/Y (INVX8MTR)                                     0.033      0.393 r
  U3497/Y (NOR2X2MTR)                                    0.030      0.423 f
  U4127/Y (INVX1MTR)                                     0.034      0.457 r
  U16622/Y (NAND2X2MTR)                                  0.054      0.511 f
  U12550/Y (OAI21X2MTR)                                  0.093      0.604 r
  U12339/Y (OAI2BB2X2MTR)                                0.130      0.734 r
  U13292/Y (NAND2X2MTR)                                  0.057      0.791 f
  U12161/Y (OAI2B11X2MTR)                                0.049      0.840 r
  U12068/Y (XNOR2X1MTR)                                  0.111      0.950 r
  U1627/Y (NOR2X4MTR)                                    0.059      1.009 f
  U1626/Y (CLKNAND2X4MTR)                                0.051      1.060 r
  U16286/Y (NOR2X1MTR)                                   0.039      1.099 f
  U11768/Y (NAND3BX2MTR)                                 0.113      1.212 f
  U3707/Y (NOR2X2MTR)                                    0.087      1.299 r
  U4267/Y (NAND3BX4MTR)                                  0.074      1.373 f
  U4261/Y (NOR2X1MTR)                                    0.059      1.432 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.432 r
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U800/Y (INVX4MTR)                                      0.035      0.463 f
  U795/Y (OAI2B1X4MTR)                                   0.059      0.522 r
  U5675/Y (OAI21X2MTR)                                   0.070      0.592 f
  U5625/Y (CLKNAND2X4MTR)                                0.064      0.656 r
  U7737/Y (INVX3MTR)                                     0.040      0.697 f
  U9764/Y (NAND2X2MTR)                                   0.039      0.736 r
  U8194/Y (NAND3X2MTR)                                   0.076      0.811 f
  U10628/Y (NOR2BX4MTR)                                  0.078      0.889 r
  U456/Y (CLKNAND2X4MTR)                                 0.068      0.958 f
  U2206/Y (NAND2X6MTR)                                   0.062      1.020 r
  U15929/Y (XNOR2X2MTR)                                  0.103      1.123 r
  U11641/Y (OAI2BB2X2MTR)                                0.070      1.192 f
  U10346/Y (AOI2BB1X2MTR)                                0.085      1.277 r
  U13166/Y (NAND2BX2MTR)                                 0.057      1.334 f
  U3685/Y (OAI2BB1X2MTR)                                 0.063      1.397 r
  U17299/Y (OAI22X2MTR)                                  0.053      1.451 f
  U0_BANK_TOP/vACC_3_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U800/Y (INVX4MTR)                                      0.035      0.463 f
  U795/Y (OAI2B1X4MTR)                                   0.059      0.522 r
  U5675/Y (OAI21X2MTR)                                   0.070      0.592 f
  U5625/Y (CLKNAND2X4MTR)                                0.064      0.656 r
  U7737/Y (INVX3MTR)                                     0.040      0.697 f
  U9764/Y (NAND2X2MTR)                                   0.039      0.736 r
  U8194/Y (NAND3X2MTR)                                   0.076      0.811 f
  U10628/Y (NOR2BX4MTR)                                  0.078      0.889 r
  U456/Y (CLKNAND2X4MTR)                                 0.068      0.958 f
  U2206/Y (NAND2X6MTR)                                   0.062      1.020 r
  U15929/Y (XNOR2X2MTR)                                  0.103      1.123 r
  U11641/Y (OAI2BB2X2MTR)                                0.070      1.192 f
  U10346/Y (AOI2BB1X2MTR)                                0.085      1.277 r
  U13166/Y (NAND2BX2MTR)                                 0.057      1.334 f
  U3685/Y (OAI2BB1X2MTR)                                 0.063      1.397 r
  U17298/Y (OAI22X2MTR)                                  0.053      1.451 f
  U0_BANK_TOP/vACC_0_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5334/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U11384/Y (OAI22X2MTR)                                  0.078      1.422 r
  U0_BANK_TOP/vACC_0_reg_1__14_/D (DFFRHQX4MTR)          0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5334/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U17294/Y (OAI22X2MTR)                                  0.079      1.423 r
  U0_BANK_TOP/vACC_0_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5331/Y (CLKNAND2X4MTR)                                0.078      1.343 f
  U17372/Y (OAI22X2MTR)                                  0.080      1.423 r
  U0_BANK_TOP/vACC_2_reg_1__11_/D (DFFRHQX2MTR)          0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5330/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U17346/Y (OAI22X2MTR)                                  0.079      1.423 r
  U0_BANK_TOP/vACC_1_reg_1__12_/D (DFFRHQX2MTR)          0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5330/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U17550/Y (OAI22X2MTR)                                  0.079      1.423 r
  U0_BANK_TOP/vACC_1_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U9544/Y (NAND2X2MTR)                                   0.047      1.050 r
  U8706/Y (CLKNAND2X4MTR)                                0.049      1.099 f
  U16104/Y (OAI31X4MTR)                                  0.104      1.203 r
  U9380/Y (AOI21X4MTR)                                   0.050      1.253 f
  U8628/Y (MXI2X4MTR)                                    0.085      1.338 r
  U9327/Y (NAND2X2MTR)                                   0.060      1.397 f
  U11371/Y (NAND2X2MTR)                                  0.040      1.438 r
  U0_BANK_TOP/vACC_0_reg_1__1_/D (DFFRHQX4MTR)           0.000      1.438 r
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5330/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U17351/Y (OAI22X2MTR)                                  0.079      1.423 r
  U0_BANK_TOP/vACC_1_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U4541/Y (NOR2X3MTR)                                    0.037      0.685 f
  U7751/Y (NOR2X2MTR)                                    0.097      0.782 r
  U8834/Y (AND2X4MTR)                                    0.128      0.909 r
  U4331/Y (NAND2X2MTR)                                   0.055      0.964 f
  U1517/Y (CLKNAND2X4MTR)                                0.041      1.006 r
  U7622/Y (CLKNAND2X4MTR)                                0.046      1.052 f
  U4846/Y (NAND2X6MTR)                                   0.045      1.097 r
  U3711/Y (NAND2X6MTR)                                   0.058      1.154 f
  U197/Y (INVX6MTR)                                      0.057      1.212 r
  U141/Y (INVX5MTR)                                      0.065      1.277 f
  U1828/Y (MXI2X6MTR)                                    0.084      1.361 f
  U16038/Y (OAI22X2MTR)                                  0.061      1.422 r
  U0_BANK_TOP/vACC_1_reg_0__5_/D (DFFRHQX4MTR)           0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U978/Y (INVX8MTR)                                      0.044      0.344 r
  U6242/Y (NOR2BX8MTR)                                   0.099      0.443 r
  U977/Y (INVX4MTR)                                      0.048      0.491 f
  U2563/Y (NOR2X4MTR)                                    0.078      0.569 r
  U2562/S (ADDHX4MTR)                                    0.105      0.673 r
  U10792/Y (INVX2MTR)                                    0.041      0.714 f
  U12208/Y (NAND2X2MTR)                                  0.039      0.754 r
  U12143/Y (NAND2X2MTR)                                  0.038      0.792 f
  U10667/Y (OAI2BB1X2MTR)                                0.044      0.836 r
  U396/Y (XNOR2X2MTR)                                    0.115      0.951 r
  U2914/Y (NAND2X2MTR)                                   0.084      1.035 f
  U2907/Y (INVX4MTR)                                     0.056      1.091 r
  U1033/Y (AOI21X8MTR)                                   0.031      1.122 f
  U1761/Y (OAI21X2MTR)                                   0.093      1.216 r
  U16242/Y (OAI2BB1X2MTR)                                0.113      1.328 r
  U11656/Y (XOR2X1MTR)                                   0.043      1.372 f
  U15379/Y (NOR2X2MTR)                                   0.068      1.439 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX8MTR)
                                                         0.000      1.439 r
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U8021/Y (NAND2X2MTR)                                   0.051      1.249 f
  U10280/Y (NAND2X2MTR)                                  0.051      1.300 r
  U7579/Y (INVX3MTR)                                     0.042      1.342 f
  U16147/Y (NOR2X1MTR)                                   0.046      1.388 r
  U0_BANK_TOP/detect_pos_edge_reg_1_/D (DFFRQX2MTR)      0.000      1.388 r
  data arrival time                                                 1.388

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_1_/CK (DFFRQX2MTR)     0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.388
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.038


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U800/Y (INVX4MTR)                                      0.035      0.463 f
  U795/Y (OAI2B1X4MTR)                                   0.059      0.522 r
  U5675/Y (OAI21X2MTR)                                   0.070      0.592 f
  U5625/Y (CLKNAND2X4MTR)                                0.064      0.656 r
  U7737/Y (INVX3MTR)                                     0.040      0.697 f
  U9764/Y (NAND2X2MTR)                                   0.039      0.736 r
  U8194/Y (NAND3X2MTR)                                   0.076      0.811 f
  U10628/Y (NOR2BX4MTR)                                  0.078      0.889 r
  U456/Y (CLKNAND2X4MTR)                                 0.068      0.958 f
  U2206/Y (NAND2X6MTR)                                   0.062      1.020 r
  U15929/Y (XNOR2X2MTR)                                  0.103      1.123 r
  U11641/Y (OAI2BB2X2MTR)                                0.070      1.192 f
  U10346/Y (AOI2BB1X2MTR)                                0.085      1.277 r
  U13166/Y (NAND2BX2MTR)                                 0.057      1.334 f
  U3685/Y (OAI2BB1X2MTR)                                 0.063      1.397 r
  U15884/Y (OAI22X2MTR)                                  0.053      1.451 f
  U0_BANK_TOP/vACC_2_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.451 f
  data arrival time                                                 1.451

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.451
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U992/Y (AOI21X2MTR)                                    0.082      1.101 r
  U2764/Y (XNOR2X1MTR)                                   0.100      1.201 r
  U1304/Y (OAI22X4MTR)                                   0.083      1.284 f
  U1328/Y (OAI21X4MTR)                                   0.105      1.390 r
  U17266/Y (OAI22X2MTR)                                  0.060      1.450 f
  U0_BANK_TOP/vACC_2_reg_7__2_/D (DFFRHQX4MTR)           0.000      1.450 f
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U992/Y (AOI21X2MTR)                                    0.082      1.101 r
  U2764/Y (XNOR2X1MTR)                                   0.100      1.201 r
  U1304/Y (OAI22X4MTR)                                   0.083      1.284 f
  U1328/Y (OAI21X4MTR)                                   0.105      1.390 r
  U17262/Y (OAI22X2MTR)                                  0.060      1.450 f
  U0_BANK_TOP/vACC_3_reg_7__2_/D (DFFRHQX4MTR)           0.000      1.450 f
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U1037/Y (INVX12MTR)                                    0.032      0.365 f
  U5723/Y (NAND2X2MTR)                                   0.030      0.395 r
  U4043/Y (NAND4X2MTR)                                   0.103      0.499 f
  U3326/Y (NAND2X2MTR)                                   0.065      0.564 r
  U1868/Y (CLKNAND2X4MTR)                                0.055      0.619 f
  U653/Y (INVX2MTR)                                      0.039      0.658 r
  U639/Y (NAND2X2MTR)                                    0.070      0.729 f
  U1508/Y (INVX4MTR)                                     0.050      0.779 r
  U6887/Y (NOR2X2MTR)                                    0.042      0.821 f
  U2207/Y (AOI21X6MTR)                                   0.105      0.925 r
  U2206/Y (NAND2X6MTR)                                   0.082      1.008 f
  U4853/Y (NAND2X2MTR)                                   0.047      1.054 r
  U6832/Y (NAND3BX2MTR)                                  0.071      1.125 f
  U1430/Y (XNOR2X2MTR)                                   0.079      1.204 r
  U1007/Y (CLKNAND2X4MTR)                                0.063      1.267 f
  U1844/Y (CLKNAND2X4MTR)                                0.047      1.314 r
  U105/Y (OAI21X6MTR)                                    0.052      1.366 f
  U12933/Y (OAI22X2MTR)                                  0.058      1.423 r
  U0_BANK_TOP/vACC_2_reg_3__5_/D (DFFRHQX4MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U992/Y (AOI21X2MTR)                                    0.082      1.101 r
  U2764/Y (XNOR2X1MTR)                                   0.100      1.201 r
  U1304/Y (OAI22X4MTR)                                   0.083      1.284 f
  U1328/Y (OAI21X4MTR)                                   0.105      1.390 r
  U17316/Y (OAI22X2MTR)                                  0.060      1.450 f
  U0_BANK_TOP/vACC_1_reg_7__2_/D (DFFRHQX4MTR)           0.000      1.450 f
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U992/Y (AOI21X2MTR)                                    0.082      1.101 r
  U2764/Y (XNOR2X1MTR)                                   0.100      1.201 r
  U1304/Y (OAI22X4MTR)                                   0.083      1.284 f
  U1328/Y (OAI21X4MTR)                                   0.105      1.390 r
  U17263/Y (OAI22X2MTR)                                  0.060      1.450 f
  U0_BANK_TOP/vACC_0_reg_7__2_/D (DFFRHQX4MTR)           0.000      1.450 f
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U617/Y (CLKNAND2X4MTR)                                 0.058      0.735 f
  U5505/Y (INVX2MTR)                                     0.046      0.781 r
  U4425/Y (NOR2X2MTR)                                    0.030      0.812 f
  U4371/Y (NAND2X2MTR)                                   0.036      0.848 r
  U5917/Y (NAND3X4MTR)                                   0.063      0.911 f
  U5392/Y (CLKNAND2X4MTR)                                0.052      0.964 r
  U4305/Y (NAND2X6MTR)                                   0.063      1.026 f
  U4843/Y (NAND2X2MTR)                                   0.057      1.083 r
  U8053/Y (NAND3X2MTR)                                   0.072      1.155 f
  U2479/Y (OAI21X4MTR)                                   0.097      1.252 r
  U2413/Y (OAI21X6MTR)                                   0.071      1.324 f
  U13256/Y (OAI2B2X2MTR)                                 0.112      1.436 f
  U0_BANK_TOP/vACC_3_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.436 f
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U617/Y (CLKNAND2X4MTR)                                 0.058      0.735 f
  U5505/Y (INVX2MTR)                                     0.046      0.781 r
  U4425/Y (NOR2X2MTR)                                    0.030      0.812 f
  U4371/Y (NAND2X2MTR)                                   0.036      0.848 r
  U5917/Y (NAND3X4MTR)                                   0.063      0.911 f
  U5392/Y (CLKNAND2X4MTR)                                0.052      0.964 r
  U4305/Y (NAND2X6MTR)                                   0.063      1.026 f
  U4843/Y (NAND2X2MTR)                                   0.057      1.083 r
  U8053/Y (NAND3X2MTR)                                   0.072      1.155 f
  U2479/Y (OAI21X4MTR)                                   0.097      1.252 r
  U2413/Y (OAI21X6MTR)                                   0.071      1.324 f
  U13257/Y (OAI2B2X2MTR)                                 0.112      1.436 f
  U0_BANK_TOP/vACC_0_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.436 f
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U617/Y (CLKNAND2X4MTR)                                 0.058      0.735 f
  U5505/Y (INVX2MTR)                                     0.046      0.781 r
  U4425/Y (NOR2X2MTR)                                    0.030      0.812 f
  U4371/Y (NAND2X2MTR)                                   0.036      0.848 r
  U5917/Y (NAND3X4MTR)                                   0.063      0.911 f
  U5392/Y (CLKNAND2X4MTR)                                0.052      0.964 r
  U4305/Y (NAND2X6MTR)                                   0.063      1.026 f
  U4843/Y (NAND2X2MTR)                                   0.057      1.083 r
  U8053/Y (NAND3X2MTR)                                   0.072      1.155 f
  U2479/Y (OAI21X4MTR)                                   0.097      1.252 r
  U2413/Y (OAI21X6MTR)                                   0.071      1.324 f
  U13258/Y (OAI2B2X2MTR)                                 0.112      1.436 f
  U0_BANK_TOP/vACC_2_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.436 f
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7140/Y (OAI2B2X2MTR)                                  0.078      0.442 r
  U7477/Y (NOR2X2MTR)                                    0.047      0.489 f
  U7441/Y (NAND2X2MTR)                                   0.047      0.536 r
  U7419/Y (NAND2X2MTR)                                   0.051      0.588 f
  U1519/Y (OAI2BB1X4MTR)                                 0.047      0.635 r
  U6562/Y (INVX2MTR)                                     0.043      0.679 f
  U3194/Y (NOR2X3MTR)                                    0.075      0.753 r
  U462/Y (OAI21X2MTR)                                    0.083      0.837 f
  U8195/Y (NAND2X2MTR)                                   0.056      0.892 r
  U8159/Y (NAND2X2MTR)                                   0.061      0.953 f
  U10534/Y (NAND2X2MTR)                                  0.044      0.998 r
  U9543/Y (NAND3X2MTR)                                   0.072      1.070 f
  U2039/Y (XNOR2X2MTR)                                   0.081      1.151 f
  U214/Y (NOR2BX2MTR)                                    0.086      1.237 r
  U11569/Y (NOR2X4MTR)                                   0.051      1.288 f
  U74/Y (BUFX4MTR)                                       0.084      1.372 f
  U15191/Y (OAI22X2MTR)                                  0.053      1.424 r
  U0_BANK_TOP/vACC_1_reg_7__12_/D (DFFRHQX4MTR)          0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U664/Y (NOR2X4MTR)                                     0.069      0.720 r
  U1724/Y (OAI21X4MTR)                                   0.067      0.788 f
  U7266/Y (AOI21X4MTR)                                   0.092      0.880 r
  U1801/Y (CLKNAND2X8MTR)                                0.078      0.958 f
  U5874/Y (INVX2MTR)                                     0.052      1.009 r
  U8080/Y (NOR2X2MTR)                                    0.031      1.041 f
  U8050/Y (NOR2X2MTR)                                    0.056      1.097 r
  U5857/Y (XNOR2X1MTR)                                   0.079      1.176 r
  U9367/Y (NAND2X2MTR)                                   0.070      1.245 f
  U9343/Y (NAND3X2MTR)                                   0.063      1.308 r
  U11454/Y (OAI2B1X4MTR)                                 0.057      1.365 f
  U11381/Y (OAI22X2MTR)                                  0.059      1.424 r
  U0_BANK_TOP/vACC_0_reg_1__6_/D (DFFRHQX4MTR)           0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U364/Y (CLKNAND2X4MTR)                                 0.055      0.992 r
  U336/Y (CLKNAND2X4MTR)                                 0.050      1.042 f
  U280/Y (NAND2X6MTR)                                    0.053      1.095 r
  U7199/Y (CLKNAND2X12MTR)                               0.060      1.155 f
  U2143/Y (INVX12MTR)                                    0.068      1.223 r
  U9366/Y (NAND2X2MTR)                                   0.080      1.303 f
  U1350/Y (OAI22X8MTR)                                   0.088      1.391 r
  U13153/Y (OAI22X2MTR)                                  0.060      1.450 f
  U0_BANK_TOP/vACC_3_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.450 f
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U1052/Y (INVX8MTR)                                     0.045      0.345 r
  U4686/Y (NAND2X2MTR)                                   0.058      0.403 f
  U4674/Y (NOR2X2MTR)                                    0.116      0.518 r
  U3942/Y (OAI21X6MTR)                                   0.080      0.598 f
  U9807/Y (AOI21X4MTR)                                   0.105      0.702 r
  U10720/Y (OAI21X2MTR)                                  0.071      0.774 f
  U2493/Y (XNOR2X2MTR)                                   0.058      0.832 r
  U11896/Y (NAND2X2MTR)                                  0.082      0.914 f
  U10577/Y (INVX2MTR)                                    0.068      0.982 r
  U7247/Y (CLKNAND2X4MTR)                                0.050      1.032 f
  U2809/Y (AOI2BB1X2MTR)                                 0.113      1.145 f
  U11746/Y (OAI2B1X4MTR)                                 0.045      1.190 r
  U10401/Y (AOI21X2MTR)                                  0.074      1.264 f
  U11599/Y (NAND2BX4MTR)                                 0.096      1.360 f
  U10320/Y (NOR2X2MTR)                                   0.074      1.434 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX8MTR)
                                                         0.000      1.434 r
  data arrival time                                                 1.434

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.434
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U364/Y (CLKNAND2X4MTR)                                 0.055      0.992 r
  U336/Y (CLKNAND2X4MTR)                                 0.050      1.042 f
  U280/Y (NAND2X6MTR)                                    0.053      1.095 r
  U7199/Y (CLKNAND2X12MTR)                               0.060      1.155 f
  U2143/Y (INVX12MTR)                                    0.068      1.223 r
  U9366/Y (NAND2X2MTR)                                   0.080      1.303 f
  U1350/Y (OAI22X8MTR)                                   0.088      1.391 r
  U17733/Y (OAI22X2MTR)                                  0.060      1.450 f
  U0_BANK_TOP/vACC_0_reg_6__5_/D (DFFRHQX4MTR)           0.000      1.450 f
  data arrival time                                                 1.450

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.450
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U617/Y (CLKNAND2X4MTR)                                 0.058      0.735 f
  U5505/Y (INVX2MTR)                                     0.046      0.781 r
  U4425/Y (NOR2X2MTR)                                    0.030      0.812 f
  U4371/Y (NAND2X2MTR)                                   0.036      0.848 r
  U5917/Y (NAND3X4MTR)                                   0.063      0.911 f
  U5392/Y (CLKNAND2X4MTR)                                0.052      0.964 r
  U4305/Y (NAND2X6MTR)                                   0.063      1.026 f
  U4843/Y (NAND2X2MTR)                                   0.057      1.083 r
  U8053/Y (NAND3X2MTR)                                   0.072      1.155 f
  U2479/Y (OAI21X4MTR)                                   0.097      1.252 r
  U2413/Y (OAI21X6MTR)                                   0.071      1.324 f
  U13255/Y (OAI2B2X2MTR)                                 0.112      1.436 f
  U0_BANK_TOP/vACC_1_reg_5__15_/D (DFFRHQX2MTR)          0.000      1.436 f
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U17059/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10793/Y (NAND2X2MTR)                                  0.046      0.538 f
  U3157/Y (AOI21X4MTR)                                   0.081      0.619 r
  U3102/Y (CLKNAND2X4MTR)                                0.062      0.682 f
  U442/Y (NOR2X6MTR)                                     0.066      0.748 r
  U430/Y (NAND3X4MTR)                                    0.094      0.842 f
  U355/Y (NOR2X6MTR)                                     0.088      0.930 r
  U7635/Y (AND2X4MTR)                                    0.114      1.044 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.108 f
  U7606/Y (NOR2X4MTR)                                    0.077      1.185 r
  U5346/Y (NOR2BX1MTR)                                   0.100      1.285 r
  U10324/Y (NOR2X2MTR)                                   0.053      1.338 f
  U9344/Y (NOR2X1MTR)                                    0.049      1.387 r
  PIM_result_reg_3_/D (DFFRQX2MTR)                       0.000      1.387 r
  data arrival time                                                 1.387

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_3_/CK (DFFRQX2MTR)                      0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.387
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_51_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U13434/Y (NOR2X2MTR)                                   0.087      1.075 r
  U10457/Y (NAND2X2MTR)                                  0.080      1.155 f
  U8065/Y (NOR2X1MTR)                                    0.067      1.221 r
  U11627/Y (AOI21X1MTR)                                  0.045      1.267 f
  U13194/Y (NAND3BX2MTR)                                 0.063      1.330 r
  U11540/Y (NOR2X2MTR)                                   0.049      1.379 f
  U11521/Y (NOR2X1MTR)                                   0.054      1.433 r
  PIM_result_reg_51_/D (DFFRHQX4MTR)                     0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_51_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_179_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U13434/Y (NOR2X2MTR)                                   0.087      1.075 r
  U10457/Y (NAND2X2MTR)                                  0.080      1.155 f
  U8065/Y (NOR2X1MTR)                                    0.067      1.221 r
  U11627/Y (AOI21X1MTR)                                  0.045      1.267 f
  U13194/Y (NAND3BX2MTR)                                 0.063      1.330 r
  U11540/Y (NOR2X2MTR)                                   0.049      1.379 f
  U11481/Y (NOR2X1MTR)                                   0.054      1.433 r
  PIM_result_reg_179_/D (DFFRHQX4MTR)                    0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_179_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_435_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U13434/Y (NOR2X2MTR)                                   0.087      1.075 r
  U10457/Y (NAND2X2MTR)                                  0.080      1.155 f
  U8065/Y (NOR2X1MTR)                                    0.067      1.221 r
  U11627/Y (AOI21X1MTR)                                  0.045      1.267 f
  U13194/Y (NAND3BX2MTR)                                 0.063      1.330 r
  U11540/Y (NOR2X2MTR)                                   0.049      1.379 f
  U11520/Y (NOR2X1MTR)                                   0.054      1.433 r
  PIM_result_reg_435_/D (DFFRHQX4MTR)                    0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_435_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_307_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U13434/Y (NOR2X2MTR)                                   0.087      1.075 r
  U10457/Y (NAND2X2MTR)                                  0.080      1.155 f
  U8065/Y (NOR2X1MTR)                                    0.067      1.221 r
  U11627/Y (AOI21X1MTR)                                  0.045      1.267 f
  U13194/Y (NAND3BX2MTR)                                 0.063      1.330 r
  U11540/Y (NOR2X2MTR)                                   0.049      1.379 f
  U11504/Y (NOR2X1MTR)                                   0.054      1.433 r
  PIM_result_reg_307_/D (DFFRHQX4MTR)                    0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_307_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U1099/Y (CLKNAND2X8MTR)                                0.083      0.268 f
  U2182/Y (INVX16MTR)                                    0.055      0.323 r
  U1091/Y (INVX8MTR)                                     0.037      0.360 f
  U2114/Y (INVX8MTR)                                     0.033      0.393 r
  U3497/Y (NOR2X2MTR)                                    0.030      0.423 f
  U4127/Y (INVX1MTR)                                     0.034      0.457 r
  U16622/Y (NAND2X2MTR)                                  0.054      0.511 f
  U12550/Y (OAI21X2MTR)                                  0.093      0.604 r
  U12339/Y (OAI2BB2X2MTR)                                0.130      0.734 r
  U13292/Y (NAND2X2MTR)                                  0.057      0.791 f
  U12161/Y (OAI2B11X2MTR)                                0.049      0.840 r
  U12068/Y (XNOR2X1MTR)                                  0.111      0.950 r
  U1627/Y (NOR2X4MTR)                                    0.059      1.009 f
  U1626/Y (CLKNAND2X4MTR)                                0.051      1.060 r
  U16286/Y (NOR2X1MTR)                                   0.039      1.099 f
  U11768/Y (NAND3BX2MTR)                                 0.113      1.212 f
  U3707/Y (NOR2X2MTR)                                    0.087      1.299 r
  U4267/Y (NAND3BX4MTR)                                  0.074      1.373 f
  U5339/Y (NOR2X1MTR)                                    0.059      1.432 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.432 r
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U1091/Y (INVX8MTR)                                     0.040      0.340 r
  U2114/Y (INVX8MTR)                                     0.028      0.368 f
  U9187/Y (NAND2BX4MTR)                                  0.077      0.445 f
  U3470/Y (NOR2X3MTR)                                    0.067      0.512 r
  U5704/Y (NOR2X2MTR)                                    0.040      0.552 f
  U1156/Y (NOR2X2MTR)                                    0.070      0.622 r
  U1550/Y (CLKNAND2X4MTR)                                0.065      0.687 f
  U9810/Y (AOI21X2MTR)                                   0.084      0.771 r
  U2433/Y (XNOR2X2MTR)                                   0.093      0.864 r
  U2432/Y (NOR2X4MTR)                                    0.049      0.913 f
  U3819/Y (NOR2X2MTR)                                    0.076      0.989 r
  U2925/Y (INVX2MTR)                                     0.045      1.033 f
  U17244/Y (NAND2X2MTR)                                  0.040      1.073 r
  U14664/Y (XNOR2X2MTR)                                  0.051      1.124 f
  U11739/Y (NAND2BX4MTR)                                 0.096      1.220 f
  U10405/Y (NOR2X2MTR)                                   0.075      1.295 r
  U1912/Y (NAND3BX4MTR)                                  0.075      1.369 f
  U15547/Y (NOR2X1MTR)                                   0.060      1.430 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.430 r
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U7549/Y (INVX4MTR)                                     0.049      0.401 r
  U6745/Y (NAND2X2MTR)                                   0.073      0.474 f
  U1977/Y (AOI21X8MTR)                                   0.076      0.550 r
  U1978/Y (NOR2X4MTR)                                    0.041      0.591 f
  U7806/Y (NAND3X4MTR)                                   0.047      0.638 r
  U7384/Y (INVX2MTR)                                     0.036      0.674 f
  U8915/Y (CLKNAND2X4MTR)                                0.040      0.714 r
  U8887/Y (AND2X4MTR)                                    0.098      0.812 r
  U8169/Y (NAND3X4MTR)                                   0.050      0.862 f
  U7660/Y (CLKNAND2X4MTR)                                0.048      0.909 r
  U2887/Y (CLKNAND2X4MTR)                                0.055      0.964 f
  U7631/Y (NAND2X6MTR)                                   0.061      1.025 r
  U7618/Y (MXI2X1MTR)                                    0.082      1.106 r
  U8721/Y (NAND2X2MTR)                                   0.065      1.171 f
  U2560/Y (OAI22X4MTR)                                   0.064      1.235 r
  U9340/Y (NOR2X4MTR)                                    0.054      1.289 f
  U10224/Y (BUFX4MTR)                                    0.083      1.373 f
  U17284/Y (OAI22X2MTR)                                  0.051      1.424 r
  U0_BANK_TOP/vACC_3_reg_6__11_/D (DFFRHQX4MTR)          0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U7549/Y (INVX4MTR)                                     0.049      0.401 r
  U6745/Y (NAND2X2MTR)                                   0.073      0.474 f
  U1977/Y (AOI21X8MTR)                                   0.076      0.550 r
  U1978/Y (NOR2X4MTR)                                    0.041      0.591 f
  U7806/Y (NAND3X4MTR)                                   0.047      0.638 r
  U7384/Y (INVX2MTR)                                     0.036      0.674 f
  U8915/Y (CLKNAND2X4MTR)                                0.040      0.714 r
  U8887/Y (AND2X4MTR)                                    0.098      0.812 r
  U8169/Y (NAND3X4MTR)                                   0.050      0.862 f
  U7660/Y (CLKNAND2X4MTR)                                0.048      0.909 r
  U2887/Y (CLKNAND2X4MTR)                                0.055      0.964 f
  U7631/Y (NAND2X6MTR)                                   0.061      1.025 r
  U7618/Y (MXI2X1MTR)                                    0.082      1.106 r
  U8721/Y (NAND2X2MTR)                                   0.065      1.171 f
  U2560/Y (OAI22X4MTR)                                   0.064      1.235 r
  U9340/Y (NOR2X4MTR)                                    0.054      1.289 f
  U10224/Y (BUFX4MTR)                                    0.083      1.373 f
  U17388/Y (OAI22X2MTR)                                  0.051      1.424 r
  U0_BANK_TOP/vACC_1_reg_6__11_/D (DFFRHQX4MTR)          0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U5874/Y (INVX2MTR)                                     0.039      1.020 f
  U9485/Y (OAI2B1X2MTR)                                  0.075      1.095 r
  U8043/Y (XNOR2X1MTR)                                   0.086      1.181 r
  U8643/Y (NAND2X2MTR)                                   0.071      1.252 f
  U2594/Y (CLKNAND2X4MTR)                                0.061      1.313 r
  U106/Y (OAI21X6MTR)                                    0.053      1.366 f
  U15937/Y (OAI22X2MTR)                                  0.057      1.424 r
  U0_BANK_TOP/vACC_2_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U5874/Y (INVX2MTR)                                     0.039      1.020 f
  U9485/Y (OAI2B1X2MTR)                                  0.075      1.095 r
  U8043/Y (XNOR2X1MTR)                                   0.086      1.181 r
  U8643/Y (NAND2X2MTR)                                   0.071      1.252 f
  U2594/Y (CLKNAND2X4MTR)                                0.061      1.313 r
  U106/Y (OAI21X6MTR)                                    0.053      1.366 f
  U16064/Y (OAI22X2MTR)                                  0.057      1.424 r
  U0_BANK_TOP/vACC_0_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U5874/Y (INVX2MTR)                                     0.039      1.020 f
  U9485/Y (OAI2B1X2MTR)                                  0.075      1.095 r
  U8043/Y (XNOR2X1MTR)                                   0.086      1.181 r
  U8643/Y (NAND2X2MTR)                                   0.071      1.252 f
  U2594/Y (CLKNAND2X4MTR)                                0.061      1.313 r
  U106/Y (OAI21X6MTR)                                    0.053      1.366 f
  U16063/Y (OAI22X2MTR)                                  0.057      1.424 r
  U0_BANK_TOP/vACC_1_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.037


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U11830/Y (XNOR2X1MTR)                                  0.089      1.088 r
  U13007/Y (AO2B2X4MTR)                                  0.147      1.235 r
  U13011/Y (NOR2X4MTR)                                   0.032      1.268 f
  U9349/Y (MXI2X4MTR)                                    0.070      1.337 r
  U11441/Y (NAND2X2MTR)                                  0.057      1.394 f
  U13170/Y (OAI2BB1X2MTR)                                0.043      1.437 r
  U0_BANK_TOP/vACC_1_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.437 r
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8757/Y (CLKNAND2X4MTR)                                0.052      0.985 r
  U6842/Y (NAND2X6MTR)                                   0.060      1.045 f
  U1366/Y (OAI2BB1X4MTR)                                 0.094      1.139 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.217 f
  U2604/Y (OAI211X8MTR)                                  0.099      1.316 r
  U2387/Y (INVX4MTR)                                     0.047      1.363 f
  U6358/Y (OAI22X2MTR)                                   0.055      1.418 r
  U0_BANK_TOP/vACC_2_reg_7__13_/D (DFFRHQX4MTR)          0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U5874/Y (INVX2MTR)                                     0.039      1.020 f
  U9485/Y (OAI2B1X2MTR)                                  0.075      1.095 r
  U8043/Y (XNOR2X1MTR)                                   0.086      1.181 r
  U8643/Y (NAND2X2MTR)                                   0.071      1.252 f
  U2594/Y (CLKNAND2X4MTR)                                0.061      1.313 r
  U106/Y (OAI21X6MTR)                                    0.053      1.366 f
  U16062/Y (OAI22X2MTR)                                  0.057      1.424 r
  U0_BANK_TOP/vACC_3_reg_1__5_/D (DFFRHQX4MTR)           0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U11830/Y (XNOR2X1MTR)                                  0.089      1.088 r
  U13007/Y (AO2B2X4MTR)                                  0.147      1.235 r
  U13011/Y (NOR2X4MTR)                                   0.032      1.268 f
  U9349/Y (MXI2X4MTR)                                    0.070      1.337 r
  U11436/Y (NAND2X2MTR)                                  0.057      1.394 f
  U13032/Y (OAI2BB1X2MTR)                                0.043      1.437 r
  U0_BANK_TOP/vACC_0_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.437 r
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U6426/Y (AOI2B1X2MTR)                                  0.126      0.999 r
  U17278/Y (XNOR2X1MTR)                                  0.084      1.083 r
  U13232/Y (OAI222X2MTR)                                 0.127      1.210 f
  U2714/Y (CLKAND2X2MTR)                                 0.100      1.310 f
  U9379/Y (AOI21X4MTR)                                   0.081      1.391 r
  U17287/Y (OAI22X2MTR)                                  0.058      1.449 f
  U0_BANK_TOP/vACC_2_reg_7__3_/D (DFFRHQX4MTR)           0.000      1.449 f
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U1037/Y (INVX12MTR)                                    0.032      0.365 f
  U5723/Y (NAND2X2MTR)                                   0.030      0.395 r
  U4043/Y (NAND4X2MTR)                                   0.103      0.499 f
  U3326/Y (NAND2X2MTR)                                   0.065      0.564 r
  U1868/Y (CLKNAND2X4MTR)                                0.055      0.619 f
  U653/Y (INVX2MTR)                                      0.039      0.658 r
  U639/Y (NAND2X2MTR)                                    0.070      0.729 f
  U1508/Y (INVX4MTR)                                     0.050      0.779 r
  U6887/Y (NOR2X2MTR)                                    0.042      0.821 f
  U2207/Y (AOI21X6MTR)                                   0.105      0.925 r
  U2206/Y (NAND2X6MTR)                                   0.082      1.008 f
  U4853/Y (NAND2X2MTR)                                   0.047      1.054 r
  U6832/Y (NAND3BX2MTR)                                  0.071      1.125 f
  U1430/Y (XNOR2X2MTR)                                   0.079      1.204 r
  U1007/Y (CLKNAND2X4MTR)                                0.063      1.267 f
  U1844/Y (CLKNAND2X4MTR)                                0.047      1.314 r
  U105/Y (OAI21X6MTR)                                    0.052      1.366 f
  U1431/Y (OAI22X2MTR)                                   0.058      1.423 r
  U0_BANK_TOP/vACC_0_reg_3__5_/D (DFFRHQX4MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U1037/Y (INVX12MTR)                                    0.032      0.365 f
  U5723/Y (NAND2X2MTR)                                   0.030      0.395 r
  U4043/Y (NAND4X2MTR)                                   0.103      0.499 f
  U3326/Y (NAND2X2MTR)                                   0.065      0.564 r
  U1868/Y (CLKNAND2X4MTR)                                0.055      0.619 f
  U653/Y (INVX2MTR)                                      0.039      0.658 r
  U639/Y (NAND2X2MTR)                                    0.070      0.729 f
  U1508/Y (INVX4MTR)                                     0.050      0.779 r
  U6887/Y (NOR2X2MTR)                                    0.042      0.821 f
  U2207/Y (AOI21X6MTR)                                   0.105      0.925 r
  U2206/Y (NAND2X6MTR)                                   0.082      1.008 f
  U4853/Y (NAND2X2MTR)                                   0.047      1.054 r
  U6832/Y (NAND3BX2MTR)                                  0.071      1.125 f
  U1430/Y (XNOR2X2MTR)                                   0.079      1.204 r
  U1007/Y (CLKNAND2X4MTR)                                0.063      1.267 f
  U1844/Y (CLKNAND2X4MTR)                                0.047      1.314 r
  U105/Y (OAI21X6MTR)                                    0.052      1.366 f
  U12934/Y (OAI22X2MTR)                                  0.058      1.423 r
  U0_BANK_TOP/vACC_1_reg_3__5_/D (DFFRHQX4MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U6426/Y (AOI2B1X2MTR)                                  0.126      0.999 r
  U17278/Y (XNOR2X1MTR)                                  0.084      1.083 r
  U13232/Y (OAI222X2MTR)                                 0.127      1.210 f
  U2714/Y (CLKAND2X2MTR)                                 0.100      1.310 f
  U9379/Y (AOI21X4MTR)                                   0.081      1.391 r
  U17281/Y (OAI22X2MTR)                                  0.058      1.449 f
  U0_BANK_TOP/vACC_3_reg_7__3_/D (DFFRHQX4MTR)           0.000      1.449 f
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U1037/Y (INVX12MTR)                                    0.032      0.365 f
  U5723/Y (NAND2X2MTR)                                   0.030      0.395 r
  U4043/Y (NAND4X2MTR)                                   0.103      0.499 f
  U3326/Y (NAND2X2MTR)                                   0.065      0.564 r
  U1868/Y (CLKNAND2X4MTR)                                0.055      0.619 f
  U653/Y (INVX2MTR)                                      0.039      0.658 r
  U639/Y (NAND2X2MTR)                                    0.070      0.729 f
  U1508/Y (INVX4MTR)                                     0.050      0.779 r
  U6887/Y (NOR2X2MTR)                                    0.042      0.821 f
  U2207/Y (AOI21X6MTR)                                   0.105      0.925 r
  U2206/Y (NAND2X6MTR)                                   0.082      1.008 f
  U4853/Y (NAND2X2MTR)                                   0.047      1.054 r
  U6832/Y (NAND3BX2MTR)                                  0.071      1.125 f
  U1430/Y (XNOR2X2MTR)                                   0.079      1.204 r
  U1007/Y (CLKNAND2X4MTR)                                0.063      1.267 f
  U1844/Y (CLKNAND2X4MTR)                                0.047      1.314 r
  U105/Y (OAI21X6MTR)                                    0.052      1.366 f
  U12935/Y (OAI22X2MTR)                                  0.058      1.423 r
  U0_BANK_TOP/vACC_3_reg_3__5_/D (DFFRHQX4MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__5_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U6426/Y (AOI2B1X2MTR)                                  0.126      0.999 r
  U17278/Y (XNOR2X1MTR)                                  0.084      1.083 r
  U13232/Y (OAI222X2MTR)                                 0.127      1.210 f
  U2714/Y (CLKAND2X2MTR)                                 0.100      1.310 f
  U9379/Y (AOI21X4MTR)                                   0.081      1.391 r
  U12930/Y (OAI22X2MTR)                                  0.058      1.449 f
  U0_BANK_TOP/vACC_1_reg_7__3_/D (DFFRHQX4MTR)           0.000      1.449 f
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U12722/Y (BUFX16MTR)                                   0.078      0.369 f
  U1572/Y (INVX16MTR)                                    0.036      0.405 r
  U750/Y (CLKNAND2X12MTR)                                0.042      0.447 f
  U528/Y (NOR2X1MTR)                                     0.097      0.544 r
  U6994/Y (OAI2B1X2MTR)                                  0.167      0.711 r
  U6974/Y (XNOR2X2MTR)                                   0.121      0.833 r
  U6452/Y (XNOR2X2MTR)                                   0.105      0.937 r
  U6431/Y (NAND2X2MTR)                                   0.074      1.011 f
  U276/Y (INVX2MTR)                                      0.071      1.082 r
  U1900/Y (AOI21X8MTR)                                   0.036      1.118 f
  U1899/Y (OAI21X8MTR)                                   0.082      1.199 r
  U16151/Y (INVX2MTR)                                    0.038      1.237 f
  U5355/Y (XOR2X1MTR)                                    0.096      1.334 f
  U2709/Y (NOR2BX1MTR)                                   0.102      1.436 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.436 f
  data arrival time                                                 1.436

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.436
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U6426/Y (AOI2B1X2MTR)                                  0.126      0.999 r
  U17278/Y (XNOR2X1MTR)                                  0.084      1.083 r
  U13232/Y (OAI222X2MTR)                                 0.127      1.210 f
  U2714/Y (CLKAND2X2MTR)                                 0.100      1.310 f
  U9379/Y (AOI21X4MTR)                                   0.081      1.391 r
  U17282/Y (OAI22X2MTR)                                  0.058      1.449 f
  U0_BANK_TOP/vACC_0_reg_7__3_/D (DFFRHQX4MTR)           0.000      1.449 f
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__3_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U8095/Y (NAND2X2MTR)                                   0.040      1.060 r
  U223/Y (NAND2X2MTR)                                    0.047      1.107 f
  U9450/Y (XNOR2X2MTR)                                   0.089      1.196 f
  U1319/Y (OAI22X8MTR)                                   0.080      1.276 r
  U2526/Y (MXI2X6MTR)                                    0.077      1.353 f
  U10270/Y (OAI22X2MTR)                                  0.070      1.423 r
  U0_BANK_TOP/vACC_3_reg_7__1_/D (DFFRHQX4MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U8095/Y (NAND2X2MTR)                                   0.040      1.060 r
  U223/Y (NAND2X2MTR)                                    0.047      1.107 f
  U9450/Y (XNOR2X2MTR)                                   0.089      1.196 f
  U1319/Y (OAI22X8MTR)                                   0.080      1.276 r
  U2526/Y (MXI2X6MTR)                                    0.077      1.353 f
  U10273/Y (OAI22X2MTR)                                  0.070      1.423 r
  U0_BANK_TOP/vACC_0_reg_7__1_/D (DFFRHQX4MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U8095/Y (NAND2X2MTR)                                   0.040      1.060 r
  U223/Y (NAND2X2MTR)                                    0.047      1.107 f
  U9450/Y (XNOR2X2MTR)                                   0.089      1.196 f
  U1319/Y (OAI22X8MTR)                                   0.080      1.276 r
  U2526/Y (MXI2X6MTR)                                    0.077      1.353 f
  U10287/Y (OAI22X2MTR)                                  0.070      1.423 r
  U0_BANK_TOP/vACC_1_reg_7__1_/D (DFFRHQX4MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U1167/Y (CLKNAND2X16MTR)                               0.056      0.300 f
  U738/Y (OR2X6MTR)                                      0.112      0.413 f
  U608/Y (NOR2X2MTR)                                     0.095      0.507 r
  U9023/Y (XNOR2X2MTR)                                   0.125      0.632 r
  U12283/Y (XNOR2X4MTR)                                  0.134      0.766 r
  U15928/Y (OAI21X2MTR)                                  0.090      0.856 f
  U12065/Y (OAI2BB1X2MTR)                                0.079      0.935 r
  U16152/Y (OAI21X2MTR)                                  0.072      1.007 f
  U1748/Y (OAI2B1X4MTR)                                  0.056      1.063 r
  U9595/Y (NAND2BX4MTR)                                  0.079      1.142 f
  U1815/Y (OAI21X2MTR)                                   0.097      1.239 r
  U11696/Y (AOI21X2MTR)                                  0.063      1.302 f
  U15540/Y (OAI21X1MTR)                                  0.039      1.341 r
  U15539/Y (NOR2BX1MTR)                                  0.090      1.431 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U7968/Y (INVX8MTR)                                     0.039      0.393 r
  U10123/Y (NAND2X2MTR)                                  0.048      0.441 f
  U1636/Y (OAI2B1X4MTR)                                  0.035      0.476 r
  U11068/Y (INVX2MTR)                                    0.039      0.515 f
  U1635/Y (CLKNAND2X4MTR)                                0.032      0.547 r
  U7841/Y (NAND2X2MTR)                                   0.050      0.597 f
  U7792/Y (CLKNAND2X4MTR)                                0.058      0.655 r
  U3169/Y (NAND2X2MTR)                                   0.076      0.731 f
  U5432/Y (AOI21X2MTR)                                   0.110      0.841 r
  U5928/Y (OAI21X4MTR)                                   0.065      0.905 f
  U5399/Y (NAND3X4MTR)                                   0.058      0.963 r
  U4867/Y (NAND2X6MTR)                                   0.071      1.034 f
  U1405/Y (AOI21X6MTR)                                   0.074      1.108 r
  U1603/Y (XNOR2X2MTR)                                   0.075      1.183 r
  U8657/Y (NAND2X2MTR)                                   0.066      1.249 f
  U9369/Y (NAND3X4MTR)                                   0.063      1.312 r
  U19217/Y (OAI2B2X2MTR)                                 0.108      1.421 r
  U0_BANK_TOP/vACC_2_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U4828/Y (INVX1MTR)                                     0.064      1.292 r
  U2425/Y (AOI21X4MTR)                                   0.062      1.355 f
  U11444/Y (OAI22X2MTR)                                  0.061      1.416 r
  U0_BANK_TOP/vACC_3_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.135      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5334/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U10209/Y (OAI22X2MTR)                                  0.078      1.422 r
  U0_BANK_TOP/vACC_0_reg_1__11_/D (DFFRHQX4MTR)          0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5334/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U17291/Y (OAI22X2MTR)                                  0.078      1.422 r
  U0_BANK_TOP/vACC_0_reg_1__13_/D (DFFRHQX4MTR)          0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5334/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U17293/Y (OAI22X2MTR)                                  0.078      1.422 r
  U0_BANK_TOP/vACC_0_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.036


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5331/Y (CLKNAND2X4MTR)                                0.078      1.343 f
  U10257/Y (OAI22X2MTR)                                  0.079      1.422 r
  U0_BANK_TOP/vACC_2_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5330/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U9308/Y (OAI22X2MTR)                                   0.078      1.422 r
  U0_BANK_TOP/vACC_1_reg_1__11_/D (DFFRHQX4MTR)          0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U7968/Y (INVX8MTR)                                     0.039      0.393 r
  U10123/Y (NAND2X2MTR)                                  0.048      0.441 f
  U1636/Y (OAI2B1X4MTR)                                  0.035      0.476 r
  U11068/Y (INVX2MTR)                                    0.039      0.515 f
  U1635/Y (CLKNAND2X4MTR)                                0.032      0.547 r
  U7841/Y (NAND2X2MTR)                                   0.050      0.597 f
  U7792/Y (CLKNAND2X4MTR)                                0.058      0.655 r
  U3169/Y (NAND2X2MTR)                                   0.076      0.731 f
  U5432/Y (AOI21X2MTR)                                   0.110      0.841 r
  U5928/Y (OAI21X4MTR)                                   0.065      0.905 f
  U5399/Y (NAND3X4MTR)                                   0.058      0.963 r
  U4867/Y (NAND2X6MTR)                                   0.071      1.034 f
  U1405/Y (AOI21X6MTR)                                   0.074      1.108 r
  U1603/Y (XNOR2X2MTR)                                   0.075      1.183 r
  U8657/Y (NAND2X2MTR)                                   0.066      1.249 f
  U9369/Y (NAND3X4MTR)                                   0.063      1.312 r
  U19223/Y (OAI2B2X2MTR)                                 0.108      1.421 r
  U0_BANK_TOP/vACC_0_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U6851/Y (NOR2X1MTR)                                    0.052      0.993 f
  U1452/Y (NAND2X2MTR)                                   0.038      1.031 r
  U9458/Y (NAND3X2MTR)                                   0.072      1.103 f
  U9453/Y (XNOR2X2MTR)                                   0.090      1.192 f
  U9353/Y (OAI211X4MTR)                                  0.102      1.294 r
  U4806/Y (INVX2MTR)                                     0.064      1.359 f
  U17693/Y (OAI22X2MTR)                                  0.061      1.420 r
  U0_BANK_TOP/vACC_0_reg_6__14_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5331/Y (CLKNAND2X4MTR)                                0.078      1.343 f
  U17355/Y (OAI22X2MTR)                                  0.079      1.422 r
  U0_BANK_TOP/vACC_2_reg_1__9_/D (DFFRHQX4MTR)           0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U7968/Y (INVX8MTR)                                     0.039      0.393 r
  U10123/Y (NAND2X2MTR)                                  0.048      0.441 f
  U1636/Y (OAI2B1X4MTR)                                  0.035      0.476 r
  U11068/Y (INVX2MTR)                                    0.039      0.515 f
  U1635/Y (CLKNAND2X4MTR)                                0.032      0.547 r
  U7841/Y (NAND2X2MTR)                                   0.050      0.597 f
  U7792/Y (CLKNAND2X4MTR)                                0.058      0.655 r
  U3169/Y (NAND2X2MTR)                                   0.076      0.731 f
  U5432/Y (AOI21X2MTR)                                   0.110      0.841 r
  U5928/Y (OAI21X4MTR)                                   0.065      0.905 f
  U5399/Y (NAND3X4MTR)                                   0.058      0.963 r
  U4867/Y (NAND2X6MTR)                                   0.071      1.034 f
  U1405/Y (AOI21X6MTR)                                   0.074      1.108 r
  U1603/Y (XNOR2X2MTR)                                   0.075      1.183 r
  U8657/Y (NAND2X2MTR)                                   0.066      1.249 f
  U9369/Y (NAND3X4MTR)                                   0.063      1.312 r
  U19221/Y (OAI2B2X2MTR)                                 0.108      1.421 r
  U0_BANK_TOP/vACC_3_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7553/Y (BUFX10MTR)                                    0.099      0.354 f
  U7968/Y (INVX8MTR)                                     0.039      0.393 r
  U10123/Y (NAND2X2MTR)                                  0.048      0.441 f
  U1636/Y (OAI2B1X4MTR)                                  0.035      0.476 r
  U11068/Y (INVX2MTR)                                    0.039      0.515 f
  U1635/Y (CLKNAND2X4MTR)                                0.032      0.547 r
  U7841/Y (NAND2X2MTR)                                   0.050      0.597 f
  U7792/Y (CLKNAND2X4MTR)                                0.058      0.655 r
  U3169/Y (NAND2X2MTR)                                   0.076      0.731 f
  U5432/Y (AOI21X2MTR)                                   0.110      0.841 r
  U5928/Y (OAI21X4MTR)                                   0.065      0.905 f
  U5399/Y (NAND3X4MTR)                                   0.058      0.963 r
  U4867/Y (NAND2X6MTR)                                   0.071      1.034 f
  U1405/Y (AOI21X6MTR)                                   0.074      1.108 r
  U1603/Y (XNOR2X2MTR)                                   0.075      1.183 r
  U8657/Y (NAND2X2MTR)                                   0.066      1.249 f
  U9369/Y (NAND3X4MTR)                                   0.063      1.312 r
  U19219/Y (OAI2B2X2MTR)                                 0.108      1.421 r
  U0_BANK_TOP/vACC_1_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/Q (DFFRHQX1MTR)
                                                         0.146      0.146 f
  U16479/Y (NAND2X2MTR)                                  0.074      0.220 r
  U10145/Y (INVX2MTR)                                    0.056      0.276 f
  U5778/Y (NAND2X1MTR)                                   0.041      0.317 r
  U12695/Y (OAI2BB1X2MTR)                                0.044      0.361 f
  U9135/Y (NOR2X2MTR)                                    0.083      0.445 r
  U9955/Y (NAND4X4MTR)                                   0.115      0.560 f
  U6646/Y (INVX2MTR)                                     0.070      0.630 r
  U8365/Y (INVX2MTR)                                     0.040      0.670 f
  U724/Y (CLKNAND2X4MTR)                                 0.048      0.718 r
  U1647/Y (CLKNAND2X4MTR)                                0.047      0.766 f
  U6905/Y (CLKNAND2X4MTR)                                0.042      0.808 r
  U9650/Y (CLKNAND2X4MTR)                                0.056      0.864 f
  U1306/Y (NAND2X6MTR)                                   0.043      0.907 r
  U999/Y (CLKNAND2X8MTR)                                 0.045      0.952 f
  U1338/Y (CLKNAND2X8MTR)                                0.050      1.002 r
  U392/Y (AOI21X4MTR)                                    0.048      1.049 f
  U9417/Y (XNOR2X2MTR)                                   0.074      1.124 f
  U1855/Y (NOR2X4MTR)                                    0.069      1.193 r
  U1652/Y (INVX4MTR)                                     0.037      1.230 f
  U1312/Y (NAND2X6MTR)                                   0.035      1.265 r
  U1311/Y (NOR2X6MTR)                                    0.031      1.296 f
  U1382/Y (NOR2X8MTR)                                    0.055      1.351 r
  U11353/Y (NAND2X2MTR)                                  0.044      1.395 f
  U13179/Y (OAI2BB1X2MTR)                                0.040      1.435 r
  U0_BANK_TOP/vACC_3_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.435 r
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U7184/Y (INVX2MTR)                                     0.039      1.238 f
  U10256/Y (NOR2BX4MTR)                                  0.073      1.311 r
  U5324/Y (NOR2X3MTR)                                    0.046      1.357 f
  U15931/Y (OAI2BB2X1MTR)                                0.071      1.428 r
  U0_BANK_TOP/vACC_1_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U11246/Y (CLKNAND2X12MTR)                              0.050      0.259 r
  U798/Y (INVX6MTR)                                      0.039      0.298 f
  U16042/Y (INVX4MTR)                                    0.051      0.350 r
  U16565/Y (OAI2BB1X2MTR)                                0.054      0.404 f
  U3437/Y (NOR2X1MTR)                                    0.103      0.507 r
  U3296/Y (OAI21X4MTR)                                   0.085      0.592 f
  U3952/Y (AOI21X4MTR)                                   0.098      0.690 r
  U8954/Y (XNOR2X1MTR)                                   0.057      0.747 f
  U9757/Y (NAND2BX2MTR)                                  0.066      0.813 r
  U13688/Y (NAND2X1MTR)                                  0.061      0.874 f
  U9620/Y (OAI2BB1X2MTR)                                 0.110      0.984 f
  U10546/Y (NAND2X2MTR)                                  0.043      1.027 r
  U7626/Y (NAND2X2MTR)                                   0.054      1.081 f
  U7614/Y (AOI21X2MTR)                                   0.110      1.190 r
  U7200/Y (INVX2MTR)                                     0.044      1.234 f
  U9449/Y (NAND2X2MTR)                                   0.045      1.279 r
  U8653/Y (NAND3X2MTR)                                   0.060      1.339 f
  U9383/Y (NOR2X2MTR)                                    0.076      1.415 r
  U2671/Y (NOR2X2MTR)                                    0.042      1.456 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.456 f
  data arrival time                                                 1.456

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.094      1.421
  data required time                                                1.421
  --------------------------------------------------------------------------
  data required time                                                1.421
  data arrival time                                                -1.456
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U1496/Y (CLKNAND2X4MTR)                                0.041      1.040 f
  U2600/Y (CLKNAND2X4MTR)                                0.032      1.072 r
  U1678/Y (XNOR2X2MTR)                                   0.072      1.144 r
  U10325/Y (OAI2B2X4MTR)                                 0.080      1.224 f
  U1375/Y (NOR3X4MTR)                                    0.113      1.337 r
  U10234/Y (NOR3X4MTR)                                   0.042      1.379 f
  U10218/Y (INVX2MTR)                                    0.037      1.416 r
  U16190/Y (OAI2BB1X2MTR)                                0.039      1.455 f
  U0_BANK_TOP/vACC_2_reg_1__2_/D (DFFRHQX4MTR)           0.000      1.455 f
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U6851/Y (NOR2X1MTR)                                    0.052      0.993 f
  U1452/Y (NAND2X2MTR)                                   0.038      1.031 r
  U9458/Y (NAND3X2MTR)                                   0.072      1.103 f
  U9453/Y (XNOR2X2MTR)                                   0.090      1.192 f
  U9353/Y (OAI211X4MTR)                                  0.102      1.294 r
  U4806/Y (INVX2MTR)                                     0.064      1.359 f
  U17700/Y (OAI22X2MTR)                                  0.062      1.420 r
  U0_BANK_TOP/vACC_1_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U13222/Y (CLKNAND2X16MTR)                              0.089      0.273 f
  U1009/Y (INVX12MTR)                                    0.063      0.337 r
  U1064/Y (INVX4MTR)                                     0.054      0.391 f
  U749/Y (NAND2X2MTR)                                    0.058      0.449 r
  U5170/Y (AOI2BB1X4MTR)                                 0.131      0.580 r
  U0_BANK_TOP/DP_OP_1188J1_136_4319/U57/Y (AND2X1MTR)    0.104      0.684 r
  U16869/Y (NAND2X2MTR)                                  0.044      0.728 f
  U10759/Y (NAND2X2MTR)                                  0.038      0.766 r
  U3034/Y (XNOR2X1MTR)                                   0.104      0.870 r
  U11901/Y (NOR2BX4MTR)                                  0.114      0.984 r
  U3808/Y (NAND2BX2MTR)                                  0.095      1.079 r
  U10527/Y (NAND2X2MTR)                                  0.053      1.131 f
  U10419/Y (XNOR2X2MTR)                                  0.105      1.237 f
  U9355/Y (NAND2BX2MTR)                                  0.117      1.354 f
  U1054/Y (NOR2X4MTR)                                    0.059      1.413 r
  U66/Y (NOR2X2MTR)                                      0.036      1.449 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.449 f
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5336/Y (CLKNAND2X4MTR)                                0.077      1.342 f
  U10210/Y (OAI22X2MTR)                                  0.078      1.421 r
  U0_BANK_TOP/vACC_3_reg_1__11_/D (DFFRHQX2MTR)          0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U2193/Y (CLKNAND2X4MTR)                                0.047      0.984 r
  U304/Y (INVX2MTR)                                      0.040      1.025 f
  U9480/Y (OAI21X2MTR)                                   0.070      1.095 r
  U7603/Y (OAI2B11X2MTR)                                 0.089      1.184 f
  U1344/Y (NAND3X4MTR)                                   0.055      1.239 r
  U1371/Y (NOR2X4MTR)                                    0.033      1.272 f
  U9339/Y (MXI2X4MTR)                                    0.068      1.340 r
  U1343/Y (CLKNAND2X4MTR)                                0.049      1.390 f
  U69/Y (OAI21X2MTR)                                     0.037      1.427 r
  U0_BANK_TOP/vACC_2_reg_6__4_/D (DFFRHQX4MTR)           0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U364/Y (CLKNAND2X4MTR)                                 0.055      0.992 r
  U336/Y (CLKNAND2X4MTR)                                 0.050      1.042 f
  U280/Y (NAND2X6MTR)                                    0.053      1.095 r
  U7604/Y (NAND2X2MTR)                                   0.054      1.148 f
  U8651/Y (NAND3X4MTR)                                   0.051      1.200 r
  U8633/Y (NAND2X2MTR)                                   0.050      1.249 f
  U9354/Y (XNOR2X2MTR)                                   0.091      1.340 f
  U8611/Y (OAI2BB2X2MTR)                                 0.085      1.425 r
  U0_BANK_TOP/vACC_1_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U2733/Y (NOR2BX1MTR)                                   0.048      1.269 f
  U10332/Y (INVX2MTR)                                    0.035      1.304 r
  U2696/Y (AOI22X2MTR)                                   0.055      1.359 f
  U15249/Y (NOR2X1MTR)                                   0.069      1.428 r
  PIM_result_reg_13_/D (DFFRHQX4MTR)                     0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_13_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U2733/Y (NOR2BX1MTR)                                   0.048      1.269 f
  U10332/Y (INVX2MTR)                                    0.035      1.304 r
  U2696/Y (AOI22X2MTR)                                   0.055      1.359 f
  U15248/Y (NOR2X1MTR)                                   0.069      1.428 r
  PIM_result_reg_141_/D (DFFRHQX4MTR)                    0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_141_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_269_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U2733/Y (NOR2BX1MTR)                                   0.048      1.269 f
  U10332/Y (INVX2MTR)                                    0.035      1.304 r
  U2696/Y (AOI22X2MTR)                                   0.055      1.359 f
  U11528/Y (NOR2X1MTR)                                   0.069      1.428 r
  PIM_result_reg_269_/D (DFFRHQX4MTR)                    0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_269_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_397_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U2733/Y (NOR2BX1MTR)                                   0.048      1.269 f
  U10332/Y (INVX2MTR)                                    0.035      1.304 r
  U2696/Y (AOI22X2MTR)                                   0.055      1.359 f
  U3694/Y (NOR2X1MTR)                                    0.069      1.428 r
  PIM_result_reg_397_/D (DFFRHQX4MTR)                    0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_397_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.035


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U1259/Y (INVX14MTR)                                    0.037      0.351 f
  U8491/Y (NAND2X2MTR)                                   0.040      0.391 r
  U1454/Y (OAI2B1X4MTR)                                  0.040      0.431 f
  U4098/Y (AOI21X2MTR)                                   0.092      0.523 r
  U9018/Y (NAND3X4MTR)                                   0.089      0.612 f
  U1707/Y (INVX4MTR)                                     0.055      0.667 r
  U1457/Y (NOR2X4MTR)                                    0.038      0.705 f
  U634/Y (INVX2MTR)                                      0.044      0.749 r
  U5936/Y (NAND2X2MTR)                                   0.060      0.809 f
  U4340/Y (NOR2X2MTR)                                    0.074      0.884 r
  U8101/Y (CLKNAND2X4MTR)                                0.065      0.949 f
  U1973/Y (CLKNAND2X8MTR)                                0.052      1.001 r
  U9455/Y (CLKNAND2X4MTR)                                0.050      1.051 f
  U2365/Y (CLKNAND2X4MTR)                                0.039      1.090 r
  U1799/Y (MXI2X4MTR)                                    0.050      1.140 f
  U211/Y (NOR2X2MTR)                                     0.080      1.219 r
  U1639/Y (AOI21X4MTR)                                   0.040      1.260 f
  U1719/Y (OAI2BB1X4MTR)                                 0.054      1.314 r
  U3668/Y (INVX2MTR)                                     0.046      1.360 f
  U17616/Y (OAI22X2MTR)                                  0.056      1.416 r
  U0_BANK_TOP/vACC_2_reg_6__15_/D (DFFRHQX2MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U5889/Y (NAND2X2MTR)                                   0.060      0.997 f
  U11706/Y (AOI21X2MTR)                                  0.081      1.079 r
  U2550/Y (XNOR2X2MTR)                                   0.092      1.171 r
  U13348/Y (OAI22X4MTR)                                  0.073      1.244 f
  U15887/Y (NOR2X2MTR)                                   0.112      1.356 r
  U15862/Y (OAI22X2MTR)                                  0.074      1.430 f
  U0_BANK_TOP/vACC_3_reg_0__10_/D (DFFRHQX2MTR)          0.000      1.430 f
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U7184/Y (INVX2MTR)                                     0.054      1.244 r
  U10256/Y (NOR2BX4MTR)                                  0.037      1.280 f
  U1539/Y (INVX4MTR)                                     0.028      1.309 r
  U5322/Y (NAND2X2MTR)                                   0.049      1.358 f
  U19442/Y (OAI22X2MTR)                                  0.061      1.419 r
  U0_BANK_TOP/vACC_0_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U11730/Y (NAND2X2MTR)                                  0.048      1.045 r
  U1781/Y (OAI2BB1X4MTR)                                 0.087      1.132 r
  U1650/Y (XNOR2X2MTR)                                   0.076      1.208 r
  U1649/Y (CLKNAND2X4MTR)                                0.057      1.265 f
  U10313/Y (NAND3X2MTR)                                  0.051      1.316 r
  U4816/Y (INVX2MTR)                                     0.047      1.363 f
  U17436/Y (OAI22X2MTR)                                  0.055      1.419 r
  U0_BANK_TOP/vACC_1_reg_7__14_/D (DFFRHQX4MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5331/Y (CLKNAND2X4MTR)                                0.078      1.343 f
  U2637/Y (OAI22X1MTR)                                   0.079      1.422 r
  U0_BANK_TOP/vACC_2_reg_1__14_/D (DFFRHQX4MTR)          0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5334/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U3676/Y (OAI22X1MTR)                                   0.078      1.422 r
  U0_BANK_TOP/vACC_0_reg_1__15_/D (DFFRHQX4MTR)          0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U8633/Y (NAND2X2MTR)                                   0.053      1.268 r
  U9354/Y (XNOR2X2MTR)                                   0.102      1.370 r
  U17628/Y (OAI22X2MTR)                                  0.073      1.443 f
  U0_BANK_TOP/vACC_0_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U8633/Y (NAND2X2MTR)                                   0.053      1.268 r
  U9354/Y (XNOR2X2MTR)                                   0.102      1.370 r
  U17631/Y (OAI22X2MTR)                                  0.073      1.443 f
  U0_BANK_TOP/vACC_2_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U8633/Y (NAND2X2MTR)                                   0.053      1.268 r
  U9354/Y (XNOR2X2MTR)                                   0.102      1.370 r
  U11421/Y (OAI22X2MTR)                                  0.073      1.443 f
  U0_BANK_TOP/vACC_3_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.118      0.118 f
  U2055/Y (BUFX16MTR)                                    0.069      0.186 f
  U14494/Y (NOR2BX4MTR)                                  0.098      0.284 r
  U12789/Y (NAND2X2MTR)                                  0.060      0.344 f
  U5249/Y (OAI21X2MTR)                                   0.044      0.388 r
  U13216/Y (INVX2MTR)                                    0.037      0.425 f
  U12602/Y (NOR2BX4MTR)                                  0.067      0.493 f
  U3338/Y (NAND2X2MTR)                                   0.046      0.539 r
  U572/Y (AND2X4MTR)                                     0.102      0.641 r
  U1726/Y (NAND3X6MTR)                                   0.066      0.707 f
  U4438/Y (INVX2MTR)                                     0.060      0.767 r
  U5458/Y (NOR2X2MTR)                                    0.042      0.809 f
  U370/Y (AOI21X4MTR)                                    0.105      0.914 r
  U8157/Y (OAI21X6MTR)                                   0.078      0.992 f
  U8769/Y (AOI2B1X2MTR)                                  0.092      1.084 r
  U8114/Y (XNOR2X1MTR)                                   0.101      1.185 r
  U1826/Y (OAI2B1X4MTR)                                  0.082      1.266 f
  U4826/Y (NOR2X2MTR)                                    0.093      1.359 r
  U2678/Y (OAI22X1MTR)                                   0.081      1.440 f
  U0_BANK_TOP/vACC_0_reg_5__9_/D (DFFRHQX4MTR)           0.000      1.440 f
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.118      0.118 f
  U2055/Y (BUFX16MTR)                                    0.069      0.186 f
  U14494/Y (NOR2BX4MTR)                                  0.098      0.284 r
  U12789/Y (NAND2X2MTR)                                  0.060      0.344 f
  U5249/Y (OAI21X2MTR)                                   0.044      0.388 r
  U13216/Y (INVX2MTR)                                    0.037      0.425 f
  U12602/Y (NOR2BX4MTR)                                  0.067      0.493 f
  U3338/Y (NAND2X2MTR)                                   0.046      0.539 r
  U572/Y (AND2X4MTR)                                     0.102      0.641 r
  U1726/Y (NAND3X6MTR)                                   0.066      0.707 f
  U4438/Y (INVX2MTR)                                     0.060      0.767 r
  U5458/Y (NOR2X2MTR)                                    0.042      0.809 f
  U370/Y (AOI21X4MTR)                                    0.105      0.914 r
  U8157/Y (OAI21X6MTR)                                   0.078      0.992 f
  U8769/Y (AOI2B1X2MTR)                                  0.092      1.084 r
  U8114/Y (XNOR2X1MTR)                                   0.101      1.185 r
  U1826/Y (OAI2B1X4MTR)                                  0.082      1.266 f
  U4826/Y (NOR2X2MTR)                                    0.093      1.359 r
  U2690/Y (OAI22X1MTR)                                   0.081      1.440 f
  U0_BANK_TOP/vACC_2_reg_5__9_/D (DFFRHQX4MTR)           0.000      1.440 f
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U184/Y (NAND2X3MTR)                                    0.052      1.250 f
  U4813/Y (NAND2X2MTR)                                   0.062      1.313 r
  U10254/Y (NAND2X2MTR)                                  0.049      1.362 f
  U11416/Y (OAI22X2MTR)                                  0.057      1.419 r
  U0_BANK_TOP/vACC_2_reg_1__18_/D (DFFRHQX2MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12947/Y (NAND3X12MTR)                                 0.095      0.246 f
  U926/Y (BUFX16MTR)                                     0.092      0.338 f
  U838/Y (BUFX6MTR)                                      0.071      0.409 f
  U4167/Y (NOR2BX2MTR)                                   0.061      0.470 r
  U6739/Y (NOR2X2MTR)                                    0.035      0.505 f
  U5722/Y (OAI211X2MTR)                                  0.050      0.555 r
  U5718/Y (NOR2BX4MTR)                                   0.128      0.682 r
  U5663/Y (OR2X2MTR)                                     0.103      0.785 r
  U5091/Y (INVX2MTR)                                     0.036      0.821 f
  U6972/Y (NOR2X2MTR)                                    0.067      0.888 r
  U4996/Y (NAND2X2MTR)                                   0.058      0.946 f
  U5912/Y (NOR2X1MTR)                                    0.069      1.015 r
  U8066/Y (NAND2X2MTR)                                   0.060      1.075 f
  U9452/Y (CLKNAND2X4MTR)                                0.060      1.135 r
  U10335/Y (NAND2X2MTR)                                  0.043      1.178 f
  U4819/Y (NAND2BX2MTR)                                  0.116      1.294 f
  U1614/Y (OAI21X6MTR)                                   0.095      1.389 r
  U13026/Y (OAI22X2MTR)                                  0.056      1.444 f
  U0_BANK_TOP/vACC_0_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8757/Y (CLKNAND2X4MTR)                                0.052      0.985 r
  U6842/Y (NAND2X6MTR)                                   0.060      1.045 f
  U1366/Y (OAI2BB1X4MTR)                                 0.094      1.139 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.217 f
  U2604/Y (OAI211X8MTR)                                  0.099      1.316 r
  U2387/Y (INVX4MTR)                                     0.047      1.363 f
  U9330/Y (OAI22X2MTR)                                   0.056      1.419 r
  U0_BANK_TOP/vACC_3_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1361/Y (INVX8MTR)                                     0.038      0.370 f
  U2235/Y (INVX4MTR)                                     0.046      0.415 r
  U11123/Y (INVX4MTR)                                    0.039      0.455 f
  U10022/Y (INVX2MTR)                                    0.049      0.504 r
  U11241/Y (BUFX2MTR)                                    0.113      0.617 r
  U4151/Y (NAND2X1MTR)                                   0.074      0.691 f
  U12556/Y (NAND4X2MTR)                                  0.069      0.760 r
  U3318/Y (MXI2X1MTR)                                    0.081      0.841 f
  U9830/Y (NAND2BX2MTR)                                  0.116      0.958 f
  U3901/Y (INVX2MTR)                                     0.058      1.016 r
  U7717/Y (INVX2MTR)                                     0.037      1.053 f
  U4985/Y (NOR3BX1MTR)                                   0.097      1.150 r
  U11734/Y (NAND2X2MTR)                                  0.062      1.212 f
  U16958/Y (XNOR2X2MTR)                                  0.091      1.304 f
  U15482/Y (OAI22X1MTR)                                  0.063      1.366 r
  U0_BANK_TOP/vACC_0_reg_4__20_/D (DFFRQX2MTR)           0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__20_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8757/Y (CLKNAND2X4MTR)                                0.052      0.985 r
  U6842/Y (NAND2X6MTR)                                   0.060      1.045 f
  U1366/Y (OAI2BB1X4MTR)                                 0.094      1.139 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.217 f
  U2604/Y (OAI211X8MTR)                                  0.099      1.316 r
  U2387/Y (INVX4MTR)                                     0.047      1.363 f
  U8011/Y (OAI22X2MTR)                                   0.056      1.419 r
  U0_BANK_TOP/vACC_1_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8757/Y (CLKNAND2X4MTR)                                0.052      0.985 r
  U6842/Y (NAND2X6MTR)                                   0.060      1.045 f
  U1366/Y (OAI2BB1X4MTR)                                 0.094      1.139 f
  U1885/Y (XOR2X8MTR)                                    0.078      1.217 f
  U2604/Y (OAI211X8MTR)                                  0.099      1.316 r
  U2387/Y (INVX4MTR)                                     0.047      1.363 f
  U17608/Y (OAI22X2MTR)                                  0.055      1.418 r
  U0_BANK_TOP/vACC_0_reg_7__13_/D (DFFRHQX4MTR)          0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U7184/Y (INVX2MTR)                                     0.039      1.238 f
  U10256/Y (NOR2BX4MTR)                                  0.073      1.311 r
  U5324/Y (NOR2X3MTR)                                    0.046      1.357 f
  U10192/Y (OAI22X2MTR)                                  0.063      1.421 r
  U0_BANK_TOP/vACC_0_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U7184/Y (INVX2MTR)                                     0.039      1.238 f
  U10256/Y (NOR2BX4MTR)                                  0.073      1.311 r
  U5324/Y (NOR2X3MTR)                                    0.046      1.357 f
  U10193/Y (OAI22X2MTR)                                  0.063      1.421 r
  U0_BANK_TOP/vACC_3_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U233/Y (OAI2BB1X2MTR)                                  0.114      1.113 r
  U8761/Y (XNOR2X1MTR)                                   0.071      1.184 r
  U8732/Y (NAND2X2MTR)                                   0.072      1.256 f
  U8695/Y (NAND2X2MTR)                                   0.047      1.303 r
  U2682/Y (NOR2BX2MTR)                                   0.046      1.349 f
  U11472/Y (OAI22X2MTR)                                  0.066      1.415 r
  U0_BANK_TOP/vACC_2_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.415 r
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.034


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U7598/Y (NAND2X6MTR)                                   0.053      1.152 r
  U165/Y (CLKNAND2X4MTR)                                 0.048      1.201 f
  U1389/Y (OAI21X3MTR)                                   0.075      1.276 r
  U10259/Y (NAND3X4MTR)                                  0.075      1.351 f
  U10212/Y (OAI22X2MTR)                                  0.068      1.419 r
  U0_BANK_TOP/vACC_2_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U1779/Y (NOR2X6MTR)                                    0.080      0.753 r
  U7292/Y (OAI21X2MTR)                                   0.067      0.820 f
  U2458/Y (AOI21X4MTR)                                   0.084      0.904 r
  U1273/Y (OAI2BB1X4MTR)                                 0.085      0.989 f
  U1663/Y (AOI21X4MTR)                                   0.084      1.072 r
  U2368/Y (XNOR2X2MTR)                                   0.082      1.154 r
  U1601/Y (CLKNAND2X4MTR)                                0.063      1.217 f
  U127/Y (NAND4X6MTR)                                    0.067      1.284 r
  U2556/Y (MXI2X6MTR)                                    0.067      1.351 f
  U11412/Y (OAI2BB2X2MTR)                                0.074      1.425 r
  U0_BANK_TOP/vACC_1_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U7598/Y (NAND2X6MTR)                                   0.053      1.152 r
  U165/Y (CLKNAND2X4MTR)                                 0.048      1.201 f
  U1389/Y (OAI21X3MTR)                                   0.075      1.276 r
  U10259/Y (NAND3X4MTR)                                  0.075      1.351 f
  U10213/Y (OAI22X2MTR)                                  0.068      1.419 r
  U0_BANK_TOP/vACC_1_reg_2__19_/D (DFFRHQX2MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1439/Y (CLKNAND2X8MTR)                                0.057      0.980 f
  U373/Y (CLKNAND2X4MTR)                                 0.047      1.028 r
  U1447/Y (INVX4MTR)                                     0.029      1.057 f
  U1448/Y (NAND2BX4MTR)                                  0.030      1.087 r
  U15951/Y (CLKNAND2X4MTR)                               0.056      1.143 f
  U2022/Y (NOR2X12MTR)                                   0.083      1.226 r
  U2071/Y (NOR2X4MTR)                                    0.041      1.267 f
  U2501/Y (NOR2X8MTR)                                    0.043      1.310 r
  U7179/Y (OAI2B1X4MTR)                                  0.053      1.362 f
  U15377/Y (OAI22X2MTR)                                  0.058      1.420 r
  U0_BANK_TOP/vACC_3_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1439/Y (CLKNAND2X8MTR)                                0.057      0.980 f
  U373/Y (CLKNAND2X4MTR)                                 0.047      1.028 r
  U1447/Y (INVX4MTR)                                     0.029      1.057 f
  U1448/Y (NAND2BX4MTR)                                  0.030      1.087 r
  U15951/Y (CLKNAND2X4MTR)                               0.056      1.143 f
  U2022/Y (NOR2X12MTR)                                   0.083      1.226 r
  U2071/Y (NOR2X4MTR)                                    0.041      1.267 f
  U2501/Y (NOR2X8MTR)                                    0.043      1.310 r
  U7179/Y (OAI2B1X4MTR)                                  0.053      1.362 f
  U16126/Y (OAI22X2MTR)                                  0.058      1.420 r
  U0_BANK_TOP/vACC_0_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1439/Y (CLKNAND2X8MTR)                                0.057      0.980 f
  U373/Y (CLKNAND2X4MTR)                                 0.047      1.028 r
  U1447/Y (INVX4MTR)                                     0.029      1.057 f
  U1448/Y (NAND2BX4MTR)                                  0.030      1.087 r
  U15951/Y (CLKNAND2X4MTR)                               0.056      1.143 f
  U2022/Y (NOR2X12MTR)                                   0.083      1.226 r
  U2071/Y (NOR2X4MTR)                                    0.041      1.267 f
  U2501/Y (NOR2X8MTR)                                    0.043      1.310 r
  U7179/Y (OAI2B1X4MTR)                                  0.053      1.362 f
  U16128/Y (OAI22X2MTR)                                  0.058      1.420 r
  U0_BANK_TOP/vACC_1_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U6851/Y (NOR2X1MTR)                                    0.052      0.993 f
  U1452/Y (NAND2X2MTR)                                   0.038      1.031 r
  U9458/Y (NAND3X2MTR)                                   0.072      1.103 f
  U9453/Y (XNOR2X2MTR)                                   0.090      1.192 f
  U9353/Y (OAI211X4MTR)                                  0.102      1.294 r
  U4806/Y (INVX2MTR)                                     0.064      1.359 f
  U9303/Y (OAI22X2MTR)                                   0.061      1.420 r
  U0_BANK_TOP/vACC_2_reg_6__14_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U1576/Y (AOI21X4MTR)                                   0.061      1.060 f
  U6408/Y (XNOR2X1MTR)                                   0.128      1.187 r
  U2056/Y (OAI211X8MTR)                                  0.119      1.306 f
  U18861/Y (OAI2B2X2MTR)                                 0.120      1.426 f
  U0_BANK_TOP/vACC_0_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.426 f
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.130      0.130 r
  U9280/Y (INVX8MTR)                                     0.042      0.171 f
  U3617/Y (NAND2X2MTR)                                   0.065      0.236 r
  U14446/Y (OAI22X1MTR)                                  0.077      0.313 f
  U5273/Y (NOR2X1MTR)                                    0.070      0.384 r
  U2256/Y (AND2X2MTR)                                    0.102      0.486 r
  U7889/Y (NAND2X2MTR)                                   0.072      0.558 f
  U6687/Y (INVX2MTR)                                     0.062      0.619 r
  U8294/Y (NAND3X2MTR)                                   0.090      0.709 f
  U1342/Y (AND2X8MTR)                                    0.102      0.811 f
  U1340/Y (AOI21X8MTR)                                   0.083      0.894 r
  U9652/Y (OAI21X6MTR)                                   0.070      0.964 f
  U195/Y (XNOR2X1MTR)                                    0.114      1.078 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.196 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.254 f
  U7187/Y (MXI2X2MTR)                                    0.107      1.361 r
  U15297/Y (OAI22X2MTR)                                  0.068      1.430 f
  U0_BANK_TOP/vACC_1_reg_4__0_/D (DFFRHQX2MTR)           0.000      1.430 f
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.130      0.130 r
  U9280/Y (INVX8MTR)                                     0.042      0.171 f
  U3617/Y (NAND2X2MTR)                                   0.065      0.236 r
  U14446/Y (OAI22X1MTR)                                  0.077      0.313 f
  U5273/Y (NOR2X1MTR)                                    0.070      0.384 r
  U2256/Y (AND2X2MTR)                                    0.102      0.486 r
  U7889/Y (NAND2X2MTR)                                   0.072      0.558 f
  U6687/Y (INVX2MTR)                                     0.062      0.619 r
  U8294/Y (NAND3X2MTR)                                   0.090      0.709 f
  U1342/Y (AND2X8MTR)                                    0.102      0.811 f
  U1340/Y (AOI21X8MTR)                                   0.083      0.894 r
  U9652/Y (OAI21X6MTR)                                   0.070      0.964 f
  U195/Y (XNOR2X1MTR)                                    0.114      1.078 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.196 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.254 f
  U7187/Y (MXI2X2MTR)                                    0.107      1.361 r
  U11512/Y (OAI22X2MTR)                                  0.068      1.430 f
  U0_BANK_TOP/vACC_0_reg_4__0_/D (DFFRHQX2MTR)           0.000      1.430 f
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U773/Y (INVX4MTR)                                      0.043      0.343 r
  U3488/Y (CLKNAND2X4MTR)                                0.044      0.387 f
  U2017/Y (NOR2X2MTR)                                    0.095      0.482 r
  U987/Y (OAI21X4MTR)                                    0.076      0.558 f
  U986/Y (AOI21X4MTR)                                    0.100      0.658 r
  U12294/Y (OAI21X2MTR)                                  0.070      0.728 f
  U2015/Y (XNOR2X2MTR)                                   0.081      0.809 f
  U1763/Y (NOR2BX8MTR)                                   0.085      0.894 f
  U2016/Y (INVX4MTR)                                     0.030      0.924 r
  U11869/Y (NAND2X2MTR)                                  0.057      0.981 f
  U8106/Y (AOI21X4MTR)                                   0.107      1.088 r
  U4868/Y (XOR2X2MTR)                                    0.094      1.182 r
  U11716/Y (NAND3BX2MTR)                                 0.086      1.267 f
  U1100/Y (NAND3BX4MTR)                                  0.110      1.377 f
  U11513/Y (NAND2X2MTR)                                  0.043      1.420 r
  U11442/Y (INVX2MTR)                                    0.029      1.449 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.449 f
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U7620/Y (CLKNAND2X4MTR)                                0.069      1.006 f
  U7205/Y (AOI21X2MTR)                                   0.083      1.090 r
  U2739/Y (XNOR2X1MTR)                                   0.085      1.175 r
  U7600/Y (NOR2X2MTR)                                    0.057      1.232 f
  U1670/Y (NOR2X4MTR)                                    0.083      1.315 r
  U11476/Y (BUFX4MTR)                                    0.089      1.404 r
  U15889/Y (OAI22X2MTR)                                  0.043      1.447 f
  U0_BANK_TOP/vACC_0_reg_0__12_/D (DFFRHQX4MTR)          0.000      1.447 f
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U2192/Y (CLKNAND2X4MTR)                                0.051      1.023 r
  U1569/Y (CLKNAND2X4MTR)                                0.053      1.076 f
  U2743/Y (CLKNAND2X8MTR)                                0.055      1.131 r
  U2724/Y (CLKNAND2X12MTR)                               0.060      1.191 f
  U2106/Y (BUFX8MTR)                                     0.088      1.279 f
  U118/Y (NAND2X2MTR)                                    0.046      1.325 r
  U10266/Y (INVX2MTR)                                    0.040      1.365 f
  U17461/Y (OAI22X2MTR)                                  0.053      1.418 r
  U0_BANK_TOP/vACC_0_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_26_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U10285/Y (XNOR2X2MTR)                                  0.103      1.363 f
  U15234/Y (NOR2X1MTR)                                   0.064      1.428 r
  PIM_result_reg_26_/D (DFFRHQX4MTR)                     0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_26_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_154_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U10285/Y (XNOR2X2MTR)                                  0.103      1.363 f
  U15233/Y (NOR2X1MTR)                                   0.064      1.428 r
  PIM_result_reg_154_/D (DFFRHQX4MTR)                    0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_154_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_282_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U10285/Y (XNOR2X2MTR)                                  0.103      1.363 f
  U15232/Y (NOR2X1MTR)                                   0.064      1.428 r
  PIM_result_reg_282_/D (DFFRHQX4MTR)                    0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_282_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_410_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U5881/Y (NOR2X2MTR)                                    0.071      1.140 r
  U10323/Y (NOR2X4MTR)                                   0.045      1.185 f
  U156/Y (BUFX4MTR)                                      0.076      1.261 f
  U10285/Y (XNOR2X2MTR)                                  0.103      1.363 f
  U15231/Y (NOR2X1MTR)                                   0.064      1.428 r
  PIM_result_reg_410_/D (DFFRHQX4MTR)                    0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_410_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U8703/Y (AOI21X2MTR)                                   0.097      1.084 r
  U1637/Y (XNOR2X2MTR)                                   0.082      1.166 r
  U8664/Y (NAND2X2MTR)                                   0.069      1.236 f
  U9382/Y (NAND3X4MTR)                                   0.073      1.308 r
  U19211/Y (OAI2B2X2MTR)                                 0.110      1.418 r
  U0_BANK_TOP/vACC_2_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U1576/Y (AOI21X4MTR)                                   0.061      1.060 f
  U6408/Y (XNOR2X1MTR)                                   0.110      1.169 f
  U2056/Y (OAI211X8MTR)                                  0.123      1.292 r
  U18856/Y (OAI2B2X2MTR)                                 0.121      1.414 r
  U0_BANK_TOP/vACC_2_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U617/Y (CLKNAND2X4MTR)                                 0.058      0.735 f
  U5505/Y (INVX2MTR)                                     0.046      0.781 r
  U4425/Y (NOR2X2MTR)                                    0.030      0.812 f
  U4371/Y (NAND2X2MTR)                                   0.036      0.848 r
  U5917/Y (NAND3X4MTR)                                   0.063      0.911 f
  U5392/Y (CLKNAND2X4MTR)                                0.052      0.964 r
  U4305/Y (NAND2X6MTR)                                   0.063      1.026 f
  U1869/Y (AOI21X4MTR)                                   0.082      1.108 r
  U2418/Y (XNOR2X2MTR)                                   0.075      1.183 r
  U183/Y (NAND2X2MTR)                                    0.066      1.249 f
  U9370/Y (NAND3X4MTR)                                   0.062      1.311 r
  U18879/Y (OAI2B2X2MTR)                                 0.108      1.420 r
  U0_BANK_TOP/vACC_0_reg_5__14_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5336/Y (CLKNAND2X4MTR)                                0.077      1.342 f
  U17348/Y (OAI22X2MTR)                                  0.077      1.420 r
  U0_BANK_TOP/vACC_3_reg_1__9_/D (DFFRHQX4MTR)           0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5336/Y (CLKNAND2X4MTR)                                0.077      1.342 f
  U17349/Y (OAI22X2MTR)                                  0.077      1.420 r
  U0_BANK_TOP/vACC_3_reg_1__13_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5336/Y (CLKNAND2X4MTR)                                0.077      1.342 f
  U17344/Y (OAI22X2MTR)                                  0.077      1.420 r
  U0_BANK_TOP/vACC_3_reg_1__12_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U6851/Y (NOR2X1MTR)                                    0.052      0.993 f
  U1452/Y (NAND2X2MTR)                                   0.038      1.031 r
  U9458/Y (NAND3X2MTR)                                   0.072      1.103 f
  U9453/Y (XNOR2X2MTR)                                   0.090      1.192 f
  U9353/Y (OAI211X4MTR)                                  0.102      1.294 r
  U4806/Y (INVX2MTR)                                     0.064      1.359 f
  U9300/Y (OAI22X2MTR)                                   0.061      1.420 r
  U0_BANK_TOP/vACC_3_reg_6__14_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U8703/Y (AOI21X2MTR)                                   0.097      1.084 r
  U1637/Y (XNOR2X2MTR)                                   0.082      1.166 r
  U8664/Y (NAND2X2MTR)                                   0.069      1.236 f
  U9382/Y (NAND3X4MTR)                                   0.073      1.308 r
  U19216/Y (OAI2B2X2MTR)                                 0.110      1.418 r
  U0_BANK_TOP/vACC_0_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U8703/Y (AOI21X2MTR)                                   0.097      1.084 r
  U1637/Y (XNOR2X2MTR)                                   0.082      1.166 r
  U8664/Y (NAND2X2MTR)                                   0.069      1.236 f
  U9382/Y (NAND3X4MTR)                                   0.073      1.308 r
  U19214/Y (OAI2B2X2MTR)                                 0.110      1.418 r
  U0_BANK_TOP/vACC_3_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U8703/Y (AOI21X2MTR)                                   0.097      1.084 r
  U1637/Y (XNOR2X2MTR)                                   0.082      1.166 r
  U8664/Y (NAND2X2MTR)                                   0.069      1.236 f
  U9382/Y (NAND3X4MTR)                                   0.073      1.308 r
  U19213/Y (OAI2B2X2MTR)                                 0.110      1.418 r
  U0_BANK_TOP/vACC_1_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.033


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U11730/Y (NAND2X2MTR)                                  0.048      1.045 r
  U1781/Y (OAI2BB1X4MTR)                                 0.087      1.132 r
  U1650/Y (XNOR2X2MTR)                                   0.076      1.208 r
  U1649/Y (CLKNAND2X4MTR)                                0.057      1.265 f
  U10313/Y (NAND3X2MTR)                                  0.051      1.316 r
  U4816/Y (INVX2MTR)                                     0.047      1.363 f
  U9329/Y (OAI22X2MTR)                                   0.055      1.419 r
  U0_BANK_TOP/vACC_2_reg_7__14_/D (DFFRHQX4MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1008/Y (INVX8MTR)                                     0.046      0.310 f
  U7121/Y (INVX6MTR)                                     0.056      0.365 r
  U1048/Y (CLKNAND2X4MTR)                                0.043      0.409 f
  U5163/Y (NAND2BX2MTR)                                  0.111      0.519 f
  U1905/Y (INVX4MTR)                                     0.054      0.573 r
  U1903/Y (OAI21X6MTR)                                   0.051      0.625 f
  U1902/Y (AOI21X8MTR)                                   0.067      0.692 r
  U9780/Y (OAI21X2MTR)                                   0.063      0.755 f
  U10645/Y (XNOR2X2MTR)                                  0.080      0.835 f
  U10601/Y (NOR2X4MTR)                                   0.081      0.916 r
  U4349/Y (XNOR2X1MTR)                                   0.107      1.023 r
  U3771/Y (INVX2MTR)                                     0.051      1.074 f
  U11752/Y (MXI2X2MTR)                                   0.080      1.153 r
  U9479/Y (NAND2X2MTR)                                   0.069      1.222 f
  U9436/Y (NOR2X1MTR)                                    0.060      1.282 r
  U10302/Y (NAND3X2MTR)                                  0.074      1.356 f
  U1558/Y (NOR2X4MTR)                                    0.067      1.422 r
  U2655/Y (NOR2X2MTR)                                    0.033      1.455 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.455 f
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3212/Y (NAND2X2MTR)                                   0.068      0.712 r
  U3174/Y (INVX3MTR)                                     0.041      0.753 f
  U8843/Y (NOR2X4MTR)                                    0.068      0.820 r
  U5406/Y (NAND2X2MTR)                                   0.062      0.882 f
  U4341/Y (INVX2MTR)                                     0.048      0.930 r
  U5392/Y (CLKNAND2X4MTR)                                0.054      0.985 f
  U4305/Y (NAND2X6MTR)                                   0.058      1.043 r
  U1730/Y (CLKNAND2X4MTR)                                0.046      1.089 f
  U4832/Y (OAI211X2MTR)                                  0.105      1.194 r
  U1729/Y (NAND3X4MTR)                                   0.119      1.314 f
  U11530/Y (OAI2B2X2MTR)                                 0.130      1.443 f
  U0_BANK_TOP/vACC_1_reg_5__10_/D (DFFRHQX4MTR)          0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U7184/Y (INVX2MTR)                                     0.054      1.244 r
  U10256/Y (NOR2BX4MTR)                                  0.037      1.280 f
  U1539/Y (INVX4MTR)                                     0.028      1.309 r
  U5322/Y (NAND2X2MTR)                                   0.049      1.358 f
  U19437/Y (OAI22X2MTR)                                  0.061      1.419 r
  U0_BANK_TOP/vACC_1_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U937/Y (INVX10MTR)                                     0.036      0.296 f
  U2204/Y (INVX12MTR)                                    0.039      0.335 r
  U902/Y (INVX12MTR)                                     0.029      0.365 f
  U1802/Y (AOI21X6MTR)                                   0.061      0.425 r
  U12450/Y (OAI211X4MTR)                                 0.080      0.505 f
  U4001/Y (NAND2X2MTR)                                   0.055      0.560 r
  U5625/Y (CLKNAND2X4MTR)                                0.071      0.631 f
  U3914/Y (NOR2X3MTR)                                    0.103      0.735 r
  U4455/Y (OAI21X4MTR)                                   0.080      0.815 f
  U1957/Y (AOI21X8MTR)                                   0.088      0.902 r
  U311/Y (AOI2BB1X2MTR)                                  0.120      1.023 r
  U1290/Y (OAI21X4MTR)                                   0.050      1.073 f
  U1675/Y (XNOR2X2MTR)                                   0.069      1.142 f
  U8727/Y (NAND2BX2MTR)                                  0.048      1.190 r
  U1674/Y (OAI21X3MTR)                                   0.054      1.244 f
  U15876/Y (AOI2BB1X2MTR)                                0.104      1.348 r
  U2648/Y (OAI22X1MTR)                                   0.077      1.425 f
  U0_BANK_TOP/vACC_2_reg_3__12_/D (DFFRQX4MTR)           0.000      1.425 f
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__12_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_145_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U3750/Y (NOR2X2MTR)                                    0.122      1.079 r
  U4860/Y (INVX2MTR)                                     0.061      1.140 f
  U10409/Y (NOR2X1MTR)                                   0.057      1.198 r
  U8024/Y (NAND4BBX2MTR)                                 0.085      1.282 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.333 f
  U11450/Y (NOR2X1MTR)                                   0.049      1.382 r
  PIM_result_reg_145_/D (DFFRQX2MTR)                     0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_145_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_273_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U3750/Y (NOR2X2MTR)                                    0.122      1.079 r
  U4860/Y (INVX2MTR)                                     0.061      1.140 f
  U10409/Y (NOR2X1MTR)                                   0.057      1.198 r
  U8024/Y (NAND4BBX2MTR)                                 0.085      1.282 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.333 f
  U15635/Y (NOR2X1MTR)                                   0.049      1.382 r
  PIM_result_reg_273_/D (DFFRQX2MTR)                     0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_273_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_401_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U3750/Y (NOR2X2MTR)                                    0.122      1.079 r
  U4860/Y (INVX2MTR)                                     0.061      1.140 f
  U10409/Y (NOR2X1MTR)                                   0.057      1.198 r
  U8024/Y (NAND4BBX2MTR)                                 0.085      1.282 r
  U9346/Y (NOR2X2MTR)                                    0.050      1.333 f
  U11448/Y (NOR2X1MTR)                                   0.049      1.382 r
  PIM_result_reg_401_/D (DFFRQX2MTR)                     0.000      1.382 r
  data arrival time                                                 1.382

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_401_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.382
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3230/Y (NOR2X3MTR)                                    0.099      0.743 r
  U1742/Y (OAI21X4MTR)                                   0.083      0.826 f
  U1741/Y (AOI21X8MTR)                                   0.080      0.906 r
  U11844/Y (OAI21X6MTR)                                  0.070      0.976 f
  U11830/Y (XNOR2X1MTR)                                  0.081      1.057 f
  U13007/Y (AO2B2X4MTR)                                  0.149      1.207 f
  U13011/Y (NOR2X4MTR)                                   0.061      1.268 r
  U9352/Y (NAND2X2MTR)                                   0.059      1.327 f
  U8009/Y (INVX2MTR)                                     0.055      1.382 r
  U17200/Y (OAI22X2MTR)                                  0.048      1.430 f
  U0_BANK_TOP/vACC_1_reg_5__8_/D (DFFRHQX2MTR)           0.000      1.430 f
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_30_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U10854/Y (NAND2X2MTR)                                  0.029      0.490 r
  U7379/Y (CLKAND2X2MTR)                                 0.091      0.581 r
  U7748/Y (NAND2X2MTR)                                   0.049      0.630 f
  U3106/Y (INVX2MTR)                                     0.058      0.688 r
  U8871/Y (AND2X4MTR)                                    0.104      0.792 r
  U8178/Y (NAND2X2MTR)                                   0.041      0.833 f
  U4911/Y (INVX2MTR)                                     0.051      0.884 r
  U8124/Y (NAND3X4MTR)                                   0.074      0.957 f
  U10493/Y (OR3X4MTR)                                    0.111      1.069 f
  U3739/Y (OR2X2MTR)                                     0.099      1.167 f
  U2751/Y (NAND3X2MTR)                                   0.060      1.228 r
  U9420/Y (NAND2X2MTR)                                   0.057      1.284 f
  U138/Y (NAND3X2MTR)                                    0.054      1.338 r
  U3669/Y (AND2X2MTR)                                    0.094      1.433 r
  PIM_result_reg_30_/D (DFFRHQX4MTR)                     0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_30_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U2149/Y (BUFX8MTR)                                     0.080      0.201 f
  U6778/Y (NAND2X3MTR)                                   0.055      0.256 r
  U8561/Y (OAI22X2MTR)                                   0.073      0.329 f
  U7124/Y (AOI2BB1X1MTR)                                 0.068      0.398 r
  U9164/Y (NAND3X2MTR)                                   0.073      0.471 f
  U8412/Y (NOR2X2MTR)                                    0.075      0.546 r
  U3998/Y (CLKNAND2X4MTR)                                0.061      0.607 f
  U3943/Y (INVX2MTR)                                     0.041      0.648 r
  U5064/Y (NAND2X2MTR)                                   0.042      0.690 f
  U4444/Y (INVX2MTR)                                     0.057      0.747 r
  U1458/Y (AOI21X4MTR)                                   0.061      0.808 f
  U4342/Y (NOR2X2MTR)                                    0.091      0.899 r
  U2461/Y (NOR2X6MTR)                                    0.050      0.949 f
  U2460/Y (OAI2B1X4MTR)                                  0.072      1.021 r
  U9502/Y (NAND2X2MTR)                                   0.050      1.072 f
  U9454/Y (NAND2X2MTR)                                   0.039      1.111 r
  U9446/Y (NOR2X2MTR)                                    0.030      1.141 f
  U9411/Y (OAI2B1X2MTR)                                  0.035      1.176 r
  U1865/Y (CLKNAND2X4MTR)                                0.057      1.232 f
  U1864/Y (NOR2X6MTR)                                    0.066      1.298 r
  U15933/Y (BUFX4MTR)                                    0.083      1.382 r
  U2630/Y (OAI2BB2X1MTR)                                 0.062      1.444 f
  U0_BANK_TOP/vACC_2_reg_6__9_/D (DFFRHQX4MTR)           0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U11730/Y (NAND2X2MTR)                                  0.048      1.045 r
  U1781/Y (OAI2BB1X4MTR)                                 0.087      1.132 r
  U1650/Y (XNOR2X2MTR)                                   0.076      1.208 r
  U1649/Y (CLKNAND2X4MTR)                                0.057      1.265 f
  U10313/Y (NAND3X2MTR)                                  0.051      1.316 r
  U4816/Y (INVX2MTR)                                     0.047      1.363 f
  U17366/Y (OAI22X2MTR)                                  0.055      1.419 r
  U0_BANK_TOP/vACC_3_reg_7__14_/D (DFFRHQX4MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U11730/Y (NAND2X2MTR)                                  0.048      1.045 r
  U1781/Y (OAI2BB1X4MTR)                                 0.087      1.132 r
  U1650/Y (XNOR2X2MTR)                                   0.076      1.208 r
  U1649/Y (CLKNAND2X4MTR)                                0.057      1.265 f
  U10313/Y (NAND3X2MTR)                                  0.051      1.316 r
  U4816/Y (INVX2MTR)                                     0.047      1.363 f
  U9328/Y (OAI22X2MTR)                                   0.055      1.419 r
  U0_BANK_TOP/vACC_0_reg_7__14_/D (DFFRHQX4MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U13222/Y (CLKNAND2X16MTR)                              0.089      0.273 f
  U1012/Y (INVX8MTR)                                     0.063      0.337 r
  U1050/Y (INVX8MTR)                                     0.042      0.378 f
  U2115/Y (INVX4MTR)                                     0.041      0.420 r
  U4125/Y (INVX1MTR)                                     0.078      0.498 f
  U10035/Y (NAND2X2MTR)                                  0.062      0.560 r
  U7878/Y (NOR2X1MTR)                                    0.060      0.620 f
  U15041/Y (NOR2X1MTR)                                   0.080      0.700 r
  U9755/Y (OAI2BB1X2MTR)                                 0.111      0.811 r
  U1127/Y (INVX3MTR)                                     0.027      0.839 f
  U2357/Y (XNOR2X2MTR)                                   0.057      0.896 r
  U1131/Y (CLKNAND2X4MTR)                                0.057      0.953 f
  U7246/Y (INVX2MTR)                                     0.056      1.009 r
  U1130/Y (CLKNAND2X4MTR)                                0.042      1.051 f
  U2780/Y (NAND2X1MTR)                                   0.039      1.090 r
  U11693/Y (XNOR2X2MTR)                                  0.106      1.196 r
  U11637/Y (AND3X4MTR)                                   0.112      1.309 r
  U10348/Y (NAND3X4MTR)                                  0.055      1.364 f
  U1134/Y (NOR2X4MTR)                                    0.060      1.423 r
  U11486/Y (NOR2X2MTR)                                   0.032      1.455 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.455 f
  data arrival time                                                 1.455

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.092      1.423
  data required time                                                1.423
  --------------------------------------------------------------------------
  data required time                                                1.423
  data arrival time                                                -1.455
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U1951/Y (CLKNAND2X4MTR)                                0.050      1.249 f
  U7180/Y (XNOR2X2MTR)                                   0.095      1.344 f
  U13234/Y (OAI22X2MTR)                                  0.072      1.416 r
  U0_BANK_TOP/vACC_1_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U834/Y (BUFX6MTR)                                      0.091      0.458 f
  U7464/Y (INVX4MTR)                                     0.050      0.508 r
  U8392/Y (NAND2X2MTR)                                   0.045      0.553 f
  U7761/Y (NAND2X2MTR)                                   0.037      0.590 r
  U7749/Y (INVX2MTR)                                     0.026      0.616 f
  U3887/Y (AND2X4MTR)                                    0.083      0.699 f
  U7700/Y (INVX4MTR)                                     0.051      0.749 r
  U564/Y (NOR2X1MTR)                                     0.043      0.792 f
  U8823/Y (NAND2X2MTR)                                   0.042      0.834 r
  U7641/Y (INVX2MTR)                                     0.033      0.867 f
  U2841/Y (NAND2X2MTR)                                   0.057      0.924 r
  U380/Y (INVX4MTR)                                      0.046      0.970 f
  U8713/Y (NOR2X2MTR)                                    0.055      1.025 r
  U9409/Y (NAND3X2MTR)                                   0.073      1.098 f
  U10323/Y (NOR2X4MTR)                                   0.066      1.164 r
  U4821/Y (OAI2B1X2MTR)                                  0.064      1.229 f
  U7580/Y (NAND2X2MTR)                                   0.043      1.272 r
  U138/Y (NAND3X2MTR)                                    0.078      1.350 f
  U9294/Y (INVX2MTR)                                     0.060      1.410 r
  U16161/Y (NOR2X1MTR)                                   0.039      1.449 f
  PIM_result_reg_158_/D (DFFRHQX4MTR)                    0.000      1.449 f
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_158_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_286_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U834/Y (BUFX6MTR)                                      0.091      0.458 f
  U7464/Y (INVX4MTR)                                     0.050      0.508 r
  U8392/Y (NAND2X2MTR)                                   0.045      0.553 f
  U7761/Y (NAND2X2MTR)                                   0.037      0.590 r
  U7749/Y (INVX2MTR)                                     0.026      0.616 f
  U3887/Y (AND2X4MTR)                                    0.083      0.699 f
  U7700/Y (INVX4MTR)                                     0.051      0.749 r
  U564/Y (NOR2X1MTR)                                     0.043      0.792 f
  U8823/Y (NAND2X2MTR)                                   0.042      0.834 r
  U7641/Y (INVX2MTR)                                     0.033      0.867 f
  U2841/Y (NAND2X2MTR)                                   0.057      0.924 r
  U380/Y (INVX4MTR)                                      0.046      0.970 f
  U8713/Y (NOR2X2MTR)                                    0.055      1.025 r
  U9409/Y (NAND3X2MTR)                                   0.073      1.098 f
  U10323/Y (NOR2X4MTR)                                   0.066      1.164 r
  U4821/Y (OAI2B1X2MTR)                                  0.064      1.229 f
  U7580/Y (NAND2X2MTR)                                   0.043      1.272 r
  U138/Y (NAND3X2MTR)                                    0.078      1.350 f
  U9294/Y (INVX2MTR)                                     0.060      1.410 r
  U16160/Y (NOR2X1MTR)                                   0.039      1.449 f
  PIM_result_reg_286_/D (DFFRHQX4MTR)                    0.000      1.449 f
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_286_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_414_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U834/Y (BUFX6MTR)                                      0.091      0.458 f
  U7464/Y (INVX4MTR)                                     0.050      0.508 r
  U8392/Y (NAND2X2MTR)                                   0.045      0.553 f
  U7761/Y (NAND2X2MTR)                                   0.037      0.590 r
  U7749/Y (INVX2MTR)                                     0.026      0.616 f
  U3887/Y (AND2X4MTR)                                    0.083      0.699 f
  U7700/Y (INVX4MTR)                                     0.051      0.749 r
  U564/Y (NOR2X1MTR)                                     0.043      0.792 f
  U8823/Y (NAND2X2MTR)                                   0.042      0.834 r
  U7641/Y (INVX2MTR)                                     0.033      0.867 f
  U2841/Y (NAND2X2MTR)                                   0.057      0.924 r
  U380/Y (INVX4MTR)                                      0.046      0.970 f
  U8713/Y (NOR2X2MTR)                                    0.055      1.025 r
  U9409/Y (NAND3X2MTR)                                   0.073      1.098 f
  U10323/Y (NOR2X4MTR)                                   0.066      1.164 r
  U4821/Y (OAI2B1X2MTR)                                  0.064      1.229 f
  U7580/Y (NAND2X2MTR)                                   0.043      1.272 r
  U138/Y (NAND3X2MTR)                                    0.078      1.350 f
  U9294/Y (INVX2MTR)                                     0.060      1.410 r
  U16162/Y (NOR2X1MTR)                                   0.039      1.449 f
  PIM_result_reg_414_/D (DFFRHQX4MTR)                    0.000      1.449 f
  data arrival time                                                 1.449

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_414_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.449
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U7585/Y (NAND2X2MTR)                                   0.056      1.254 f
  U9361/Y (XNOR2X2MTR)                                   0.093      1.347 f
  U10252/Y (OAI22X2MTR)                                  0.071      1.418 r
  U0_BANK_TOP/vACC_2_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U7585/Y (NAND2X2MTR)                                   0.056      1.254 f
  U9361/Y (XNOR2X2MTR)                                   0.093      1.347 f
  U11467/Y (OAI22X2MTR)                                  0.071      1.418 r
  U0_BANK_TOP/vACC_0_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.032


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U5895/Y (NAND2X2MTR)                                   0.080      1.081 f
  U5369/Y (INVX2MTR)                                     0.080      1.161 r
  U11613/Y (NAND2X2MTR)                                  0.049      1.210 f
  U7197/Y (OAI21X1MTR)                                   0.036      1.246 r
  U11491/Y (NAND3BX2MTR)                                 0.091      1.337 r
  U2692/Y (NOR2BX4MTR)                                   0.042      1.378 f
  U11394/Y (NOR2X1MTR)                                   0.049      1.428 r
  PIM_result_reg_21_/D (DFFRHQX4MTR)                     0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_21_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_277_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U5895/Y (NAND2X2MTR)                                   0.080      1.081 f
  U5369/Y (INVX2MTR)                                     0.080      1.161 r
  U11613/Y (NAND2X2MTR)                                  0.049      1.210 f
  U7197/Y (OAI21X1MTR)                                   0.036      1.246 r
  U11491/Y (NAND3BX2MTR)                                 0.091      1.337 r
  U2692/Y (NOR2BX4MTR)                                   0.042      1.378 f
  U11400/Y (NOR2X1MTR)                                   0.049      1.428 r
  PIM_result_reg_277_/D (DFFRHQX4MTR)                    0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_277_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_405_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U5895/Y (NAND2X2MTR)                                   0.080      1.081 f
  U5369/Y (INVX2MTR)                                     0.080      1.161 r
  U11613/Y (NAND2X2MTR)                                  0.049      1.210 f
  U7197/Y (OAI21X1MTR)                                   0.036      1.246 r
  U11491/Y (NAND3BX2MTR)                                 0.091      1.337 r
  U2692/Y (NOR2BX4MTR)                                   0.042      1.378 f
  U11403/Y (NOR2X1MTR)                                   0.049      1.428 r
  PIM_result_reg_405_/D (DFFRHQX4MTR)                    0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_405_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U5895/Y (NAND2X2MTR)                                   0.080      1.081 f
  U5369/Y (INVX2MTR)                                     0.080      1.161 r
  U11613/Y (NAND2X2MTR)                                  0.049      1.210 f
  U7197/Y (OAI21X1MTR)                                   0.036      1.246 r
  U11491/Y (NAND3BX2MTR)                                 0.091      1.337 r
  U2692/Y (NOR2BX4MTR)                                   0.042      1.378 f
  U11398/Y (NOR2X1MTR)                                   0.049      1.428 r
  PIM_result_reg_149_/D (DFFRHQX4MTR)                    0.000      1.428 r
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_149_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U9416/Y (NAND2X2MTR)                                   0.054      1.282 r
  U10317/Y (NAND2X2MTR)                                  0.051      1.333 f
  U2445/Y (CLKNAND2X4MTR)                                0.048      1.381 r
  U13275/Y (OAI22X2MTR)                                  0.046      1.427 f
  U0_BANK_TOP/vACC_0_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.130      0.130 r
  U9280/Y (INVX8MTR)                                     0.042      0.171 f
  U3617/Y (NAND2X2MTR)                                   0.065      0.236 r
  U14446/Y (OAI22X1MTR)                                  0.077      0.313 f
  U5273/Y (NOR2X1MTR)                                    0.070      0.384 r
  U2256/Y (AND2X2MTR)                                    0.102      0.486 r
  U7889/Y (NAND2X2MTR)                                   0.072      0.558 f
  U6687/Y (INVX2MTR)                                     0.062      0.619 r
  U8294/Y (NAND3X2MTR)                                   0.090      0.709 f
  U1342/Y (AND2X8MTR)                                    0.102      0.811 f
  U1340/Y (AOI21X8MTR)                                   0.083      0.894 r
  U9652/Y (OAI21X6MTR)                                   0.070      0.964 f
  U195/Y (XNOR2X1MTR)                                    0.114      1.078 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.196 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.254 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.346 r
  U3695/Y (OAI22X1MTR)                                   0.077      1.424 f
  U0_BANK_TOP/vACC_1_reg_4__8_/D (DFFRQX4MTR)            0.000      1.424 f
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12947/Y (NAND3X12MTR)                                 0.095      0.246 f
  U926/Y (BUFX16MTR)                                     0.092      0.338 f
  U838/Y (BUFX6MTR)                                      0.071      0.409 f
  U4167/Y (NOR2BX2MTR)                                   0.061      0.470 r
  U6739/Y (NOR2X2MTR)                                    0.035      0.505 f
  U5722/Y (OAI211X2MTR)                                  0.050      0.555 r
  U5718/Y (NOR2BX4MTR)                                   0.128      0.682 r
  U5663/Y (OR2X2MTR)                                     0.103      0.785 r
  U5091/Y (INVX2MTR)                                     0.036      0.821 f
  U6972/Y (NOR2X2MTR)                                    0.067      0.888 r
  U4996/Y (NAND2X2MTR)                                   0.058      0.946 f
  U5912/Y (NOR2X1MTR)                                    0.069      1.015 r
  U8066/Y (NAND2X2MTR)                                   0.060      1.075 f
  U9452/Y (CLKNAND2X4MTR)                                0.060      1.135 r
  U10335/Y (NAND2X2MTR)                                  0.043      1.178 f
  U4819/Y (NAND2BX2MTR)                                  0.116      1.294 f
  U1614/Y (OAI21X6MTR)                                   0.095      1.389 r
  U9295/Y (OAI22X2MTR)                                   0.056      1.444 f
  U0_BANK_TOP/vACC_3_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12947/Y (NAND3X12MTR)                                 0.095      0.246 f
  U926/Y (BUFX16MTR)                                     0.092      0.338 f
  U838/Y (BUFX6MTR)                                      0.071      0.409 f
  U4167/Y (NOR2BX2MTR)                                   0.061      0.470 r
  U6739/Y (NOR2X2MTR)                                    0.035      0.505 f
  U5722/Y (OAI211X2MTR)                                  0.050      0.555 r
  U5718/Y (NOR2BX4MTR)                                   0.128      0.682 r
  U5663/Y (OR2X2MTR)                                     0.103      0.785 r
  U5091/Y (INVX2MTR)                                     0.036      0.821 f
  U6972/Y (NOR2X2MTR)                                    0.067      0.888 r
  U4996/Y (NAND2X2MTR)                                   0.058      0.946 f
  U5912/Y (NOR2X1MTR)                                    0.069      1.015 r
  U8066/Y (NAND2X2MTR)                                   0.060      1.075 f
  U9452/Y (CLKNAND2X4MTR)                                0.060      1.135 r
  U10335/Y (NAND2X2MTR)                                  0.043      1.178 f
  U4819/Y (NAND2BX2MTR)                                  0.116      1.294 f
  U1614/Y (OAI21X6MTR)                                   0.095      1.389 r
  U9298/Y (OAI22X2MTR)                                   0.056      1.444 f
  U0_BANK_TOP/vACC_2_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U184/Y (NAND2X3MTR)                                    0.052      1.250 f
  U4813/Y (NAND2X2MTR)                                   0.062      1.313 r
  U10232/Y (NAND2X2MTR)                                  0.049      1.362 f
  U11413/Y (OAI22X2MTR)                                  0.057      1.418 r
  U0_BANK_TOP/vACC_3_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5336/Y (CLKNAND2X4MTR)                                0.077      1.342 f
  U2632/Y (OAI22X1MTR)                                   0.077      1.420 r
  U0_BANK_TOP/vACC_3_reg_1__14_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5336/Y (CLKNAND2X4MTR)                                0.077      1.342 f
  U2653/Y (OAI22X1MTR)                                   0.077      1.420 r
  U0_BANK_TOP/vACC_3_reg_1__15_/D (DFFRHQX4MTR)          0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.130      0.130 r
  U9280/Y (INVX8MTR)                                     0.042      0.171 f
  U3617/Y (NAND2X2MTR)                                   0.065      0.236 r
  U14446/Y (OAI22X1MTR)                                  0.077      0.313 f
  U5273/Y (NOR2X1MTR)                                    0.070      0.384 r
  U2256/Y (AND2X2MTR)                                    0.102      0.486 r
  U7889/Y (NAND2X2MTR)                                   0.072      0.558 f
  U6687/Y (INVX2MTR)                                     0.062      0.619 r
  U8294/Y (NAND3X2MTR)                                   0.090      0.709 f
  U1342/Y (AND2X8MTR)                                    0.102      0.811 f
  U1340/Y (AOI21X8MTR)                                   0.083      0.894 r
  U9652/Y (OAI21X6MTR)                                   0.070      0.964 f
  U388/Y (CLKNAND2X4MTR)                                 0.058      1.022 r
  U4871/Y (CLKNAND2X8MTR)                                0.063      1.085 f
  U272/Y (NAND2X6MTR)                                    0.048      1.133 r
  U232/Y (INVX6MTR)                                      0.055      1.188 f
  U8673/Y (NOR2BX4MTR)                                   0.097      1.285 r
  U8659/Y (NOR2X1MTR)                                    0.056      1.341 f
  U10243/Y (NAND2X2MTR)                                  0.041      1.382 r
  U11407/Y (OAI211X2MTR)                                 0.061      1.443 f
  U0_BANK_TOP/vACC_0_reg_4__1_/D (DFFRHQX4MTR)           0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U7620/Y (CLKNAND2X4MTR)                                0.069      1.006 f
  U7205/Y (AOI21X2MTR)                                   0.083      1.090 r
  U2739/Y (XNOR2X1MTR)                                   0.085      1.175 r
  U7600/Y (NOR2X2MTR)                                    0.057      1.232 f
  U1670/Y (NOR2X4MTR)                                    0.083      1.315 r
  U11476/Y (BUFX4MTR)                                    0.089      1.404 r
  U17159/Y (OAI22X2MTR)                                  0.043      1.447 f
  U0_BANK_TOP/vACC_1_reg_0__12_/D (DFFRHQX4MTR)          0.000      1.447 f
  data arrival time                                                 1.447

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U4828/Y (INVX1MTR)                                     0.064      1.292 r
  U2425/Y (AOI21X4MTR)                                   0.062      1.355 f
  U17248/Y (OAI22X2MTR)                                  0.061      1.416 r
  U0_BANK_TOP/vACC_0_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U4828/Y (INVX1MTR)                                     0.064      1.292 r
  U2425/Y (AOI21X4MTR)                                   0.062      1.355 f
  U15904/Y (OAI22X2MTR)                                  0.061      1.416 r
  U0_BANK_TOP/vACC_2_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U8059/Y (INVX2MTR)                                     0.037      1.257 f
  U8665/Y (XOR2X2MTR)                                    0.049      1.306 r
  U2693/Y (INVX2MTR)                                     0.063      1.369 f
  U15275/Y (NOR2X1MTR)                                   0.058      1.427 r
  PIM_result_reg_10_/D (DFFRHQX4MTR)                     0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_10_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_138_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U8059/Y (INVX2MTR)                                     0.037      1.257 f
  U8665/Y (XOR2X2MTR)                                    0.049      1.306 r
  U2693/Y (INVX2MTR)                                     0.063      1.369 f
  U8014/Y (NOR2X1MTR)                                    0.058      1.427 r
  PIM_result_reg_138_/D (DFFRHQX4MTR)                    0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_138_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_266_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U8059/Y (INVX2MTR)                                     0.037      1.257 f
  U8665/Y (XOR2X2MTR)                                    0.049      1.306 r
  U2693/Y (INVX2MTR)                                     0.063      1.369 f
  U11496/Y (NOR2X1MTR)                                   0.058      1.427 r
  PIM_result_reg_266_/D (DFFRHQX4MTR)                    0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_266_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_394_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U8059/Y (INVX2MTR)                                     0.037      1.257 f
  U8665/Y (XOR2X2MTR)                                    0.049      1.306 r
  U2693/Y (INVX2MTR)                                     0.063      1.369 f
  U15274/Y (NOR2X1MTR)                                   0.058      1.427 r
  PIM_result_reg_394_/D (DFFRHQX4MTR)                    0.000      1.427 r
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_394_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U4828/Y (INVX1MTR)                                     0.064      1.292 r
  U2425/Y (AOI21X4MTR)                                   0.062      1.355 f
  U15534/Y (OAI22X2MTR)                                  0.061      1.416 r
  U0_BANK_TOP/vACC_1_reg_5__20_/D (DFFRHQX2MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U12947/Y (NAND3X12MTR)                                 0.095      0.246 f
  U926/Y (BUFX16MTR)                                     0.092      0.338 f
  U838/Y (BUFX6MTR)                                      0.071      0.409 f
  U4167/Y (NOR2BX2MTR)                                   0.061      0.470 r
  U6739/Y (NOR2X2MTR)                                    0.035      0.505 f
  U5722/Y (OAI211X2MTR)                                  0.050      0.555 r
  U5718/Y (NOR2BX4MTR)                                   0.128      0.682 r
  U5663/Y (OR2X2MTR)                                     0.103      0.785 r
  U5091/Y (INVX2MTR)                                     0.036      0.821 f
  U6972/Y (NOR2X2MTR)                                    0.067      0.888 r
  U4996/Y (NAND2X2MTR)                                   0.058      0.946 f
  U5912/Y (NOR2X1MTR)                                    0.069      1.015 r
  U8066/Y (NAND2X2MTR)                                   0.060      1.075 f
  U9452/Y (CLKNAND2X4MTR)                                0.060      1.135 r
  U10335/Y (NAND2X2MTR)                                  0.043      1.178 f
  U4819/Y (NAND2BX2MTR)                                  0.116      1.294 f
  U1614/Y (OAI21X6MTR)                                   0.095      1.389 r
  U9291/Y (OAI22X2MTR)                                   0.056      1.444 f
  U0_BANK_TOP/vACC_1_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.444 f
  data arrival time                                                 1.444

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U6167/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3297/Y (INVX2MTR)                                     0.059      0.684 r
  U3216/Y (NAND2BX2MTR)                                  0.077      0.762 f
  U16215/Y (NAND2X2MTR)                                  0.065      0.826 r
  U16216/Y (INVX2MTR)                                    0.040      0.867 f
  U17414/Y (NAND2X2MTR)                                  0.041      0.907 r
  U7255/Y (INVX1MTR)                                     0.042      0.949 f
  U8797/Y (CLKAND2X2MTR)                                 0.083      1.032 f
  U1497/Y (AOI21X4MTR)                                   0.072      1.104 r
  U1680/Y (XNOR2X2MTR)                                   0.074      1.178 r
  U10310/Y (AOI22X2MTR)                                  0.086      1.265 f
  U10271/Y (NAND2X2MTR)                                  0.052      1.317 r
  U4243/Y (INVX2MTR)                                     0.045      1.362 f
  U16202/Y (OAI22X2MTR)                                  0.055      1.417 r
  U0_BANK_TOP/vACC_2_reg_0__15_/D (DFFRHQX4MTR)          0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U13222/Y (CLKNAND2X16MTR)                              0.089      0.273 f
  U1010/Y (BUFX8MTR)                                     0.094      0.367 f
  U7112/Y (BUFX4MTR)                                     0.076      0.443 f
  U11128/Y (NAND2X2MTR)                                  0.039      0.483 r
  U11063/Y (NOR2X2MTR)                                   0.040      0.523 f
  U15061/Y (NOR2X1MTR)                                   0.074      0.597 r
  U7029/Y (NAND2X1MTR)                                   0.070      0.668 f
  U7348/Y (OAI21X2MTR)                                   0.096      0.764 r
  U12116/Y (XNOR2X1MTR)                                  0.088      0.852 r
  U16638/Y (NOR2BX4MTR)                                  0.128      0.980 r
  U10605/Y (NAND2X2MTR)                                  0.072      1.052 f
  U9640/Y (INVX2MTR)                                     0.052      1.104 r
  U9585/Y (OR2X2MTR)                                     0.085      1.189 r
  U9530/Y (CLKNAND2X4MTR)                                0.046      1.235 f
  U8711/Y (OAI21X2MTR)                                   0.045      1.280 r
  U13521/Y (NAND3X2MTR)                                  0.081      1.361 f
  U4265/Y (INVX1MTR)                                     0.051      1.412 r
  U10305/Y (NOR2X2MTR)                                   0.032      1.443 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U2192/Y (CLKNAND2X4MTR)                                0.051      1.023 r
  U1569/Y (CLKNAND2X4MTR)                                0.053      1.076 f
  U2743/Y (CLKNAND2X8MTR)                                0.055      1.131 r
  U2724/Y (CLKNAND2X12MTR)                               0.060      1.191 f
  U2106/Y (BUFX8MTR)                                     0.088      1.279 f
  U118/Y (NAND2X2MTR)                                    0.046      1.325 r
  U10266/Y (INVX2MTR)                                    0.040      1.365 f
  U17459/Y (OAI22X2MTR)                                  0.053      1.418 r
  U0_BANK_TOP/vACC_3_reg_2__8_/D (DFFRHQX4MTR)           0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U1613/Y (CLKNAND2X4MTR)                                0.053      1.268 r
  U1612/Y (XNOR2X4MTR)                                   0.090      1.358 r
  U15851/Y (OAI22X2MTR)                                  0.069      1.427 f
  U0_BANK_TOP/vACC_3_reg_4__17_/D (DFFRHQX2MTR)          0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U1613/Y (CLKNAND2X4MTR)                                0.053      1.268 r
  U1612/Y (XNOR2X4MTR)                                   0.090      1.358 r
  U15853/Y (OAI22X2MTR)                                  0.069      1.427 f
  U0_BANK_TOP/vACC_2_reg_4__17_/D (DFFRHQX2MTR)          0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U2192/Y (CLKNAND2X4MTR)                                0.051      1.023 r
  U1569/Y (CLKNAND2X4MTR)                                0.053      1.076 f
  U2743/Y (CLKNAND2X8MTR)                                0.055      1.131 r
  U2724/Y (CLKNAND2X12MTR)                               0.060      1.191 f
  U2106/Y (BUFX8MTR)                                     0.088      1.279 f
  U118/Y (NAND2X2MTR)                                    0.046      1.325 r
  U10266/Y (INVX2MTR)                                    0.040      1.365 f
  U17490/Y (OAI22X2MTR)                                  0.053      1.418 r
  U0_BANK_TOP/vACC_1_reg_2__8_/D (DFFRHQX4MTR)           0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U6167/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3297/Y (INVX2MTR)                                     0.059      0.684 r
  U3216/Y (NAND2BX2MTR)                                  0.077      0.762 f
  U16215/Y (NAND2X2MTR)                                  0.065      0.826 r
  U16216/Y (INVX2MTR)                                    0.040      0.867 f
  U17414/Y (NAND2X2MTR)                                  0.041      0.907 r
  U7255/Y (INVX1MTR)                                     0.042      0.949 f
  U8797/Y (CLKAND2X2MTR)                                 0.083      1.032 f
  U1497/Y (AOI21X4MTR)                                   0.072      1.104 r
  U1680/Y (XNOR2X2MTR)                                   0.074      1.178 r
  U10310/Y (AOI22X2MTR)                                  0.086      1.265 f
  U10271/Y (NAND2X2MTR)                                  0.052      1.317 r
  U4243/Y (INVX2MTR)                                     0.045      1.362 f
  U10217/Y (OAI22X2MTR)                                  0.055      1.417 r
  U0_BANK_TOP/vACC_0_reg_0__15_/D (DFFRHQX4MTR)          0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1008/Y (INVX8MTR)                                     0.046      0.310 f
  U7121/Y (INVX6MTR)                                     0.056      0.365 r
  U1048/Y (CLKNAND2X4MTR)                                0.043      0.409 f
  U5163/Y (NAND2BX2MTR)                                  0.111      0.519 f
  U1905/Y (INVX4MTR)                                     0.054      0.573 r
  U1903/Y (OAI21X6MTR)                                   0.051      0.625 f
  U1902/Y (AOI21X8MTR)                                   0.067      0.692 r
  U9780/Y (OAI21X2MTR)                                   0.063      0.755 f
  U10645/Y (XNOR2X2MTR)                                  0.080      0.835 f
  U10601/Y (NOR2X4MTR)                                   0.081      0.916 r
  U4349/Y (XNOR2X1MTR)                                   0.107      1.023 r
  U3771/Y (INVX2MTR)                                     0.051      1.074 f
  U11752/Y (MXI2X2MTR)                                   0.080      1.153 r
  U9479/Y (NAND2X2MTR)                                   0.069      1.222 f
  U9436/Y (NOR2X1MTR)                                    0.060      1.282 r
  U10302/Y (NAND3X2MTR)                                  0.074      1.356 f
  U1558/Y (NOR2X4MTR)                                    0.067      1.422 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U4825/Y (NAND2X6MTR)                                   0.066      1.265 f
  U7582/Y (INVX2MTR)                                     0.058      1.322 r
  U2660/Y (NOR2X3MTR)                                    0.040      1.362 f
  U17385/Y (OAI22X2MTR)                                  0.056      1.417 r
  U0_BANK_TOP/vACC_2_reg_1__8_/D (DFFRHQX4MTR)           0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U13222/Y (CLKNAND2X16MTR)                              0.089      0.273 f
  U1012/Y (INVX8MTR)                                     0.063      0.337 r
  U1050/Y (INVX8MTR)                                     0.042      0.378 f
  U2115/Y (INVX4MTR)                                     0.041      0.420 r
  U4125/Y (INVX1MTR)                                     0.078      0.498 f
  U10035/Y (NAND2X2MTR)                                  0.062      0.560 r
  U7878/Y (NOR2X1MTR)                                    0.060      0.620 f
  U15041/Y (NOR2X1MTR)                                   0.080      0.700 r
  U9755/Y (OAI2BB1X2MTR)                                 0.111      0.811 r
  U1127/Y (INVX3MTR)                                     0.027      0.839 f
  U2357/Y (XNOR2X2MTR)                                   0.057      0.896 r
  U1131/Y (CLKNAND2X4MTR)                                0.057      0.953 f
  U7246/Y (INVX2MTR)                                     0.056      1.009 r
  U1130/Y (CLKNAND2X4MTR)                                0.042      1.051 f
  U2780/Y (NAND2X1MTR)                                   0.039      1.090 r
  U11693/Y (XNOR2X2MTR)                                  0.106      1.196 r
  U11637/Y (AND3X4MTR)                                   0.112      1.309 r
  U10348/Y (NAND3X4MTR)                                  0.055      1.364 f
  U1134/Y (NOR2X4MTR)                                    0.060      1.423 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11877/Y (OAI21X6MTR)                                  0.099      0.988 r
  U312/Y (AOI21X6MTR)                                    0.064      1.051 f
  U5890/Y (INVX3MTR)                                     0.039      1.091 r
  U9508/Y (CLKNAND2X4MTR)                                0.046      1.137 f
  U8688/Y (NAND3X4MTR)                                   0.066      1.203 r
  U8668/Y (NAND2X2MTR)                                   0.057      1.259 f
  U13182/Y (CLKNAND2X4MTR)                               0.045      1.305 r
  U11457/Y (NAND2X2MTR)                                  0.050      1.355 f
  U9334/Y (INVX2MTR)                                     0.032      1.386 r
  U0_BANK_TOP/detect_pos_edge_reg_5_/D (DFFRQX2MTR)      0.000      1.386 r
  data arrival time                                                 1.386

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_5_/CK (DFFRQX2MTR)     0.000      1.515 r
  library setup time                                    -0.159      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.386
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.031


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1681/Y (CLKNAND2X8MTR)                                0.072      0.996 f
  U10462/Y (AOI21X2MTR)                                  0.084      1.080 r
  U8079/Y (XNOR2X1MTR)                                   0.101      1.180 r
  U8662/Y (OAI22X4MTR)                                   0.099      1.279 f
  U9377/Y (NOR2X4MTR)                                    0.080      1.359 r
  U2680/Y (OAI22X1MTR)                                   0.074      1.433 f
  U0_BANK_TOP/vACC_1_reg_7__11_/D (DFFRHQX4MTR)          0.000      1.433 f
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U142/Y (INVX2MTR)                                      0.060      1.269 r
  U9338/Y (NAND2X2MTR)                                   0.054      1.323 f
  U12965/Y (NAND3BX4MTR)                                 0.055      1.378 r
  U13268/Y (OAI22X2MTR)                                  0.048      1.426 f
  U0_BANK_TOP/vACC_0_reg_3__18_/D (DFFRHQX2MTR)          0.000      1.426 f
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U7582/Y (INVX2MTR)                                     0.042      1.308 f
  U2660/Y (NOR2X3MTR)                                    0.077      1.384 r
  U13033/Y (OAI22X2MTR)                                  0.059      1.443 f
  U0_BANK_TOP/vACC_1_reg_1__8_/D (DFFRHQX4MTR)           0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U7582/Y (INVX2MTR)                                     0.042      1.308 f
  U2660/Y (NOR2X3MTR)                                    0.077      1.384 r
  U9315/Y (OAI22X2MTR)                                   0.059      1.443 f
  U0_BANK_TOP/vACC_0_reg_1__8_/D (DFFRHQX4MTR)           0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U6842/Y (NAND2X6MTR)                                   0.060      1.058 r
  U8069/Y (XNOR2X1MTR)                                   0.074      1.132 r
  U8677/Y (OAI22X2MTR)                                   0.066      1.198 f
  U8654/Y (AOI2BB1X2MTR)                                 0.086      1.284 r
  U13050/Y (OAI2BB1X4MTR)                                0.113      1.397 r
  U9341/Y (OAI22X2MTR)                                   0.046      1.443 f
  U0_BANK_TOP/vACC_3_reg_7__0_/D (DFFRHQX4MTR)           0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U13303/Y (CLKNAND2X16MTR)                              0.063      0.308 f
  U1183/Y (INVX24MTR)                                    0.051      0.359 r
  U737/Y (INVX14MTR)                                     0.039      0.398 f
  U644/Y (NOR2X6MTR)                                     0.056      0.454 r
  U9997/Y (INVX2MTR)                                     0.037      0.491 f
  U6170/Y (NOR2X1MTR)                                    0.069      0.560 r
  U10893/S (ADDHX2MTR)                                   0.105      0.665 r
  U2351/Y (XNOR2X2MTR)                                   0.108      0.772 r
  U10721/Y (XNOR2X2MTR)                                  0.116      0.888 r
  U1734/Y (NOR2X4MTR)                                    0.052      0.940 f
  U1860/Y (OAI21X4MTR)                                   0.103      1.043 r
  U1859/Y (AOI21X6MTR)                                   0.070      1.113 f
  U13318/Y (OAI21X6MTR)                                  0.084      1.198 r
  U13320/Y (INVX2MTR)                                    0.047      1.244 f
  U5348/Y (XOR2X1MTR)                                    0.101      1.345 f
  U6379/Y (NOR2BX2MTR)                                   0.095      1.441 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX8MTR)
                                                         0.000      1.441 f
  data arrival time                                                 1.441

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.441
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U4825/Y (NAND2X6MTR)                                   0.066      1.265 f
  U7582/Y (INVX2MTR)                                     0.058      1.322 r
  U2660/Y (NOR2X3MTR)                                    0.040      1.362 f
  U13184/Y (OAI22X2MTR)                                  0.056      1.417 r
  U0_BANK_TOP/vACC_3_reg_1__8_/D (DFFRHQX4MTR)           0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U12713/Y (NOR2BX2MTR)                                  0.056      0.475 r
  U13058/Y (AOI2BB1X2MTR)                                0.042      0.517 f
  U2369/Y (OAI211X4MTR)                                  0.041      0.559 r
  U6167/Y (NAND2X2MTR)                                   0.067      0.626 f
  U3297/Y (INVX2MTR)                                     0.059      0.684 r
  U3216/Y (NAND2BX2MTR)                                  0.077      0.762 f
  U16215/Y (NAND2X2MTR)                                  0.065      0.826 r
  U16216/Y (INVX2MTR)                                    0.040      0.867 f
  U17414/Y (NAND2X2MTR)                                  0.041      0.907 r
  U7255/Y (INVX1MTR)                                     0.042      0.949 f
  U8797/Y (CLKAND2X2MTR)                                 0.083      1.032 f
  U1497/Y (AOI21X4MTR)                                   0.072      1.104 r
  U1680/Y (XNOR2X2MTR)                                   0.074      1.178 r
  U10310/Y (AOI22X2MTR)                                  0.086      1.265 f
  U10271/Y (NAND2X2MTR)                                  0.052      1.317 r
  U4243/Y (INVX2MTR)                                     0.045      1.362 f
  U10208/Y (OAI22X2MTR)                                  0.055      1.417 r
  U0_BANK_TOP/vACC_3_reg_0__15_/D (DFFRHQX4MTR)          0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U1951/Y (CLKNAND2X4MTR)                                0.050      1.249 f
  U7180/Y (XNOR2X2MTR)                                   0.095      1.344 f
  U15437/Y (OAI22X2MTR)                                  0.072      1.416 r
  U0_BANK_TOP/vACC_2_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U1037/Y (INVX12MTR)                                    0.032      0.365 f
  U7443/Y (NAND2X2MTR)                                   0.031      0.396 r
  U7855/Y (NAND3X2MTR)                                   0.067      0.463 f
  U8345/Y (OAI21BX2MTR)                                  0.098      0.561 r
  U8972/Y (CLKNAND2X4MTR)                                0.068      0.629 f
  U1738/Y (INVX4MTR)                                     0.045      0.674 r
  U1992/Y (CLKNAND2X4MTR)                                0.043      0.717 f
  U1647/Y (CLKNAND2X4MTR)                                0.036      0.753 r
  U6905/Y (CLKNAND2X4MTR)                                0.047      0.800 f
  U9650/Y (CLKNAND2X4MTR)                                0.048      0.849 r
  U1306/Y (NAND2X6MTR)                                   0.044      0.893 f
  U999/Y (CLKNAND2X8MTR)                                 0.041      0.934 r
  U1338/Y (CLKNAND2X8MTR)                                0.056      0.990 f
  U2607/Y (AOI21X4MTR)                                   0.077      1.067 r
  U2617/Y (XNOR2X2MTR)                                   0.087      1.154 r
  U1648/Y (OAI21X4MTR)                                   0.078      1.232 f
  U1597/Y (AOI2B1X8MTR)                                  0.068      1.300 r
  U15978/Y (BUFX4MTR)                                    0.084      1.384 r
  U17301/Y (OAI22X2MTR)                                  0.043      1.427 f
  U0_BANK_TOP/vACC_1_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U1091/Y (INVX8MTR)                                     0.040      0.340 r
  U2114/Y (INVX8MTR)                                     0.028      0.368 f
  U9187/Y (NAND2BX4MTR)                                  0.077      0.445 f
  U3470/Y (NOR2X3MTR)                                    0.067      0.512 r
  U5704/Y (NOR2X2MTR)                                    0.040      0.552 f
  U1156/Y (NOR2X2MTR)                                    0.070      0.622 r
  U1550/Y (CLKNAND2X4MTR)                                0.065      0.687 f
  U9810/Y (AOI21X2MTR)                                   0.084      0.771 r
  U2433/Y (XNOR2X2MTR)                                   0.093      0.864 r
  U2432/Y (NOR2X4MTR)                                    0.049      0.913 f
  U3819/Y (NOR2X2MTR)                                    0.076      0.989 r
  U2925/Y (INVX2MTR)                                     0.045      1.033 f
  U17244/Y (NAND2X2MTR)                                  0.040      1.073 r
  U14664/Y (XNOR2X2MTR)                                  0.051      1.124 f
  U11739/Y (NAND2BX4MTR)                                 0.096      1.220 f
  U10405/Y (NOR2X2MTR)                                   0.075      1.295 r
  U1912/Y (NAND3BX4MTR)                                  0.075      1.369 f
  U1911/Y (NOR2X4MTR)                                    0.063      1.433 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX8MTR)
                                                         0.000      1.433 r
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11877/Y (OAI21X6MTR)                                  0.099      0.988 r
  U312/Y (AOI21X6MTR)                                    0.064      1.051 f
  U5890/Y (INVX3MTR)                                     0.039      1.091 r
  U9508/Y (CLKNAND2X4MTR)                                0.046      1.137 f
  U200/Y (INVX2MTR)                                      0.050      1.187 r
  U4842/Y (NAND2X2MTR)                                   0.056      1.243 f
  U6375/Y (XNOR2X2MTR)                                   0.096      1.339 f
  U17029/Y (OAI22X2MTR)                                  0.071      1.410 r
  U0_BANK_TOP/vACC_0_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.410 r
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.135      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U7166/Y (INVX4MTR)                                     0.042      0.168 f
  U882/Y (AND2X4MTR)                                     0.096      0.264 f
  U3578/Y (INVX3MTR)                                     0.051      0.316 r
  U6752/Y (NOR2X1MTR)                                    0.040      0.355 f
  U9184/Y (NOR2X1MTR)                                    0.061      0.416 r
  U11110/Y (NAND2X2MTR)                                  0.059      0.474 f
  U1882/Y (NOR2X4MTR)                                    0.057      0.532 r
  U1880/Y (NAND3X4MTR)                                   0.069      0.601 f
  U6163/Y (INVX2MTR)                                     0.074      0.675 r
  U1408/Y (NOR2X4MTR)                                    0.046      0.721 f
  U473/Y (NOR2X4MTR)                                     0.059      0.780 r
  U3830/Y (NAND2X2MTR)                                   0.069      0.849 f
  U2930/Y (INVX2MTR)                                     0.043      0.892 r
  U1273/Y (OAI2BB1X4MTR)                                 0.111      1.003 r
  U1663/Y (AOI21X4MTR)                                   0.055      1.058 f
  U2368/Y (XNOR2X2MTR)                                   0.077      1.135 f
  U1601/Y (CLKNAND2X4MTR)                                0.047      1.182 r
  U127/Y (NAND4X6MTR)                                    0.108      1.290 f
  U2556/Y (MXI2X6MTR)                                    0.093      1.383 r
  U11396/Y (OAI22X2MTR)                                  0.059      1.442 f
  U0_BANK_TOP/vACC_2_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.442 f
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U7581/Y (NAND2X2MTR)                                   0.050      1.249 f
  U10230/Y (XNOR2X2MTR)                                  0.091      1.340 f
  U5323/Y (OAI22X2MTR)                                   0.071      1.411 r
  U0_BANK_TOP/vACC_1_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.030


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U8707/Y (AOI21X2MTR)                                   0.095      1.082 r
  U8686/Y (XNOR2X1MTR)                                   0.085      1.167 r
  U9404/Y (NAND2X2MTR)                                   0.070      1.238 f
  U9348/Y (NAND3X4MTR)                                   0.070      1.308 r
  U19229/Y (OAI2B2X2MTR)                                 0.109      1.417 r
  U0_BANK_TOP/vACC_1_reg_2__14_/D (DFFRHQX4MTR)          0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11877/Y (OAI21X6MTR)                                  0.099      0.988 r
  U312/Y (AOI21X6MTR)                                    0.064      1.051 f
  U5890/Y (INVX3MTR)                                     0.039      1.091 r
  U9508/Y (CLKNAND2X4MTR)                                0.046      1.137 f
  U200/Y (INVX2MTR)                                      0.050      1.187 r
  U4842/Y (NAND2X2MTR)                                   0.056      1.243 f
  U6375/Y (XNOR2X2MTR)                                   0.096      1.339 f
  U17031/Y (OAI22X2MTR)                                  0.071      1.410 r
  U0_BANK_TOP/vACC_2_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.410 r
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U9416/Y (NAND2X2MTR)                                   0.054      1.282 r
  U10317/Y (NAND2X2MTR)                                  0.051      1.333 f
  U2445/Y (CLKNAND2X4MTR)                                0.048      1.381 r
  U13276/Y (OAI22X2MTR)                                  0.046      1.427 f
  U0_BANK_TOP/vACC_1_reg_5__19_/D (DFFRHQX2MTR)          0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U10051/Y (AOI21X2MTR)                                  0.058      0.489 f
  U2476/Y (NAND3X4MTR)                                   0.047      0.536 r
  U9945/Y (INVX2MTR)                                     0.036      0.572 f
  U6132/Y (NOR2X4MTR)                                    0.065      0.637 r
  U6123/Y (NAND2BX4MTR)                                  0.095      0.732 r
  U7333/Y (CLKNAND2X4MTR)                                0.062      0.795 f
  U4972/Y (OAI21X4MTR)                                   0.120      0.914 r
  U6458/Y (OAI2B1X2MTR)                                  0.142      1.056 r
  U7196/Y (AOI21X2MTR)                                   0.043      1.099 f
  U11602/Y (XNOR2X1MTR)                                  0.076      1.175 f
  U16232/Y (NAND2X2MTR)                                  0.055      1.230 r
  U1879/Y (NAND3X4MTR)                                   0.076      1.307 f
  U17485/Y (INVX2MTR)                                    0.070      1.377 r
  U17554/Y (OAI22X2MTR)                                  0.052      1.429 f
  U0_BANK_TOP/vACC_2_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.429 f
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U7166/Y (INVX4MTR)                                     0.042      0.168 f
  U882/Y (AND2X4MTR)                                     0.096      0.264 f
  U3578/Y (INVX3MTR)                                     0.051      0.316 r
  U6752/Y (NOR2X1MTR)                                    0.040      0.355 f
  U9184/Y (NOR2X1MTR)                                    0.061      0.416 r
  U11110/Y (NAND2X2MTR)                                  0.059      0.474 f
  U1882/Y (NOR2X4MTR)                                    0.057      0.532 r
  U1880/Y (NAND3X4MTR)                                   0.069      0.601 f
  U6163/Y (INVX2MTR)                                     0.074      0.675 r
  U1408/Y (NOR2X4MTR)                                    0.046      0.721 f
  U473/Y (NOR2X4MTR)                                     0.059      0.780 r
  U3830/Y (NAND2X2MTR)                                   0.069      0.849 f
  U2930/Y (INVX2MTR)                                     0.043      0.892 r
  U1273/Y (OAI2BB1X4MTR)                                 0.111      1.003 r
  U1663/Y (AOI21X4MTR)                                   0.055      1.058 f
  U2368/Y (XNOR2X2MTR)                                   0.077      1.135 f
  U1601/Y (CLKNAND2X4MTR)                                0.047      1.182 r
  U127/Y (NAND4X6MTR)                                    0.108      1.290 f
  U2556/Y (MXI2X6MTR)                                    0.093      1.383 r
  U11406/Y (OAI22X2MTR)                                  0.059      1.442 f
  U0_BANK_TOP/vACC_3_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.442 f
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U7166/Y (INVX4MTR)                                     0.042      0.168 f
  U882/Y (AND2X4MTR)                                     0.096      0.264 f
  U3578/Y (INVX3MTR)                                     0.051      0.316 r
  U6752/Y (NOR2X1MTR)                                    0.040      0.355 f
  U9184/Y (NOR2X1MTR)                                    0.061      0.416 r
  U11110/Y (NAND2X2MTR)                                  0.059      0.474 f
  U1882/Y (NOR2X4MTR)                                    0.057      0.532 r
  U1880/Y (NAND3X4MTR)                                   0.069      0.601 f
  U6163/Y (INVX2MTR)                                     0.074      0.675 r
  U1408/Y (NOR2X4MTR)                                    0.046      0.721 f
  U473/Y (NOR2X4MTR)                                     0.059      0.780 r
  U3830/Y (NAND2X2MTR)                                   0.069      0.849 f
  U2930/Y (INVX2MTR)                                     0.043      0.892 r
  U1273/Y (OAI2BB1X4MTR)                                 0.111      1.003 r
  U1663/Y (AOI21X4MTR)                                   0.055      1.058 f
  U2368/Y (XNOR2X2MTR)                                   0.077      1.135 f
  U1601/Y (CLKNAND2X4MTR)                                0.047      1.182 r
  U127/Y (NAND4X6MTR)                                    0.108      1.290 f
  U2556/Y (MXI2X6MTR)                                    0.093      1.383 r
  U11405/Y (OAI22X2MTR)                                  0.059      1.442 f
  U0_BANK_TOP/vACC_0_reg_2__4_/D (DFFRHQX4MTR)           0.000      1.442 f
  data arrival time                                                 1.442

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__4_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.442
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U1951/Y (CLKNAND2X4MTR)                                0.050      1.249 f
  U7180/Y (XNOR2X2MTR)                                   0.095      1.344 f
  U17258/Y (OAI22X2MTR)                                  0.072      1.416 r
  U0_BANK_TOP/vACC_3_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U1951/Y (CLKNAND2X4MTR)                                0.050      1.249 f
  U7180/Y (XNOR2X2MTR)                                   0.095      1.344 f
  U17204/Y (OAI22X2MTR)                                  0.072      1.416 r
  U0_BANK_TOP/vACC_0_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U7581/Y (NAND2X2MTR)                                   0.050      1.249 f
  U10230/Y (XNOR2X2MTR)                                  0.101      1.349 r
  U15451/Y (OAI22X2MTR)                                  0.074      1.423 f
  U0_BANK_TOP/vACC_3_reg_0__20_/D (DFFRHQX2MTR)          0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__20_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U1955/Y (OAI21X4MTR)                                   0.061      0.961 f
  U1699/Y (CLKNAND2X4MTR)                                0.046      1.007 r
  U321/Y (NAND2X6MTR)                                    0.047      1.054 f
  U1580/Y (CLKNAND2X4MTR)                                0.046      1.100 r
  U11737/Y (INVX8MTR)                                    0.039      1.139 f
  U196/Y (INVX10MTR)                                     0.046      1.186 r
  U92/Y (NAND2X2MTR)                                     0.093      1.279 f
  U2666/Y (OAI22X1MTR)                                   0.084      1.362 r
  U0_BANK_TOP/vACC_2_reg_3__10_/D (DFFRQX4MTR)           0.000      1.362 r
  data arrival time                                                 1.362

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__10_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.182      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.362
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U1481/Y (CLKNAND2X4MTR)                                0.051      1.250 f
  U6812/Y (XNOR2X2MTR)                                   0.092      1.342 f
  U11471/Y (OAI22X2MTR)                                  0.072      1.414 r
  U0_BANK_TOP/vACC_0_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U992/Y (AOI21X2MTR)                                    0.082      1.101 r
  U2764/Y (XNOR2X1MTR)                                   0.100      1.201 r
  U1304/Y (OAI22X4MTR)                                   0.083      1.284 f
  U1327/Y (AOI21X4MTR)                                   0.095      1.379 r
  U16142/Y (OAI22X2MTR)                                  0.058      1.438 f
  U0_BANK_TOP/vACC_3_reg_7__10_/D (DFFRHQX4MTR)          0.000      1.438 f
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U1259/Y (INVX14MTR)                                    0.037      0.351 f
  U8491/Y (NAND2X2MTR)                                   0.040      0.391 r
  U1454/Y (OAI2B1X4MTR)                                  0.040      0.431 f
  U4098/Y (AOI21X2MTR)                                   0.092      0.523 r
  U9018/Y (NAND3X4MTR)                                   0.089      0.612 f
  U1707/Y (INVX4MTR)                                     0.055      0.667 r
  U1457/Y (NOR2X4MTR)                                    0.038      0.705 f
  U634/Y (INVX2MTR)                                      0.044      0.749 r
  U5936/Y (NAND2X2MTR)                                   0.060      0.809 f
  U4340/Y (NOR2X2MTR)                                    0.074      0.884 r
  U8101/Y (CLKNAND2X4MTR)                                0.065      0.949 f
  U1973/Y (CLKNAND2X8MTR)                                0.052      1.001 r
  U9455/Y (CLKNAND2X4MTR)                                0.050      1.051 f
  U2365/Y (CLKNAND2X4MTR)                                0.039      1.090 r
  U1799/Y (MXI2X4MTR)                                    0.050      1.140 f
  U211/Y (NOR2X2MTR)                                     0.080      1.219 r
  U1639/Y (AOI21X4MTR)                                   0.040      1.260 f
  U1719/Y (OAI2BB1X4MTR)                                 0.054      1.314 r
  U3668/Y (INVX2MTR)                                     0.046      1.360 f
  U17579/Y (OAI22X2MTR)                                  0.055      1.416 r
  U0_BANK_TOP/vACC_0_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U6831/Y (INVX4MTR)                                     0.041      1.219 f
  U2727/Y (OAI22X2MTR)                                   0.083      1.303 r
  U15081/Y (AOI21X2MTR)                                  0.060      1.362 f
  U15256/Y (NOR2X1MTR)                                   0.061      1.424 r
  PIM_result_reg_189_/D (DFFRHQX4MTR)                    0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_189_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_317_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U6831/Y (INVX4MTR)                                     0.041      1.219 f
  U2727/Y (OAI22X2MTR)                                   0.083      1.303 r
  U15081/Y (AOI21X2MTR)                                  0.060      1.362 f
  U15255/Y (NOR2X1MTR)                                   0.061      1.424 r
  PIM_result_reg_317_/D (DFFRHQX4MTR)                    0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_317_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_445_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U6831/Y (INVX4MTR)                                     0.041      1.219 f
  U2727/Y (OAI22X2MTR)                                   0.083      1.303 r
  U15081/Y (AOI21X2MTR)                                  0.060      1.362 f
  U15196/Y (NOR2X1MTR)                                   0.061      1.424 r
  PIM_result_reg_445_/D (DFFRHQX4MTR)                    0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_445_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U6831/Y (INVX4MTR)                                     0.041      1.219 f
  U2727/Y (OAI22X2MTR)                                   0.083      1.303 r
  U15081/Y (AOI21X2MTR)                                  0.060      1.362 f
  U15195/Y (NOR2X1MTR)                                   0.061      1.424 r
  PIM_result_reg_61_/D (DFFRHQX4MTR)                     0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_61_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U1259/Y (INVX14MTR)                                    0.037      0.351 f
  U8491/Y (NAND2X2MTR)                                   0.040      0.391 r
  U1454/Y (OAI2B1X4MTR)                                  0.040      0.431 f
  U4098/Y (AOI21X2MTR)                                   0.092      0.523 r
  U9018/Y (NAND3X4MTR)                                   0.089      0.612 f
  U1707/Y (INVX4MTR)                                     0.055      0.667 r
  U1457/Y (NOR2X4MTR)                                    0.038      0.705 f
  U634/Y (INVX2MTR)                                      0.044      0.749 r
  U5936/Y (NAND2X2MTR)                                   0.060      0.809 f
  U4340/Y (NOR2X2MTR)                                    0.074      0.884 r
  U8101/Y (CLKNAND2X4MTR)                                0.065      0.949 f
  U1973/Y (CLKNAND2X8MTR)                                0.052      1.001 r
  U9455/Y (CLKNAND2X4MTR)                                0.050      1.051 f
  U2365/Y (CLKNAND2X4MTR)                                0.039      1.090 r
  U1799/Y (MXI2X4MTR)                                    0.050      1.140 f
  U211/Y (NOR2X2MTR)                                     0.080      1.219 r
  U1639/Y (AOI21X4MTR)                                   0.040      1.260 f
  U1719/Y (OAI2BB1X4MTR)                                 0.054      1.314 r
  U3668/Y (INVX2MTR)                                     0.046      1.360 f
  U17575/Y (OAI22X2MTR)                                  0.055      1.416 r
  U0_BANK_TOP/vACC_3_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U1259/Y (INVX14MTR)                                    0.037      0.351 f
  U8491/Y (NAND2X2MTR)                                   0.040      0.391 r
  U1454/Y (OAI2B1X4MTR)                                  0.040      0.431 f
  U4098/Y (AOI21X2MTR)                                   0.092      0.523 r
  U9018/Y (NAND3X4MTR)                                   0.089      0.612 f
  U1707/Y (INVX4MTR)                                     0.055      0.667 r
  U1457/Y (NOR2X4MTR)                                    0.038      0.705 f
  U634/Y (INVX2MTR)                                      0.044      0.749 r
  U5936/Y (NAND2X2MTR)                                   0.060      0.809 f
  U4340/Y (NOR2X2MTR)                                    0.074      0.884 r
  U8101/Y (CLKNAND2X4MTR)                                0.065      0.949 f
  U1973/Y (CLKNAND2X8MTR)                                0.052      1.001 r
  U9455/Y (CLKNAND2X4MTR)                                0.050      1.051 f
  U2365/Y (CLKNAND2X4MTR)                                0.039      1.090 r
  U1799/Y (MXI2X4MTR)                                    0.050      1.140 f
  U211/Y (NOR2X2MTR)                                     0.080      1.219 r
  U1639/Y (AOI21X4MTR)                                   0.040      1.260 f
  U1719/Y (OAI2BB1X4MTR)                                 0.054      1.314 r
  U3668/Y (INVX2MTR)                                     0.046      1.360 f
  U17626/Y (OAI22X2MTR)                                  0.055      1.416 r
  U0_BANK_TOP/vACC_1_reg_6__15_/D (DFFRHQX4MTR)          0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.029


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U2036/Y (CLKNAND2X4MTR)                                0.060      1.276 r
  U13271/Y (OAI2B1X2MTR)                                 0.071      1.347 f
  U15298/Y (OAI22X1MTR)                                  0.065      1.412 r
  U0_BANK_TOP/vACC_3_reg_4__18_/D (DFFRHQX4MTR)          0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_293_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U17032/Y (NAND2X2MTR)                                  0.046      0.513 r
  U7376/Y (NAND4X4MTR)                                   0.123      0.636 f
  U7318/Y (NOR2X2MTR)                                    0.119      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.063      0.819 f
  U5447/Y (NOR2X4MTR)                                    0.094      0.913 r
  U2927/Y (NAND3X3MTR)                                   0.104      1.017 f
  U8791/Y (NOR2X1MTR)                                    0.075      1.092 r
  U11763/Y (AOI21X1MTR)                                  0.048      1.140 f
  U13469/Y (NAND3BX2MTR)                                 0.059      1.199 r
  U2769/Y (AOI211X1MTR)                                  0.046      1.245 f
  U17339/Y (OAI211X2MTR)                                 0.064      1.309 r
  U4262/Y (NOR2X2MTR)                                    0.060      1.369 f
  U9384/Y (NOR2X1MTR)                                    0.056      1.425 r
  PIM_result_reg_293_/D (DFFRHQX4MTR)                    0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_293_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_37_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U17032/Y (NAND2X2MTR)                                  0.046      0.513 r
  U7376/Y (NAND4X4MTR)                                   0.123      0.636 f
  U7318/Y (NOR2X2MTR)                                    0.119      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.063      0.819 f
  U5447/Y (NOR2X4MTR)                                    0.094      0.913 r
  U2927/Y (NAND3X3MTR)                                   0.104      1.017 f
  U8791/Y (NOR2X1MTR)                                    0.075      1.092 r
  U11763/Y (AOI21X1MTR)                                  0.048      1.140 f
  U13469/Y (NAND3BX2MTR)                                 0.059      1.199 r
  U2769/Y (AOI211X1MTR)                                  0.046      1.245 f
  U17339/Y (OAI211X2MTR)                                 0.064      1.309 r
  U4262/Y (NOR2X2MTR)                                    0.060      1.369 f
  U11516/Y (NOR2X1MTR)                                   0.056      1.425 r
  PIM_result_reg_37_/D (DFFRHQX4MTR)                     0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_37_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_165_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U17032/Y (NAND2X2MTR)                                  0.046      0.513 r
  U7376/Y (NAND4X4MTR)                                   0.123      0.636 f
  U7318/Y (NOR2X2MTR)                                    0.119      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.063      0.819 f
  U5447/Y (NOR2X4MTR)                                    0.094      0.913 r
  U2927/Y (NAND3X3MTR)                                   0.104      1.017 f
  U8791/Y (NOR2X1MTR)                                    0.075      1.092 r
  U11763/Y (AOI21X1MTR)                                  0.048      1.140 f
  U13469/Y (NAND3BX2MTR)                                 0.059      1.199 r
  U2769/Y (AOI211X1MTR)                                  0.046      1.245 f
  U17339/Y (OAI211X2MTR)                                 0.064      1.309 r
  U4262/Y (NOR2X2MTR)                                    0.060      1.369 f
  U11517/Y (NOR2X1MTR)                                   0.056      1.425 r
  PIM_result_reg_165_/D (DFFRHQX4MTR)                    0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_165_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_421_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U17032/Y (NAND2X2MTR)                                  0.046      0.513 r
  U7376/Y (NAND4X4MTR)                                   0.123      0.636 f
  U7318/Y (NOR2X2MTR)                                    0.119      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.063      0.819 f
  U5447/Y (NOR2X4MTR)                                    0.094      0.913 r
  U2927/Y (NAND3X3MTR)                                   0.104      1.017 f
  U8791/Y (NOR2X1MTR)                                    0.075      1.092 r
  U11763/Y (AOI21X1MTR)                                  0.048      1.140 f
  U13469/Y (NAND3BX2MTR)                                 0.059      1.199 r
  U2769/Y (AOI211X1MTR)                                  0.046      1.245 f
  U17339/Y (OAI211X2MTR)                                 0.064      1.309 r
  U4262/Y (NOR2X2MTR)                                    0.060      1.369 f
  U11515/Y (NOR2X1MTR)                                   0.056      1.425 r
  PIM_result_reg_421_/D (DFFRHQX4MTR)                    0.000      1.425 r
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_421_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U899/Y (AND2X2MTR)                                     0.094      0.458 r
  U6713/Y (NOR2X2MTR)                                    0.037      0.495 f
  U1314/Y (NAND3X4MTR)                                   0.036      0.532 r
  U4629/Y (NAND2X2MTR)                                   0.052      0.583 f
  U8972/Y (CLKNAND2X4MTR)                                0.052      0.635 r
  U8947/Y (NAND2X3MTR)                                   0.048      0.684 f
  U5987/Y (OAI21X3MTR)                                   0.106      0.789 r
  U2398/Y (AOI21X6MTR)                                   0.081      0.870 f
  U9652/Y (OAI21X6MTR)                                   0.101      0.971 r
  U388/Y (CLKNAND2X4MTR)                                 0.075      1.046 f
  U4871/Y (CLKNAND2X8MTR)                                0.058      1.103 r
  U1778/Y (CLKNAND2X4MTR)                                0.042      1.146 f
  U9396/Y (NAND3X4MTR)                                   0.047      1.193 r
  U2036/Y (CLKNAND2X4MTR)                                0.059      1.252 f
  U1284/Y (XNOR2X8MTR)                                   0.083      1.335 f
  U7181/Y (OAI2BB2X2MTR)                                 0.082      1.417 r
  U0_BANK_TOP/vACC_1_reg_4__19_/D (DFFRHQX2MTR)          0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__19_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.126      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U992/Y (AOI21X2MTR)                                    0.082      1.101 r
  U2764/Y (XNOR2X1MTR)                                   0.100      1.201 r
  U1304/Y (OAI22X4MTR)                                   0.083      1.284 f
  U1327/Y (AOI21X4MTR)                                   0.095      1.379 r
  U13089/Y (OAI22X2MTR)                                  0.058      1.438 f
  U0_BANK_TOP/vACC_1_reg_7__10_/D (DFFRHQX4MTR)          0.000      1.438 f
  data arrival time                                                 1.438

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.438
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U1696/Y (INVX12MTR)                                    0.032      0.292 f
  U8492/Y (INVX12MTR)                                    0.042      0.333 r
  U1037/Y (INVX12MTR)                                    0.032      0.365 f
  U7443/Y (NAND2X2MTR)                                   0.031      0.396 r
  U7855/Y (NAND3X2MTR)                                   0.067      0.463 f
  U8345/Y (OAI21BX2MTR)                                  0.098      0.561 r
  U8972/Y (CLKNAND2X4MTR)                                0.068      0.629 f
  U1738/Y (INVX4MTR)                                     0.045      0.674 r
  U1992/Y (CLKNAND2X4MTR)                                0.043      0.717 f
  U1647/Y (CLKNAND2X4MTR)                                0.036      0.753 r
  U6905/Y (CLKNAND2X4MTR)                                0.047      0.800 f
  U9650/Y (CLKNAND2X4MTR)                                0.048      0.849 r
  U1306/Y (NAND2X6MTR)                                   0.044      0.893 f
  U999/Y (CLKNAND2X8MTR)                                 0.041      0.934 r
  U1338/Y (CLKNAND2X8MTR)                                0.056      0.990 f
  U2607/Y (AOI21X4MTR)                                   0.077      1.067 r
  U2617/Y (XNOR2X2MTR)                                   0.087      1.154 r
  U1648/Y (OAI21X4MTR)                                   0.078      1.232 f
  U1597/Y (AOI2B1X8MTR)                                  0.068      1.300 r
  U15978/Y (BUFX4MTR)                                    0.084      1.384 r
  U17213/Y (OAI22X2MTR)                                  0.043      1.427 f
  U0_BANK_TOP/vACC_0_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U1259/Y (INVX14MTR)                                    0.037      0.351 f
  U8491/Y (NAND2X2MTR)                                   0.040      0.391 r
  U1454/Y (OAI2B1X4MTR)                                  0.040      0.431 f
  U4098/Y (AOI21X2MTR)                                   0.092      0.523 r
  U9018/Y (NAND3X4MTR)                                   0.089      0.612 f
  U1707/Y (INVX4MTR)                                     0.055      0.667 r
  U1457/Y (NOR2X4MTR)                                    0.038      0.705 f
  U634/Y (INVX2MTR)                                      0.044      0.749 r
  U5936/Y (NAND2X2MTR)                                   0.060      0.809 f
  U4340/Y (NOR2X2MTR)                                    0.074      0.884 r
  U8101/Y (CLKNAND2X4MTR)                                0.065      0.949 f
  U1973/Y (CLKNAND2X8MTR)                                0.052      1.001 r
  U9462/Y (NAND2X2MTR)                                   0.043      1.044 f
  U8692/Y (NAND2X2MTR)                                   0.040      1.084 r
  U8037/Y (XNOR2X2MTR)                                   0.075      1.159 r
  U2567/Y (CLKNAND2X4MTR)                                0.064      1.223 f
  U2405/Y (INVX6MTR)                                     0.047      1.270 r
  U167/Y (MXI2X6MTR)                                     0.054      1.324 f
  U12957/Y (OAI211X2MTR)                                 0.090      1.414 r
  U0_BANK_TOP/vACC_1_reg_6__2_/D (DFFRHQX2MTR)           0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__2_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U1576/Y (AOI21X4MTR)                                   0.061      1.060 f
  U6408/Y (XNOR2X1MTR)                                   0.110      1.169 f
  U2056/Y (OAI211X8MTR)                                  0.123      1.292 r
  U18859/Y (OAI2B2X2MTR)                                 0.121      1.414 r
  U0_BANK_TOP/vACC_3_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U1576/Y (AOI21X4MTR)                                   0.061      1.060 f
  U6408/Y (XNOR2X1MTR)                                   0.110      1.169 f
  U2056/Y (OAI211X8MTR)                                  0.123      1.292 r
  U18858/Y (OAI2B2X2MTR)                                 0.121      1.414 r
  U0_BANK_TOP/vACC_1_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U1167/Y (CLKNAND2X16MTR)                               0.056      0.300 f
  U767/Y (BUFX8MTR)                                      0.086      0.386 f
  U9173/Y (INVX16MTR)                                    0.032      0.418 r
  U12590/Y (CLKNAND2X12MTR)                              0.044      0.463 f
  U12511/Y (INVX3MTR)                                    0.048      0.511 r
  U14621/Y (NOR2BX4MTR)                                  0.089      0.600 r
  U13352/S (ADDFHX4MTR)                                  0.189      0.790 f
  U2464/Y (XNOR2X8MTR)                                   0.077      0.866 f
  U3075/Y (INVX2MTR)                                     0.041      0.907 r
  U12050/Y (NAND2X2MTR)                                  0.048      0.956 f
  U1817/Y (CLKNAND2X4MTR)                                0.047      1.003 r
  U2553/Y (XNOR2X8MTR)                                   0.071      1.074 r
  U10480/Y (CLKNAND2X4MTR)                               0.072      1.146 f
  U9515/Y (OAI21X6MTR)                                   0.084      1.230 r
  U16595/Y (AOI21X2MTR)                                  0.059      1.289 f
  U15542/Y (OAI21X1MTR)                                  0.039      1.328 r
  U11591/Y (NOR2BX2MTR)                                  0.095      1.424 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.424 r
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U1037/Y (INVX12MTR)                                    0.034      0.428 r
  U5723/Y (NAND2X2MTR)                                   0.037      0.465 f
  U4043/Y (NAND4X2MTR)                                   0.055      0.520 r
  U3326/Y (NAND2X2MTR)                                   0.055      0.575 f
  U1868/Y (CLKNAND2X4MTR)                                0.047      0.622 r
  U653/Y (INVX2MTR)                                      0.030      0.652 f
  U639/Y (NAND2X2MTR)                                    0.056      0.708 r
  U1508/Y (INVX4MTR)                                     0.040      0.748 f
  U6886/Y (AOI21X2MTR)                                   0.086      0.834 r
  U10506/Y (AND2X8MTR)                                   0.116      0.950 r
  U10440/Y (NOR2X2MTR)                                   0.034      0.984 f
  U1503/Y (AOI21X2MTR)                                   0.060      1.044 r
  U2734/Y (NAND2X2MTR)                                   0.071      1.115 f
  U1548/Y (NAND3X6MTR)                                   0.071      1.186 r
  U9371/Y (NAND2X2MTR)                                   0.049      1.234 f
  U4811/Y (NAND2X2MTR)                                   0.050      1.284 r
  U7183/Y (INVX4MTR)                                     0.041      1.325 f
  U12910/Y (NOR4X1MTR)                                   0.084      1.409 r
  U0_BANK_TOP/detect_pos_edge_reg_3_/D (DFFRHQX4MTR)     0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_3_/CK (DFFRHQX4MTR)    0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U7598/Y (NAND2X6MTR)                                   0.053      1.152 r
  U165/Y (CLKNAND2X4MTR)                                 0.048      1.201 f
  U7185/Y (NOR2X2MTR)                                    0.072      1.273 r
  U10235/Y (AOI21X4MTR)                                  0.073      1.346 f
  U2643/Y (OAI2BB2X2MTR)                                 0.073      1.419 r
  U0_BANK_TOP/vACC_2_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.419 r
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11844/Y (OAI21X6MTR)                                  0.110      0.999 r
  U233/Y (OAI2BB1X2MTR)                                  0.114      1.113 r
  U8761/Y (XNOR2X1MTR)                                   0.071      1.184 r
  U8732/Y (NAND2X2MTR)                                   0.072      1.256 f
  U8695/Y (NAND2X2MTR)                                   0.047      1.303 r
  U2682/Y (NOR2BX2MTR)                                   0.046      1.349 f
  U11451/Y (OAI22X2MTR)                                  0.066      1.415 r
  U0_BANK_TOP/vACC_0_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.415 r
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.028


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11877/Y (OAI21X6MTR)                                  0.099      0.988 r
  U312/Y (AOI21X6MTR)                                    0.064      1.051 f
  U5890/Y (INVX3MTR)                                     0.039      1.091 r
  U9508/Y (CLKNAND2X4MTR)                                0.046      1.137 f
  U200/Y (INVX2MTR)                                      0.050      1.187 r
  U5350/Y (NAND2X2MTR)                                   0.060      1.248 f
  U9388/Y (NAND2X2MTR)                                   0.045      1.292 r
  U6820/Y (NAND2X2MTR)                                   0.059      1.351 f
  U5841/Y (OAI22X1MTR)                                   0.062      1.413 r
  U0_BANK_TOP/vACC_1_reg_5__17_/D (DFFRHQX2MTR)          0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U2036/Y (CLKNAND2X4MTR)                                0.060      1.276 r
  U13271/Y (OAI2B1X2MTR)                                 0.071      1.347 f
  U2661/Y (OAI22X2MTR)                                   0.066      1.413 r
  U0_BANK_TOP/vACC_1_reg_4__18_/D (DFFRHQX2MTR)          0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11700/Y (XNOR2X1MTR)                                  0.067      1.103 f
  U11650/Y (NAND2X2MTR)                                  0.049      1.152 r
  U2691/Y (NAND3X2MTR)                                   0.098      1.250 f
  U2683/Y (MXI2X3MTR)                                    0.110      1.360 r
  U10233/Y (OAI22X2MTR)                                  0.065      1.425 f
  U0_BANK_TOP/vACC_2_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.425 f
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11700/Y (XNOR2X1MTR)                                  0.067      1.103 f
  U11650/Y (NAND2X2MTR)                                  0.049      1.152 r
  U2691/Y (NAND3X2MTR)                                   0.098      1.250 f
  U2683/Y (MXI2X3MTR)                                    0.110      1.360 r
  U10269/Y (OAI22X2MTR)                                  0.065      1.425 f
  U0_BANK_TOP/vACC_1_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.425 f
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_446_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U6831/Y (INVX4MTR)                                     0.041      1.219 f
  U5856/Y (OAI21X2MTR)                                   0.089      1.309 r
  U4818/Y (OAI2BB2X1MTR)                                 0.117      1.426 r
  PIM_result_reg_446_/D (DFFRHQX8MTR)                    0.000      1.426 r
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_446_/CK (DFFRHQX8MTR)                   0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11700/Y (XNOR2X1MTR)                                  0.067      1.103 f
  U11650/Y (NAND2X2MTR)                                  0.049      1.152 r
  U2691/Y (NAND3X2MTR)                                   0.098      1.250 f
  U2683/Y (MXI2X3MTR)                                    0.110      1.360 r
  U9333/Y (OAI22X2MTR)                                   0.065      1.425 f
  U0_BANK_TOP/vACC_0_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.425 f
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3230/Y (NOR2X3MTR)                                    0.099      0.743 r
  U1742/Y (OAI21X4MTR)                                   0.083      0.826 f
  U1741/Y (AOI21X8MTR)                                   0.080      0.906 r
  U6871/Y (OAI21X2MTR)                                   0.072      0.978 f
  U9600/Y (AOI21X2MTR)                                   0.088      1.066 r
  U9566/Y (XNOR2X1MTR)                                   0.084      1.150 r
  U10424/Y (NAND2X2MTR)                                  0.070      1.219 f
  U1826/Y (OAI2B1X4MTR)                                  0.049      1.269 r
  U1825/Y (OAI22X4MTR)                                   0.076      1.345 f
  U17363/Y (OAI22X2MTR)                                  0.064      1.408 r
  U0_BANK_TOP/vACC_2_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U617/Y (CLKNAND2X4MTR)                                 0.058      0.735 f
  U5505/Y (INVX2MTR)                                     0.046      0.781 r
  U4425/Y (NOR2X2MTR)                                    0.030      0.812 f
  U4371/Y (NAND2X2MTR)                                   0.036      0.848 r
  U5917/Y (NAND3X4MTR)                                   0.063      0.911 f
  U5392/Y (CLKNAND2X4MTR)                                0.052      0.964 r
  U4305/Y (NAND2X6MTR)                                   0.063      1.026 f
  U1869/Y (AOI21X4MTR)                                   0.082      1.108 r
  U2418/Y (XNOR2X2MTR)                                   0.075      1.183 r
  U183/Y (NAND2X2MTR)                                    0.066      1.249 f
  U9370/Y (NAND3X4MTR)                                   0.062      1.311 r
  U3689/Y (INVX1MTR)                                     0.046      1.358 f
  U10260/Y (OAI22X2MTR)                                  0.055      1.413 r
  U0_BANK_TOP/vACC_1_reg_5__14_/D (DFFRHQX2MTR)          0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U1481/Y (CLKNAND2X4MTR)                                0.051      1.250 f
  U6812/Y (XNOR2X2MTR)                                   0.092      1.342 f
  U6356/Y (OAI22X2MTR)                                   0.072      1.414 r
  U0_BANK_TOP/vACC_2_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11877/Y (OAI21X6MTR)                                  0.099      0.988 r
  U312/Y (AOI21X6MTR)                                    0.064      1.051 f
  U5890/Y (INVX3MTR)                                     0.039      1.091 r
  U9508/Y (CLKNAND2X4MTR)                                0.046      1.137 f
  U200/Y (INVX2MTR)                                      0.050      1.187 r
  U4842/Y (NAND2X2MTR)                                   0.056      1.243 f
  U6375/Y (XNOR2X2MTR)                                   0.105      1.348 r
  U17027/Y (OAI22X2MTR)                                  0.074      1.421 f
  U0_BANK_TOP/vACC_3_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.421 f
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11877/Y (OAI21X6MTR)                                  0.099      0.988 r
  U312/Y (AOI21X6MTR)                                    0.064      1.051 f
  U5890/Y (INVX3MTR)                                     0.039      1.091 r
  U9508/Y (CLKNAND2X4MTR)                                0.046      1.137 f
  U200/Y (INVX2MTR)                                      0.050      1.187 r
  U4842/Y (NAND2X2MTR)                                   0.056      1.243 f
  U6375/Y (XNOR2X2MTR)                                   0.105      1.348 r
  U17056/Y (OAI22X2MTR)                                  0.074      1.421 f
  U0_BANK_TOP/vACC_1_reg_5__18_/D (DFFRHQX2MTR)          0.000      1.421 f
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U10349/Y (NAND2X2MTR)                                  0.055      1.217 f
  U3698/Y (CLKAND2X2MTR)                                 0.076      1.293 f
  U4254/Y (NOR2X2MTR)                                    0.097      1.390 r
  U11433/Y (NOR2X1MTR)                                   0.053      1.443 f
  PIM_result_reg_126_/D (DFFRHQX4MTR)                    0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_126_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U10349/Y (NAND2X2MTR)                                  0.055      1.217 f
  U3698/Y (CLKAND2X2MTR)                                 0.076      1.293 f
  U4254/Y (NOR2X2MTR)                                    0.097      1.390 r
  U11435/Y (NOR2X1MTR)                                   0.053      1.443 f
  PIM_result_reg_254_/D (DFFRHQX4MTR)                    0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_254_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_382_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U10349/Y (NAND2X2MTR)                                  0.055      1.217 f
  U3698/Y (CLKAND2X2MTR)                                 0.076      1.293 f
  U4254/Y (NOR2X2MTR)                                    0.097      1.390 r
  U11466/Y (NOR2X1MTR)                                   0.053      1.443 f
  PIM_result_reg_382_/D (DFFRHQX4MTR)                    0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_382_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_510_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U10349/Y (NAND2X2MTR)                                  0.055      1.217 f
  U3698/Y (CLKAND2X2MTR)                                 0.076      1.293 f
  U4254/Y (NOR2X2MTR)                                    0.097      1.390 r
  U11434/Y (NOR2X1MTR)                                   0.053      1.443 f
  PIM_result_reg_510_/D (DFFRHQX4MTR)                    0.000      1.443 f
  data arrival time                                                 1.443

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_510_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.443
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1361/Y (INVX8MTR)                                     0.038      0.370 f
  U2235/Y (INVX4MTR)                                     0.046      0.415 r
  U11123/Y (INVX4MTR)                                    0.039      0.455 f
  U10022/Y (INVX2MTR)                                    0.049      0.504 r
  U11241/Y (BUFX2MTR)                                    0.113      0.617 r
  U4151/Y (NAND2X1MTR)                                   0.074      0.691 f
  U12556/Y (NAND4X2MTR)                                  0.069      0.760 r
  U3318/Y (MXI2X1MTR)                                    0.081      0.841 f
  U9830/Y (NAND2BX2MTR)                                  0.116      0.958 f
  U3901/Y (INVX2MTR)                                     0.058      1.016 r
  U7717/Y (INVX2MTR)                                     0.037      1.053 f
  U4985/Y (NOR3BX1MTR)                                   0.097      1.150 r
  U11734/Y (NAND2X2MTR)                                  0.062      1.212 f
  U16958/Y (XNOR2X2MTR)                                  0.091      1.304 f
  U15481/Y (OAI22X1MTR)                                  0.063      1.366 r
  U0_BANK_TOP/vACC_3_reg_4__20_/D (DFFRQX2MTR)           0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__20_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.176      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U7637/Y (AND2X4MTR)                                    0.126      1.123 r
  U997/Y (AOI21X4MTR)                                    0.037      1.159 f
  U2741/Y (NAND2X1MTR)                                   0.046      1.205 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.293 r
  U15706/Y (AND2X1MTR)                                   0.088      1.381 r
  PIM_result_reg_8_/D (DFFRQX2MTR)                       0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_8_/CK (DFFRQX2MTR)                      0.000      1.515 r
  library setup time                                    -0.161      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_136_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U7637/Y (AND2X4MTR)                                    0.126      1.123 r
  U997/Y (AOI21X4MTR)                                    0.037      1.159 f
  U2741/Y (NAND2X1MTR)                                   0.046      1.205 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.293 r
  U15672/Y (AND2X1MTR)                                   0.088      1.381 r
  PIM_result_reg_136_/D (DFFRQX2MTR)                     0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_136_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.161      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_264_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U7637/Y (AND2X4MTR)                                    0.126      1.123 r
  U997/Y (AOI21X4MTR)                                    0.037      1.159 f
  U2741/Y (NAND2X1MTR)                                   0.046      1.205 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.293 r
  U15637/Y (AND2X1MTR)                                   0.088      1.381 r
  PIM_result_reg_264_/D (DFFRQX2MTR)                     0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_264_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.161      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_392_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U7637/Y (AND2X4MTR)                                    0.126      1.123 r
  U997/Y (AOI21X4MTR)                                    0.037      1.159 f
  U2741/Y (NAND2X1MTR)                                   0.046      1.205 r
  U4263/Y (NAND3BX2MTR)                                  0.088      1.293 r
  U15603/Y (AND2X1MTR)                                   0.088      1.381 r
  PIM_result_reg_392_/D (DFFRQX2MTR)                     0.000      1.381 r
  data arrival time                                                 1.381

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_392_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.161      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.381
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U4815/Y (OAI21X2MTR)                                   0.085      1.316 r
  U4807/Y (INVX3MTR)                                     0.053      1.369 f
  U16136/Y (NOR2X1MTR)                                   0.054      1.423 r
  U0_BANK_TOP/detect_pos_edge_reg_7_/D (DFFRHQX4MTR)     0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_7_/CK (DFFRHQX4MTR)    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U1481/Y (CLKNAND2X4MTR)                                0.051      1.250 f
  U6812/Y (XNOR2X2MTR)                                   0.092      1.342 f
  U11470/Y (OAI22X2MTR)                                  0.072      1.414 r
  U0_BANK_TOP/vACC_1_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U13222/Y (CLKNAND2X16MTR)                              0.089      0.273 f
  U1012/Y (INVX8MTR)                                     0.063      0.337 r
  U1050/Y (INVX8MTR)                                     0.042      0.378 f
  U2115/Y (INVX4MTR)                                     0.041      0.420 r
  U4125/Y (INVX1MTR)                                     0.078      0.498 f
  U10035/Y (NAND2X2MTR)                                  0.062      0.560 r
  U7878/Y (NOR2X1MTR)                                    0.060      0.620 f
  U15041/Y (NOR2X1MTR)                                   0.080      0.700 r
  U9755/Y (OAI2BB1X2MTR)                                 0.111      0.811 r
  U1127/Y (INVX3MTR)                                     0.027      0.839 f
  U2357/Y (XNOR2X2MTR)                                   0.057      0.896 r
  U1131/Y (CLKNAND2X4MTR)                                0.057      0.953 f
  U7246/Y (INVX2MTR)                                     0.056      1.009 r
  U1130/Y (CLKNAND2X4MTR)                                0.042      1.051 f
  U2780/Y (NAND2X1MTR)                                   0.039      1.090 r
  U11693/Y (XNOR2X2MTR)                                  0.106      1.196 r
  U11637/Y (AND3X4MTR)                                   0.112      1.309 r
  U10348/Y (NAND3X4MTR)                                  0.055      1.364 f
  U4257/Y (NOR2X1MTR)                                    0.059      1.422 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.027


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U1481/Y (CLKNAND2X4MTR)                                0.051      1.250 f
  U6812/Y (XNOR2X2MTR)                                   0.092      1.342 f
  U11439/Y (OAI22X2MTR)                                  0.072      1.414 r
  U0_BANK_TOP/vACC_3_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U10170/Y (BUFX8MTR)                                    0.078      0.198 f
  U12834/Y (NAND2X3MTR)                                  0.041      0.238 r
  U11270/Y (INVX2MTR)                                    0.051      0.290 f
  U12797/Y (OAI2B1X2MTR)                                 0.112      0.402 f
  U4144/Y (NOR2X1MTR)                                    0.077      0.479 r
  U1910/Y (AND2X8MTR)                                    0.108      0.587 r
  U1909/Y (NAND3X12MTR)                                  0.072      0.660 f
  U538/Y (NAND2X2MTR)                                    0.084      0.744 r
  U3074/Y (OAI21X4MTR)                                   0.083      0.827 f
  U1293/Y (AOI21X8MTR)                                   0.096      0.923 r
  U1681/Y (CLKNAND2X8MTR)                                0.072      0.996 f
  U10462/Y (AOI21X2MTR)                                  0.084      1.080 r
  U8079/Y (XNOR2X1MTR)                                   0.101      1.180 r
  U8662/Y (OAI22X4MTR)                                   0.099      1.279 f
  U9377/Y (NOR2X4MTR)                                    0.080      1.359 r
  U2681/Y (OAI22X1MTR)                                   0.074      1.433 f
  U0_BANK_TOP/vACC_3_reg_7__11_/D (DFFRHQX4MTR)          0.000      1.433 f
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U935/Y (BUFX8MTR)                                      0.080      0.316 r
  U991/Y (OAI2B2X2MTR)                                   0.062      0.378 f
  U5229/Y (AOI21X2MTR)                                   0.069      0.447 r
  U7079/Y (NAND2X2MTR)                                   0.063      0.511 f
  U7055/Y (NOR2BX4MTR)                                   0.086      0.596 f
  U6587/Y (INVX2MTR)                                     0.034      0.630 r
  U5103/Y (NAND2X2MTR)                                   0.071      0.701 f
  U10706/Y (OAI21X2MTR)                                  0.126      0.826 r
  U5474/Y (NAND2X1MTR)                                   0.073      0.899 f
  U2982/Y (NOR2BX1MTR)                                   0.112      1.012 f
  U4922/Y (OAI2B1X2MTR)                                  0.038      1.050 r
  U9456/Y (AOI21X2MTR)                                   0.044      1.094 f
  U1422/Y (XNOR2X2MTR)                                   0.081      1.175 f
  U1423/Y (CLKNAND2X4MTR)                                0.043      1.218 r
  U1300/Y (NAND3X4MTR)                                   0.081      1.298 f
  U8629/Y (INVX2MTR)                                     0.063      1.362 r
  U2652/Y (OAI22X1MTR)                                   0.067      1.428 f
  U0_BANK_TOP/vACC_0_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.428 f
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U11246/Y (CLKNAND2X12MTR)                              0.050      0.259 r
  U798/Y (INVX6MTR)                                      0.039      0.298 f
  U16042/Y (INVX4MTR)                                    0.051      0.350 r
  U16565/Y (OAI2BB1X2MTR)                                0.054      0.404 f
  U3437/Y (NOR2X1MTR)                                    0.103      0.507 r
  U3296/Y (OAI21X4MTR)                                   0.085      0.592 f
  U3952/Y (AOI21X4MTR)                                   0.098      0.690 r
  U8954/Y (XNOR2X1MTR)                                   0.057      0.747 f
  U9757/Y (NAND2BX2MTR)                                  0.066      0.813 r
  U13688/Y (NAND2X1MTR)                                  0.061      0.874 f
  U9620/Y (OAI2BB1X2MTR)                                 0.110      0.984 f
  U10546/Y (NAND2X2MTR)                                  0.043      1.027 r
  U7626/Y (NAND2X2MTR)                                   0.054      1.081 f
  U7614/Y (AOI21X2MTR)                                   0.110      1.190 r
  U7200/Y (INVX2MTR)                                     0.044      1.234 f
  U9449/Y (NAND2X2MTR)                                   0.045      1.279 r
  U8653/Y (NAND3X2MTR)                                   0.060      1.339 f
  U9383/Y (NOR2X2MTR)                                    0.076      1.415 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX2MTR)
                                                         0.000      1.415 r
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U2036/Y (CLKNAND2X4MTR)                                0.060      1.276 r
  U13271/Y (OAI2B1X2MTR)                                 0.071      1.347 f
  U15228/Y (OAI22X1MTR)                                  0.065      1.412 r
  U0_BANK_TOP/vACC_0_reg_4__18_/D (DFFRHQX4MTR)          0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U1323/Y (NAND2X6MTR)                                   0.053      1.025 r
  U8715/Y (XNOR2X1MTR)                                   0.073      1.098 r
  U9428/Y (NAND2X2MTR)                                   0.059      1.157 f
  U8655/Y (OAI21X2MTR)                                   0.052      1.209 r
  U10312/Y (NOR2X4MTR)                                   0.049      1.258 f
  U1594/Y (MXI2X6MTR)                                    0.069      1.327 r
  U10264/Y (NAND2X2MTR)                                  0.054      1.381 f
  U11375/Y (OAI2BB1X2MTR)                                0.042      1.423 r
  U0_BANK_TOP/vACC_1_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5330/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U10223/Y (OAI22X2MTR)                                  0.069      1.413 r
  U0_BANK_TOP/vACC_1_reg_1__10_/D (DFFRHQX4MTR)          0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5331/Y (CLKNAND2X4MTR)                                0.078      1.343 f
  U10255/Y (OAI22X2MTR)                                  0.069      1.412 r
  U0_BANK_TOP/vACC_2_reg_1__10_/D (DFFRHQX4MTR)          0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U1323/Y (NAND2X6MTR)                                   0.053      1.025 r
  U8715/Y (XNOR2X1MTR)                                   0.073      1.098 r
  U9428/Y (NAND2X2MTR)                                   0.059      1.157 f
  U8655/Y (OAI21X2MTR)                                   0.052      1.209 r
  U10312/Y (NOR2X4MTR)                                   0.049      1.258 f
  U1594/Y (MXI2X6MTR)                                    0.069      1.327 r
  U19225/Y (NAND2X2MTR)                                  0.054      1.381 f
  U13201/Y (OAI2BB1X2MTR)                                0.042      1.423 r
  U0_BANK_TOP/vACC_3_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U10237/Y (CLKNAND2X4MTR)                               0.079      1.330 f
  U17161/Y (OAI22X2MTR)                                  0.079      1.409 r
  U0_BANK_TOP/vACC_1_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U10237/Y (CLKNAND2X4MTR)                               0.079      1.330 f
  U17439/Y (OAI22X2MTR)                                  0.079      1.409 r
  U0_BANK_TOP/vACC_1_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5330/Y (CLKNAND2X4MTR)                                0.079      1.344 f
  U16185/Y (OAI2B2X2MTR)                                 0.069      1.413 r
  U0_BANK_TOP/vACC_1_reg_1__15_/D (DFFRHQX4MTR)          0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U899/Y (AND2X2MTR)                                     0.094      0.458 r
  U6713/Y (NOR2X2MTR)                                    0.037      0.495 f
  U1314/Y (NAND3X4MTR)                                   0.036      0.532 r
  U4629/Y (NAND2X2MTR)                                   0.052      0.583 f
  U8972/Y (CLKNAND2X4MTR)                                0.052      0.635 r
  U8947/Y (NAND2X3MTR)                                   0.048      0.684 f
  U5987/Y (OAI21X3MTR)                                   0.106      0.789 r
  U2398/Y (AOI21X6MTR)                                   0.081      0.870 f
  U9652/Y (OAI21X6MTR)                                   0.101      0.971 r
  U388/Y (CLKNAND2X4MTR)                                 0.075      1.046 f
  U4871/Y (CLKNAND2X8MTR)                                0.058      1.103 r
  U1778/Y (CLKNAND2X4MTR)                                0.042      1.146 f
  U9396/Y (NAND3X4MTR)                                   0.047      1.193 r
  U2036/Y (CLKNAND2X4MTR)                                0.059      1.252 f
  U1284/Y (XNOR2X8MTR)                                   0.083      1.335 f
  U7182/Y (OAI2BB2X2MTR)                                 0.081      1.417 r
  U0_BANK_TOP/vACC_2_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5331/Y (CLKNAND2X4MTR)                                0.078      1.343 f
  U16188/Y (OAI2B2X2MTR)                                 0.069      1.413 r
  U0_BANK_TOP/vACC_2_reg_1__15_/D (DFFRHQX4MTR)          0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U6767/Y (INVX4MTR)                                     0.048      0.400 r
  U9225/Y (NAND2X2MTR)                                   0.041      0.441 f
  U4126/Y (NOR2BX2MTR)                                   0.083      0.524 f
  U9112/Y (NAND2X2MTR)                                   0.043      0.567 r
  U1988/Y (OAI21BX4MTR)                                  0.055      0.622 f
  U1495/Y (NAND2X6MTR)                                   0.050      0.672 r
  U8218/Y (CLKNAND2X4MTR)                                0.057      0.729 f
  U8868/Y (INVX2MTR)                                     0.057      0.786 r
  U5943/Y (AOI21X6MTR)                                   0.035      0.820 f
  U11875/Y (OA21X8MTR)                                   0.133      0.953 f
  U10481/Y (CLKNAND2X8MTR)                               0.046      0.999 r
  U9497/Y (INVX6MTR)                                     0.037      1.036 f
  U11685/Y (OAI21X6MTR)                                  0.066      1.101 r
  U2715/Y (NAND3X6MTR)                                   0.096      1.197 f
  U4825/Y (NAND2X6MTR)                                   0.068      1.265 r
  U5336/Y (CLKNAND2X4MTR)                                0.077      1.342 f
  U11427/Y (OAI22X2MTR)                                  0.069      1.411 r
  U0_BANK_TOP/vACC_3_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U1955/Y (OAI21X4MTR)                                   0.061      0.961 f
  U1699/Y (CLKNAND2X4MTR)                                0.046      1.007 r
  U321/Y (NAND2X6MTR)                                    0.047      1.054 f
  U1580/Y (CLKNAND2X4MTR)                                0.046      1.100 r
  U11737/Y (INVX8MTR)                                    0.039      1.139 f
  U196/Y (INVX10MTR)                                     0.046      1.186 r
  U93/Y (NAND2X2MTR)                                     0.091      1.277 f
  U3681/Y (OAI22X1MTR)                                   0.083      1.360 r
  U0_BANK_TOP/vACC_1_reg_3__10_/D (DFFRQX4MTR)           0.000      1.360 r
  data arrival time                                                 1.360

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__10_/CK (DFFRQX4MTR)          0.000      1.515 r
  library setup time                                    -0.181      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.360
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.026


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U7184/Y (INVX2MTR)                                     0.039      1.238 f
  U10256/Y (NOR2BX4MTR)                                  0.073      1.311 r
  U1539/Y (INVX4MTR)                                     0.034      1.345 f
  U15948/Y (NAND2X2MTR)                                  0.032      1.377 r
  U19435/Y (OAI22X2MTR)                                  0.044      1.421 f
  U0_BANK_TOP/vACC_2_reg_0__16_/D (DFFRHQX2MTR)          0.000      1.421 f
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U7598/Y (NAND2X6MTR)                                   0.053      1.152 r
  U165/Y (CLKNAND2X4MTR)                                 0.048      1.201 f
  U7185/Y (NOR2X2MTR)                                    0.072      1.273 r
  U10235/Y (AOI21X4MTR)                                  0.073      1.346 f
  U11385/Y (OAI22X2MTR)                                  0.061      1.407 r
  U0_BANK_TOP/vACC_3_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U935/Y (BUFX8MTR)                                      0.080      0.316 r
  U991/Y (OAI2B2X2MTR)                                   0.062      0.378 f
  U5229/Y (AOI21X2MTR)                                   0.069      0.447 r
  U7079/Y (NAND2X2MTR)                                   0.063      0.511 f
  U7055/Y (NOR2BX4MTR)                                   0.086      0.596 f
  U6587/Y (INVX2MTR)                                     0.034      0.630 r
  U5103/Y (NAND2X2MTR)                                   0.071      0.701 f
  U10706/Y (OAI21X2MTR)                                  0.126      0.826 r
  U5474/Y (NAND2X1MTR)                                   0.073      0.899 f
  U2982/Y (NOR2BX1MTR)                                   0.112      1.012 f
  U4922/Y (OAI2B1X2MTR)                                  0.038      1.050 r
  U9456/Y (AOI21X2MTR)                                   0.044      1.094 f
  U1422/Y (XNOR2X2MTR)                                   0.081      1.175 f
  U1423/Y (CLKNAND2X4MTR)                                0.043      1.218 r
  U1300/Y (NAND3X4MTR)                                   0.081      1.298 f
  U8629/Y (INVX2MTR)                                     0.063      1.362 r
  U15347/Y (OAI22X1MTR)                                  0.067      1.428 f
  U0_BANK_TOP/vACC_3_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.428 f
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U3701/Y (NAND2X2MTR)                                   0.061      1.277 r
  U6360/Y (OAI2BB1X2MTR)                                 0.068      1.345 f
  U15488/Y (OAI22X1MTR)                                  0.063      1.408 r
  U0_BANK_TOP/vACC_2_reg_6__18_/D (DFFRHQX2MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U9522/Y (NAND2X2MTR)                                   0.056      1.033 f
  U9471/Y (NAND2X2MTR)                                   0.045      1.078 r
  U981/Y (XNOR2X2MTR)                                    0.075      1.154 r
  U9401/Y (OAI22X4MTR)                                   0.084      1.238 f
  U4822/Y (NOR2X2MTR)                                    0.110      1.348 r
  U2675/Y (OAI22X1MTR)                                   0.081      1.429 f
  U0_BANK_TOP/vACC_0_reg_4__9_/D (DFFRHQX4MTR)           0.000      1.429 f
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.111      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/Q (DFFRHQX1MTR)
                                                         0.146      0.146 f
  U16479/Y (NAND2X2MTR)                                  0.074      0.220 r
  U10145/Y (INVX2MTR)                                    0.056      0.276 f
  U5778/Y (NAND2X1MTR)                                   0.041      0.317 r
  U12695/Y (OAI2BB1X2MTR)                                0.044      0.361 f
  U9135/Y (NOR2X2MTR)                                    0.083      0.445 r
  U9955/Y (NAND4X4MTR)                                   0.115      0.560 f
  U6646/Y (INVX2MTR)                                     0.070      0.630 r
  U8365/Y (INVX2MTR)                                     0.040      0.670 f
  U724/Y (CLKNAND2X4MTR)                                 0.048      0.718 r
  U1647/Y (CLKNAND2X4MTR)                                0.047      0.766 f
  U6905/Y (CLKNAND2X4MTR)                                0.042      0.808 r
  U9650/Y (CLKNAND2X4MTR)                                0.056      0.864 f
  U1306/Y (NAND2X6MTR)                                   0.043      0.907 r
  U999/Y (CLKNAND2X8MTR)                                 0.045      0.952 f
  U1223/Y (CLKNAND2X4MTR)                                0.053      1.005 r
  U7204/Y (INVX1MTR)                                     0.039      1.044 f
  U2730/Y (NOR2X1MTR)                                    0.052      1.097 r
  U10342/Y (AOI31X2MTR)                                  0.085      1.181 f
  U1993/Y (NAND3X4MTR)                                   0.070      1.251 r
  U13868/Y (INVX2MTR)                                    0.041      1.292 f
  U10239/Y (NOR2X4MTR)                                   0.075      1.368 r
  U17473/Y (OAI22X2MTR)                                  0.055      1.423 f
  U0_BANK_TOP/vACC_1_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U1167/Y (CLKNAND2X16MTR)                               0.056      0.300 f
  U767/Y (BUFX8MTR)                                      0.086      0.386 f
  U9173/Y (INVX16MTR)                                    0.032      0.418 r
  U695/Y (NAND2X6MTR)                                    0.044      0.462 f
  U4631/Y (NOR2X3MTR)                                    0.068      0.530 r
  U3983/Y (XNOR2X2MTR)                                   0.111      0.641 r
  U1543/Y (XNOR2X2MTR)                                   0.067      0.708 f
  U3897/Y (CLKOR2X2MTR)                                  0.131      0.839 f
  U3068/Y (AOI21X4MTR)                                   0.091      0.930 r
  U1886/Y (OAI21X4MTR)                                   0.063      0.992 f
  U1507/Y (INVX4MTR)                                     0.035      1.027 r
  U1820/Y (CLKNAND2X4MTR)                                0.044      1.071 f
  U1173/Y (NAND2X6MTR)                                   0.048      1.119 r
  U1172/Y (OAI21X8MTR)                                   0.053      1.172 f
  U13193/Y (AOI21X8MTR)                                  0.078      1.250 r
  U15340/Y (XOR2X1MTR)                                   0.082      1.332 r
  U16619/Y (NOR2BX4MTR)                                  0.099      1.431 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX8MTR)
                                                         0.000      1.431 r
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U2576/Y (NOR2X4MTR)                                    0.049      0.726 f
  U5007/Y (OAI21X2MTR)                                   0.113      0.838 r
  U4981/Y (AOI21X6MTR)                                   0.054      0.892 f
  U1224/Y (OAI21X4MTR)                                   0.089      0.981 r
  U4875/Y (OAI2BB1X2MTR)                                 0.113      1.094 r
  U2505/Y (XNOR2X2MTR)                                   0.077      1.171 r
  U2504/Y (AOI22X4MTR)                                   0.071      1.242 f
  U2345/Y (OAI2B1X8MTR)                                  0.056      1.298 r
  U18864/Y (OAI2B2X2MTR)                                 0.114      1.412 r
  U0_BANK_TOP/vACC_2_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/Q (DFFRHQX1MTR)
                                                         0.146      0.146 f
  U16479/Y (NAND2X2MTR)                                  0.074      0.220 r
  U10145/Y (INVX2MTR)                                    0.056      0.276 f
  U5778/Y (NAND2X1MTR)                                   0.041      0.317 r
  U12695/Y (OAI2BB1X2MTR)                                0.044      0.361 f
  U9135/Y (NOR2X2MTR)                                    0.083      0.445 r
  U9955/Y (NAND4X4MTR)                                   0.115      0.560 f
  U6646/Y (INVX2MTR)                                     0.070      0.630 r
  U8365/Y (INVX2MTR)                                     0.040      0.670 f
  U724/Y (CLKNAND2X4MTR)                                 0.048      0.718 r
  U1647/Y (CLKNAND2X4MTR)                                0.047      0.766 f
  U6905/Y (CLKNAND2X4MTR)                                0.042      0.808 r
  U9650/Y (CLKNAND2X4MTR)                                0.056      0.864 f
  U1306/Y (NAND2X6MTR)                                   0.043      0.907 r
  U999/Y (CLKNAND2X8MTR)                                 0.045      0.952 f
  U1223/Y (CLKNAND2X4MTR)                                0.053      1.005 r
  U7204/Y (INVX1MTR)                                     0.039      1.044 f
  U2730/Y (NOR2X1MTR)                                    0.052      1.097 r
  U10342/Y (AOI31X2MTR)                                  0.085      1.181 f
  U1993/Y (NAND3X4MTR)                                   0.070      1.251 r
  U13868/Y (INVX2MTR)                                    0.041      1.292 f
  U10239/Y (NOR2X4MTR)                                   0.075      1.368 r
  U17463/Y (OAI22X2MTR)                                  0.055      1.423 f
  U0_BANK_TOP/vACC_2_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U2240/Y (INVX8MTR)                                     0.032      0.368 f
  U796/Y (NAND2X2MTR)                                    0.038      0.407 r
  U11011/Y (NAND4X4MTR)                                  0.097      0.504 f
  U6177/Y (CLKNAND2X4MTR)                                0.050      0.554 r
  U2424/Y (OAI21X4MTR)                                   0.057      0.610 f
  U3259/Y (CLKOR2X4MTR)                                  0.105      0.715 f
  U515/Y (AOI21X2MTR)                                    0.112      0.827 r
  U7257/Y (OAI21X6MTR)                                   0.084      0.911 f
  U8784/Y (CLKNAND2X8MTR)                                0.051      0.962 r
  U8116/Y (CLKNAND2X8MTR)                                0.057      1.019 f
  U7220/Y (NAND2BX2MTR)                                  0.050      1.070 r
  U6835/Y (INVX1MTR)                                     0.036      1.106 f
  U10376/Y (OAI2BB1X2MTR)                                0.089      1.195 f
  U1381/Y (CLKNAND2X4MTR)                                0.040      1.235 r
  U1370/Y (NAND3X4MTR)                                   0.081      1.316 f
  U10294/Y (INVX4MTR)                                    0.053      1.369 r
  U2647/Y (OAI22X1MTR)                                   0.062      1.432 f
  U0_BANK_TOP/vACC_0_reg_7__15_/D (DFFRHQX4MTR)          0.000      1.432 f
  data arrival time                                                 1.432

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.432
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.120      0.120 f
  U2149/Y (BUFX8MTR)                                     0.080      0.201 f
  U6778/Y (NAND2X3MTR)                                   0.055      0.256 r
  U8561/Y (OAI22X2MTR)                                   0.073      0.329 f
  U7124/Y (AOI2BB1X1MTR)                                 0.068      0.398 r
  U9164/Y (NAND3X2MTR)                                   0.073      0.471 f
  U8412/Y (NOR2X2MTR)                                    0.075      0.546 r
  U3998/Y (CLKNAND2X4MTR)                                0.061      0.607 f
  U3943/Y (INVX2MTR)                                     0.041      0.648 r
  U5064/Y (NAND2X2MTR)                                   0.042      0.690 f
  U4444/Y (INVX2MTR)                                     0.057      0.747 r
  U1458/Y (AOI21X4MTR)                                   0.061      0.808 f
  U4342/Y (NOR2X2MTR)                                    0.091      0.899 r
  U2461/Y (NOR2X6MTR)                                    0.050      0.949 f
  U2460/Y (OAI2B1X4MTR)                                  0.072      1.021 r
  U9502/Y (NAND2X2MTR)                                   0.050      1.072 f
  U9454/Y (NAND2X2MTR)                                   0.039      1.111 r
  U9446/Y (NOR2X2MTR)                                    0.030      1.141 f
  U9411/Y (OAI2B1X2MTR)                                  0.035      1.176 r
  U1865/Y (CLKNAND2X4MTR)                                0.057      1.232 f
  U1864/Y (NOR2X6MTR)                                    0.066      1.298 r
  U15933/Y (BUFX4MTR)                                    0.083      1.382 r
  U17451/Y (OAI22X2MTR)                                  0.043      1.425 f
  U0_BANK_TOP/vACC_3_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.425 f
  data arrival time                                                 1.425

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.425
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11877/Y (OAI21X6MTR)                                  0.099      0.988 r
  U312/Y (AOI21X6MTR)                                    0.064      1.051 f
  U5890/Y (INVX3MTR)                                     0.039      1.091 r
  U9508/Y (CLKNAND2X4MTR)                                0.046      1.137 f
  U200/Y (INVX2MTR)                                      0.050      1.187 r
  U5350/Y (NAND2X2MTR)                                   0.060      1.248 f
  U9388/Y (NAND2X2MTR)                                   0.045      1.292 r
  U6820/Y (NAND2X2MTR)                                   0.059      1.351 f
  U6808/Y (OAI22X1MTR)                                   0.061      1.412 r
  U0_BANK_TOP/vACC_0_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_366_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U112/Y (AOI2BB1X4MTR)                                  0.119      1.365 f
  U2726/Y (NOR2X2MTR)                                    0.056      1.421 r
  PIM_result_reg_366_/D (DFFRHQX4MTR)                    0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_366_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_494_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U112/Y (AOI2BB1X4MTR)                                  0.119      1.365 f
  U2720/Y (NOR2X2MTR)                                    0.056      1.421 r
  PIM_result_reg_494_/D (DFFRHQX4MTR)                    0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_494_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U8161/Y (AOI21X2MTR)                                   0.096      1.072 r
  U11822/Y (XOR2X1MTR)                                   0.084      1.156 r
  U16036/Y (NAND2X2MTR)                                  0.072      1.228 f
  U12997/Y (OAI2B11X4MTR)                                0.066      1.293 r
  U2650/Y (INVX3MTR)                                     0.055      1.349 f
  U17341/Y (OAI22X2MTR)                                  0.059      1.408 r
  U0_BANK_TOP/vACC_0_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.132      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11877/Y (OAI21X6MTR)                                  0.099      0.988 r
  U312/Y (AOI21X6MTR)                                    0.064      1.051 f
  U5890/Y (INVX3MTR)                                     0.039      1.091 r
  U9508/Y (CLKNAND2X4MTR)                                0.046      1.137 f
  U200/Y (INVX2MTR)                                      0.050      1.187 r
  U5350/Y (NAND2X2MTR)                                   0.060      1.248 f
  U9388/Y (NAND2X2MTR)                                   0.045      1.292 r
  U6820/Y (NAND2X2MTR)                                   0.059      1.351 f
  U6811/Y (OAI22X1MTR)                                   0.061      1.412 r
  U0_BANK_TOP/vACC_3_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_170_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U6248/Y (BUFX16MTR)                                    0.086      0.453 f
  U7864/Y (INVX4MTR)                                     0.045      0.498 r
  U5155/Y (NAND2X1MTR)                                   0.054      0.552 f
  U4018/Y (AND2X1MTR)                                    0.103      0.655 f
  U9831/Y (OAI2BB1X2MTR)                                 0.048      0.702 r
  U9786/Y (NOR2X4MTR)                                    0.043      0.746 f
  U7313/Y (NAND2X2MTR)                                   0.049      0.794 r
  U6910/Y (INVX2MTR)                                     0.037      0.832 f
  U8163/Y (NAND3X4MTR)                                   0.038      0.870 r
  U2856/Y (INVX1MTR)                                     0.040      0.910 f
  U4885/Y (NAND2X2MTR)                                   0.052      0.962 r
  U5880/Y (NAND2BX2MTR)                                  0.058      1.020 f
  U2761/Y (NOR2X2MTR)                                    0.114      1.134 r
  U8055/Y (NAND4X2MTR)                                   0.119      1.254 f
  U6382/Y (AOI21X2MTR)                                   0.132      1.385 r
  U6815/Y (NOR2X1MTR)                                    0.055      1.440 f
  PIM_result_reg_170_/D (DFFRHQX4MTR)                    0.000      1.440 f
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_170_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_42_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U6248/Y (BUFX16MTR)                                    0.086      0.453 f
  U7864/Y (INVX4MTR)                                     0.045      0.498 r
  U5155/Y (NAND2X1MTR)                                   0.054      0.552 f
  U4018/Y (AND2X1MTR)                                    0.103      0.655 f
  U9831/Y (OAI2BB1X2MTR)                                 0.048      0.702 r
  U9786/Y (NOR2X4MTR)                                    0.043      0.746 f
  U7313/Y (NAND2X2MTR)                                   0.049      0.794 r
  U6910/Y (INVX2MTR)                                     0.037      0.832 f
  U8163/Y (NAND3X4MTR)                                   0.038      0.870 r
  U2856/Y (INVX1MTR)                                     0.040      0.910 f
  U4885/Y (NAND2X2MTR)                                   0.052      0.962 r
  U5880/Y (NAND2BX2MTR)                                  0.058      1.020 f
  U2761/Y (NOR2X2MTR)                                    0.114      1.134 r
  U8055/Y (NAND4X2MTR)                                   0.119      1.254 f
  U6382/Y (AOI21X2MTR)                                   0.132      1.385 r
  U6816/Y (NOR2X1MTR)                                    0.055      1.440 f
  PIM_result_reg_42_/D (DFFRHQX4MTR)                     0.000      1.440 f
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_42_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_298_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U6248/Y (BUFX16MTR)                                    0.086      0.453 f
  U7864/Y (INVX4MTR)                                     0.045      0.498 r
  U5155/Y (NAND2X1MTR)                                   0.054      0.552 f
  U4018/Y (AND2X1MTR)                                    0.103      0.655 f
  U9831/Y (OAI2BB1X2MTR)                                 0.048      0.702 r
  U9786/Y (NOR2X4MTR)                                    0.043      0.746 f
  U7313/Y (NAND2X2MTR)                                   0.049      0.794 r
  U6910/Y (INVX2MTR)                                     0.037      0.832 f
  U8163/Y (NAND3X4MTR)                                   0.038      0.870 r
  U2856/Y (INVX1MTR)                                     0.040      0.910 f
  U4885/Y (NAND2X2MTR)                                   0.052      0.962 r
  U5880/Y (NAND2BX2MTR)                                  0.058      1.020 f
  U2761/Y (NOR2X2MTR)                                    0.114      1.134 r
  U8055/Y (NAND4X2MTR)                                   0.119      1.254 f
  U6382/Y (AOI21X2MTR)                                   0.132      1.385 r
  U6817/Y (NOR2X1MTR)                                    0.055      1.440 f
  PIM_result_reg_298_/D (DFFRHQX4MTR)                    0.000      1.440 f
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_298_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_426_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U6248/Y (BUFX16MTR)                                    0.086      0.453 f
  U7864/Y (INVX4MTR)                                     0.045      0.498 r
  U5155/Y (NAND2X1MTR)                                   0.054      0.552 f
  U4018/Y (AND2X1MTR)                                    0.103      0.655 f
  U9831/Y (OAI2BB1X2MTR)                                 0.048      0.702 r
  U9786/Y (NOR2X4MTR)                                    0.043      0.746 f
  U7313/Y (NAND2X2MTR)                                   0.049      0.794 r
  U6910/Y (INVX2MTR)                                     0.037      0.832 f
  U8163/Y (NAND3X4MTR)                                   0.038      0.870 r
  U2856/Y (INVX1MTR)                                     0.040      0.910 f
  U4885/Y (NAND2X2MTR)                                   0.052      0.962 r
  U5880/Y (NAND2BX2MTR)                                  0.058      1.020 f
  U2761/Y (NOR2X2MTR)                                    0.114      1.134 r
  U8055/Y (NAND4X2MTR)                                   0.119      1.254 f
  U6382/Y (AOI21X2MTR)                                   0.132      1.385 r
  U7186/Y (NOR2X1MTR)                                    0.055      1.440 f
  PIM_result_reg_426_/D (DFFRHQX4MTR)                    0.000      1.440 f
  data arrival time                                                 1.440

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_426_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.100      1.415
  data required time                                                1.415
  --------------------------------------------------------------------------
  data required time                                                1.415
  data arrival time                                                -1.440
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U10268/Y (CLKNAND2X4MTR)                               0.078      1.329 f
  U13358/Y (OAI22X2MTR)                                  0.078      1.407 r
  U0_BANK_TOP/vACC_0_reg_0__9_/D (DFFRHQX4MTR)           0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_114_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1692/Y (INVX4MTR)                                     0.037      0.457 f
  U12612/Y (NAND2X2MTR)                                  0.041      0.498 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.617 f
  U3175/Y (INVX2MTR)                                     0.084      0.701 r
  U3123/Y (NAND2X2MTR)                                   0.064      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.075      0.840 r
  U5445/Y (NAND3X4MTR)                                   0.093      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.097      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U17633/Y (NAND2X2MTR)                                  0.045      1.197 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.245 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.310 f
  U6373/Y (NOR2X1MTR)                                    0.061      1.372 r
  PIM_result_reg_114_/D (DFFRQX2MTR)                     0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_114_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_242_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1692/Y (INVX4MTR)                                     0.037      0.457 f
  U12612/Y (NAND2X2MTR)                                  0.041      0.498 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.617 f
  U3175/Y (INVX2MTR)                                     0.084      0.701 r
  U3123/Y (NAND2X2MTR)                                   0.064      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.075      0.840 r
  U5445/Y (NAND3X4MTR)                                   0.093      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.097      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U17633/Y (NAND2X2MTR)                                  0.045      1.197 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.245 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.310 f
  U6377/Y (NOR2X1MTR)                                    0.061      1.372 r
  PIM_result_reg_242_/D (DFFRQX2MTR)                     0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_242_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_370_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1692/Y (INVX4MTR)                                     0.037      0.457 f
  U12612/Y (NAND2X2MTR)                                  0.041      0.498 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.617 f
  U3175/Y (INVX2MTR)                                     0.084      0.701 r
  U3123/Y (NAND2X2MTR)                                   0.064      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.075      0.840 r
  U5445/Y (NAND3X4MTR)                                   0.093      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.097      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U17633/Y (NAND2X2MTR)                                  0.045      1.197 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.245 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.310 f
  U6381/Y (NOR2X1MTR)                                    0.061      1.372 r
  PIM_result_reg_370_/D (DFFRQX2MTR)                     0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_370_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_498_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1692/Y (INVX4MTR)                                     0.037      0.457 f
  U12612/Y (NAND2X2MTR)                                  0.041      0.498 r
  U15915/Y (NAND4X4MTR)                                  0.119      0.617 f
  U3175/Y (INVX2MTR)                                     0.084      0.701 r
  U3123/Y (NAND2X2MTR)                                   0.064      0.765 f
  U15914/Y (NOR2X4MTR)                                   0.075      0.840 r
  U5445/Y (NAND3X4MTR)                                   0.093      0.932 f
  U5415/Y (NOR2X2MTR)                                    0.097      1.030 r
  U3787/Y (NAND2X2MTR)                                   0.065      1.095 f
  U2824/Y (INVX2MTR)                                     0.057      1.152 r
  U17633/Y (NAND2X2MTR)                                  0.045      1.197 f
  U17634/Y (OAI211X2MTR)                                 0.048      1.245 r
  U5859/Y (AOI211X2MTR)                                  0.065      1.310 f
  U6376/Y (NOR2X1MTR)                                    0.061      1.372 r
  PIM_result_reg_498_/D (DFFRQX2MTR)                     0.000      1.372 r
  data arrival time                                                 1.372

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_498_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.372
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11877/Y (OAI21X6MTR)                                  0.099      0.988 r
  U312/Y (AOI21X6MTR)                                    0.064      1.051 f
  U5890/Y (INVX3MTR)                                     0.039      1.091 r
  U9508/Y (CLKNAND2X4MTR)                                0.046      1.137 f
  U200/Y (INVX2MTR)                                      0.050      1.187 r
  U5350/Y (NAND2X2MTR)                                   0.060      1.248 f
  U9388/Y (NAND2X2MTR)                                   0.045      1.292 r
  U6820/Y (NAND2X2MTR)                                   0.059      1.351 f
  U6809/Y (OAI22X1MTR)                                   0.061      1.412 r
  U0_BANK_TOP/vACC_2_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U2576/Y (NOR2X4MTR)                                    0.049      0.726 f
  U5007/Y (OAI21X2MTR)                                   0.113      0.838 r
  U4981/Y (AOI21X6MTR)                                   0.054      0.892 f
  U1224/Y (OAI21X4MTR)                                   0.089      0.981 r
  U4875/Y (OAI2BB1X2MTR)                                 0.113      1.094 r
  U2505/Y (XNOR2X2MTR)                                   0.077      1.171 r
  U2504/Y (AOI22X4MTR)                                   0.071      1.242 f
  U2345/Y (OAI2B1X8MTR)                                  0.056      1.298 r
  U18867/Y (OAI2B2X2MTR)                                 0.114      1.412 r
  U0_BANK_TOP/vACC_0_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U8161/Y (AOI21X2MTR)                                   0.096      1.072 r
  U11822/Y (XOR2X1MTR)                                   0.084      1.156 r
  U16036/Y (NAND2X2MTR)                                  0.072      1.228 f
  U12997/Y (OAI2B11X4MTR)                                0.066      1.293 r
  U2650/Y (INVX3MTR)                                     0.055      1.349 f
  U17342/Y (OAI22X2MTR)                                  0.059      1.408 r
  U0_BANK_TOP/vACC_3_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U2576/Y (NOR2X4MTR)                                    0.049      0.726 f
  U5007/Y (OAI21X2MTR)                                   0.113      0.838 r
  U4981/Y (AOI21X6MTR)                                   0.054      0.892 f
  U1224/Y (OAI21X4MTR)                                   0.089      0.981 r
  U4875/Y (OAI2BB1X2MTR)                                 0.113      1.094 r
  U2505/Y (XNOR2X2MTR)                                   0.077      1.171 r
  U2504/Y (AOI22X4MTR)                                   0.071      1.242 f
  U2345/Y (OAI2B1X8MTR)                                  0.056      1.298 r
  U18866/Y (OAI2B2X2MTR)                                 0.114      1.412 r
  U0_BANK_TOP/vACC_3_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U13246/Y (OAI2BB1X4MTR)                                0.083      0.513 r
  U10992/Y (INVX2MTR)                                    0.026      0.538 f
  U9920/Y (NAND3X2MTR)                                   0.040      0.578 r
  U6601/Y (CLKNAND2X4MTR)                                0.052      0.631 f
  U2577/Y (OAI2B1X8MTR)                                  0.046      0.677 r
  U2576/Y (NOR2X4MTR)                                    0.049      0.726 f
  U5007/Y (OAI21X2MTR)                                   0.113      0.838 r
  U4981/Y (AOI21X6MTR)                                   0.054      0.892 f
  U1224/Y (OAI21X4MTR)                                   0.089      0.981 r
  U4875/Y (OAI2BB1X2MTR)                                 0.113      1.094 r
  U2505/Y (XNOR2X2MTR)                                   0.077      1.171 r
  U2504/Y (AOI22X4MTR)                                   0.071      1.242 f
  U2345/Y (OAI2B1X8MTR)                                  0.056      1.298 r
  U18865/Y (OAI2B2X2MTR)                                 0.114      1.412 r
  U0_BANK_TOP/vACC_1_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U3752/Y (CLKNAND2X4MTR)                                0.053      0.967 f
  U5878/Y (CLKNAND2X4MTR)                                0.054      1.022 r
  U1599/Y (OAI2BB1X4MTR)                                 0.093      1.115 r
  U2047/Y (XNOR2X2MTR)                                   0.065      1.180 r
  U10329/Y (NAND2X2MTR)                                  0.068      1.248 f
  U1879/Y (NAND3X4MTR)                                   0.056      1.304 r
  U17485/Y (INVX2MTR)                                    0.050      1.355 f
  U8606/Y (OAI22X2MTR)                                   0.056      1.411 r
  U0_BANK_TOP/vACC_0_reg_0__14_/D (DFFRHQX4MTR)          0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U7581/Y (NAND2X2MTR)                                   0.050      1.249 f
  U10230/Y (XNOR2X2MTR)                                  0.091      1.340 f
  U15411/Y (OAI22X2MTR)                                  0.071      1.411 r
  U0_BANK_TOP/vACC_2_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.025


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U112/Y (AOI2BB1X4MTR)                                  0.119      1.365 f
  U2719/Y (NOR2X1MTR)                                    0.056      1.421 r
  PIM_result_reg_110_/D (DFFRHQX4MTR)                    0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_110_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U112/Y (AOI2BB1X4MTR)                                  0.119      1.365 f
  U7188/Y (NOR2X1MTR)                                    0.056      1.421 r
  PIM_result_reg_238_/D (DFFRHQX4MTR)                    0.000      1.421 r
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_238_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U7581/Y (NAND2X2MTR)                                   0.050      1.249 f
  U10230/Y (XNOR2X2MTR)                                  0.091      1.340 f
  U8605/Y (OAI22X2MTR)                                   0.071      1.411 r
  U0_BANK_TOP/vACC_0_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U2036/Y (CLKNAND2X4MTR)                                0.060      1.276 r
  U13271/Y (OAI2B1X2MTR)                                 0.071      1.347 f
  U4808/Y (OAI22X1MTR)                                   0.065      1.412 r
  U0_BANK_TOP/vACC_2_reg_4__18_/D (DFFRHQX4MTR)          0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_68_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U11639/Y (OAI211X2MTR)                                 0.109      1.274 r
  U8645/Y (NOR3X4MTR)                                    0.049      1.324 f
  U15692/Y (NOR2X1MTR)                                   0.050      1.374 r
  PIM_result_reg_68_/D (DFFRQX2MTR)                      0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_68_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_196_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U11639/Y (OAI211X2MTR)                                 0.109      1.274 r
  U8645/Y (NOR3X4MTR)                                    0.049      1.324 f
  U15658/Y (NOR2X1MTR)                                   0.050      1.374 r
  PIM_result_reg_196_/D (DFFRQX2MTR)                     0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_196_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_324_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U11639/Y (OAI211X2MTR)                                 0.109      1.274 r
  U8645/Y (NOR3X4MTR)                                    0.049      1.324 f
  U15623/Y (NOR2X1MTR)                                   0.050      1.374 r
  PIM_result_reg_324_/D (DFFRQX2MTR)                     0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_324_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_452_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U11639/Y (OAI211X2MTR)                                 0.109      1.274 r
  U8645/Y (NOR3X4MTR)                                    0.049      1.324 f
  U15588/Y (NOR2X1MTR)                                   0.050      1.374 r
  PIM_result_reg_452_/D (DFFRQX2MTR)                     0.000      1.374 r
  data arrival time                                                 1.374

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_452_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.374
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U899/Y (AND2X2MTR)                                     0.094      0.458 r
  U6713/Y (NOR2X2MTR)                                    0.037      0.495 f
  U1314/Y (NAND3X4MTR)                                   0.036      0.532 r
  U4629/Y (NAND2X2MTR)                                   0.052      0.583 f
  U8972/Y (CLKNAND2X4MTR)                                0.052      0.635 r
  U8947/Y (NAND2X3MTR)                                   0.048      0.684 f
  U5987/Y (OAI21X3MTR)                                   0.106      0.789 r
  U2398/Y (AOI21X6MTR)                                   0.081      0.870 f
  U9652/Y (OAI21X6MTR)                                   0.101      0.971 r
  U388/Y (CLKNAND2X4MTR)                                 0.075      1.046 f
  U4871/Y (CLKNAND2X8MTR)                                0.058      1.103 r
  U1778/Y (CLKNAND2X4MTR)                                0.042      1.146 f
  U9396/Y (NAND3X4MTR)                                   0.047      1.193 r
  U1613/Y (CLKNAND2X4MTR)                                0.051      1.244 f
  U1612/Y (XNOR2X4MTR)                                   0.095      1.339 f
  U15852/Y (OAI22X2MTR)                                  0.070      1.409 r
  U0_BANK_TOP/vACC_0_reg_4__17_/D (DFFRHQX4MTR)          0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U3752/Y (CLKNAND2X4MTR)                                0.053      0.967 f
  U5878/Y (CLKNAND2X4MTR)                                0.054      1.022 r
  U1599/Y (OAI2BB1X4MTR)                                 0.093      1.115 r
  U2047/Y (XNOR2X2MTR)                                   0.065      1.180 r
  U10329/Y (NAND2X2MTR)                                  0.068      1.248 f
  U1879/Y (NAND3X4MTR)                                   0.056      1.304 r
  U17485/Y (INVX2MTR)                                    0.050      1.355 f
  U9304/Y (OAI22X2MTR)                                   0.056      1.411 r
  U0_BANK_TOP/vACC_1_reg_0__14_/D (DFFRHQX4MTR)          0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U3752/Y (CLKNAND2X4MTR)                                0.053      0.967 f
  U5878/Y (CLKNAND2X4MTR)                                0.054      1.022 r
  U1599/Y (OAI2BB1X4MTR)                                 0.093      1.115 r
  U2047/Y (XNOR2X2MTR)                                   0.065      1.180 r
  U10329/Y (NAND2X2MTR)                                  0.068      1.248 f
  U1879/Y (NAND3X4MTR)                                   0.056      1.304 r
  U17485/Y (INVX2MTR)                                    0.050      1.355 f
  U8608/Y (OAI22X2MTR)                                   0.056      1.411 r
  U0_BANK_TOP/vACC_3_reg_0__14_/D (DFFRHQX4MTR)          0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U13025/Y (OAI2BB1X4MTR)                                0.108      1.085 r
  U10408/Y (XNOR2X1MTR)                                  0.069      1.153 r
  U11618/Y (AOI22X2MTR)                                  0.078      1.231 f
  U1345/Y (OAI21X4MTR)                                   0.056      1.287 r
  U8637/Y (INVX2MTR)                                     0.062      1.349 f
  U9364/Y (OAI22X2MTR)                                   0.061      1.409 r
  U0_BANK_TOP/vACC_0_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U13025/Y (OAI2BB1X4MTR)                                0.108      1.085 r
  U10408/Y (XNOR2X1MTR)                                  0.069      1.153 r
  U11618/Y (AOI22X2MTR)                                  0.078      1.231 f
  U1345/Y (OAI21X4MTR)                                   0.056      1.287 r
  U8637/Y (INVX2MTR)                                     0.062      1.349 f
  U9347/Y (OAI22X2MTR)                                   0.061      1.409 r
  U0_BANK_TOP/vACC_1_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U15903/Y (OAI211X4MTR)                                 0.129      1.357 r
  U17246/Y (OAI22X2MTR)                                  0.064      1.421 f
  U0_BANK_TOP/vACC_1_reg_5__16_/D (DFFRHQX2MTR)          0.000      1.421 f
  data arrival time                                                 1.421

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.024


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U1091/Y (INVX8MTR)                                     0.040      0.340 r
  U690/Y (AND2X6MTR)                                     0.098      0.438 r
  U947/Y (INVX8MTR)                                      0.036      0.473 f
  U627/Y (NOR2X4MTR)                                     0.047      0.521 r
  U6140/Y (INVX2MTR)                                     0.034      0.555 f
  U5084/Y (XNOR2X2MTR)                                   0.081      0.636 r
  U2448/Y (XNOR2X2MTR)                                   0.104      0.740 r
  U10689/Y (XNOR2X2MTR)                                  0.139      0.879 r
  U2377/Y (NOR2X4MTR)                                    0.052      0.930 f
  U1919/Y (OAI21X4MTR)                                   0.108      1.039 r
  U1034/Y (AOI21X6MTR)                                   0.070      1.108 f
  U5373/Y (OAI21X6MTR)                                   0.089      1.198 r
  U16230/Y (OAI2BB1X4MTR)                                0.112      1.310 r
  U1731/Y (CLKNAND2X4MTR)                                0.036      1.345 f
  U70/Y (AOI21X2MTR)                                     0.071      1.417 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U10250/Y (CLKNAND2X4MTR)                               0.078      1.329 f
  U17157/Y (OAI22X2MTR)                                  0.079      1.408 r
  U0_BANK_TOP/vACC_2_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U2721/Y (INVX2MTR)                                     0.047      1.209 f
  U11547/Y (NAND2X2MTR)                                  0.037      1.247 r
  U11505/Y (NAND2X2MTR)                                  0.047      1.294 f
  U4249/Y (NOR2X2MTR)                                    0.092      1.386 r
  U15459/Y (NOR2X1MTR)                                   0.053      1.439 f
  PIM_result_reg_124_/D (DFFRHQX4MTR)                    0.000      1.439 f
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_124_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U2721/Y (INVX2MTR)                                     0.047      1.209 f
  U11547/Y (NAND2X2MTR)                                  0.037      1.247 r
  U11505/Y (NAND2X2MTR)                                  0.047      1.294 f
  U4249/Y (NOR2X2MTR)                                    0.092      1.386 r
  U6354/Y (NOR2X1MTR)                                    0.053      1.439 f
  PIM_result_reg_252_/D (DFFRHQX4MTR)                    0.000      1.439 f
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_252_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_380_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U2721/Y (INVX2MTR)                                     0.047      1.209 f
  U11547/Y (NAND2X2MTR)                                  0.037      1.247 r
  U11505/Y (NAND2X2MTR)                                  0.047      1.294 f
  U4249/Y (NOR2X2MTR)                                    0.092      1.386 r
  U6355/Y (NOR2X1MTR)                                    0.053      1.439 f
  PIM_result_reg_380_/D (DFFRHQX4MTR)                    0.000      1.439 f
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_380_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_508_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U2721/Y (INVX2MTR)                                     0.047      1.209 f
  U11547/Y (NAND2X2MTR)                                  0.037      1.247 r
  U11505/Y (NAND2X2MTR)                                  0.047      1.294 f
  U4249/Y (NOR2X2MTR)                                    0.092      1.386 r
  U15458/Y (NOR2X1MTR)                                   0.053      1.439 f
  PIM_result_reg_508_/D (DFFRHQX4MTR)                    0.000      1.439 f
  data arrival time                                                 1.439

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_508_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U10268/Y (CLKNAND2X4MTR)                               0.078      1.329 f
  U9313/Y (OAI22X2MTR)                                   0.079      1.408 r
  U0_BANK_TOP/vACC_0_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U8161/Y (AOI21X2MTR)                                   0.096      1.072 r
  U11822/Y (XOR2X1MTR)                                   0.084      1.156 r
  U16036/Y (NAND2X2MTR)                                  0.072      1.228 f
  U12997/Y (OAI2B11X4MTR)                                0.066      1.293 r
  U2650/Y (INVX3MTR)                                     0.055      1.349 f
  U17368/Y (OAI22X2MTR)                                  0.059      1.408 r
  U0_BANK_TOP/vACC_2_reg_3__14_/D (DFFRHQX2MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__14_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U1323/Y (NAND2X6MTR)                                   0.053      1.025 r
  U8715/Y (XNOR2X1MTR)                                   0.073      1.098 r
  U9428/Y (NAND2X2MTR)                                   0.059      1.157 f
  U8655/Y (OAI21X2MTR)                                   0.052      1.209 r
  U10312/Y (NOR2X4MTR)                                   0.049      1.258 f
  U1594/Y (MXI2X6MTR)                                    0.069      1.327 r
  U16220/Y (NAND2X2MTR)                                  0.054      1.381 f
  U13203/Y (OAI2BB1X2MTR)                                0.042      1.423 r
  U0_BANK_TOP/vACC_2_reg_2__0_/D (DFFRHQX4MTR)           0.000      1.423 r
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/Q (DFFRHQX1MTR)
                                                         0.146      0.146 f
  U16479/Y (NAND2X2MTR)                                  0.074      0.220 r
  U10145/Y (INVX2MTR)                                    0.056      0.276 f
  U5778/Y (NAND2X1MTR)                                   0.041      0.317 r
  U12695/Y (OAI2BB1X2MTR)                                0.044      0.361 f
  U9135/Y (NOR2X2MTR)                                    0.083      0.445 r
  U9955/Y (NAND4X4MTR)                                   0.115      0.560 f
  U6646/Y (INVX2MTR)                                     0.070      0.630 r
  U8365/Y (INVX2MTR)                                     0.040      0.670 f
  U724/Y (CLKNAND2X4MTR)                                 0.048      0.718 r
  U1647/Y (CLKNAND2X4MTR)                                0.047      0.766 f
  U6905/Y (CLKNAND2X4MTR)                                0.042      0.808 r
  U9650/Y (CLKNAND2X4MTR)                                0.056      0.864 f
  U1306/Y (NAND2X6MTR)                                   0.043      0.907 r
  U999/Y (CLKNAND2X8MTR)                                 0.045      0.952 f
  U1223/Y (CLKNAND2X4MTR)                                0.053      1.005 r
  U7204/Y (INVX1MTR)                                     0.039      1.044 f
  U2730/Y (NOR2X1MTR)                                    0.052      1.097 r
  U10342/Y (AOI31X2MTR)                                  0.085      1.181 f
  U1993/Y (NAND3X4MTR)                                   0.070      1.251 r
  U13868/Y (INVX2MTR)                                    0.041      1.292 f
  U10239/Y (NOR2X4MTR)                                   0.075      1.368 r
  U17467/Y (OAI22X2MTR)                                  0.055      1.423 f
  U0_BANK_TOP/vACC_0_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U7631/Y (NAND2X6MTR)                                   0.076      1.016 f
  U2331/Y (AND2X2MTR)                                    0.095      1.112 f
  U8052/Y (AOI2B1X2MTR)                                  0.072      1.184 r
  U9406/Y (NAND3X4MTR)                                   0.086      1.270 f
  U9324/Y (NOR2X4MTR)                                    0.096      1.366 r
  U17195/Y (OAI22X2MTR)                                  0.056      1.422 f
  U0_BANK_TOP/vACC_1_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.422 f
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U7631/Y (NAND2X6MTR)                                   0.076      1.016 f
  U7615/Y (NAND2X2MTR)                                   0.053      1.069 r
  U9483/Y (NAND2X2MTR)                                   0.043      1.113 f
  U9444/Y (NAND2X2MTR)                                   0.044      1.157 r
  U1344/Y (NAND3X4MTR)                                   0.061      1.218 f
  U1371/Y (NOR2X4MTR)                                    0.072      1.289 r
  U7583/Y (BUFX4MTR)                                     0.089      1.378 r
  U16140/Y (OAI22X2MTR)                                  0.045      1.422 f
  U0_BANK_TOP/vACC_2_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.422 f
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.023


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U937/Y (INVX10MTR)                                     0.036      0.296 f
  U2204/Y (INVX12MTR)                                    0.039      0.335 r
  U902/Y (INVX12MTR)                                     0.029      0.365 f
  U1802/Y (AOI21X6MTR)                                   0.061      0.425 r
  U12450/Y (OAI211X4MTR)                                 0.080      0.505 f
  U4001/Y (NAND2X2MTR)                                   0.055      0.560 r
  U5625/Y (CLKNAND2X4MTR)                                0.071      0.631 f
  U3914/Y (NOR2X3MTR)                                    0.103      0.735 r
  U4455/Y (OAI21X4MTR)                                   0.080      0.815 f
  U1957/Y (AOI21X8MTR)                                   0.088      0.902 r
  U311/Y (AOI2BB1X2MTR)                                  0.120      1.023 r
  U1290/Y (OAI21X4MTR)                                   0.050      1.073 f
  U1675/Y (XNOR2X2MTR)                                   0.069      1.142 f
  U8727/Y (NAND2BX2MTR)                                  0.048      1.190 r
  U1674/Y (OAI21X3MTR)                                   0.054      1.244 f
  U15876/Y (AOI2BB1X2MTR)                                0.104      1.348 r
  U3671/Y (OAI22X1MTR)                                   0.081      1.429 f
  U0_BANK_TOP/vACC_0_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.429 f
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U9522/Y (NAND2X2MTR)                                   0.056      1.033 f
  U9471/Y (NAND2X2MTR)                                   0.045      1.078 r
  U981/Y (XNOR2X2MTR)                                    0.075      1.154 r
  U9401/Y (OAI22X4MTR)                                   0.084      1.238 f
  U4822/Y (NOR2X2MTR)                                    0.110      1.348 r
  U2679/Y (OAI22X1MTR)                                   0.081      1.429 f
  U0_BANK_TOP/vACC_2_reg_4__9_/D (DFFRHQX4MTR)           0.000      1.429 f
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U13025/Y (OAI2BB1X4MTR)                                0.108      1.085 r
  U10408/Y (XNOR2X1MTR)                                  0.069      1.153 r
  U11618/Y (AOI22X2MTR)                                  0.078      1.231 f
  U1345/Y (OAI21X4MTR)                                   0.056      1.287 r
  U8637/Y (INVX2MTR)                                     0.062      1.349 f
  U8621/Y (OAI22X2MTR)                                   0.060      1.409 r
  U0_BANK_TOP/vACC_2_reg_4__14_/D (DFFRHQX4MTR)          0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1009/Y (INVX12MTR)                                    0.047      0.311 f
  U1064/Y (INVX4MTR)                                     0.059      0.369 r
  U749/Y (NAND2X2MTR)                                    0.068      0.438 f
  U5170/Y (AOI2BB1X4MTR)                                 0.139      0.577 f
  U0_BANK_TOP/DP_OP_1188J1_136_4319/U57/Y (AND2X1MTR)    0.106      0.683 f
  U16869/Y (NAND2X2MTR)                                  0.040      0.723 r
  U10759/Y (NAND2X2MTR)                                  0.042      0.765 f
  U3034/Y (XNOR2X1MTR)                                   0.100      0.865 f
  U11901/Y (NOR2BX4MTR)                                  0.088      0.953 f
  U3808/Y (NAND2BX2MTR)                                  0.113      1.067 f
  U10527/Y (NAND2X2MTR)                                  0.053      1.119 r
  U10419/Y (XNOR2X2MTR)                                  0.118      1.237 r
  U15871/Y (NAND2X2MTR)                                  0.060      1.297 f
  U9410/Y (NOR3X1MTR)                                    0.110      1.407 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U10298/Y (CLKNAND2X4MTR)                               0.057      1.266 r
  U12965/Y (NAND3BX4MTR)                                 0.078      1.344 f
  U13267/Y (OAI22X2MTR)                                  0.065      1.408 r
  U0_BANK_TOP/vACC_1_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U937/Y (INVX10MTR)                                     0.036      0.296 f
  U2204/Y (INVX12MTR)                                    0.039      0.335 r
  U902/Y (INVX12MTR)                                     0.029      0.365 f
  U1802/Y (AOI21X6MTR)                                   0.061      0.425 r
  U12450/Y (OAI211X4MTR)                                 0.080      0.505 f
  U4001/Y (NAND2X2MTR)                                   0.055      0.560 r
  U5625/Y (CLKNAND2X4MTR)                                0.071      0.631 f
  U3914/Y (NOR2X3MTR)                                    0.103      0.735 r
  U4455/Y (OAI21X4MTR)                                   0.080      0.815 f
  U1957/Y (AOI21X8MTR)                                   0.088      0.902 r
  U311/Y (AOI2BB1X2MTR)                                  0.120      1.023 r
  U1290/Y (OAI21X4MTR)                                   0.050      1.073 f
  U1675/Y (XNOR2X2MTR)                                   0.069      1.142 f
  U8727/Y (NAND2BX2MTR)                                  0.048      1.190 r
  U1674/Y (OAI21X3MTR)                                   0.054      1.244 f
  U15876/Y (AOI2BB1X2MTR)                                0.104      1.348 r
  U3683/Y (OAI22X1MTR)                                   0.081      1.429 f
  U0_BANK_TOP/vACC_3_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.429 f
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U18805/Y (NAND2X2MTR)                                  0.064      1.293 r
  U2445/Y (CLKNAND2X4MTR)                                0.058      1.351 f
  U13278/Y (OAI22X2MTR)                                  0.058      1.408 r
  U0_BANK_TOP/vACC_2_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_365_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U3709/Y (INVX2MTR)                                     0.042      1.289 r
  U4268/Y (AOI2B1X2MTR)                                  0.066      1.355 f
  U6369/Y (NOR2X1MTR)                                    0.062      1.417 r
  PIM_result_reg_365_/D (DFFRHQX4MTR)                    0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_365_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_493_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U3709/Y (INVX2MTR)                                     0.042      1.289 r
  U4268/Y (AOI2B1X2MTR)                                  0.066      1.355 f
  U11482/Y (NOR2X1MTR)                                   0.062      1.417 r
  PIM_result_reg_493_/D (DFFRHQX4MTR)                    0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_493_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U3709/Y (INVX2MTR)                                     0.042      1.289 r
  U4268/Y (AOI2B1X2MTR)                                  0.066      1.355 f
  U6370/Y (NOR2X1MTR)                                    0.062      1.417 r
  PIM_result_reg_109_/D (DFFRHQX4MTR)                    0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_109_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U3709/Y (INVX2MTR)                                     0.042      1.289 r
  U4268/Y (AOI2B1X2MTR)                                  0.066      1.355 f
  U6361/Y (NOR2X1MTR)                                    0.062      1.417 r
  PIM_result_reg_237_/D (DFFRHQX4MTR)                    0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_237_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U18805/Y (NAND2X2MTR)                                  0.064      1.293 r
  U2445/Y (CLKNAND2X4MTR)                                0.058      1.351 f
  U13277/Y (OAI22X2MTR)                                  0.058      1.408 r
  U0_BANK_TOP/vACC_3_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U937/Y (INVX10MTR)                                     0.036      0.296 f
  U2204/Y (INVX12MTR)                                    0.039      0.335 r
  U902/Y (INVX12MTR)                                     0.029      0.365 f
  U1802/Y (AOI21X6MTR)                                   0.061      0.425 r
  U12450/Y (OAI211X4MTR)                                 0.080      0.505 f
  U4001/Y (NAND2X2MTR)                                   0.055      0.560 r
  U5625/Y (CLKNAND2X4MTR)                                0.071      0.631 f
  U3914/Y (NOR2X3MTR)                                    0.103      0.735 r
  U4455/Y (OAI21X4MTR)                                   0.080      0.815 f
  U1957/Y (AOI21X8MTR)                                   0.088      0.902 r
  U311/Y (AOI2BB1X2MTR)                                  0.120      1.023 r
  U1290/Y (OAI21X4MTR)                                   0.050      1.073 f
  U1675/Y (XNOR2X2MTR)                                   0.069      1.142 f
  U8727/Y (NAND2BX2MTR)                                  0.048      1.190 r
  U1674/Y (OAI21X3MTR)                                   0.054      1.244 f
  U15876/Y (AOI2BB1X2MTR)                                0.104      1.348 r
  U3675/Y (OAI22X1MTR)                                   0.081      1.429 f
  U0_BANK_TOP/vACC_1_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.429 f
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U10298/Y (CLKNAND2X4MTR)                               0.057      1.266 r
  U12965/Y (NAND3BX4MTR)                                 0.078      1.344 f
  U13269/Y (OAI22X2MTR)                                  0.065      1.408 r
  U0_BANK_TOP/vACC_3_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U1323/Y (NAND2X6MTR)                                   0.053      1.025 r
  U8715/Y (XNOR2X1MTR)                                   0.073      1.098 r
  U9428/Y (NAND2X2MTR)                                   0.059      1.157 f
  U8655/Y (OAI21X2MTR)                                   0.052      1.209 r
  U10312/Y (NOR2X4MTR)                                   0.049      1.258 f
  U1594/Y (MXI2X6MTR)                                    0.069      1.327 r
  U19226/Y (NAND2X2MTR)                                  0.054      1.381 f
  U13202/Y (OAI2BB1X2MTR)                                0.041      1.422 r
  U0_BANK_TOP/vACC_0_reg_2__0_/D (DFFRHQX4MTR)           0.000      1.422 r
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.130      0.130 r
  U9280/Y (INVX8MTR)                                     0.042      0.171 f
  U3617/Y (NAND2X2MTR)                                   0.065      0.236 r
  U14446/Y (OAI22X1MTR)                                  0.077      0.313 f
  U5273/Y (NOR2X1MTR)                                    0.070      0.384 r
  U2256/Y (AND2X2MTR)                                    0.102      0.486 r
  U7889/Y (NAND2X2MTR)                                   0.072      0.558 f
  U6687/Y (INVX2MTR)                                     0.062      0.619 r
  U8294/Y (NAND3X2MTR)                                   0.090      0.709 f
  U1342/Y (AND2X8MTR)                                    0.102      0.811 f
  U1340/Y (AOI21X8MTR)                                   0.083      0.894 r
  U9652/Y (OAI21X6MTR)                                   0.070      0.964 f
  U195/Y (XNOR2X1MTR)                                    0.114      1.078 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.196 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.254 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.346 r
  U3697/Y (OAI22X1MTR)                                   0.081      1.427 f
  U0_BANK_TOP/vACC_2_reg_4__8_/D (DFFRHQX4MTR)           0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U1802/Y (AOI21X6MTR)                                   0.040      0.471 f
  U12450/Y (OAI211X4MTR)                                 0.048      0.519 r
  U3311/Y (NOR2BX4MTR)                                   0.118      0.637 r
  U2260/Y (NAND2X2MTR)                                   0.073      0.710 f
  U5578/Y (INVX2MTR)                                     0.055      0.765 r
  U10706/Y (OAI21X2MTR)                                  0.075      0.839 f
  U5474/Y (NAND2X1MTR)                                   0.046      0.885 r
  U2982/Y (NOR2BX1MTR)                                   0.089      0.974 r
  U4922/Y (OAI2B1X2MTR)                                  0.053      1.027 f
  U9456/Y (AOI21X2MTR)                                   0.074      1.102 r
  U1422/Y (XNOR2X2MTR)                                   0.090      1.192 r
  U1423/Y (CLKNAND2X4MTR)                                0.057      1.249 f
  U1300/Y (NAND3X4MTR)                                   0.061      1.310 r
  U8629/Y (INVX2MTR)                                     0.045      1.355 f
  U2659/Y (OAI22X1MTR)                                   0.054      1.409 r
  U0_BANK_TOP/vACC_2_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U2192/Y (CLKNAND2X4MTR)                                0.051      1.023 r
  U1569/Y (CLKNAND2X4MTR)                                0.053      1.076 f
  U2743/Y (CLKNAND2X8MTR)                                0.055      1.131 r
  U2724/Y (CLKNAND2X12MTR)                               0.060      1.191 f
  U2106/Y (BUFX8MTR)                                     0.088      1.279 f
  U118/Y (NAND2X2MTR)                                    0.046      1.325 r
  U15449/Y (NAND2X2MTR)                                  0.043      1.368 f
  U16120/Y (OAI21X2MTR)                                  0.043      1.411 r
  U0_BANK_TOP/vACC_2_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U6362/Y (INVX1MTR)                                     0.047      1.262 r
  U11461/Y (NAND2X2MTR)                                  0.041      1.304 f
  U2651/Y (NAND2X2MTR)                                   0.056      1.360 r
  U2644/Y (OAI22X1MTR)                                   0.067      1.427 f
  U0_BANK_TOP/vACC_2_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.110      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_261_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U17059/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10793/Y (NAND2X2MTR)                                  0.046      0.538 f
  U3157/Y (AOI21X4MTR)                                   0.081      0.619 r
  U3102/Y (CLKNAND2X4MTR)                                0.062      0.682 f
  U442/Y (NOR2X6MTR)                                     0.066      0.748 r
  U430/Y (NAND3X4MTR)                                    0.094      0.842 f
  U355/Y (NOR2X6MTR)                                     0.088      0.930 r
  U7635/Y (AND2X4MTR)                                    0.114      1.044 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.108 f
  U7606/Y (NOR2X4MTR)                                    0.077      1.185 r
  U2731/Y (NAND2X1MTR)                                   0.070      1.255 f
  U9390/Y (NAND4BBX2MTR)                                 0.061      1.316 r
  U4823/Y (NOR2X2MTR)                                    0.049      1.366 f
  U11446/Y (NOR2X1MTR)                                   0.053      1.418 r
  PIM_result_reg_261_/D (DFFRHQX4MTR)                    0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_261_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U17059/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10793/Y (NAND2X2MTR)                                  0.046      0.538 f
  U3157/Y (AOI21X4MTR)                                   0.081      0.619 r
  U3102/Y (CLKNAND2X4MTR)                                0.062      0.682 f
  U442/Y (NOR2X6MTR)                                     0.066      0.748 r
  U430/Y (NAND3X4MTR)                                    0.094      0.842 f
  U355/Y (NOR2X6MTR)                                     0.088      0.930 r
  U7635/Y (AND2X4MTR)                                    0.114      1.044 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.108 f
  U7606/Y (NOR2X4MTR)                                    0.077      1.185 r
  U2731/Y (NAND2X1MTR)                                   0.070      1.255 f
  U9390/Y (NAND4BBX2MTR)                                 0.061      1.316 r
  U4823/Y (NOR2X2MTR)                                    0.049      1.366 f
  U11452/Y (NOR2X1MTR)                                   0.053      1.418 r
  PIM_result_reg_5_/D (DFFRHQX4MTR)                      0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_5_/CK (DFFRHQX4MTR)                     0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_389_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U17059/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10793/Y (NAND2X2MTR)                                  0.046      0.538 f
  U3157/Y (AOI21X4MTR)                                   0.081      0.619 r
  U3102/Y (CLKNAND2X4MTR)                                0.062      0.682 f
  U442/Y (NOR2X6MTR)                                     0.066      0.748 r
  U430/Y (NAND3X4MTR)                                    0.094      0.842 f
  U355/Y (NOR2X6MTR)                                     0.088      0.930 r
  U7635/Y (AND2X4MTR)                                    0.114      1.044 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.108 f
  U7606/Y (NOR2X4MTR)                                    0.077      1.185 r
  U2731/Y (NAND2X1MTR)                                   0.070      1.255 f
  U9390/Y (NAND4BBX2MTR)                                 0.061      1.316 r
  U4823/Y (NOR2X2MTR)                                    0.049      1.366 f
  U11453/Y (NOR2X1MTR)                                   0.053      1.418 r
  PIM_result_reg_389_/D (DFFRHQX4MTR)                    0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_389_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_133_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U17059/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10793/Y (NAND2X2MTR)                                  0.046      0.538 f
  U3157/Y (AOI21X4MTR)                                   0.081      0.619 r
  U3102/Y (CLKNAND2X4MTR)                                0.062      0.682 f
  U442/Y (NOR2X6MTR)                                     0.066      0.748 r
  U430/Y (NAND3X4MTR)                                    0.094      0.842 f
  U355/Y (NOR2X6MTR)                                     0.088      0.930 r
  U7635/Y (AND2X4MTR)                                    0.114      1.044 r
  U2801/Y (NAND2X2MTR)                                   0.064      1.108 f
  U7606/Y (NOR2X4MTR)                                    0.077      1.185 r
  U2731/Y (NAND2X1MTR)                                   0.070      1.255 f
  U9390/Y (NAND4BBX2MTR)                                 0.061      1.316 r
  U4823/Y (NOR2X2MTR)                                    0.049      1.366 f
  U11465/Y (NOR2X1MTR)                                   0.053      1.418 r
  PIM_result_reg_133_/D (DFFRHQX4MTR)                    0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_133_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U899/Y (AND2X2MTR)                                     0.094      0.458 r
  U6713/Y (NOR2X2MTR)                                    0.037      0.495 f
  U1314/Y (NAND3X4MTR)                                   0.036      0.532 r
  U4629/Y (NAND2X2MTR)                                   0.052      0.583 f
  U8972/Y (CLKNAND2X4MTR)                                0.052      0.635 r
  U8947/Y (NAND2X3MTR)                                   0.048      0.684 f
  U5987/Y (OAI21X3MTR)                                   0.106      0.789 r
  U2398/Y (AOI21X6MTR)                                   0.081      0.870 f
  U9652/Y (OAI21X6MTR)                                   0.101      0.971 r
  U388/Y (CLKNAND2X4MTR)                                 0.075      1.046 f
  U4871/Y (CLKNAND2X8MTR)                                0.058      1.103 r
  U1778/Y (CLKNAND2X4MTR)                                0.042      1.146 f
  U9396/Y (NAND3X4MTR)                                   0.047      1.193 r
  U1613/Y (CLKNAND2X4MTR)                                0.051      1.244 f
  U1612/Y (XNOR2X4MTR)                                   0.095      1.339 f
  U15854/Y (OAI22X2MTR)                                  0.070      1.409 r
  U0_BANK_TOP/vACC_1_reg_4__17_/D (DFFRHQX4MTR)          0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__17_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U13025/Y (OAI2BB1X4MTR)                                0.108      1.085 r
  U10408/Y (XNOR2X1MTR)                                  0.069      1.153 r
  U11618/Y (AOI22X2MTR)                                  0.078      1.231 f
  U1345/Y (OAI21X4MTR)                                   0.056      1.287 r
  U8637/Y (INVX2MTR)                                     0.062      1.349 f
  U8631/Y (OAI22X2MTR)                                   0.060      1.409 r
  U0_BANK_TOP/vACC_3_reg_4__14_/D (DFFRHQX4MTR)          0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__14_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.022


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3230/Y (NOR2X3MTR)                                    0.099      0.743 r
  U1742/Y (OAI21X4MTR)                                   0.083      0.826 f
  U1741/Y (AOI21X8MTR)                                   0.080      0.906 r
  U6871/Y (OAI21X2MTR)                                   0.072      0.978 f
  U9600/Y (AOI21X2MTR)                                   0.088      1.066 r
  U9566/Y (XNOR2X1MTR)                                   0.084      1.150 r
  U10424/Y (NAND2X2MTR)                                  0.070      1.219 f
  U1826/Y (OAI2B1X4MTR)                                  0.049      1.269 r
  U1825/Y (OAI22X4MTR)                                   0.076      1.345 f
  U17429/Y (OAI22X2MTR)                                  0.064      1.408 r
  U0_BANK_TOP/vACC_0_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3230/Y (NOR2X3MTR)                                    0.099      0.743 r
  U1742/Y (OAI21X4MTR)                                   0.083      0.826 f
  U1741/Y (AOI21X8MTR)                                   0.080      0.906 r
  U6871/Y (OAI21X2MTR)                                   0.072      0.978 f
  U9600/Y (AOI21X2MTR)                                   0.088      1.066 r
  U9566/Y (XNOR2X1MTR)                                   0.084      1.150 r
  U10424/Y (NAND2X2MTR)                                  0.070      1.219 f
  U1826/Y (OAI2B1X4MTR)                                  0.049      1.269 r
  U1825/Y (OAI22X4MTR)                                   0.076      1.345 f
  U1824/Y (OAI22X2MTR)                                   0.064      1.408 r
  U0_BANK_TOP/vACC_3_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3230/Y (NOR2X3MTR)                                    0.099      0.743 r
  U1742/Y (OAI21X4MTR)                                   0.083      0.826 f
  U1741/Y (AOI21X8MTR)                                   0.080      0.906 r
  U6871/Y (OAI21X2MTR)                                   0.072      0.978 f
  U9600/Y (AOI21X2MTR)                                   0.088      1.066 r
  U9566/Y (XNOR2X1MTR)                                   0.084      1.150 r
  U10424/Y (NAND2X2MTR)                                  0.070      1.219 f
  U1826/Y (OAI2B1X4MTR)                                  0.049      1.269 r
  U1825/Y (OAI22X4MTR)                                   0.076      1.345 f
  U12992/Y (OAI22X2MTR)                                  0.064      1.408 r
  U0_BANK_TOP/vACC_1_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U3701/Y (NAND2X2MTR)                                   0.061      1.277 r
  U6360/Y (OAI2BB1X2MTR)                                 0.068      1.345 f
  U5839/Y (OAI22X1MTR)                                   0.063      1.408 r
  U0_BANK_TOP/vACC_0_reg_6__18_/D (DFFRHQX2MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U3701/Y (NAND2X2MTR)                                   0.061      1.277 r
  U6360/Y (OAI2BB1X2MTR)                                 0.068      1.345 f
  U5838/Y (OAI22X1MTR)                                   0.063      1.408 r
  U0_BANK_TOP/vACC_1_reg_6__18_/D (DFFRHQX2MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__18_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U10237/Y (CLKNAND2X4MTR)                               0.079      1.330 f
  U4242/Y (OAI22X2MTR)                                   0.079      1.408 r
  U0_BANK_TOP/vACC_1_reg_0__10_/D (DFFRHQX4MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U935/Y (BUFX8MTR)                                      0.080      0.316 r
  U991/Y (OAI2B2X2MTR)                                   0.062      0.378 f
  U5229/Y (AOI21X2MTR)                                   0.069      0.447 r
  U7079/Y (NAND2X2MTR)                                   0.063      0.511 f
  U7055/Y (NOR2BX4MTR)                                   0.086      0.596 f
  U6587/Y (INVX2MTR)                                     0.034      0.630 r
  U5103/Y (NAND2X2MTR)                                   0.071      0.701 f
  U10706/Y (OAI21X2MTR)                                  0.126      0.826 r
  U5474/Y (NAND2X1MTR)                                   0.073      0.899 f
  U2982/Y (NOR2BX1MTR)                                   0.112      1.012 f
  U4922/Y (OAI2B1X2MTR)                                  0.038      1.050 r
  U9456/Y (AOI21X2MTR)                                   0.044      1.094 f
  U1422/Y (XNOR2X2MTR)                                   0.081      1.175 f
  U1423/Y (CLKNAND2X4MTR)                                0.043      1.218 r
  U1300/Y (NAND3X4MTR)                                   0.081      1.298 f
  U8629/Y (INVX2MTR)                                     0.063      1.362 r
  U2663/Y (OAI22X1MTR)                                   0.067      1.428 f
  U0_BANK_TOP/vACC_1_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.428 f
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U2224/Y (INVX4MTR)                                     0.054      0.421 r
  U2227/Y (INVX4MTR)                                     0.043      0.463 f
  U8434/Y (INVX4MTR)                                     0.051      0.514 r
  U13406/Y (NAND2X2MTR)                                  0.045      0.559 f
  U3968/Y (NAND4X2MTR)                                   0.056      0.615 r
  U3166/Y (INVX2MTR)                                     0.050      0.666 f
  U12111/Y (CLKNAND2X4MTR)                               0.048      0.714 r
  U12062/Y (INVX4MTR)                                    0.038      0.752 f
  U6459/Y (NAND3X2MTR)                                   0.066      0.818 r
  U5425/Y (NAND2X2MTR)                                   0.075      0.893 f
  U7235/Y (NOR2X2MTR)                                    0.076      0.969 r
  U11772/Y (OAI211X2MTR)                                 0.090      1.059 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.163 r
  U129/Y (OAI21X3MTR)                                    0.068      1.230 f
  U17708/Y (AOI211X4MTR)                                 0.145      1.375 r
  U5850/Y (NOR2X1MTR)                                    0.059      1.435 f
  PIM_result_reg_92_/D (DFFRHQX4MTR)                     0.000      1.435 f
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_92_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U2224/Y (INVX4MTR)                                     0.054      0.421 r
  U2227/Y (INVX4MTR)                                     0.043      0.463 f
  U8434/Y (INVX4MTR)                                     0.051      0.514 r
  U13406/Y (NAND2X2MTR)                                  0.045      0.559 f
  U3968/Y (NAND4X2MTR)                                   0.056      0.615 r
  U3166/Y (INVX2MTR)                                     0.050      0.666 f
  U12111/Y (CLKNAND2X4MTR)                               0.048      0.714 r
  U12062/Y (INVX4MTR)                                    0.038      0.752 f
  U6459/Y (NAND3X2MTR)                                   0.066      0.818 r
  U5425/Y (NAND2X2MTR)                                   0.075      0.893 f
  U7235/Y (NOR2X2MTR)                                    0.076      0.969 r
  U11772/Y (OAI211X2MTR)                                 0.090      1.059 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.163 r
  U129/Y (OAI21X3MTR)                                    0.068      1.230 f
  U17708/Y (AOI211X4MTR)                                 0.145      1.375 r
  U5849/Y (NOR2X1MTR)                                    0.059      1.435 f
  PIM_result_reg_220_/D (DFFRHQX4MTR)                    0.000      1.435 f
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_220_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_348_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U2224/Y (INVX4MTR)                                     0.054      0.421 r
  U2227/Y (INVX4MTR)                                     0.043      0.463 f
  U8434/Y (INVX4MTR)                                     0.051      0.514 r
  U13406/Y (NAND2X2MTR)                                  0.045      0.559 f
  U3968/Y (NAND4X2MTR)                                   0.056      0.615 r
  U3166/Y (INVX2MTR)                                     0.050      0.666 f
  U12111/Y (CLKNAND2X4MTR)                               0.048      0.714 r
  U12062/Y (INVX4MTR)                                    0.038      0.752 f
  U6459/Y (NAND3X2MTR)                                   0.066      0.818 r
  U5425/Y (NAND2X2MTR)                                   0.075      0.893 f
  U7235/Y (NOR2X2MTR)                                    0.076      0.969 r
  U11772/Y (OAI211X2MTR)                                 0.090      1.059 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.163 r
  U129/Y (OAI21X3MTR)                                    0.068      1.230 f
  U17708/Y (AOI211X4MTR)                                 0.145      1.375 r
  U5854/Y (NOR2X1MTR)                                    0.059      1.435 f
  PIM_result_reg_348_/D (DFFRHQX4MTR)                    0.000      1.435 f
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_348_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_476_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U2224/Y (INVX4MTR)                                     0.054      0.421 r
  U2227/Y (INVX4MTR)                                     0.043      0.463 f
  U8434/Y (INVX4MTR)                                     0.051      0.514 r
  U13406/Y (NAND2X2MTR)                                  0.045      0.559 f
  U3968/Y (NAND4X2MTR)                                   0.056      0.615 r
  U3166/Y (INVX2MTR)                                     0.050      0.666 f
  U12111/Y (CLKNAND2X4MTR)                               0.048      0.714 r
  U12062/Y (INVX4MTR)                                    0.038      0.752 f
  U6459/Y (NAND3X2MTR)                                   0.066      0.818 r
  U5425/Y (NAND2X2MTR)                                   0.075      0.893 f
  U7235/Y (NOR2X2MTR)                                    0.076      0.969 r
  U11772/Y (OAI211X2MTR)                                 0.090      1.059 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.163 r
  U129/Y (OAI21X3MTR)                                    0.068      1.230 f
  U17708/Y (AOI211X4MTR)                                 0.145      1.375 r
  U5855/Y (NOR2X1MTR)                                    0.059      1.435 f
  PIM_result_reg_476_/D (DFFRHQX4MTR)                    0.000      1.435 f
  data arrival time                                                 1.435

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_476_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.435
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U10298/Y (CLKNAND2X4MTR)                               0.057      1.266 r
  U12965/Y (NAND3BX4MTR)                                 0.078      1.344 f
  U13270/Y (OAI22X2MTR)                                  0.065      1.408 r
  U0_BANK_TOP/vACC_2_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U7166/Y (INVX4MTR)                                     0.042      0.168 f
  U882/Y (AND2X4MTR)                                     0.096      0.264 f
  U3578/Y (INVX3MTR)                                     0.051      0.316 r
  U6752/Y (NOR2X1MTR)                                    0.040      0.355 f
  U9184/Y (NOR2X1MTR)                                    0.061      0.416 r
  U11110/Y (NAND2X2MTR)                                  0.059      0.474 f
  U1882/Y (NOR2X4MTR)                                    0.057      0.532 r
  U1880/Y (NAND3X4MTR)                                   0.069      0.601 f
  U6163/Y (INVX2MTR)                                     0.074      0.675 r
  U1408/Y (NOR2X4MTR)                                    0.046      0.721 f
  U473/Y (NOR2X4MTR)                                     0.059      0.780 r
  U3830/Y (NAND2X2MTR)                                   0.069      0.849 f
  U2930/Y (INVX2MTR)                                     0.043      0.892 r
  U1273/Y (OAI2BB1X4MTR)                                 0.111      1.003 r
  U1663/Y (AOI21X4MTR)                                   0.055      1.058 f
  U2368/Y (XNOR2X2MTR)                                   0.077      1.135 f
  U1601/Y (CLKNAND2X4MTR)                                0.047      1.182 r
  U127/Y (NAND4X6MTR)                                    0.108      1.290 f
  U19201/Y (OAI2B2X2MTR)                                 0.130      1.420 f
  U0_BANK_TOP/vACC_0_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U7166/Y (INVX4MTR)                                     0.042      0.168 f
  U882/Y (AND2X4MTR)                                     0.096      0.264 f
  U3578/Y (INVX3MTR)                                     0.051      0.316 r
  U6752/Y (NOR2X1MTR)                                    0.040      0.355 f
  U9184/Y (NOR2X1MTR)                                    0.061      0.416 r
  U11110/Y (NAND2X2MTR)                                  0.059      0.474 f
  U1882/Y (NOR2X4MTR)                                    0.057      0.532 r
  U1880/Y (NAND3X4MTR)                                   0.069      0.601 f
  U6163/Y (INVX2MTR)                                     0.074      0.675 r
  U1408/Y (NOR2X4MTR)                                    0.046      0.721 f
  U473/Y (NOR2X4MTR)                                     0.059      0.780 r
  U3830/Y (NAND2X2MTR)                                   0.069      0.849 f
  U2930/Y (INVX2MTR)                                     0.043      0.892 r
  U1273/Y (OAI2BB1X4MTR)                                 0.111      1.003 r
  U1663/Y (AOI21X4MTR)                                   0.055      1.058 f
  U2368/Y (XNOR2X2MTR)                                   0.077      1.135 f
  U1601/Y (CLKNAND2X4MTR)                                0.047      1.182 r
  U127/Y (NAND4X6MTR)                                    0.108      1.290 f
  U19199/Y (OAI2B2X2MTR)                                 0.130      1.420 f
  U0_BANK_TOP/vACC_3_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U10250/Y (CLKNAND2X4MTR)                               0.078      1.329 f
  U9311/Y (OAI22X2MTR)                                   0.078      1.407 r
  U0_BANK_TOP/vACC_2_reg_0__13_/D (DFFRHQX4MTR)          0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U2721/Y (INVX2MTR)                                     0.047      1.209 f
  U11551/Y (NAND2X2MTR)                                  0.037      1.247 r
  U11514/Y (NAND2X2MTR)                                  0.046      1.292 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.384 r
  U13112/Y (NOR2X1MTR)                                   0.053      1.437 f
  PIM_result_reg_123_/D (DFFRHQX4MTR)                    0.000      1.437 f
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_123_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U2721/Y (INVX2MTR)                                     0.047      1.209 f
  U11551/Y (NAND2X2MTR)                                  0.037      1.247 r
  U11514/Y (NAND2X2MTR)                                  0.046      1.292 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.384 r
  U13113/Y (NOR2X1MTR)                                   0.053      1.437 f
  PIM_result_reg_251_/D (DFFRHQX4MTR)                    0.000      1.437 f
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_251_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_379_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U2721/Y (INVX2MTR)                                     0.047      1.209 f
  U11551/Y (NAND2X2MTR)                                  0.037      1.247 r
  U11514/Y (NAND2X2MTR)                                  0.046      1.292 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.384 r
  U13110/Y (NOR2X1MTR)                                   0.053      1.437 f
  PIM_result_reg_379_/D (DFFRHQX4MTR)                    0.000      1.437 f
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_379_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_507_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U3392/Y (BUFX14MTR)                                    0.068      0.467 f
  U16973/Y (INVX4MTR)                                    0.050      0.517 r
  U16984/Y (NAND2X2MTR)                                  0.055      0.572 f
  U16987/Y (NAND4X4MTR)                                  0.063      0.636 r
  U9821/Y (INVX4MTR)                                     0.042      0.678 f
  U17209/Y (AND2X4MTR)                                   0.081      0.759 f
  U4396/Y (AND2X2MTR)                                    0.085      0.844 f
  U2858/Y (NAND2X2MTR)                                   0.070      0.915 r
  U17726/Y (NAND3X2MTR)                                  0.068      0.983 f
  U2784/Y (OAI21BX2MTR)                                  0.120      1.103 f
  U11646/Y (NOR2X4MTR)                                   0.059      1.162 r
  U2721/Y (INVX2MTR)                                     0.047      1.209 f
  U11551/Y (NAND2X2MTR)                                  0.037      1.247 r
  U11514/Y (NAND2X2MTR)                                  0.046      1.292 f
  U4248/Y (NOR2X2MTR)                                    0.092      1.384 r
  U13111/Y (NOR2X1MTR)                                   0.053      1.437 f
  PIM_result_reg_507_/D (DFFRHQX4MTR)                    0.000      1.437 f
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_507_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U7166/Y (INVX4MTR)                                     0.042      0.168 f
  U882/Y (AND2X4MTR)                                     0.096      0.264 f
  U3578/Y (INVX3MTR)                                     0.051      0.316 r
  U6752/Y (NOR2X1MTR)                                    0.040      0.355 f
  U9184/Y (NOR2X1MTR)                                    0.061      0.416 r
  U11110/Y (NAND2X2MTR)                                  0.059      0.474 f
  U1882/Y (NOR2X4MTR)                                    0.057      0.532 r
  U1880/Y (NAND3X4MTR)                                   0.069      0.601 f
  U6163/Y (INVX2MTR)                                     0.074      0.675 r
  U1408/Y (NOR2X4MTR)                                    0.046      0.721 f
  U473/Y (NOR2X4MTR)                                     0.059      0.780 r
  U3830/Y (NAND2X2MTR)                                   0.069      0.849 f
  U2930/Y (INVX2MTR)                                     0.043      0.892 r
  U1273/Y (OAI2BB1X4MTR)                                 0.111      1.003 r
  U1663/Y (AOI21X4MTR)                                   0.055      1.058 f
  U2368/Y (XNOR2X2MTR)                                   0.077      1.135 f
  U1601/Y (CLKNAND2X4MTR)                                0.047      1.182 r
  U127/Y (NAND4X6MTR)                                    0.108      1.290 f
  U19197/Y (OAI2B2X2MTR)                                 0.130      1.420 f
  U0_BANK_TOP/vACC_1_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.116      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U1955/Y (OAI21X4MTR)                                   0.061      0.961 f
  U1699/Y (CLKNAND2X4MTR)                                0.046      1.007 r
  U321/Y (NAND2X6MTR)                                    0.047      1.054 f
  U1580/Y (CLKNAND2X4MTR)                                0.046      1.100 r
  U11737/Y (INVX8MTR)                                    0.039      1.139 f
  U196/Y (INVX10MTR)                                     0.046      1.186 r
  U91/Y (NAND2X2MTR)                                     0.093      1.279 f
  U4809/Y (OAI22X1MTR)                                   0.082      1.361 r
  U0_BANK_TOP/vACC_3_reg_3__10_/D (DFFRQX2MTR)           0.000      1.361 r
  data arrival time                                                 1.361

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__10_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.175      1.340
  data required time                                                1.340
  --------------------------------------------------------------------------
  data required time                                                1.340
  data arrival time                                                -1.361
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8757/Y (CLKNAND2X4MTR)                                0.052      0.985 r
  U6842/Y (NAND2X6MTR)                                   0.060      1.045 f
  U2591/Y (AOI21X4MTR)                                   0.075      1.120 r
  U2590/Y (XNOR2X2MTR)                                   0.086      1.205 r
  U1772/Y (CLKNAND2X4MTR)                                0.056      1.261 f
  U1370/Y (NAND3X4MTR)                                   0.056      1.317 r
  U10294/Y (INVX4MTR)                                    0.037      1.354 f
  U17309/Y (OAI22X2MTR)                                  0.052      1.406 r
  U0_BANK_TOP/vACC_2_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U3709/Y (INVX2MTR)                                     0.042      1.289 r
  U4266/Y (AOI21X2MTR)                                   0.066      1.355 f
  U7586/Y (NOR2X1MTR)                                    0.062      1.416 r
  PIM_result_reg_108_/D (DFFRHQX4MTR)                    0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_108_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U3709/Y (INVX2MTR)                                     0.042      1.289 r
  U4266/Y (AOI21X2MTR)                                   0.066      1.355 f
  U6818/Y (NOR2X1MTR)                                    0.062      1.416 r
  PIM_result_reg_236_/D (DFFRHQX4MTR)                    0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_236_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_364_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U3709/Y (INVX2MTR)                                     0.042      1.289 r
  U4266/Y (AOI21X2MTR)                                   0.066      1.355 f
  U6819/Y (NOR2X1MTR)                                    0.062      1.416 r
  PIM_result_reg_364_/D (DFFRHQX4MTR)                    0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_364_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_492_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U3709/Y (INVX2MTR)                                     0.042      1.289 r
  U4266/Y (AOI21X2MTR)                                   0.066      1.355 f
  U6814/Y (NOR2X1MTR)                                    0.062      1.416 r
  PIM_result_reg_492_/D (DFFRHQX4MTR)                    0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_492_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U6362/Y (INVX1MTR)                                     0.047      1.262 r
  U11461/Y (NAND2X2MTR)                                  0.041      1.304 f
  U2651/Y (NAND2X2MTR)                                   0.056      1.360 r
  U2635/Y (OAI22X1MTR)                                   0.067      1.427 f
  U0_BANK_TOP/vACC_1_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8757/Y (CLKNAND2X4MTR)                                0.052      0.985 r
  U6842/Y (NAND2X6MTR)                                   0.060      1.045 f
  U2591/Y (AOI21X4MTR)                                   0.075      1.120 r
  U2590/Y (XNOR2X2MTR)                                   0.086      1.205 r
  U1772/Y (CLKNAND2X4MTR)                                0.056      1.261 f
  U1370/Y (NAND3X4MTR)                                   0.056      1.317 r
  U10294/Y (INVX4MTR)                                    0.037      1.354 f
  U6357/Y (OAI22X2MTR)                                   0.051      1.405 r
  U0_BANK_TOP/vACC_3_reg_7__15_/D (DFFRHQX4MTR)          0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U6362/Y (INVX1MTR)                                     0.047      1.262 r
  U11461/Y (NAND2X2MTR)                                  0.041      1.304 f
  U2651/Y (NAND2X2MTR)                                   0.056      1.360 r
  U2645/Y (OAI22X1MTR)                                   0.067      1.427 f
  U0_BANK_TOP/vACC_3_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.109      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U1622/Y (OAI2BB1X4MTR)                                 0.090      1.066 f
  U10491/Y (XOR2X1MTR)                                   0.072      1.138 f
  U2390/Y (OAI2BB1X4MTR)                                 0.101      1.239 f
  U15962/Y (AOI2BB1X2MTR)                                0.113      1.352 r
  U17486/Y (OAI22X2MTR)                                  0.066      1.418 f
  U0_BANK_TOP/vACC_2_reg_3__11_/D (DFFRHQX2MTR)          0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U1622/Y (OAI2BB1X4MTR)                                 0.090      1.066 f
  U10491/Y (XOR2X1MTR)                                   0.072      1.138 f
  U2390/Y (OAI2BB1X4MTR)                                 0.101      1.239 f
  U15962/Y (AOI2BB1X2MTR)                                0.113      1.352 r
  U17433/Y (OAI22X2MTR)                                  0.066      1.418 f
  U0_BANK_TOP/vACC_0_reg_3__11_/D (DFFRHQX2MTR)          0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.130      0.130 r
  U9280/Y (INVX8MTR)                                     0.042      0.171 f
  U3617/Y (NAND2X2MTR)                                   0.065      0.236 r
  U14446/Y (OAI22X1MTR)                                  0.077      0.313 f
  U5273/Y (NOR2X1MTR)                                    0.070      0.384 r
  U2256/Y (AND2X2MTR)                                    0.102      0.486 r
  U7889/Y (NAND2X2MTR)                                   0.072      0.558 f
  U6687/Y (INVX2MTR)                                     0.062      0.619 r
  U8294/Y (NAND3X2MTR)                                   0.090      0.709 f
  U1342/Y (AND2X8MTR)                                    0.102      0.811 f
  U1340/Y (AOI21X8MTR)                                   0.083      0.894 r
  U9652/Y (OAI21X6MTR)                                   0.070      0.964 f
  U195/Y (XNOR2X1MTR)                                    0.114      1.078 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.196 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.254 f
  U5338/Y (NOR2X2MTR)                                    0.092      1.346 r
  U3687/Y (OAI22X1MTR)                                   0.081      1.427 f
  U0_BANK_TOP/vACC_0_reg_4__8_/D (DFFRHQX4MTR)           0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2155/Y (INVX8MTR)                                     0.037      0.399 f
  U2239/Y (INVX12MTR)                                    0.037      0.436 r
  U10018/Y (CLKNAND2X4MTR)                               0.038      0.474 f
  U2552/Y (CLKNAND2X4MTR)                                0.042      0.517 r
  U7428/Y (INVX2MTR)                                     0.034      0.551 f
  U1948/Y (CLKNAND2X4MTR)                                0.033      0.583 r
  U8325/Y (CLKNAND2X4MTR)                                0.048      0.631 f
  U8265/Y (OR2X4MTR)                                     0.095      0.726 f
  U8226/Y (AOI21X3MTR)                                   0.107      0.833 r
  U7701/Y (OAI21X4MTR)                                   0.086      0.919 f
  U8829/Y (OAI2BB1X2MTR)                                 0.096      1.015 f
  U9501/Y (AOI21X2MTR)                                   0.072      1.087 r
  U9467/Y (XNOR2X1MTR)                                   0.084      1.171 r
  U10362/Y (NAND2X2MTR)                                  0.072      1.243 f
  U10315/Y (NAND3X4MTR)                                  0.062      1.305 r
  U3690/Y (INVX2MTR)                                     0.046      1.351 f
  U4245/Y (OAI22X1MTR)                                   0.056      1.407 r
  U0_BANK_TOP/vACC_0_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U9469/Y (AOI21X2MTR)                                   0.097      1.084 r
  U2383/Y (XNOR2X2MTR)                                   0.091      1.175 r
  U2382/Y (CLKNAND2X4MTR)                                0.057      1.232 f
  U1283/Y (NAND3X4MTR)                                   0.065      1.296 r
  U10204/Y (OAI2B2X2MTR)                                 0.110      1.406 r
  U0_BANK_TOP/vACC_2_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U6362/Y (INVX1MTR)                                     0.047      1.262 r
  U11461/Y (NAND2X2MTR)                                  0.041      1.304 f
  U2651/Y (NAND2X2MTR)                                   0.056      1.360 r
  U2638/Y (OAI22X1MTR)                                   0.067      1.427 f
  U0_BANK_TOP/vACC_0_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_210_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U2224/Y (INVX4MTR)                                     0.040      0.374 f
  U2227/Y (INVX4MTR)                                     0.049      0.424 r
  U8434/Y (INVX4MTR)                                     0.046      0.470 f
  U13406/Y (NAND2X2MTR)                                  0.038      0.508 r
  U3968/Y (NAND4X2MTR)                                   0.103      0.611 f
  U3166/Y (INVX2MTR)                                     0.079      0.690 r
  U12111/Y (CLKNAND2X4MTR)                               0.064      0.753 f
  U12062/Y (INVX4MTR)                                    0.051      0.804 r
  U8185/Y (NAND3X6MTR)                                   0.088      0.892 f
  U8160/Y (NOR2X4MTR)                                    0.087      0.979 r
  U16171/Y (CLKNAND2X4MTR)                               0.054      1.033 f
  U17396/Y (INVX3MTR)                                    0.051      1.085 r
  U5885/Y (NAND3X2MTR)                                   0.078      1.163 f
  U3726/Y (INVX1MTR)                                     0.060      1.223 r
  U15155/Y (OAI2BB1X2MTR)                                0.098      1.320 r
  U15154/Y (NOR2X2MTR)                                   0.044      1.364 f
  U15652/Y (NOR2X1MTR)                                   0.053      1.417 r
  PIM_result_reg_210_/D (DFFRHQX4MTR)                    0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_210_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_466_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U2224/Y (INVX4MTR)                                     0.040      0.374 f
  U2227/Y (INVX4MTR)                                     0.049      0.424 r
  U8434/Y (INVX4MTR)                                     0.046      0.470 f
  U13406/Y (NAND2X2MTR)                                  0.038      0.508 r
  U3968/Y (NAND4X2MTR)                                   0.103      0.611 f
  U3166/Y (INVX2MTR)                                     0.079      0.690 r
  U12111/Y (CLKNAND2X4MTR)                               0.064      0.753 f
  U12062/Y (INVX4MTR)                                    0.051      0.804 r
  U8185/Y (NAND3X6MTR)                                   0.088      0.892 f
  U8160/Y (NOR2X4MTR)                                    0.087      0.979 r
  U16171/Y (CLKNAND2X4MTR)                               0.054      1.033 f
  U17396/Y (INVX3MTR)                                    0.051      1.085 r
  U5885/Y (NAND3X2MTR)                                   0.078      1.163 f
  U3726/Y (INVX1MTR)                                     0.060      1.223 r
  U15155/Y (OAI2BB1X2MTR)                                0.098      1.320 r
  U15154/Y (NOR2X2MTR)                                   0.044      1.364 f
  U15582/Y (NOR2X1MTR)                                   0.053      1.417 r
  PIM_result_reg_466_/D (DFFRHQX4MTR)                    0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_466_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_82_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U2224/Y (INVX4MTR)                                     0.040      0.374 f
  U2227/Y (INVX4MTR)                                     0.049      0.424 r
  U8434/Y (INVX4MTR)                                     0.046      0.470 f
  U13406/Y (NAND2X2MTR)                                  0.038      0.508 r
  U3968/Y (NAND4X2MTR)                                   0.103      0.611 f
  U3166/Y (INVX2MTR)                                     0.079      0.690 r
  U12111/Y (CLKNAND2X4MTR)                               0.064      0.753 f
  U12062/Y (INVX4MTR)                                    0.051      0.804 r
  U8185/Y (NAND3X6MTR)                                   0.088      0.892 f
  U8160/Y (NOR2X4MTR)                                    0.087      0.979 r
  U16171/Y (CLKNAND2X4MTR)                               0.054      1.033 f
  U17396/Y (INVX3MTR)                                    0.051      1.085 r
  U5885/Y (NAND3X2MTR)                                   0.078      1.163 f
  U3726/Y (INVX1MTR)                                     0.060      1.223 r
  U15155/Y (OAI2BB1X2MTR)                                0.098      1.320 r
  U15154/Y (NOR2X2MTR)                                   0.044      1.364 f
  U11575/Y (NOR2X1MTR)                                   0.053      1.417 r
  PIM_result_reg_82_/D (DFFRHQX4MTR)                     0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_82_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_338_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U2224/Y (INVX4MTR)                                     0.040      0.374 f
  U2227/Y (INVX4MTR)                                     0.049      0.424 r
  U8434/Y (INVX4MTR)                                     0.046      0.470 f
  U13406/Y (NAND2X2MTR)                                  0.038      0.508 r
  U3968/Y (NAND4X2MTR)                                   0.103      0.611 f
  U3166/Y (INVX2MTR)                                     0.079      0.690 r
  U12111/Y (CLKNAND2X4MTR)                               0.064      0.753 f
  U12062/Y (INVX4MTR)                                    0.051      0.804 r
  U8185/Y (NAND3X6MTR)                                   0.088      0.892 f
  U8160/Y (NOR2X4MTR)                                    0.087      0.979 r
  U16171/Y (CLKNAND2X4MTR)                               0.054      1.033 f
  U17396/Y (INVX3MTR)                                    0.051      1.085 r
  U5885/Y (NAND3X2MTR)                                   0.078      1.163 f
  U3726/Y (INVX1MTR)                                     0.060      1.223 r
  U15155/Y (OAI2BB1X2MTR)                                0.098      1.320 r
  U15154/Y (NOR2X2MTR)                                   0.044      1.364 f
  U15618/Y (NOR2X1MTR)                                   0.053      1.417 r
  PIM_result_reg_338_/D (DFFRHQX4MTR)                    0.000      1.417 r
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_338_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.021


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2155/Y (INVX8MTR)                                     0.037      0.399 f
  U2239/Y (INVX12MTR)                                    0.037      0.436 r
  U10018/Y (CLKNAND2X4MTR)                               0.038      0.474 f
  U2552/Y (CLKNAND2X4MTR)                                0.042      0.517 r
  U7428/Y (INVX2MTR)                                     0.034      0.551 f
  U1948/Y (CLKNAND2X4MTR)                                0.033      0.583 r
  U8325/Y (CLKNAND2X4MTR)                                0.048      0.631 f
  U8265/Y (OR2X4MTR)                                     0.095      0.726 f
  U8226/Y (AOI21X3MTR)                                   0.107      0.833 r
  U7701/Y (OAI21X4MTR)                                   0.086      0.919 f
  U8829/Y (OAI2BB1X2MTR)                                 0.096      1.015 f
  U9501/Y (AOI21X2MTR)                                   0.072      1.087 r
  U9467/Y (XNOR2X1MTR)                                   0.084      1.171 r
  U10362/Y (NAND2X2MTR)                                  0.072      1.243 f
  U10315/Y (NAND3X4MTR)                                  0.062      1.305 r
  U3690/Y (INVX2MTR)                                     0.046      1.351 f
  U4246/Y (OAI22X1MTR)                                   0.056      1.407 r
  U0_BANK_TOP/vACC_3_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U2224/Y (INVX4MTR)                                     0.054      0.421 r
  U2227/Y (INVX4MTR)                                     0.043      0.463 f
  U8434/Y (INVX4MTR)                                     0.051      0.514 r
  U13406/Y (NAND2X2MTR)                                  0.045      0.559 f
  U3968/Y (NAND4X2MTR)                                   0.056      0.615 r
  U3166/Y (INVX2MTR)                                     0.050      0.666 f
  U12111/Y (CLKNAND2X4MTR)                               0.048      0.714 r
  U12062/Y (INVX4MTR)                                    0.038      0.752 f
  U6459/Y (NAND3X2MTR)                                   0.066      0.818 r
  U5425/Y (NAND2X2MTR)                                   0.075      0.893 f
  U7235/Y (NOR2X2MTR)                                    0.076      0.969 r
  U11772/Y (OAI211X2MTR)                                 0.090      1.059 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.163 r
  U2498/Y (OAI21X4MTR)                                   0.067      1.229 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.374 r
  U2722/Y (NOR2X1MTR)                                    0.059      1.434 f
  PIM_result_reg_94_/D (DFFRHQX4MTR)                     0.000      1.434 f
  data arrival time                                                 1.434

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_94_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.434
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U2224/Y (INVX4MTR)                                     0.054      0.421 r
  U2227/Y (INVX4MTR)                                     0.043      0.463 f
  U8434/Y (INVX4MTR)                                     0.051      0.514 r
  U13406/Y (NAND2X2MTR)                                  0.045      0.559 f
  U3968/Y (NAND4X2MTR)                                   0.056      0.615 r
  U3166/Y (INVX2MTR)                                     0.050      0.666 f
  U12111/Y (CLKNAND2X4MTR)                               0.048      0.714 r
  U12062/Y (INVX4MTR)                                    0.038      0.752 f
  U6459/Y (NAND3X2MTR)                                   0.066      0.818 r
  U5425/Y (NAND2X2MTR)                                   0.075      0.893 f
  U7235/Y (NOR2X2MTR)                                    0.076      0.969 r
  U11772/Y (OAI211X2MTR)                                 0.090      1.059 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.163 r
  U2498/Y (OAI21X4MTR)                                   0.067      1.229 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.374 r
  U2706/Y (NOR2X1MTR)                                    0.059      1.434 f
  PIM_result_reg_222_/D (DFFRHQX4MTR)                    0.000      1.434 f
  data arrival time                                                 1.434

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_222_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.434
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_350_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U2224/Y (INVX4MTR)                                     0.054      0.421 r
  U2227/Y (INVX4MTR)                                     0.043      0.463 f
  U8434/Y (INVX4MTR)                                     0.051      0.514 r
  U13406/Y (NAND2X2MTR)                                  0.045      0.559 f
  U3968/Y (NAND4X2MTR)                                   0.056      0.615 r
  U3166/Y (INVX2MTR)                                     0.050      0.666 f
  U12111/Y (CLKNAND2X4MTR)                               0.048      0.714 r
  U12062/Y (INVX4MTR)                                    0.038      0.752 f
  U6459/Y (NAND3X2MTR)                                   0.066      0.818 r
  U5425/Y (NAND2X2MTR)                                   0.075      0.893 f
  U7235/Y (NOR2X2MTR)                                    0.076      0.969 r
  U11772/Y (OAI211X2MTR)                                 0.090      1.059 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.163 r
  U2498/Y (OAI21X4MTR)                                   0.067      1.229 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.374 r
  U2712/Y (NOR2X1MTR)                                    0.059      1.434 f
  PIM_result_reg_350_/D (DFFRHQX4MTR)                    0.000      1.434 f
  data arrival time                                                 1.434

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_350_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.434
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_478_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U2224/Y (INVX4MTR)                                     0.054      0.421 r
  U2227/Y (INVX4MTR)                                     0.043      0.463 f
  U8434/Y (INVX4MTR)                                     0.051      0.514 r
  U13406/Y (NAND2X2MTR)                                  0.045      0.559 f
  U3968/Y (NAND4X2MTR)                                   0.056      0.615 r
  U3166/Y (INVX2MTR)                                     0.050      0.666 f
  U12111/Y (CLKNAND2X4MTR)                               0.048      0.714 r
  U12062/Y (INVX4MTR)                                    0.038      0.752 f
  U6459/Y (NAND3X2MTR)                                   0.066      0.818 r
  U5425/Y (NAND2X2MTR)                                   0.075      0.893 f
  U7235/Y (NOR2X2MTR)                                    0.076      0.969 r
  U11772/Y (OAI211X2MTR)                                 0.090      1.059 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.163 r
  U2498/Y (OAI21X4MTR)                                   0.067      1.229 f
  U13090/Y (AOI211X4MTR)                                 0.145      1.374 r
  U2710/Y (NOR2X1MTR)                                    0.059      1.434 f
  PIM_result_reg_478_/D (DFFRHQX4MTR)                    0.000      1.434 f
  data arrival time                                                 1.434

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_478_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.434
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U7598/Y (NAND2X6MTR)                                   0.053      1.152 r
  U165/Y (CLKNAND2X4MTR)                                 0.048      1.201 f
  U7185/Y (NOR2X2MTR)                                    0.072      1.273 r
  U10235/Y (AOI21X4MTR)                                  0.073      1.346 f
  U11430/Y (OAI22X2MTR)                                  0.061      1.407 r
  U0_BANK_TOP/vACC_0_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U9363/Y (NAND2X6MTR)                                   0.061      1.251 r
  U10251/Y (CLKNAND2X4MTR)                               0.078      1.329 f
  U10221/Y (OAI22X2MTR)                                  0.078      1.407 r
  U0_BANK_TOP/vACC_3_reg_0__13_/D (DFFRHQX4MTR)          0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7811/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8298/Y (CLKNAND2X4MTR)                                0.053      0.659 r
  U7757/Y (INVX2MTR)                                     0.042      0.702 f
  U1769/Y (NOR2X6MTR)                                    0.071      0.772 r
  U1768/Y (NOR2X4MTR)                                    0.044      0.817 f
  U1771/Y (NOR2X8MTR)                                    0.056      0.873 r
  U8774/Y (OAI21X6MTR)                                   0.060      0.933 f
  U8757/Y (CLKNAND2X4MTR)                                0.052      0.985 r
  U6842/Y (NAND2X6MTR)                                   0.060      1.045 f
  U2591/Y (AOI21X4MTR)                                   0.075      1.120 r
  U2590/Y (XNOR2X2MTR)                                   0.086      1.205 r
  U1772/Y (CLKNAND2X4MTR)                                0.056      1.261 f
  U1370/Y (NAND3X4MTR)                                   0.056      1.317 r
  U10294/Y (INVX4MTR)                                    0.037      1.354 f
  U17511/Y (OAI22X2MTR)                                  0.052      1.406 r
  U0_BANK_TOP/vACC_1_reg_7__15_/D (DFFRHQX2MTR)          0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__15_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U4763/Y (BUFX12MTR)                                    0.082      0.318 r
  U1546/Y (INVX8MTR)                                     0.033      0.350 f
  U2085/Y (AND2X8MTR)                                    0.067      0.417 f
  U1873/Y (NOR2X8MTR)                                    0.050      0.468 r
  U1486/Y (NAND3X4MTR)                                   0.056      0.524 f
  U2559/Y (CLKNAND2X4MTR)                                0.042      0.566 r
  U1485/Y (CLKNAND2X4MTR)                                0.059      0.625 f
  U4486/Y (NAND2X2MTR)                                   0.066      0.691 r
  U2623/Y (INVX4MTR)                                     0.040      0.731 f
  U4419/Y (NOR2X3MTR)                                    0.064      0.794 r
  U7662/Y (NAND2X2MTR)                                   0.071      0.865 f
  U10503/Y (OAI21X6MTR)                                  0.112      0.977 r
  U9522/Y (NAND2X2MTR)                                   0.056      1.033 f
  U9471/Y (NAND2X2MTR)                                   0.045      1.078 r
  U981/Y (XNOR2X2MTR)                                    0.075      1.154 r
  U9401/Y (OAI22X4MTR)                                   0.084      1.238 f
  U4822/Y (NOR2X2MTR)                                    0.110      1.348 r
  U2685/Y (OAI22X1MTR)                                   0.081      1.429 f
  U0_BANK_TOP/vACC_3_reg_4__9_/D (DFFRHQX4MTR)           0.000      1.429 f
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_390_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U4852/Y (OAI21X1MTR)                                   0.095      1.232 f
  U15118/Y (OAI211X2MTR)                                 0.063      1.296 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.355 f
  U15235/Y (NOR2X1MTR)                                   0.058      1.413 r
  PIM_result_reg_390_/D (DFFRHQX2MTR)                    0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_390_/CK (DFFRHQX2MTR)                   0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U10288/Y (NAND2X2MTR)                                  0.048      1.264 r
  U10262/Y (NAND2X2MTR)                                  0.057      1.321 f
  U3677/Y (INVX2MTR)                                     0.062      1.383 r
  U17407/Y (OAI22X2MTR)                                  0.050      1.433 f
  U0_BANK_TOP/vACC_2_reg_6__21_/D (DFFRHQX4MTR)          0.000      1.433 f
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U6852/Y (NAND2X2MTR)                                   0.087      1.087 f
  U4292/Y (OR2X1MTR)                                     0.130      1.218 f
  U11561/Y (NAND4BX2MTR)                                 0.048      1.266 r
  U4834/Y (NOR3X2MTR)                                    0.055      1.320 f
  U15703/Y (NOR2X1MTR)                                   0.049      1.370 r
  PIM_result_reg_20_/D (DFFRQX2MTR)                      0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_20_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U6852/Y (NAND2X2MTR)                                   0.087      1.087 f
  U4292/Y (OR2X1MTR)                                     0.130      1.218 f
  U11561/Y (NAND4BX2MTR)                                 0.048      1.266 r
  U4834/Y (NOR3X2MTR)                                    0.055      1.320 f
  U11449/Y (NOR2X1MTR)                                   0.049      1.370 r
  PIM_result_reg_148_/D (DFFRQX2MTR)                     0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_148_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_276_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U6852/Y (NAND2X2MTR)                                   0.087      1.087 f
  U4292/Y (OR2X1MTR)                                     0.130      1.218 f
  U11561/Y (NAND4BX2MTR)                                 0.048      1.266 r
  U4834/Y (NOR3X2MTR)                                    0.055      1.320 f
  U15633/Y (NOR2X1MTR)                                   0.049      1.370 r
  PIM_result_reg_276_/D (DFFRQX2MTR)                     0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_276_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_404_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U6852/Y (NAND2X2MTR)                                   0.087      1.087 f
  U4292/Y (OR2X1MTR)                                     0.130      1.218 f
  U11561/Y (NAND4BX2MTR)                                 0.048      1.266 r
  U4834/Y (NOR3X2MTR)                                    0.055      1.320 f
  U15600/Y (NOR2X1MTR)                                   0.049      1.370 r
  PIM_result_reg_404_/D (DFFRQX2MTR)                     0.000      1.370 r
  data arrival time                                                 1.370

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_404_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.165      1.350
  data required time                                                1.350
  --------------------------------------------------------------------------
  data required time                                                1.350
  data arrival time                                                -1.370
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U10288/Y (NAND2X2MTR)                                  0.048      1.264 r
  U10262/Y (NAND2X2MTR)                                  0.057      1.321 f
  U3677/Y (INVX2MTR)                                     0.062      1.383 r
  U17406/Y (OAI22X2MTR)                                  0.050      1.433 f
  U0_BANK_TOP/vACC_0_reg_6__21_/D (DFFRHQX4MTR)          0.000      1.433 f
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2155/Y (INVX8MTR)                                     0.037      0.399 f
  U2239/Y (INVX12MTR)                                    0.037      0.436 r
  U10018/Y (CLKNAND2X4MTR)                               0.038      0.474 f
  U2552/Y (CLKNAND2X4MTR)                                0.042      0.517 r
  U7428/Y (INVX2MTR)                                     0.034      0.551 f
  U1948/Y (CLKNAND2X4MTR)                                0.033      0.583 r
  U8325/Y (CLKNAND2X4MTR)                                0.048      0.631 f
  U8265/Y (OR2X4MTR)                                     0.095      0.726 f
  U8226/Y (AOI21X3MTR)                                   0.107      0.833 r
  U7701/Y (OAI21X4MTR)                                   0.086      0.919 f
  U8829/Y (OAI2BB1X2MTR)                                 0.096      1.015 f
  U9501/Y (AOI21X2MTR)                                   0.072      1.087 r
  U9467/Y (XNOR2X1MTR)                                   0.084      1.171 r
  U10362/Y (NAND2X2MTR)                                  0.072      1.243 f
  U10315/Y (NAND3X4MTR)                                  0.062      1.305 r
  U3690/Y (INVX2MTR)                                     0.046      1.351 f
  U2658/Y (OAI22X2MTR)                                   0.055      1.406 r
  U0_BANK_TOP/vACC_2_reg_4__13_/D (DFFRHQX4MTR)          0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U7598/Y (NAND2X6MTR)                                   0.053      1.152 r
  U165/Y (CLKNAND2X4MTR)                                 0.048      1.201 f
  U7185/Y (NOR2X2MTR)                                    0.072      1.273 r
  U10235/Y (AOI21X4MTR)                                  0.073      1.346 f
  U11420/Y (OAI22X2MTR)                                  0.061      1.407 r
  U0_BANK_TOP/vACC_1_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U10288/Y (NAND2X2MTR)                                  0.048      1.264 r
  U10262/Y (NAND2X2MTR)                                  0.057      1.321 f
  U3677/Y (INVX2MTR)                                     0.062      1.383 r
  U17491/Y (OAI22X2MTR)                                  0.050      1.433 f
  U0_BANK_TOP/vACC_1_reg_6__21_/D (DFFRHQX4MTR)          0.000      1.433 f
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3230/Y (NOR2X3MTR)                                    0.099      0.743 r
  U1742/Y (OAI21X4MTR)                                   0.083      0.826 f
  U1741/Y (AOI21X8MTR)                                   0.080      0.906 r
  U11844/Y (OAI21X6MTR)                                  0.070      0.976 f
  U11830/Y (XNOR2X1MTR)                                  0.081      1.057 f
  U13007/Y (AO2B2X4MTR)                                  0.149      1.207 f
  U13011/Y (NOR2X4MTR)                                   0.061      1.268 r
  U9352/Y (NAND2X2MTR)                                   0.059      1.327 f
  U8009/Y (INVX2MTR)                                     0.055      1.382 r
  U17154/Y (OAI22X2MTR)                                  0.047      1.429 f
  U0_BANK_TOP/vACC_3_reg_5__8_/D (DFFRHQX4MTR)           0.000      1.429 f
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U10288/Y (NAND2X2MTR)                                  0.048      1.264 r
  U10262/Y (NAND2X2MTR)                                  0.057      1.321 f
  U3677/Y (INVX2MTR)                                     0.062      1.383 r
  U17405/Y (OAI22X2MTR)                                  0.050      1.433 f
  U0_BANK_TOP/vACC_3_reg_6__21_/D (DFFRHQX4MTR)          0.000      1.433 f
  data arrival time                                                 1.433

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.433
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.126      0.126 r
  U7166/Y (INVX4MTR)                                     0.042      0.168 f
  U882/Y (AND2X4MTR)                                     0.096      0.264 f
  U3578/Y (INVX3MTR)                                     0.051      0.316 r
  U6752/Y (NOR2X1MTR)                                    0.040      0.355 f
  U9184/Y (NOR2X1MTR)                                    0.061      0.416 r
  U11110/Y (NAND2X2MTR)                                  0.059      0.474 f
  U1882/Y (NOR2X4MTR)                                    0.057      0.532 r
  U1880/Y (NAND3X4MTR)                                   0.069      0.601 f
  U6163/Y (INVX2MTR)                                     0.074      0.675 r
  U1408/Y (NOR2X4MTR)                                    0.046      0.721 f
  U473/Y (NOR2X4MTR)                                     0.059      0.780 r
  U3830/Y (NAND2X2MTR)                                   0.069      0.849 f
  U2930/Y (INVX2MTR)                                     0.043      0.892 r
  U1273/Y (OAI2BB1X4MTR)                                 0.111      1.003 r
  U1663/Y (AOI21X4MTR)                                   0.055      1.058 f
  U2368/Y (XNOR2X2MTR)                                   0.077      1.135 f
  U1601/Y (CLKNAND2X4MTR)                                0.047      1.182 r
  U127/Y (NAND4X6MTR)                                    0.108      1.290 f
  U19195/Y (OAI2B2X2MTR)                                 0.130      1.420 f
  U0_BANK_TOP/vACC_2_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.115      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.020


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U8668/Y (NAND2X2MTR)                                   0.061      1.289 r
  U13182/Y (CLKNAND2X4MTR)                               0.051      1.340 f
  U9350/Y (INVX4MTR)                                     0.045      1.385 r
  U17113/Y (OAI22X2MTR)                                  0.043      1.428 f
  U0_BANK_TOP/vACC_0_reg_5__21_/D (DFFRHQX4MTR)          0.000      1.428 f
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_491_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U2737/Y (NOR2X1MTR)                                    0.065      1.312 r
  U4833/Y (NOR2BX2MTR)                                   0.051      1.363 f
  U15452/Y (NOR2X1MTR)                                   0.053      1.416 r
  PIM_result_reg_491_/D (DFFRHQX4MTR)                    0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_491_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2155/Y (INVX8MTR)                                     0.037      0.399 f
  U2239/Y (INVX12MTR)                                    0.037      0.436 r
  U10018/Y (CLKNAND2X4MTR)                               0.038      0.474 f
  U2552/Y (CLKNAND2X4MTR)                                0.042      0.517 r
  U7428/Y (INVX2MTR)                                     0.034      0.551 f
  U1948/Y (CLKNAND2X4MTR)                                0.033      0.583 r
  U8325/Y (CLKNAND2X4MTR)                                0.048      0.631 f
  U8265/Y (OR2X4MTR)                                     0.095      0.726 f
  U8226/Y (AOI21X3MTR)                                   0.107      0.833 r
  U7701/Y (OAI21X4MTR)                                   0.086      0.919 f
  U8829/Y (OAI2BB1X2MTR)                                 0.096      1.015 f
  U9501/Y (AOI21X2MTR)                                   0.072      1.087 r
  U9467/Y (XNOR2X1MTR)                                   0.084      1.171 r
  U10362/Y (NAND2X2MTR)                                  0.072      1.243 f
  U10315/Y (NAND3X4MTR)                                  0.062      1.305 r
  U3690/Y (INVX2MTR)                                     0.046      1.351 f
  U2657/Y (OAI22X2MTR)                                   0.055      1.406 r
  U0_BANK_TOP/vACC_1_reg_4__13_/D (DFFRHQX4MTR)          0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U2737/Y (NOR2X1MTR)                                    0.065      1.312 r
  U4833/Y (NOR2BX2MTR)                                   0.051      1.363 f
  U15454/Y (NOR2X1MTR)                                   0.053      1.416 r
  PIM_result_reg_107_/D (DFFRHQX4MTR)                    0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_107_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U2737/Y (NOR2X1MTR)                                    0.065      1.312 r
  U4833/Y (NOR2BX2MTR)                                   0.051      1.363 f
  U15455/Y (NOR2X1MTR)                                   0.053      1.416 r
  PIM_result_reg_235_/D (DFFRHQX4MTR)                    0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_235_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_363_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U10600/Y (AND3X4MTR)                                   0.121      1.036 r
  U11816/Y (CLKNAND2X4MTR)                               0.050      1.086 f
  U10549/Y (INVX2MTR)                                    0.037      1.123 r
  U11757/Y (NAND2X2MTR)                                  0.045      1.168 f
  U961/Y (CLKNAND2X4MTR)                                 0.045      1.213 r
  U960/Y (NOR3X4MTR)                                     0.033      1.247 f
  U2737/Y (NOR2X1MTR)                                    0.065      1.312 r
  U4833/Y (NOR2BX2MTR)                                   0.051      1.363 f
  U15453/Y (NOR2X1MTR)                                   0.053      1.416 r
  PIM_result_reg_363_/D (DFFRHQX4MTR)                    0.000      1.416 r
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_363_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U10374/Y (NAND2X2MTR)                                  0.047      1.267 f
  U11609/Y (NAND2X2MTR)                                  0.043      1.310 r
  U10321/Y (AOI2B1X2MTR)                                 0.040      1.351 f
  U9342/Y (NOR2X1MTR)                                    0.063      1.414 r
  PIM_result_reg_14_/D (DFFRHQX4MTR)                     0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_14_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U10374/Y (NAND2X2MTR)                                  0.047      1.267 f
  U11609/Y (NAND2X2MTR)                                  0.043      1.310 r
  U10321/Y (AOI2B1X2MTR)                                 0.040      1.351 f
  U11489/Y (NOR2X1MTR)                                   0.063      1.414 r
  PIM_result_reg_142_/D (DFFRHQX4MTR)                    0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_142_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_270_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U10374/Y (NAND2X2MTR)                                  0.047      1.267 f
  U11609/Y (NAND2X2MTR)                                  0.043      1.310 r
  U10321/Y (AOI2B1X2MTR)                                 0.040      1.351 f
  U11487/Y (NOR2X1MTR)                                   0.063      1.414 r
  PIM_result_reg_270_/D (DFFRHQX4MTR)                    0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_270_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_398_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4289/Y (OR2X2MTR)                                     0.108      1.161 f
  U9474/Y (NAND3X4MTR)                                   0.059      1.220 r
  U10374/Y (NAND2X2MTR)                                  0.047      1.267 f
  U11609/Y (NAND2X2MTR)                                  0.043      1.310 r
  U10321/Y (AOI2B1X2MTR)                                 0.040      1.351 f
  U9337/Y (NOR2X1MTR)                                    0.063      1.414 r
  PIM_result_reg_398_/D (DFFRHQX4MTR)                    0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_398_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U13222/Y (CLKNAND2X16MTR)                              0.089      0.273 f
  U1009/Y (INVX12MTR)                                    0.063      0.337 r
  U5225/Y (NOR2X1MTR)                                    0.045      0.382 f
  U7081/Y (INVX2MTR)                                     0.050      0.432 r
  U2541/Y (NOR2X4MTR)                                    0.037      0.469 f
  U2540/Y (OAI21X4MTR)                                   0.095      0.564 r
  U1145/Y (INVX4MTR)                                     0.043      0.607 f
  U1146/Y (OAI21X4MTR)                                   0.077      0.684 r
  U6946/Y (XNOR2X1MTR)                                   0.080      0.764 r
  U6930/Y (NAND2X2MTR)                                   0.079      0.843 f
  U6446/Y (NAND2X2MTR)                                   0.076      0.920 r
  U1147/Y (INVX4MTR)                                     0.040      0.959 f
  U2578/Y (OAI21X6MTR)                                   0.082      1.041 r
  U17178/Y (AOI21X2MTR)                                  0.065      1.106 f
  U17179/Y (XOR2X2MTR)                                   0.090      1.196 f
  U13344/Y (NAND2BX2MTR)                                 0.113      1.309 f
  U16246/Y (NOR4X2MTR)                                   0.086      1.395 r
  U13159/Y (NOR2X2MTR)                                   0.042      1.437 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.437 f
  data arrival time                                                 1.437

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.097      1.418
  data required time                                                1.418
  --------------------------------------------------------------------------
  data required time                                                1.418
  data arrival time                                                -1.437
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/Q (DFFRHQX1MTR)
                                                         0.146      0.146 f
  U16479/Y (NAND2X2MTR)                                  0.074      0.220 r
  U10145/Y (INVX2MTR)                                    0.056      0.276 f
  U5778/Y (NAND2X1MTR)                                   0.041      0.317 r
  U12695/Y (OAI2BB1X2MTR)                                0.044      0.361 f
  U9135/Y (NOR2X2MTR)                                    0.083      0.445 r
  U9955/Y (NAND4X4MTR)                                   0.115      0.560 f
  U6646/Y (INVX2MTR)                                     0.070      0.630 r
  U8365/Y (INVX2MTR)                                     0.040      0.670 f
  U724/Y (CLKNAND2X4MTR)                                 0.048      0.718 r
  U1647/Y (CLKNAND2X4MTR)                                0.047      0.766 f
  U6905/Y (CLKNAND2X4MTR)                                0.042      0.808 r
  U9650/Y (CLKNAND2X4MTR)                                0.056      0.864 f
  U1306/Y (NAND2X6MTR)                                   0.043      0.907 r
  U999/Y (CLKNAND2X8MTR)                                 0.045      0.952 f
  U1338/Y (CLKNAND2X8MTR)                                0.050      1.002 r
  U2607/Y (AOI21X4MTR)                                   0.048      1.049 f
  U2617/Y (XNOR2X2MTR)                                   0.077      1.126 f
  U1648/Y (OAI21X4MTR)                                   0.099      1.226 r
  U1597/Y (AOI2B1X8MTR)                                  0.042      1.268 f
  U15978/Y (BUFX4MTR)                                    0.086      1.354 f
  U17207/Y (OAI22X2MTR)                                  0.051      1.405 r
  U0_BANK_TOP/vACC_2_reg_4__10_/D (DFFRHQX4MTR)          0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U7598/Y (NAND2X6MTR)                                   0.053      1.152 r
  U4260/Y (NAND3X2MTR)                                   0.092      1.244 f
  U10275/Y (OAI2B1X4MTR)                                 0.110      1.355 r
  U11460/Y (OAI22X2MTR)                                  0.062      1.416 f
  U0_BANK_TOP/vACC_2_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.416 f
  data arrival time                                                 1.416

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7604/Y (NAND2X2MTR)                                   0.050      1.148 r
  U8651/Y (NAND3X4MTR)                                   0.068      1.216 f
  U3701/Y (NAND2X2MTR)                                   0.061      1.277 r
  U6360/Y (OAI2BB1X2MTR)                                 0.068      1.345 f
  U5840/Y (OAI22X1MTR)                                   0.062      1.407 r
  U0_BANK_TOP/vACC_3_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.407 r
  data arrival time                                                 1.407

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.407
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U11246/Y (CLKNAND2X12MTR)                              0.050      0.259 r
  U798/Y (INVX6MTR)                                      0.039      0.298 f
  U16042/Y (INVX4MTR)                                    0.051      0.350 r
  U16565/Y (OAI2BB1X2MTR)                                0.054      0.404 f
  U3437/Y (NOR2X1MTR)                                    0.103      0.507 r
  U3296/Y (OAI21X4MTR)                                   0.085      0.592 f
  U3952/Y (AOI21X4MTR)                                   0.098      0.690 r
  U8954/Y (XNOR2X1MTR)                                   0.057      0.747 f
  U9757/Y (NAND2BX2MTR)                                  0.066      0.813 r
  U13688/Y (NAND2X1MTR)                                  0.061      0.874 f
  U9620/Y (OAI2BB1X2MTR)                                 0.110      0.984 f
  U10546/Y (NAND2X2MTR)                                  0.043      1.027 r
  U7626/Y (NAND2X2MTR)                                   0.054      1.081 f
  U7614/Y (AOI21X2MTR)                                   0.110      1.190 r
  U8061/Y (NAND2X2MTR)                                   0.080      1.271 f
  U15077/Y (NAND2X2MTR)                                  0.060      1.330 r
  U11589/Y (INVX2MTR)                                    0.030      1.361 f
  U2694/Y (NOR2X1MTR)                                    0.059      1.420 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.420 r
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U8013/Y (NAND2X2MTR)                                   0.045      1.245 f
  U8617/Y (NAND2X2MTR)                                   0.046      1.290 r
  U5835/Y (AND2X1MTR)                                    0.082      1.373 r
  U0_BANK_TOP/detect_pos_edge_reg_0_/D (DFFRQX2MTR)      0.000      1.373 r
  data arrival time                                                 1.373

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_0_/CK (DFFRQX2MTR)     0.000      1.515 r
  library setup time                                    -0.161      1.354
  data required time                                                1.354
  --------------------------------------------------------------------------
  data required time                                                1.354
  data arrival time                                                -1.373
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.019


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_467_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U2224/Y (INVX4MTR)                                     0.040      0.374 f
  U2227/Y (INVX4MTR)                                     0.049      0.424 r
  U8434/Y (INVX4MTR)                                     0.046      0.470 f
  U13406/Y (NAND2X2MTR)                                  0.038      0.508 r
  U3968/Y (NAND4X2MTR)                                   0.103      0.611 f
  U3166/Y (INVX2MTR)                                     0.079      0.690 r
  U12111/Y (CLKNAND2X4MTR)                               0.064      0.753 f
  U12062/Y (INVX4MTR)                                    0.051      0.804 r
  U8185/Y (NAND3X6MTR)                                   0.088      0.892 f
  U8160/Y (NOR2X4MTR)                                    0.087      0.979 r
  U16171/Y (CLKNAND2X4MTR)                               0.054      1.033 f
  U17396/Y (INVX3MTR)                                    0.051      1.085 r
  U17523/Y (CLKNAND2X4MTR)                               0.060      1.145 f
  U8072/Y (OAI211X2MTR)                                  0.096      1.240 r
  U13100/Y (AOI211X2MTR)                                 0.065      1.305 f
  U15553/Y (NOR2X1MTR)                                   0.060      1.366 r
  PIM_result_reg_467_/D (DFFRQX2MTR)                     0.000      1.366 r
  data arrival time                                                 1.366

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_467_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.366
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1011/Y (BUFX10MTR)                                    0.085      0.349 r
  U7109/Y (NAND2X6MTR)                                   0.064      0.413 f
  U486/Y (NOR2X2MTR)                                     0.099      0.511 r
  U6662/Y (XNOR2X1MTR)                                   0.128      0.639 r
  U1556/Y (XNOR2X2MTR)                                   0.139      0.778 r
  U1555/Y (XNOR2X2MTR)                                   0.129      0.907 r
  U1047/Y (XNOR2X2MTR)                                   0.119      1.025 r
  U5407/Y (NAND2X2MTR)                                   0.100      1.126 f
  U11779/Y (OAI21X6MTR)                                  0.067      1.193 r
  U4304/Y (XNOR2X1MTR)                                   0.122      1.314 r
  U2766/Y (NOR2BX1MTR)                                   0.099      1.414 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX4MTR)
                                                         0.000      1.414 r
  data arrival time                                                 1.414

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.414
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_exp_align_reg_0_/Q (DFFRHQX1MTR)
                                                         0.146      0.146 f
  U16479/Y (NAND2X2MTR)                                  0.074      0.220 r
  U10145/Y (INVX2MTR)                                    0.056      0.276 f
  U5778/Y (NAND2X1MTR)                                   0.041      0.317 r
  U12695/Y (OAI2BB1X2MTR)                                0.044      0.361 f
  U9135/Y (NOR2X2MTR)                                    0.083      0.445 r
  U9955/Y (NAND4X4MTR)                                   0.115      0.560 f
  U6646/Y (INVX2MTR)                                     0.070      0.630 r
  U8365/Y (INVX2MTR)                                     0.040      0.670 f
  U724/Y (CLKNAND2X4MTR)                                 0.048      0.718 r
  U1647/Y (CLKNAND2X4MTR)                                0.047      0.766 f
  U6905/Y (CLKNAND2X4MTR)                                0.042      0.808 r
  U9650/Y (CLKNAND2X4MTR)                                0.056      0.864 f
  U1306/Y (NAND2X6MTR)                                   0.043      0.907 r
  U999/Y (CLKNAND2X8MTR)                                 0.045      0.952 f
  U1338/Y (CLKNAND2X8MTR)                                0.050      1.002 r
  U2607/Y (AOI21X4MTR)                                   0.048      1.049 f
  U2617/Y (XNOR2X2MTR)                                   0.077      1.126 f
  U1648/Y (OAI21X4MTR)                                   0.099      1.226 r
  U1597/Y (AOI2B1X8MTR)                                  0.042      1.268 f
  U15978/Y (BUFX4MTR)                                    0.086      1.354 f
  U17214/Y (OAI22X2MTR)                                  0.051      1.405 r
  U0_BANK_TOP/vACC_3_reg_4__10_/D (DFFRHQX4MTR)          0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U5889/Y (NAND2X2MTR)                                   0.060      0.997 f
  U11706/Y (AOI21X2MTR)                                  0.081      1.079 r
  U2550/Y (XNOR2X2MTR)                                   0.092      1.171 r
  U13348/Y (OAI22X4MTR)                                  0.073      1.244 f
  U15887/Y (NOR2X2MTR)                                   0.112      1.356 r
  U9302/Y (OAI22X2MTR)                                   0.074      1.430 f
  U0_BANK_TOP/vACC_2_reg_0__10_/D (DFFRHQX4MTR)          0.000      1.430 f
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U903/Y (BUFX6MTR)                                      0.077      0.398 f
  U8508/Y (INVX12MTR)                                    0.032      0.430 r
  U2307/Y (INVX8MTR)                                     0.028      0.458 f
  U1669/Y (OAI2B11X4MTR)                                 0.079      0.537 r
  U1668/Y (OAI2B1X4MTR)                                  0.062      0.599 f
  U668/Y (CLKNAND2X4MTR)                                 0.049      0.648 r
  U8980/Y (INVX4MTR)                                     0.035      0.683 f
  U6969/Y (NOR2X4MTR)                                    0.066      0.748 r
  U5989/Y (OAI21X2MTR)                                   0.091      0.840 f
  U5414/Y (AOI21X3MTR)                                   0.097      0.937 r
  U5889/Y (NAND2X2MTR)                                   0.060      0.997 f
  U11706/Y (AOI21X2MTR)                                  0.081      1.079 r
  U2550/Y (XNOR2X2MTR)                                   0.092      1.171 r
  U13348/Y (OAI22X4MTR)                                  0.073      1.244 f
  U15887/Y (NOR2X2MTR)                                   0.112      1.356 r
  U10211/Y (OAI22X2MTR)                                  0.074      1.430 f
  U0_BANK_TOP/vACC_0_reg_0__10_/D (DFFRHQX4MTR)          0.000      1.430 f
  data arrival time                                                 1.430

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.430
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_419_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U2919/Y (CLKNAND2X4MTR)                                0.051      0.953 f
  U3788/Y (INVX4MTR)                                     0.042      0.995 r
  U2845/Y (CLKNAND2X4MTR)                                0.048      1.043 f
  U3735/Y (OAI21X2MTR)                                   0.056      1.099 r
  U4282/Y (NAND2X2MTR)                                   0.080      1.179 f
  U3706/Y (OAI211X2MTR)                                  0.101      1.280 r
  U108/Y (AOI211X2MTR)                                   0.065      1.345 f
  U6363/Y (NOR2X1MTR)                                    0.067      1.412 r
  PIM_result_reg_419_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_419_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_291_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U2919/Y (CLKNAND2X4MTR)                                0.051      0.953 f
  U3788/Y (INVX4MTR)                                     0.042      0.995 r
  U2845/Y (CLKNAND2X4MTR)                                0.048      1.043 f
  U3735/Y (OAI21X2MTR)                                   0.056      1.099 r
  U4282/Y (NAND2X2MTR)                                   0.080      1.179 f
  U3706/Y (OAI211X2MTR)                                  0.101      1.280 r
  U108/Y (AOI211X2MTR)                                   0.065      1.345 f
  U4820/Y (NOR2X1MTR)                                    0.067      1.412 r
  PIM_result_reg_291_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_291_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_163_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U2919/Y (CLKNAND2X4MTR)                                0.051      0.953 f
  U3788/Y (INVX4MTR)                                     0.042      0.995 r
  U2845/Y (CLKNAND2X4MTR)                                0.048      1.043 f
  U3735/Y (OAI21X2MTR)                                   0.056      1.099 r
  U4282/Y (NAND2X2MTR)                                   0.080      1.179 f
  U3706/Y (OAI211X2MTR)                                  0.101      1.280 r
  U108/Y (AOI211X2MTR)                                   0.065      1.345 f
  U11565/Y (NOR2X1MTR)                                   0.067      1.412 r
  PIM_result_reg_163_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_163_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_35_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U2919/Y (CLKNAND2X4MTR)                                0.051      0.953 f
  U3788/Y (INVX4MTR)                                     0.042      0.995 r
  U2845/Y (CLKNAND2X4MTR)                                0.048      1.043 f
  U3735/Y (OAI21X2MTR)                                   0.056      1.099 r
  U4282/Y (NAND2X2MTR)                                   0.080      1.179 f
  U3706/Y (OAI211X2MTR)                                  0.101      1.280 r
  U108/Y (AOI211X2MTR)                                   0.065      1.345 f
  U2701/Y (NOR2X1MTR)                                    0.067      1.412 r
  PIM_result_reg_35_/D (DFFRHQX4MTR)                     0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_35_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U13222/Y (CLKNAND2X16MTR)                              0.089      0.273 f
  U1012/Y (INVX8MTR)                                     0.063      0.337 r
  U1050/Y (INVX8MTR)                                     0.042      0.378 f
  U2115/Y (INVX4MTR)                                     0.041      0.420 r
  U4125/Y (INVX1MTR)                                     0.078      0.498 f
  U10035/Y (NAND2X2MTR)                                  0.062      0.560 r
  U7878/Y (NOR2X1MTR)                                    0.060      0.620 f
  U15170/Y (INVX1MTR)                                    0.038      0.657 r
  U12281/Y (AND2X2MTR)                                   0.090      0.747 r
  U2486/Y (XNOR2X2MTR)                                   0.107      0.854 r
  U1942/Y (NOR2X4MTR)                                    0.056      0.910 f
  U10517/Y (INVX2MTR)                                    0.039      0.949 r
  U2355/Y (NAND2X2MTR)                                   0.056      1.005 f
  U1941/Y (AOI21X4MTR)                                   0.094      1.099 r
  U1940/Y (AOI2BB1X8MTR)                                 0.097      1.196 r
  U3710/Y (NAND2X2MTR)                                   0.062      1.258 f
  U10337/Y (AND2X4MTR)                                   0.087      1.344 f
  U10295/Y (NOR2X2MTR)                                   0.070      1.415 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.415 r
  data arrival time                                                 1.415

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.415
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U1052/Y (INVX8MTR)                                     0.045      0.345 r
  U4686/Y (NAND2X2MTR)                                   0.058      0.403 f
  U4674/Y (NOR2X2MTR)                                    0.116      0.518 r
  U3942/Y (OAI21X6MTR)                                   0.080      0.598 f
  U9807/Y (AOI21X4MTR)                                   0.105      0.702 r
  U10720/Y (OAI21X2MTR)                                  0.071      0.774 f
  U2493/Y (XNOR2X2MTR)                                   0.058      0.832 r
  U11896/Y (NAND2X2MTR)                                  0.082      0.914 f
  U10577/Y (INVX2MTR)                                    0.068      0.982 r
  U7247/Y (CLKNAND2X4MTR)                                0.050      1.032 f
  U2809/Y (AOI2BB1X2MTR)                                 0.113      1.145 f
  U11746/Y (OAI2B1X4MTR)                                 0.045      1.190 r
  U10401/Y (AOI21X2MTR)                                  0.074      1.264 f
  U11599/Y (NAND2BX4MTR)                                 0.096      1.360 f
  U6364/Y (NOR2X1MTR)                                    0.051      1.411 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.411 r
  data arrival time                                                 1.411

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.411
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U2542/Y (CLKNAND2X4MTR)                                0.031      0.462 f
  U7820/Y (OAI211X2MTR)                                  0.041      0.504 r
  U819/Y (OAI21X2MTR)                                    0.075      0.578 f
  U1485/Y (CLKNAND2X4MTR)                                0.057      0.635 r
  U4486/Y (NAND2X2MTR)                                   0.064      0.700 f
  U8913/Y (NAND2X2MTR)                                   0.058      0.758 r
  U9643/Y (CLKNAND2X4MTR)                                0.058      0.816 f
  U6860/Y (AOI21X4MTR)                                   0.085      0.901 r
  U10503/Y (OAI21X6MTR)                                  0.071      0.972 f
  U1966/Y (INVX6MTR)                                     0.043      1.015 r
  U309/Y (INVX4MTR)                                      0.036      1.052 f
  U1346/Y (AOI21X4MTR)                                   0.065      1.117 r
  U2573/Y (XNOR2X2MTR)                                   0.085      1.202 r
  U2572/Y (CLKNAND2X4MTR)                                0.062      1.264 f
  U15971/Y (NAND2X2MTR)                                  0.053      1.317 r
  U10239/Y (NOR2X4MTR)                                   0.036      1.353 f
  U17465/Y (OAI22X2MTR)                                  0.051      1.405 r
  U0_BANK_TOP/vACC_3_reg_4__15_/D (DFFRHQX4MTR)          0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__15_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_44_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U2919/Y (CLKNAND2X4MTR)                                0.051      0.953 f
  U282/Y (NOR2X2MTR)                                     0.099      1.052 r
  U5896/Y (NAND2X2MTR)                                   0.099      1.151 f
  U5879/Y (NAND2BX1MTR)                                  0.055      1.206 r
  U8056/Y (NAND3BX2MTR)                                  0.075      1.281 r
  U7190/Y (AOI21X2MTR)                                   0.070      1.351 f
  U7591/Y (NOR2X1MTR)                                    0.062      1.413 r
  PIM_result_reg_44_/D (DFFRHQX4MTR)                     0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_44_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_172_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U2919/Y (CLKNAND2X4MTR)                                0.051      0.953 f
  U282/Y (NOR2X2MTR)                                     0.099      1.052 r
  U5896/Y (NAND2X2MTR)                                   0.099      1.151 f
  U5879/Y (NAND2BX1MTR)                                  0.055      1.206 r
  U8056/Y (NAND3BX2MTR)                                  0.075      1.281 r
  U7190/Y (AOI21X2MTR)                                   0.070      1.351 f
  U7592/Y (NOR2X1MTR)                                    0.062      1.413 r
  PIM_result_reg_172_/D (DFFRHQX4MTR)                    0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_172_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_300_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U2919/Y (CLKNAND2X4MTR)                                0.051      0.953 f
  U282/Y (NOR2X2MTR)                                     0.099      1.052 r
  U5896/Y (NAND2X2MTR)                                   0.099      1.151 f
  U5879/Y (NAND2BX1MTR)                                  0.055      1.206 r
  U8056/Y (NAND3BX2MTR)                                  0.075      1.281 r
  U7190/Y (AOI21X2MTR)                                   0.070      1.351 f
  U7593/Y (NOR2X1MTR)                                    0.062      1.413 r
  PIM_result_reg_300_/D (DFFRHQX4MTR)                    0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_300_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_428_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U2919/Y (CLKNAND2X4MTR)                                0.051      0.953 f
  U282/Y (NOR2X2MTR)                                     0.099      1.052 r
  U5896/Y (NAND2X2MTR)                                   0.099      1.151 f
  U5879/Y (NAND2BX1MTR)                                  0.055      1.206 r
  U8056/Y (NAND3BX2MTR)                                  0.075      1.281 r
  U7190/Y (AOI21X2MTR)                                   0.070      1.351 f
  U7594/Y (NOR2X1MTR)                                    0.062      1.413 r
  PIM_result_reg_428_/D (DFFRHQX4MTR)                    0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_428_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.018


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_75_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U6827/Y (INVX2MTR)                                     0.061      1.229 f
  U17701/Y (AOI211X4MTR)                                 0.143      1.372 r
  U6804/Y (NOR2X1MTR)                                    0.059      1.431 f
  PIM_result_reg_75_/D (DFFRHQX4MTR)                     0.000      1.431 f
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_75_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_459_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U6827/Y (INVX2MTR)                                     0.061      1.229 f
  U17701/Y (AOI211X4MTR)                                 0.143      1.372 r
  U6803/Y (NOR2X1MTR)                                    0.059      1.431 f
  PIM_result_reg_459_/D (DFFRHQX4MTR)                    0.000      1.431 f
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_459_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_331_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U6827/Y (INVX2MTR)                                     0.061      1.229 f
  U17701/Y (AOI211X4MTR)                                 0.143      1.372 r
  U6805/Y (NOR2X1MTR)                                    0.059      1.431 f
  PIM_result_reg_331_/D (DFFRHQX4MTR)                    0.000      1.431 f
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_331_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_203_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U10878/Y (NAND2X2MTR)                                  0.034      0.492 r
  U6052/Y (CLKAND2X2MTR)                                 0.095      0.587 r
  U6520/Y (NAND2X2MTR)                                   0.059      0.646 f
  U3876/Y (INVX4MTR)                                     0.045      0.690 r
  U4988/Y (NOR2X1MTR)                                    0.052      0.743 f
  U6892/Y (NOR2X2MTR)                                    0.086      0.829 r
  U5398/Y (NAND3X2MTR)                                   0.091      0.920 f
  U2817/Y (NOR2X2MTR)                                    0.070      0.990 r
  U5360/Y (NAND3BX2MTR)                                  0.073      1.063 f
  U2744/Y (NOR2X2MTR)                                    0.105      1.168 r
  U6827/Y (INVX2MTR)                                     0.061      1.229 f
  U17701/Y (AOI211X4MTR)                                 0.143      1.372 r
  U6806/Y (NOR2X1MTR)                                    0.059      1.431 f
  PIM_result_reg_203_/D (DFFRHQX4MTR)                    0.000      1.431 f
  data arrival time                                                 1.431

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_203_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.431
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U119/Y (NAND2X2MTR)                                    0.071      1.280 r
  U12946/Y (AOI22X4MTR)                                  0.055      1.335 f
  U2649/Y (OAI2BB2X1MTR)                                 0.074      1.409 r
  U0_BANK_TOP/vACC_1_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.123      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U1955/Y (OAI21X4MTR)                                   0.061      0.961 f
  U1699/Y (CLKNAND2X4MTR)                                0.046      1.007 r
  U321/Y (NAND2X6MTR)                                    0.047      1.054 f
  U1580/Y (CLKNAND2X4MTR)                                0.046      1.100 r
  U11737/Y (INVX8MTR)                                    0.039      1.139 f
  U196/Y (INVX10MTR)                                     0.046      1.186 r
  U93/Y (NAND2X2MTR)                                     0.091      1.277 f
  U8607/Y (OAI22X2MTR)                                   0.073      1.350 r
  U0_BANK_TOP/vACC_1_reg_3__9_/D (DFFRQX4MTR)            0.000      1.350 r
  data arrival time                                                 1.350

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__9_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.350
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U700/Y (INVX4MTR)                                      0.042      0.453 f
  U13626/Y (NAND2X2MTR)                                  0.045      0.498 r
  U10796/Y (NAND4X4MTR)                                  0.104      0.601 f
  U3165/Y (NOR2X2MTR)                                    0.103      0.704 r
  U7725/Y (CLKNAND2X4MTR)                                0.064      0.768 f
  U8877/Y (NOR2X4MTR)                                    0.081      0.849 r
  U8186/Y (CLKNAND2X4MTR)                                0.068      0.917 f
  U7658/Y (NOR2X4MTR)                                    0.062      0.979 r
  U2869/Y (NAND2X2MTR)                                   0.086      1.065 f
  U2335/Y (INVX2MTR)                                     0.078      1.143 r
  U9492/Y (INVX2MTR)                                     0.045      1.188 f
  U11683/Y (OAI211X2MTR)                                 0.095      1.283 r
  U15111/Y (AOI211X2MTR)                                 0.062      1.345 f
  U15430/Y (NOR2X1MTR)                                   0.067      1.412 r
  PIM_result_reg_53_/D (DFFRHQX4MTR)                     0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_53_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U700/Y (INVX4MTR)                                      0.042      0.453 f
  U13626/Y (NAND2X2MTR)                                  0.045      0.498 r
  U10796/Y (NAND4X4MTR)                                  0.104      0.601 f
  U3165/Y (NOR2X2MTR)                                    0.103      0.704 r
  U7725/Y (CLKNAND2X4MTR)                                0.064      0.768 f
  U8877/Y (NOR2X4MTR)                                    0.081      0.849 r
  U8186/Y (CLKNAND2X4MTR)                                0.068      0.917 f
  U7658/Y (NOR2X4MTR)                                    0.062      0.979 r
  U2869/Y (NAND2X2MTR)                                   0.086      1.065 f
  U2335/Y (INVX2MTR)                                     0.078      1.143 r
  U9492/Y (INVX2MTR)                                     0.045      1.188 f
  U11683/Y (OAI211X2MTR)                                 0.095      1.283 r
  U15111/Y (AOI211X2MTR)                                 0.062      1.345 f
  U15429/Y (NOR2X1MTR)                                   0.067      1.412 r
  PIM_result_reg_181_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_181_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_309_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U700/Y (INVX4MTR)                                      0.042      0.453 f
  U13626/Y (NAND2X2MTR)                                  0.045      0.498 r
  U10796/Y (NAND4X4MTR)                                  0.104      0.601 f
  U3165/Y (NOR2X2MTR)                                    0.103      0.704 r
  U7725/Y (CLKNAND2X4MTR)                                0.064      0.768 f
  U8877/Y (NOR2X4MTR)                                    0.081      0.849 r
  U8186/Y (CLKNAND2X4MTR)                                0.068      0.917 f
  U7658/Y (NOR2X4MTR)                                    0.062      0.979 r
  U2869/Y (NAND2X2MTR)                                   0.086      1.065 f
  U2335/Y (INVX2MTR)                                     0.078      1.143 r
  U9492/Y (INVX2MTR)                                     0.045      1.188 f
  U11683/Y (OAI211X2MTR)                                 0.095      1.283 r
  U15111/Y (AOI211X2MTR)                                 0.062      1.345 f
  U15428/Y (NOR2X1MTR)                                   0.067      1.412 r
  PIM_result_reg_309_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_309_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_437_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U700/Y (INVX4MTR)                                      0.042      0.453 f
  U13626/Y (NAND2X2MTR)                                  0.045      0.498 r
  U10796/Y (NAND4X4MTR)                                  0.104      0.601 f
  U3165/Y (NOR2X2MTR)                                    0.103      0.704 r
  U7725/Y (CLKNAND2X4MTR)                                0.064      0.768 f
  U8877/Y (NOR2X4MTR)                                    0.081      0.849 r
  U8186/Y (CLKNAND2X4MTR)                                0.068      0.917 f
  U7658/Y (NOR2X4MTR)                                    0.062      0.979 r
  U2869/Y (NAND2X2MTR)                                   0.086      1.065 f
  U2335/Y (INVX2MTR)                                     0.078      1.143 r
  U9492/Y (INVX2MTR)                                     0.045      1.188 f
  U11683/Y (OAI211X2MTR)                                 0.095      1.283 r
  U15111/Y (AOI211X2MTR)                                 0.062      1.345 f
  U15427/Y (NOR2X1MTR)                                   0.067      1.412 r
  PIM_result_reg_437_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_437_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U1259/Y (INVX14MTR)                                    0.037      0.351 f
  U8491/Y (NAND2X2MTR)                                   0.040      0.391 r
  U1454/Y (OAI2B1X4MTR)                                  0.040      0.431 f
  U4098/Y (AOI21X2MTR)                                   0.092      0.523 r
  U9018/Y (NAND3X4MTR)                                   0.089      0.612 f
  U1707/Y (INVX4MTR)                                     0.055      0.667 r
  U1457/Y (NOR2X4MTR)                                    0.038      0.705 f
  U634/Y (INVX2MTR)                                      0.044      0.749 r
  U5936/Y (NAND2X2MTR)                                   0.060      0.809 f
  U4340/Y (NOR2X2MTR)                                    0.074      0.884 r
  U8101/Y (CLKNAND2X4MTR)                                0.065      0.949 f
  U1973/Y (CLKNAND2X8MTR)                                0.052      1.001 r
  U8064/Y (INVX3MTR)                                     0.036      1.037 f
  U1349/Y (OAI21X4MTR)                                   0.064      1.101 r
  U8663/Y (XNOR2X1MTR)                                   0.080      1.181 r
  U9375/Y (NAND2X2MTR)                                   0.069      1.250 f
  U1351/Y (CLKNAND2X4MTR)                                0.060      1.310 r
  U98/Y (NOR2X4MTR)                                      0.038      1.348 f
  U17591/Y (OAI22X2MTR)                                  0.053      1.401 r
  U0_BANK_TOP/vACC_3_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/Q (DFFRHQX8MTR)
                                                         0.130      0.130 r
  U9280/Y (INVX8MTR)                                     0.042      0.171 f
  U3617/Y (NAND2X2MTR)                                   0.065      0.236 r
  U14446/Y (OAI22X1MTR)                                  0.077      0.313 f
  U5273/Y (NOR2X1MTR)                                    0.070      0.384 r
  U2256/Y (AND2X2MTR)                                    0.102      0.486 r
  U7889/Y (NAND2X2MTR)                                   0.072      0.558 f
  U6687/Y (INVX2MTR)                                     0.062      0.619 r
  U8294/Y (NAND3X2MTR)                                   0.090      0.709 f
  U1342/Y (AND2X8MTR)                                    0.102      0.811 f
  U1340/Y (AOI21X8MTR)                                   0.083      0.894 r
  U9652/Y (OAI21X6MTR)                                   0.070      0.964 f
  U195/Y (XNOR2X1MTR)                                    0.114      1.078 f
  U8040/Y (AOI22X2MTR)                                   0.118      1.196 r
  U1248/Y (OAI21X4MTR)                                   0.058      1.254 f
  U7187/Y (MXI2X2MTR)                                    0.107      1.361 r
  U11483/Y (OAI22X2MTR)                                  0.068      1.429 f
  U0_BANK_TOP/vACC_2_reg_4__0_/D (DFFRHQX4MTR)           0.000      1.429 f
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U11843/Y (INVX2MTR)                                    0.046      0.961 f
  U8149/Y (NOR2X4MTR)                                    0.063      1.024 r
  U2861/Y (NAND3X3MTR)                                   0.071      1.095 f
  U2810/Y (INVX2MTR)                                     0.065      1.160 r
  U2782/Y (NAND2X2MTR)                                   0.045      1.205 f
  U5866/Y (MXI2X1MTR)                                    0.078      1.282 r
  U13115/Y (NOR4X2MTR)                                   0.066      1.348 f
  U15396/Y (NOR2X1MTR)                                   0.064      1.412 r
  PIM_result_reg_101_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_101_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U11843/Y (INVX2MTR)                                    0.046      0.961 f
  U8149/Y (NOR2X4MTR)                                    0.063      1.024 r
  U2861/Y (NAND3X3MTR)                                   0.071      1.095 f
  U2810/Y (INVX2MTR)                                     0.065      1.160 r
  U2782/Y (NAND2X2MTR)                                   0.045      1.205 f
  U5866/Y (MXI2X1MTR)                                    0.078      1.282 r
  U13115/Y (NOR4X2MTR)                                   0.066      1.348 f
  U15395/Y (NOR2X1MTR)                                   0.064      1.412 r
  PIM_result_reg_229_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_229_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_357_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U11843/Y (INVX2MTR)                                    0.046      0.961 f
  U8149/Y (NOR2X4MTR)                                    0.063      1.024 r
  U2861/Y (NAND3X3MTR)                                   0.071      1.095 f
  U2810/Y (INVX2MTR)                                     0.065      1.160 r
  U2782/Y (NAND2X2MTR)                                   0.045      1.205 f
  U5866/Y (MXI2X1MTR)                                    0.078      1.282 r
  U13115/Y (NOR4X2MTR)                                   0.066      1.348 f
  U15394/Y (NOR2X1MTR)                                   0.064      1.412 r
  PIM_result_reg_357_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_357_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_485_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U6248/Y (BUFX16MTR)                                    0.075      0.409 r
  U4091/Y (INVX4MTR)                                     0.043      0.452 f
  U16931/Y (NAND2X2MTR)                                  0.047      0.498 r
  U12276/Y (NAND4X4MTR)                                  0.131      0.630 f
  U8285/Y (NOR2X2MTR)                                    0.113      0.742 r
  U7297/Y (NAND3X2MTR)                                   0.085      0.827 f
  U10669/Y (NOR2X4MTR)                                   0.088      0.915 r
  U11843/Y (INVX2MTR)                                    0.046      0.961 f
  U8149/Y (NOR2X4MTR)                                    0.063      1.024 r
  U2861/Y (NAND3X3MTR)                                   0.071      1.095 f
  U2810/Y (INVX2MTR)                                     0.065      1.160 r
  U2782/Y (NAND2X2MTR)                                   0.045      1.205 f
  U5866/Y (MXI2X1MTR)                                    0.078      1.282 r
  U13115/Y (NOR4X2MTR)                                   0.066      1.348 f
  U15393/Y (NOR2X1MTR)                                   0.064      1.412 r
  PIM_result_reg_485_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_485_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U899/Y (AND2X2MTR)                                     0.094      0.458 r
  U6713/Y (NOR2X2MTR)                                    0.037      0.495 f
  U1314/Y (NAND3X4MTR)                                   0.036      0.532 r
  U4629/Y (NAND2X2MTR)                                   0.052      0.583 f
  U8972/Y (CLKNAND2X4MTR)                                0.052      0.635 r
  U8947/Y (NAND2X3MTR)                                   0.048      0.684 f
  U5987/Y (OAI21X3MTR)                                   0.106      0.789 r
  U2398/Y (AOI21X6MTR)                                   0.081      0.870 f
  U9652/Y (OAI21X6MTR)                                   0.101      0.971 r
  U388/Y (CLKNAND2X4MTR)                                 0.075      1.046 f
  U4871/Y (CLKNAND2X8MTR)                                0.058      1.103 r
  U1778/Y (CLKNAND2X4MTR)                                0.042      1.146 f
  U9396/Y (NAND3X4MTR)                                   0.047      1.193 r
  U2036/Y (CLKNAND2X4MTR)                                0.059      1.252 f
  U1284/Y (XNOR2X8MTR)                                   0.083      1.335 f
  U13036/Y (OAI22X2MTR)                                  0.068      1.403 r
  U0_BANK_TOP/vACC_3_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.403 r
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U2460/Y (OAI2B1X4MTR)                                  0.060      1.000 f
  U9502/Y (NAND2X2MTR)                                   0.037      1.037 r
  U9454/Y (NAND2X2MTR)                                   0.041      1.078 f
  U9446/Y (NOR2X2MTR)                                    0.057      1.135 r
  U9411/Y (OAI2B1X2MTR)                                  0.060      1.195 f
  U1865/Y (CLKNAND2X4MTR)                                0.045      1.239 r
  U1864/Y (NOR2X6MTR)                                    0.033      1.272 f
  U15933/Y (BUFX4MTR)                                    0.080      1.353 f
  U17488/Y (OAI22X2MTR)                                  0.051      1.403 r
  U0_BANK_TOP/vACC_1_reg_6__9_/D (DFFRHQX4MTR)           0.000      1.403 r
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.017


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U2460/Y (OAI2B1X4MTR)                                  0.060      1.000 f
  U9502/Y (NAND2X2MTR)                                   0.037      1.037 r
  U9454/Y (NAND2X2MTR)                                   0.041      1.078 f
  U9446/Y (NOR2X2MTR)                                    0.057      1.135 r
  U9411/Y (OAI2B1X2MTR)                                  0.060      1.195 f
  U1865/Y (CLKNAND2X4MTR)                                0.045      1.239 r
  U1864/Y (NOR2X6MTR)                                    0.033      1.272 f
  U15933/Y (BUFX4MTR)                                    0.080      1.353 f
  U17449/Y (OAI22X2MTR)                                  0.051      1.403 r
  U0_BANK_TOP/vACC_0_reg_6__9_/D (DFFRHQX4MTR)           0.000      1.403 r
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__9_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.016


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U1259/Y (INVX14MTR)                                    0.037      0.351 f
  U8491/Y (NAND2X2MTR)                                   0.040      0.391 r
  U1454/Y (OAI2B1X4MTR)                                  0.040      0.431 f
  U4098/Y (AOI21X2MTR)                                   0.092      0.523 r
  U9018/Y (NAND3X4MTR)                                   0.089      0.612 f
  U1707/Y (INVX4MTR)                                     0.055      0.667 r
  U1457/Y (NOR2X4MTR)                                    0.038      0.705 f
  U634/Y (INVX2MTR)                                      0.044      0.749 r
  U5936/Y (NAND2X2MTR)                                   0.060      0.809 f
  U4340/Y (NOR2X2MTR)                                    0.074      0.884 r
  U8101/Y (CLKNAND2X4MTR)                                0.065      0.949 f
  U1973/Y (CLKNAND2X8MTR)                                0.052      1.001 r
  U8064/Y (INVX3MTR)                                     0.036      1.037 f
  U1349/Y (OAI21X4MTR)                                   0.064      1.101 r
  U8663/Y (XNOR2X1MTR)                                   0.080      1.181 r
  U9375/Y (NAND2X2MTR)                                   0.069      1.250 f
  U1351/Y (CLKNAND2X4MTR)                                0.060      1.310 r
  U98/Y (NOR2X4MTR)                                      0.038      1.348 f
  U17578/Y (OAI22X2MTR)                                  0.053      1.401 r
  U0_BANK_TOP/vACC_2_reg_6__13_/D (DFFRHQX2MTR)          0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__13_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.016


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U4852/Y (OAI21X1MTR)                                   0.095      1.232 f
  U15118/Y (OAI211X2MTR)                                 0.063      1.296 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.355 f
  U15448/Y (NOR2X1MTR)                                   0.057      1.412 r
  PIM_result_reg_6_/D (DFFRHQX4MTR)                      0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_6_/CK (DFFRHQX4MTR)                     0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.016


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_134_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U4852/Y (OAI21X1MTR)                                   0.095      1.232 f
  U15118/Y (OAI211X2MTR)                                 0.063      1.296 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.355 f
  U15237/Y (NOR2X1MTR)                                   0.057      1.412 r
  PIM_result_reg_134_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_134_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.016


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_262_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U7669/Y (NOR2X1MTR)                                    0.072      0.812 r
  U8803/Y (NAND3X2MTR)                                   0.093      0.905 f
  U8779/Y (NOR2X4MTR)                                    0.091      0.997 r
  U8758/Y (CLKNAND2X4MTR)                                0.056      1.053 f
  U4287/Y (NOR2X2MTR)                                    0.085      1.137 r
  U4852/Y (OAI21X1MTR)                                   0.095      1.232 f
  U15118/Y (OAI211X2MTR)                                 0.063      1.296 r
  U4259/Y (NOR2X2MTR)                                    0.059      1.355 f
  U15236/Y (NOR2X1MTR)                                   0.057      1.412 r
  PIM_result_reg_262_/D (DFFRHQX4MTR)                    0.000      1.412 r
  data arrival time                                                 1.412

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_262_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.016


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U1259/Y (INVX14MTR)                                    0.037      0.351 f
  U8491/Y (NAND2X2MTR)                                   0.040      0.391 r
  U1454/Y (OAI2B1X4MTR)                                  0.040      0.431 f
  U4098/Y (AOI21X2MTR)                                   0.092      0.523 r
  U9018/Y (NAND3X4MTR)                                   0.089      0.612 f
  U1707/Y (INVX4MTR)                                     0.055      0.667 r
  U1457/Y (NOR2X4MTR)                                    0.038      0.705 f
  U634/Y (INVX2MTR)                                      0.044      0.749 r
  U5936/Y (NAND2X2MTR)                                   0.060      0.809 f
  U4340/Y (NOR2X2MTR)                                    0.074      0.884 r
  U8101/Y (CLKNAND2X4MTR)                                0.065      0.949 f
  U1973/Y (CLKNAND2X8MTR)                                0.052      1.001 r
  U8064/Y (INVX3MTR)                                     0.036      1.037 f
  U1349/Y (OAI21X4MTR)                                   0.064      1.101 r
  U8663/Y (XNOR2X1MTR)                                   0.080      1.181 r
  U9375/Y (NAND2X2MTR)                                   0.069      1.250 f
  U1351/Y (CLKNAND2X4MTR)                                0.060      1.310 r
  U98/Y (NOR2X4MTR)                                      0.038      1.348 f
  U17685/Y (OAI22X2MTR)                                  0.052      1.400 r
  U0_BANK_TOP/vACC_0_reg_6__13_/D (DFFRHQX4MTR)          0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.016


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U899/Y (AND2X2MTR)                                     0.094      0.458 r
  U6713/Y (NOR2X2MTR)                                    0.037      0.495 f
  U1314/Y (NAND3X4MTR)                                   0.036      0.532 r
  U4629/Y (NAND2X2MTR)                                   0.052      0.583 f
  U8972/Y (CLKNAND2X4MTR)                                0.052      0.635 r
  U8947/Y (NAND2X3MTR)                                   0.048      0.684 f
  U5987/Y (OAI21X3MTR)                                   0.106      0.789 r
  U2398/Y (AOI21X6MTR)                                   0.081      0.870 f
  U9652/Y (OAI21X6MTR)                                   0.101      0.971 r
  U388/Y (CLKNAND2X4MTR)                                 0.075      1.046 f
  U4871/Y (CLKNAND2X8MTR)                                0.058      1.103 r
  U1778/Y (CLKNAND2X4MTR)                                0.042      1.146 f
  U9396/Y (NAND3X4MTR)                                   0.047      1.193 r
  U2036/Y (CLKNAND2X4MTR)                                0.059      1.252 f
  U1284/Y (XNOR2X8MTR)                                   0.083      1.335 f
  U13035/Y (OAI22X2MTR)                                  0.068      1.403 r
  U0_BANK_TOP/vACC_0_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.403 r
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.016


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3230/Y (NOR2X3MTR)                                    0.099      0.743 r
  U1742/Y (OAI21X4MTR)                                   0.083      0.826 f
  U1741/Y (AOI21X8MTR)                                   0.080      0.906 r
  U11844/Y (OAI21X6MTR)                                  0.070      0.976 f
  U11830/Y (XNOR2X1MTR)                                  0.081      1.057 f
  U13007/Y (AO2B2X4MTR)                                  0.149      1.207 f
  U13011/Y (NOR2X4MTR)                                   0.061      1.268 r
  U9352/Y (NAND2X2MTR)                                   0.059      1.327 f
  U8009/Y (INVX2MTR)                                     0.055      1.382 r
  U17145/Y (OAI22X2MTR)                                  0.047      1.429 f
  U0_BANK_TOP/vACC_0_reg_5__8_/D (DFFRHQX4MTR)           0.000      1.429 f
  data arrival time                                                 1.429

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__8_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.429
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.016


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U13222/Y (CLKNAND2X16MTR)                              0.054      0.264 r
  U1009/Y (INVX12MTR)                                    0.047      0.311 f
  U1079/Y (INVX18MTR)                                    0.041      0.352 r
  U740/Y (BUFX6MTR)                                      0.078      0.430 r
  U2372/Y (CLKNAND2X4MTR)                                0.047      0.477 f
  U2371/Y (NOR2X4MTR)                                    0.062      0.539 r
  U4003/Y (OAI21X2MTR)                                   0.066      0.604 f
  U1067/Y (AOI21X4MTR)                                   0.089      0.694 r
  U8939/Y (OAI21X2MTR)                                   0.071      0.765 f
  U1066/Y (XNOR2X2MTR)                                   0.073      0.838 f
  U3032/Y (NOR2X2MTR)                                    0.094      0.932 r
  U4928/Y (INVX2MTR)                                     0.058      0.990 f
  U2338/Y (CLKNAND2X4MTR)                                0.048      1.039 r
  U17180/Y (NAND2X2MTR)                                  0.047      1.086 f
  U13075/Y (XNOR2X2MTR)                                  0.078      1.164 f
  U17216/Y (OR3X2MTR)                                    0.142      1.306 f
  U17217/Y (NOR3X1MTR)                                   0.095      1.400 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.016


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U8668/Y (NAND2X2MTR)                                   0.061      1.289 r
  U13182/Y (CLKNAND2X4MTR)                               0.051      1.340 f
  U9350/Y (INVX4MTR)                                     0.045      1.385 r
  U17109/Y (OAI22X2MTR)                                  0.043      1.428 f
  U0_BANK_TOP/vACC_2_reg_5__21_/D (DFFRHQX4MTR)          0.000      1.428 f
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.016


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U8668/Y (NAND2X2MTR)                                   0.061      1.289 r
  U13182/Y (CLKNAND2X4MTR)                               0.051      1.340 f
  U9350/Y (INVX4MTR)                                     0.045      1.385 r
  U17108/Y (OAI22X2MTR)                                  0.043      1.428 f
  U0_BANK_TOP/vACC_3_reg_5__21_/D (DFFRHQX4MTR)          0.000      1.428 f
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U2193/Y (CLKNAND2X4MTR)                                0.047      0.984 r
  U304/Y (INVX2MTR)                                      0.040      1.025 f
  U9480/Y (OAI21X2MTR)                                   0.070      1.095 r
  U7603/Y (OAI2B11X2MTR)                                 0.089      1.184 f
  U1344/Y (NAND3X4MTR)                                   0.055      1.239 r
  U1371/Y (NOR2X4MTR)                                    0.033      1.272 f
  U7583/Y (BUFX4MTR)                                     0.075      1.348 f
  U17419/Y (OAI22X2MTR)                                  0.052      1.400 r
  U0_BANK_TOP/vACC_0_reg_6__12_/D (DFFRHQX4MTR)          0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.131      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U8668/Y (NAND2X2MTR)                                   0.061      1.289 r
  U13182/Y (CLKNAND2X4MTR)                               0.051      1.340 f
  U9350/Y (INVX4MTR)                                     0.045      1.385 r
  U17134/Y (OAI22X2MTR)                                  0.043      1.428 f
  U0_BANK_TOP/vACC_1_reg_5__21_/D (DFFRHQX4MTR)          0.000      1.428 f
  data arrival time                                                 1.428

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_5__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.428
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.015


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U6767/Y (INVX4MTR)                                     0.043      0.332 f
  U9225/Y (NAND2X2MTR)                                   0.035      0.367 r
  U4126/Y (NOR2BX2MTR)                                   0.086      0.453 r
  U9112/Y (NAND2X2MTR)                                   0.057      0.510 f
  U1988/Y (OAI21BX4MTR)                                  0.078      0.588 r
  U1495/Y (NAND2X6MTR)                                   0.063      0.651 f
  U2434/Y (INVX4MTR)                                     0.041      0.692 r
  U2618/Y (NAND2X6MTR)                                   0.054      0.746 f
  U5943/Y (AOI21X6MTR)                                   0.097      0.843 r
  U11875/Y (OA21X8MTR)                                   0.110      0.953 r
  U10481/Y (CLKNAND2X8MTR)                               0.051      1.004 f
  U9497/Y (INVX6MTR)                                     0.049      1.052 r
  U11700/Y (XNOR2X1MTR)                                  0.070      1.123 r
  U11650/Y (NAND2X2MTR)                                  0.057      1.180 f
  U2691/Y (NAND3X2MTR)                                   0.071      1.252 r
  U2683/Y (MXI2X3MTR)                                    0.081      1.332 f
  U9320/Y (OAI22X2MTR)                                   0.070      1.402 r
  U0_BANK_TOP/vACC_3_reg_1__0_/D (DFFRHQX4MTR)           0.000      1.402 r
  data arrival time                                                 1.402

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__0_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.402
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.015


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U903/Y (BUFX6MTR)                                      0.073      0.333 r
  U8508/Y (INVX12MTR)                                    0.028      0.361 f
  U7486/Y (AOI21X2MTR)                                   0.071      0.432 r
  U7879/Y (NAND3BX2MTR)                                  0.090      0.522 f
  U7432/Y (NAND2X2MTR)                                   0.062      0.583 r
  U8333/Y (CLKNAND2X4MTR)                                0.061      0.645 f
  U3230/Y (NOR2X3MTR)                                    0.099      0.743 r
  U1742/Y (OAI21X4MTR)                                   0.083      0.826 f
  U1741/Y (AOI21X8MTR)                                   0.080      0.906 r
  U11844/Y (OAI21X6MTR)                                  0.070      0.976 f
  U11830/Y (XNOR2X1MTR)                                  0.081      1.057 f
  U13007/Y (AO2B2X4MTR)                                  0.149      1.207 f
  U13011/Y (NOR2X4MTR)                                   0.061      1.268 r
  U9352/Y (NAND2X2MTR)                                   0.059      1.327 f
  U11463/Y (NAND2X2MTR)                                  0.043      1.369 r
  U15912/Y (OAI21X2MTR)                                  0.048      1.417 f
  U0_BANK_TOP/vACC_2_reg_5__8_/D (DFFRHQX2MTR)           0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__8_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.015


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U13222/Y (CLKNAND2X16MTR)                              0.089      0.273 f
  U1009/Y (INVX12MTR)                                    0.063      0.337 r
  U5225/Y (NOR2X1MTR)                                    0.045      0.382 f
  U7081/Y (INVX2MTR)                                     0.050      0.432 r
  U2541/Y (NOR2X4MTR)                                    0.037      0.469 f
  U2540/Y (OAI21X4MTR)                                   0.095      0.564 r
  U1145/Y (INVX4MTR)                                     0.043      0.607 f
  U1146/Y (OAI21X4MTR)                                   0.077      0.684 r
  U6946/Y (XNOR2X1MTR)                                   0.080      0.764 r
  U6930/Y (NAND2X2MTR)                                   0.079      0.843 f
  U6446/Y (NAND2X2MTR)                                   0.076      0.920 r
  U1147/Y (INVX4MTR)                                     0.040      0.959 f
  U2578/Y (OAI21X6MTR)                                   0.082      1.041 r
  U17178/Y (AOI21X2MTR)                                  0.065      1.106 f
  U17179/Y (XOR2X2MTR)                                   0.090      1.196 f
  U13344/Y (NAND2BX2MTR)                                 0.113      1.309 f
  U16246/Y (NOR4X2MTR)                                   0.086      1.395 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_422_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.324 r
  U9198/Y (INVX12MTR)                                    0.045      0.370 f
  U7494/Y (BUFX8MTR)                                     0.076      0.446 f
  U8442/Y (INVX4MTR)                                     0.042      0.487 r
  U10910/Y (NAND2X2MTR)                                  0.042      0.530 f
  U12388/Y (INVX2MTR)                                    0.034      0.564 r
  U8331/Y (AOI21X2MTR)                                   0.031      0.595 f
  U8965/Y (NAND3X4MTR)                                   0.062      0.657 r
  U447/Y (INVX2MTR)                                      0.049      0.706 f
  U6931/Y (CLKNAND2X4MTR)                                0.048      0.754 r
  U4960/Y (INVX2MTR)                                     0.043      0.797 f
  U10563/Y (NAND2X2MTR)                                  0.042      0.839 r
  U10538/Y (INVX2MTR)                                    0.058      0.897 f
  U13630/Y (NAND2X1MTR)                                  0.044      0.941 r
  U13347/Y (OAI211X2MTR)                                 0.068      1.009 f
  U11623/Y (NAND2BX2MTR)                                 0.106      1.115 f
  U10370/Y (AOI2BB1X2MTR)                                0.063      1.178 r
  U100/Y (NOR3BX2MTR)                                    0.180      1.358 r
  U11506/Y (NOR2X1MTR)                                   0.066      1.424 f
  PIM_result_reg_422_/D (DFFRHQX4MTR)                    0.000      1.424 f
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_422_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_166_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.324 r
  U9198/Y (INVX12MTR)                                    0.045      0.370 f
  U7494/Y (BUFX8MTR)                                     0.076      0.446 f
  U8442/Y (INVX4MTR)                                     0.042      0.487 r
  U10910/Y (NAND2X2MTR)                                  0.042      0.530 f
  U12388/Y (INVX2MTR)                                    0.034      0.564 r
  U8331/Y (AOI21X2MTR)                                   0.031      0.595 f
  U8965/Y (NAND3X4MTR)                                   0.062      0.657 r
  U447/Y (INVX2MTR)                                      0.049      0.706 f
  U6931/Y (CLKNAND2X4MTR)                                0.048      0.754 r
  U4960/Y (INVX2MTR)                                     0.043      0.797 f
  U10563/Y (NAND2X2MTR)                                  0.042      0.839 r
  U10538/Y (INVX2MTR)                                    0.058      0.897 f
  U13630/Y (NAND2X1MTR)                                  0.044      0.941 r
  U13347/Y (OAI211X2MTR)                                 0.068      1.009 f
  U11623/Y (NAND2BX2MTR)                                 0.106      1.115 f
  U10370/Y (AOI2BB1X2MTR)                                0.063      1.178 r
  U100/Y (NOR3BX2MTR)                                    0.180      1.358 r
  U15446/Y (NOR2X1MTR)                                   0.066      1.424 f
  PIM_result_reg_166_/D (DFFRHQX4MTR)                    0.000      1.424 f
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_166_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_38_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.324 r
  U9198/Y (INVX12MTR)                                    0.045      0.370 f
  U7494/Y (BUFX8MTR)                                     0.076      0.446 f
  U8442/Y (INVX4MTR)                                     0.042      0.487 r
  U10910/Y (NAND2X2MTR)                                  0.042      0.530 f
  U12388/Y (INVX2MTR)                                    0.034      0.564 r
  U8331/Y (AOI21X2MTR)                                   0.031      0.595 f
  U8965/Y (NAND3X4MTR)                                   0.062      0.657 r
  U447/Y (INVX2MTR)                                      0.049      0.706 f
  U6931/Y (CLKNAND2X4MTR)                                0.048      0.754 r
  U4960/Y (INVX2MTR)                                     0.043      0.797 f
  U10563/Y (NAND2X2MTR)                                  0.042      0.839 r
  U10538/Y (INVX2MTR)                                    0.058      0.897 f
  U13630/Y (NAND2X1MTR)                                  0.044      0.941 r
  U13347/Y (OAI211X2MTR)                                 0.068      1.009 f
  U11623/Y (NAND2BX2MTR)                                 0.106      1.115 f
  U10370/Y (AOI2BB1X2MTR)                                0.063      1.178 r
  U100/Y (NOR3BX2MTR)                                    0.180      1.358 r
  U15447/Y (NOR2X1MTR)                                   0.066      1.424 f
  PIM_result_reg_38_/D (DFFRHQX4MTR)                     0.000      1.424 f
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_38_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_294_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U13057/Y (OAI22X8MTR)                                  0.107      0.324 r
  U9198/Y (INVX12MTR)                                    0.045      0.370 f
  U7494/Y (BUFX8MTR)                                     0.076      0.446 f
  U8442/Y (INVX4MTR)                                     0.042      0.487 r
  U10910/Y (NAND2X2MTR)                                  0.042      0.530 f
  U12388/Y (INVX2MTR)                                    0.034      0.564 r
  U8331/Y (AOI21X2MTR)                                   0.031      0.595 f
  U8965/Y (NAND3X4MTR)                                   0.062      0.657 r
  U447/Y (INVX2MTR)                                      0.049      0.706 f
  U6931/Y (CLKNAND2X4MTR)                                0.048      0.754 r
  U4960/Y (INVX2MTR)                                     0.043      0.797 f
  U10563/Y (NAND2X2MTR)                                  0.042      0.839 r
  U10538/Y (INVX2MTR)                                    0.058      0.897 f
  U13630/Y (NAND2X1MTR)                                  0.044      0.941 r
  U13347/Y (OAI211X2MTR)                                 0.068      1.009 f
  U11623/Y (NAND2BX2MTR)                                 0.106      1.115 f
  U10370/Y (AOI2BB1X2MTR)                                0.063      1.178 r
  U100/Y (NOR3BX2MTR)                                    0.180      1.358 r
  U15445/Y (NOR2X1MTR)                                   0.066      1.424 f
  PIM_result_reg_294_/D (DFFRHQX4MTR)                    0.000      1.424 f
  data arrival time                                                 1.424

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_294_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.424
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U1302/Y (OAI21X6MTR)                                   0.076      0.976 f
  U301/Y (AOI2B1X4MTR)                                   0.078      1.054 r
  U1747/Y (XNOR2X2MTR)                                   0.084      1.138 r
  U8635/Y (OAI22X4MTR)                                   0.090      1.228 f
  U10281/Y (AOI2B1X4MTR)                                 0.086      1.314 r
  U2665/Y (OAI22X1MTR)                                   0.081      1.396 f
  U0_BANK_TOP/vACC_0_reg_3__10_/D (DFFRQX2MTR)           0.000      1.396 f
  data arrival time                                                 1.396

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__10_/CK (DFFRQX2MTR)          0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.396
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U2193/Y (CLKNAND2X4MTR)                                0.047      0.984 r
  U304/Y (INVX2MTR)                                      0.040      1.025 f
  U9480/Y (OAI21X2MTR)                                   0.070      1.095 r
  U7603/Y (OAI2B11X2MTR)                                 0.089      1.184 f
  U1344/Y (NAND3X4MTR)                                   0.055      1.239 r
  U1371/Y (NOR2X4MTR)                                    0.033      1.272 f
  U7583/Y (BUFX4MTR)                                     0.075      1.348 f
  U17404/Y (OAI22X2MTR)                                  0.052      1.400 r
  U0_BANK_TOP/vACC_3_reg_6__12_/D (DFFRHQX4MTR)          0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U119/Y (NAND2X2MTR)                                    0.071      1.280 r
  U12946/Y (AOI22X4MTR)                                  0.055      1.335 f
  U17457/Y (OAI22X2MTR)                                  0.065      1.400 r
  U0_BANK_TOP/vACC_0_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U119/Y (NAND2X2MTR)                                    0.071      1.280 r
  U12946/Y (AOI22X4MTR)                                  0.055      1.335 f
  U17456/Y (OAI22X2MTR)                                  0.065      1.400 r
  U0_BANK_TOP/vACC_3_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U119/Y (NAND2X2MTR)                                    0.071      1.280 r
  U12946/Y (AOI22X4MTR)                                  0.055      1.335 f
  U15474/Y (OAI22X2MTR)                                  0.065      1.400 r
  U0_BANK_TOP/vACC_2_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U771/Y (BUFX16MTR)                                     0.083      0.374 f
  U1701/Y (INVX16MTR)                                    0.040      0.414 r
  U1136/Y (CLKNAND2X12MTR)                               0.041      0.456 f
  U4063/Y (NOR2X3MTR)                                    0.091      0.547 r
  U4020/Y (XNOR2X2MTR)                                   0.124      0.671 r
  U1870/Y (XNOR2X4MTR)                                   0.115      0.786 r
  U10660/Y (XNOR2X2MTR)                                  0.123      0.909 r
  U9630/Y (XNOR2X2MTR)                                   0.118      1.027 r
  U4877/Y (NAND2X2MTR)                                   0.102      1.129 f
  U13217/Y (OAI21X6MTR)                                  0.065      1.194 r
  U10384/Y (INVX2MTR)                                    0.040      1.234 f
  U5349/Y (XOR2X1MTR)                                    0.070      1.304 r
  U6380/Y (NOR2BX2MTR)                                   0.104      1.409 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX4MTR)
                                                         0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX4MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U1167/Y (CLKNAND2X16MTR)                               0.056      0.300 f
  U767/Y (BUFX8MTR)                                      0.086      0.386 f
  U9173/Y (INVX16MTR)                                    0.032      0.418 r
  U1236/Y (NAND2X6MTR)                                   0.040      0.458 f
  U1590/Y (XNOR2X4MTR)                                   0.092      0.550 r
  U13082/Y (XNOR2X8MTR)                                  0.105      0.656 r
  U12200/Y (OAI21X4MTR)                                  0.059      0.714 f
  U13173/Y (OAI2BB1X4MTR)                                0.047      0.761 r
  U12072/Y (OAI21X3MTR)                                  0.049      0.810 f
  U2441/Y (OAI2BB1X4MTR)                                 0.044      0.854 r
  U4357/Y (XNOR2X2MTR)                                   0.077      0.932 r
  U4325/Y (XNOR2X4MTR)                                   0.122      1.054 r
  U2608/Y (NAND2X2MTR)                                   0.098      1.151 f
  U10414/Y (CLKAND2X2MTR)                                0.095      1.246 f
  U7601/Y (XNOR2X1MTR)                                   0.099      1.345 f
  U11532/Y (NOR2X2MTR)                                   0.061      1.406 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.122      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U1259/Y (INVX14MTR)                                    0.037      0.351 f
  U8491/Y (NAND2X2MTR)                                   0.040      0.391 r
  U1454/Y (OAI2B1X4MTR)                                  0.040      0.431 f
  U4098/Y (AOI21X2MTR)                                   0.092      0.523 r
  U9018/Y (NAND3X4MTR)                                   0.089      0.612 f
  U1707/Y (INVX4MTR)                                     0.055      0.667 r
  U1457/Y (NOR2X4MTR)                                    0.038      0.705 f
  U634/Y (INVX2MTR)                                      0.044      0.749 r
  U5936/Y (NAND2X2MTR)                                   0.060      0.809 f
  U4340/Y (NOR2X2MTR)                                    0.074      0.884 r
  U8101/Y (CLKNAND2X4MTR)                                0.065      0.949 f
  U1973/Y (CLKNAND2X8MTR)                                0.052      1.001 r
  U8064/Y (INVX3MTR)                                     0.036      1.037 f
  U1349/Y (OAI21X4MTR)                                   0.064      1.101 r
  U8663/Y (XNOR2X1MTR)                                   0.080      1.181 r
  U9375/Y (NAND2X2MTR)                                   0.069      1.250 f
  U1351/Y (CLKNAND2X4MTR)                                0.060      1.310 r
  U98/Y (NOR2X4MTR)                                      0.038      1.348 f
  U17697/Y (OAI22X2MTR)                                  0.052      1.400 r
  U0_BANK_TOP/vACC_1_reg_6__13_/D (DFFRHQX4MTR)          0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__13_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.014


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U6831/Y (INVX4MTR)                                     0.041      1.219 f
  U15101/Y (MXI2X2MTR)                                   0.071      1.290 r
  U17549/Y (AOI21X2MTR)                                  0.057      1.346 f
  U11502/Y (NOR2X1MTR)                                   0.062      1.409 r
  PIM_result_reg_59_/D (DFFRHQX4MTR)                     0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_59_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U6831/Y (INVX4MTR)                                     0.041      1.219 f
  U15101/Y (MXI2X2MTR)                                   0.071      1.290 r
  U17549/Y (AOI21X2MTR)                                  0.057      1.346 f
  U11526/Y (NOR2X1MTR)                                   0.062      1.409 r
  PIM_result_reg_187_/D (DFFRHQX4MTR)                    0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_187_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_315_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U6831/Y (INVX4MTR)                                     0.041      1.219 f
  U15101/Y (MXI2X2MTR)                                   0.071      1.290 r
  U17549/Y (AOI21X2MTR)                                  0.057      1.346 f
  U11523/Y (NOR2X1MTR)                                   0.062      1.409 r
  PIM_result_reg_315_/D (DFFRHQX4MTR)                    0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_315_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_443_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U983/Y (NOR2X6MTR)                                     0.066      1.054 r
  U4290/Y (NAND2X2MTR)                                   0.067      1.121 f
  U13371/Y (NAND3X4MTR)                                  0.057      1.178 r
  U6831/Y (INVX4MTR)                                     0.041      1.219 f
  U15101/Y (MXI2X2MTR)                                   0.071      1.290 r
  U17549/Y (AOI21X2MTR)                                  0.057      1.346 f
  U11524/Y (NOR2X1MTR)                                   0.062      1.409 r
  PIM_result_reg_443_/D (DFFRHQX4MTR)                    0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_443_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_429_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.342 f
  U11553/Y (NOR2X1MTR)                                   0.066      1.408 r
  PIM_result_reg_429_/D (DFFRHQX4MTR)                    0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_429_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.342 f
  U15364/Y (NOR2X1MTR)                                   0.066      1.408 r
  PIM_result_reg_45_/D (DFFRHQX4MTR)                     0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_45_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.342 f
  U15363/Y (NOR2X1MTR)                                   0.066      1.408 r
  PIM_result_reg_173_/D (DFFRHQX4MTR)                    0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_173_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_301_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U5853/Y (AOI21X2MTR)                                   0.074      1.342 f
  U15355/Y (NOR2X1MTR)                                   0.066      1.408 r
  PIM_result_reg_301_/D (DFFRHQX4MTR)                    0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_301_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_86_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U2224/Y (INVX4MTR)                                     0.040      0.374 f
  U2227/Y (INVX4MTR)                                     0.049      0.424 r
  U8434/Y (INVX4MTR)                                     0.046      0.470 f
  U13406/Y (NAND2X2MTR)                                  0.038      0.508 r
  U3968/Y (NAND4X2MTR)                                   0.103      0.611 f
  U3166/Y (INVX2MTR)                                     0.079      0.690 r
  U12111/Y (CLKNAND2X4MTR)                               0.064      0.753 f
  U12062/Y (INVX4MTR)                                    0.051      0.804 r
  U8185/Y (NAND3X6MTR)                                   0.088      0.892 f
  U8160/Y (NOR2X4MTR)                                    0.087      0.979 r
  U16171/Y (CLKNAND2X4MTR)                               0.054      1.033 f
  U17396/Y (INVX3MTR)                                    0.051      1.085 r
  U15139/Y (NAND2X1MTR)                                  0.059      1.143 f
  U15138/Y (AOI21X1MTR)                                  0.082      1.225 r
  U11634/Y (AO21X2MTR)                                   0.084      1.310 r
  U10339/Y (NOR2X2MTR)                                   0.044      1.354 f
  U11568/Y (NOR2X1MTR)                                   0.056      1.410 r
  PIM_result_reg_86_/D (DFFRHQX4MTR)                     0.000      1.410 r
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_86_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_214_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U2224/Y (INVX4MTR)                                     0.040      0.374 f
  U2227/Y (INVX4MTR)                                     0.049      0.424 r
  U8434/Y (INVX4MTR)                                     0.046      0.470 f
  U13406/Y (NAND2X2MTR)                                  0.038      0.508 r
  U3968/Y (NAND4X2MTR)                                   0.103      0.611 f
  U3166/Y (INVX2MTR)                                     0.079      0.690 r
  U12111/Y (CLKNAND2X4MTR)                               0.064      0.753 f
  U12062/Y (INVX4MTR)                                    0.051      0.804 r
  U8185/Y (NAND3X6MTR)                                   0.088      0.892 f
  U8160/Y (NOR2X4MTR)                                    0.087      0.979 r
  U16171/Y (CLKNAND2X4MTR)                               0.054      1.033 f
  U17396/Y (INVX3MTR)                                    0.051      1.085 r
  U15139/Y (NAND2X1MTR)                                  0.059      1.143 f
  U15138/Y (AOI21X1MTR)                                  0.082      1.225 r
  U11634/Y (AO21X2MTR)                                   0.084      1.310 r
  U10339/Y (NOR2X2MTR)                                   0.044      1.354 f
  U11566/Y (NOR2X1MTR)                                   0.056      1.410 r
  PIM_result_reg_214_/D (DFFRHQX4MTR)                    0.000      1.410 r
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_214_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_342_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U2224/Y (INVX4MTR)                                     0.040      0.374 f
  U2227/Y (INVX4MTR)                                     0.049      0.424 r
  U8434/Y (INVX4MTR)                                     0.046      0.470 f
  U13406/Y (NAND2X2MTR)                                  0.038      0.508 r
  U3968/Y (NAND4X2MTR)                                   0.103      0.611 f
  U3166/Y (INVX2MTR)                                     0.079      0.690 r
  U12111/Y (CLKNAND2X4MTR)                               0.064      0.753 f
  U12062/Y (INVX4MTR)                                    0.051      0.804 r
  U8185/Y (NAND3X6MTR)                                   0.088      0.892 f
  U8160/Y (NOR2X4MTR)                                    0.087      0.979 r
  U16171/Y (CLKNAND2X4MTR)                               0.054      1.033 f
  U17396/Y (INVX3MTR)                                    0.051      1.085 r
  U15139/Y (NAND2X1MTR)                                  0.059      1.143 f
  U15138/Y (AOI21X1MTR)                                  0.082      1.225 r
  U11634/Y (AO21X2MTR)                                   0.084      1.310 r
  U10339/Y (NOR2X2MTR)                                   0.044      1.354 f
  U11577/Y (NOR2X1MTR)                                   0.056      1.410 r
  PIM_result_reg_342_/D (DFFRHQX4MTR)                    0.000      1.410 r
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_342_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_470_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U2151/Y (INVX10MTR)                                    0.038      0.236 r
  U11225/Y (NAND2X6MTR)                                  0.049      0.285 f
  U12732/Y (CLKNAND2X12MTR)                              0.049      0.334 r
  U2224/Y (INVX4MTR)                                     0.040      0.374 f
  U2227/Y (INVX4MTR)                                     0.049      0.424 r
  U8434/Y (INVX4MTR)                                     0.046      0.470 f
  U13406/Y (NAND2X2MTR)                                  0.038      0.508 r
  U3968/Y (NAND4X2MTR)                                   0.103      0.611 f
  U3166/Y (INVX2MTR)                                     0.079      0.690 r
  U12111/Y (CLKNAND2X4MTR)                               0.064      0.753 f
  U12062/Y (INVX4MTR)                                    0.051      0.804 r
  U8185/Y (NAND3X6MTR)                                   0.088      0.892 f
  U8160/Y (NOR2X4MTR)                                    0.087      0.979 r
  U16171/Y (CLKNAND2X4MTR)                               0.054      1.033 f
  U17396/Y (INVX3MTR)                                    0.051      1.085 r
  U15139/Y (NAND2X1MTR)                                  0.059      1.143 f
  U15138/Y (AOI21X1MTR)                                  0.082      1.225 r
  U11634/Y (AO21X2MTR)                                   0.084      1.310 r
  U10339/Y (NOR2X2MTR)                                   0.044      1.354 f
  U11567/Y (NOR2X1MTR)                                   0.056      1.410 r
  PIM_result_reg_470_/D (DFFRHQX4MTR)                    0.000      1.410 r
  data arrival time                                                 1.410

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_470_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.410
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U1259/Y (INVX14MTR)                                    0.037      0.351 f
  U8491/Y (NAND2X2MTR)                                   0.040      0.391 r
  U1454/Y (OAI2B1X4MTR)                                  0.040      0.431 f
  U4098/Y (AOI21X2MTR)                                   0.092      0.523 r
  U9018/Y (NAND3X4MTR)                                   0.089      0.612 f
  U1707/Y (INVX4MTR)                                     0.055      0.667 r
  U1457/Y (NOR2X4MTR)                                    0.038      0.705 f
  U634/Y (INVX2MTR)                                      0.044      0.749 r
  U5936/Y (NAND2X2MTR)                                   0.060      0.809 f
  U4340/Y (NOR2X2MTR)                                    0.074      0.884 r
  U8101/Y (CLKNAND2X4MTR)                                0.065      0.949 f
  U1973/Y (CLKNAND2X8MTR)                                0.052      1.001 r
  U12904/Y (XNOR2X2MTR)                                  0.096      1.096 r
  U9419/Y (AOI22X2MTR)                                   0.076      1.173 f
  U9399/Y (OAI2B1X2MTR)                                  0.063      1.235 r
  U2698/Y (NOR2X3MTR)                                    0.055      1.290 f
  U9351/Y (OAI22X2MTR)                                   0.055      1.346 r
  U0_BANK_TOP/vACC_3_reg_6__8_/D (DFFRQX4MTR)            0.000      1.346 r
  data arrival time                                                 1.346

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__8_/CK (DFFRQX4MTR)           0.000      1.515 r
  library setup time                                    -0.183      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.346
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U2224/Y (INVX4MTR)                                     0.054      0.421 r
  U2227/Y (INVX4MTR)                                     0.043      0.463 f
  U8434/Y (INVX4MTR)                                     0.051      0.514 r
  U13406/Y (NAND2X2MTR)                                  0.045      0.559 f
  U3968/Y (NAND4X2MTR)                                   0.056      0.615 r
  U3166/Y (INVX2MTR)                                     0.050      0.666 f
  U12111/Y (CLKNAND2X4MTR)                               0.048      0.714 r
  U12062/Y (INVX4MTR)                                    0.038      0.752 f
  U6459/Y (NAND3X2MTR)                                   0.066      0.818 r
  U5425/Y (NAND2X2MTR)                                   0.075      0.893 f
  U7235/Y (NOR2X2MTR)                                    0.076      0.969 r
  U11772/Y (OAI211X2MTR)                                 0.090      1.059 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.163 r
  U2498/Y (OAI21X4MTR)                                   0.067      1.229 f
  U2497/Y (AOI22X2MTR)                                   0.139      1.368 r
  U15408/Y (NOR2X1MTR)                                   0.058      1.427 f
  PIM_result_reg_221_/D (DFFRHQX4MTR)                    0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_221_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_349_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U2224/Y (INVX4MTR)                                     0.054      0.421 r
  U2227/Y (INVX4MTR)                                     0.043      0.463 f
  U8434/Y (INVX4MTR)                                     0.051      0.514 r
  U13406/Y (NAND2X2MTR)                                  0.045      0.559 f
  U3968/Y (NAND4X2MTR)                                   0.056      0.615 r
  U3166/Y (INVX2MTR)                                     0.050      0.666 f
  U12111/Y (CLKNAND2X4MTR)                               0.048      0.714 r
  U12062/Y (INVX4MTR)                                    0.038      0.752 f
  U6459/Y (NAND3X2MTR)                                   0.066      0.818 r
  U5425/Y (NAND2X2MTR)                                   0.075      0.893 f
  U7235/Y (NOR2X2MTR)                                    0.076      0.969 r
  U11772/Y (OAI211X2MTR)                                 0.090      1.059 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.163 r
  U2498/Y (OAI21X4MTR)                                   0.067      1.229 f
  U2497/Y (AOI22X2MTR)                                   0.139      1.368 r
  U15407/Y (NOR2X1MTR)                                   0.058      1.427 f
  PIM_result_reg_349_/D (DFFRHQX4MTR)                    0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_349_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_477_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U2224/Y (INVX4MTR)                                     0.054      0.421 r
  U2227/Y (INVX4MTR)                                     0.043      0.463 f
  U8434/Y (INVX4MTR)                                     0.051      0.514 r
  U13406/Y (NAND2X2MTR)                                  0.045      0.559 f
  U3968/Y (NAND4X2MTR)                                   0.056      0.615 r
  U3166/Y (INVX2MTR)                                     0.050      0.666 f
  U12111/Y (CLKNAND2X4MTR)                               0.048      0.714 r
  U12062/Y (INVX4MTR)                                    0.038      0.752 f
  U6459/Y (NAND3X2MTR)                                   0.066      0.818 r
  U5425/Y (NAND2X2MTR)                                   0.075      0.893 f
  U7235/Y (NOR2X2MTR)                                    0.076      0.969 r
  U11772/Y (OAI211X2MTR)                                 0.090      1.059 f
  U11735/Y (NOR2X4MTR)                                   0.104      1.163 r
  U2498/Y (OAI21X4MTR)                                   0.067      1.229 f
  U2497/Y (AOI22X2MTR)                                   0.139      1.368 r
  U3704/Y (NOR2X1MTR)                                    0.058      1.427 f
  PIM_result_reg_477_/D (DFFRHQX4MTR)                    0.000      1.427 f
  data arrival time                                                 1.427

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_477_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.427
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U1696/Y (INVX12MTR)                                    0.039      0.359 r
  U8492/Y (INVX12MTR)                                    0.035      0.394 f
  U2199/Y (INVX8MTR)                                     0.037      0.431 r
  U8441/Y (NAND2X2MTR)                                   0.039      0.470 f
  U8409/Y (NAND3X2MTR)                                   0.053      0.523 r
  U1332/Y (OAI21BX4MTR)                                  0.060      0.583 f
  U755/Y (OAI21X4MTR)                                    0.046      0.629 r
  U1367/Y (NOR2X4MTR)                                    0.044      0.673 f
  U3063/Y (NOR2X2MTR)                                    0.093      0.766 r
  U1566/Y (AND2X4MTR)                                    0.118      0.884 r
  U8130/Y (CLKNAND2X4MTR)                                0.053      0.937 f
  U2193/Y (CLKNAND2X4MTR)                                0.047      0.984 r
  U304/Y (INVX2MTR)                                      0.040      1.025 f
  U9480/Y (OAI21X2MTR)                                   0.070      1.095 r
  U7603/Y (OAI2B11X2MTR)                                 0.089      1.184 f
  U1344/Y (NAND3X4MTR)                                   0.055      1.239 r
  U1371/Y (NOR2X4MTR)                                    0.033      1.272 f
  U7583/Y (BUFX4MTR)                                     0.075      1.348 f
  U17480/Y (OAI22X2MTR)                                  0.052      1.400 r
  U0_BANK_TOP/vACC_1_reg_6__12_/D (DFFRHQX4MTR)          0.000      1.400 r
  data arrival time                                                 1.400

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.400
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.013


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U2408/Y (AOI21X2MTR)                                   0.078      1.345 f
  U15346/Y (NOR2X1MTR)                                   0.062      1.408 r
  PIM_result_reg_43_/D (DFFRHQX4MTR)                     0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_43_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U2408/Y (AOI21X2MTR)                                   0.078      1.345 f
  U15345/Y (NOR2X1MTR)                                   0.062      1.408 r
  PIM_result_reg_171_/D (DFFRHQX4MTR)                    0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_171_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_299_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U2408/Y (AOI21X2MTR)                                   0.078      1.345 f
  U15344/Y (NOR2X1MTR)                                   0.062      1.408 r
  PIM_result_reg_299_/D (DFFRHQX4MTR)                    0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_299_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_427_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U2408/Y (AOI21X2MTR)                                   0.078      1.345 f
  U11534/Y (NOR2X1MTR)                                   0.062      1.408 r
  PIM_result_reg_427_/D (DFFRHQX4MTR)                    0.000      1.408 r
  data arrival time                                                 1.408

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_427_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.408
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_22_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U5895/Y (NAND2X2MTR)                                   0.080      1.081 f
  U5369/Y (INVX2MTR)                                     0.080      1.161 r
  U13721/Y (AOI21X1MTR)                                  0.048      1.209 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.300 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.355 f
  U11364/Y (NOR2X1MTR)                                   0.054      1.409 r
  PIM_result_reg_22_/D (DFFRHQX4MTR)                     0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_22_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_278_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U5895/Y (NAND2X2MTR)                                   0.080      1.081 f
  U5369/Y (INVX2MTR)                                     0.080      1.161 r
  U13721/Y (AOI21X1MTR)                                  0.048      1.209 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.300 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.355 f
  U11389/Y (NOR2X1MTR)                                   0.054      1.409 r
  PIM_result_reg_278_/D (DFFRHQX4MTR)                    0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_278_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_406_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U5895/Y (NAND2X2MTR)                                   0.080      1.081 f
  U5369/Y (INVX2MTR)                                     0.080      1.161 r
  U13721/Y (AOI21X1MTR)                                  0.048      1.209 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.300 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.355 f
  U11401/Y (NOR2X1MTR)                                   0.054      1.409 r
  PIM_result_reg_406_/D (DFFRHQX4MTR)                    0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_406_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_150_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U8477/Y (BUFX10MTR)                                    0.068      0.411 r
  U779/Y (INVX4MTR)                                      0.040      0.451 f
  U9924/Y (NAND2X2MTR)                                   0.035      0.486 r
  U3287/Y (CLKAND2X2MTR)                                 0.096      0.582 r
  U3887/Y (AND2X4MTR)                                    0.109      0.690 r
  U8873/Y (NAND2X2MTR)                                   0.061      0.751 f
  U9653/Y (NOR2X4MTR)                                    0.086      0.837 r
  U9596/Y (NAND3X4MTR)                                   0.074      0.911 f
  U8789/Y (NOR2X3MTR)                                    0.090      1.001 r
  U5895/Y (NAND2X2MTR)                                   0.080      1.081 f
  U5369/Y (INVX2MTR)                                     0.080      1.161 r
  U13721/Y (AOI21X1MTR)                                  0.048      1.209 f
  U4829/Y (OAI21X1MTR)                                   0.092      1.300 r
  U10308/Y (NOR2X2MTR)                                   0.055      1.355 f
  U11408/Y (NOR2X1MTR)                                   0.054      1.409 r
  PIM_result_reg_150_/D (DFFRHQX4MTR)                    0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_150_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U7556/Y (BUFX8MTR)                                     0.098      0.352 f
  U7549/Y (INVX4MTR)                                     0.049      0.401 r
  U6745/Y (NAND2X2MTR)                                   0.073      0.474 f
  U1977/Y (AOI21X8MTR)                                   0.076      0.550 r
  U1978/Y (NOR2X4MTR)                                    0.041      0.591 f
  U3981/Y (INVX1MTR)                                     0.033      0.624 r
  U1404/Y (NAND2BX4MTR)                                  0.065      0.689 r
  U5974/Y (NOR2X4MTR)                                    0.031      0.720 f
  U15941/Y (OA21X2MTR)                                   0.168      0.888 f
  U14809/Y (OAI21X1MTR)                                  0.083      0.970 r
  U16468/Y (XNOR2X1MTR)                                  0.082      1.052 r
  U7222/Y (AOI21BX2MTR)                                  0.176      1.229 f
  U12905/Y (NAND3BX2MTR)                                 0.119      1.347 f
  U11447/Y (OAI211X2MTR)                                 0.051      1.398 r
  U0_BANK_TOP/vACC_1_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U146/Y (INVX10MTR)                                     0.043      1.275 r
  U13863/Y (OAI21BX4MTR)                                 0.060      1.334 f
  U9306/Y (OAI22X2MTR)                                   0.064      1.398 r
  U0_BANK_TOP/vACC_0_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U146/Y (INVX10MTR)                                     0.043      1.275 r
  U13863/Y (OAI21BX4MTR)                                 0.060      1.334 f
  U18521/Y (OAI22X2MTR)                                  0.064      1.398 r
  U0_BANK_TOP/vACC_3_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U146/Y (INVX10MTR)                                     0.043      1.275 r
  U13863/Y (OAI21BX4MTR)                                 0.060      1.334 f
  U10207/Y (OAI22X2MTR)                                  0.064      1.398 r
  U0_BANK_TOP/vACC_2_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/detect_pos_edge_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U899/Y (AND2X2MTR)                                     0.094      0.458 r
  U6713/Y (NOR2X2MTR)                                    0.037      0.495 f
  U1314/Y (NAND3X4MTR)                                   0.036      0.532 r
  U4629/Y (NAND2X2MTR)                                   0.052      0.583 f
  U8972/Y (CLKNAND2X4MTR)                                0.052      0.635 r
  U8947/Y (NAND2X3MTR)                                   0.048      0.684 f
  U5987/Y (OAI21X3MTR)                                   0.106      0.789 r
  U2398/Y (AOI21X6MTR)                                   0.081      0.870 f
  U9652/Y (OAI21X6MTR)                                   0.101      0.971 r
  U388/Y (CLKNAND2X4MTR)                                 0.075      1.046 f
  U4871/Y (CLKNAND2X8MTR)                                0.058      1.103 r
  U1778/Y (CLKNAND2X4MTR)                                0.042      1.146 f
  U9396/Y (NAND3X4MTR)                                   0.047      1.193 r
  U164/Y (NAND2X2MTR)                                    0.056      1.249 f
  U1315/Y (CLKNAND2X4MTR)                                0.039      1.288 r
  U8618/Y (INVX3MTR)                                     0.044      1.333 f
  U71/Y (NOR4X2MTR)                                      0.066      1.399 r
  U0_BANK_TOP/detect_pos_edge_reg_4_/D (DFFRHQX4MTR)     0.000      1.399 r
  data arrival time                                                 1.399

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/detect_pos_edge_reg_4_/CK (DFFRHQX4MTR)    0.000      1.515 r
  library setup time                                    -0.127      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.399
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U12956/Y (NAND3X12MTR)                                 0.098      0.254 f
  U6774/Y (BUFX8MTR)                                     0.100      0.354 f
  U2113/Y (INVX6MTR)                                     0.038      0.392 r
  U7528/Y (INVX4MTR)                                     0.027      0.419 f
  U6723/Y (NOR2BX2MTR)                                   0.057      0.476 r
  U10045/Y (INVX2MTR)                                    0.033      0.509 f
  U7036/Y (NAND3X2MTR)                                   0.042      0.551 r
  U7020/Y (NAND2X2MTR)                                   0.055      0.606 f
  U8982/Y (INVX4MTR)                                     0.045      0.651 r
  U4518/Y (NAND2X2MTR)                                   0.060      0.712 f
  U12128/Y (NAND2X2MTR)                                  0.046      0.757 r
  U10670/Y (NAND2X2MTR)                                  0.056      0.813 f
  U10617/Y (NAND2X2MTR)                                  0.052      0.864 r
  U1374/Y (CLKNAND2X4MTR)                                0.050      0.914 f
  U1565/Y (INVX4MTR)                                     0.043      0.957 r
  U5894/Y (AOI2BB1X2MTR)                                 0.107      1.064 r
  U1783/Y (NAND3X4MTR)                                   0.080      1.144 f
  U1782/Y (NAND2X6MTR)                                   0.054      1.198 r
  U2022/Y (NOR2X12MTR)                                   0.033      1.231 f
  U146/Y (INVX10MTR)                                     0.043      1.275 r
  U13863/Y (OAI21BX4MTR)                                 0.060      1.334 f
  U15900/Y (OAI22X2MTR)                                  0.064      1.398 r
  U0_BANK_TOP/vACC_1_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.398 r
  data arrival time                                                 1.398

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.398
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U1323/Y (NAND2X6MTR)                                   0.053      1.025 r
  U8714/Y (AOI21X2MTR)                                   0.055      1.080 f
  U9439/Y (XNOR2X1MTR)                                   0.077      1.156 f
  U9394/Y (NAND2X2MTR)                                   0.052      1.209 r
  U9378/Y (NAND3X4MTR)                                   0.075      1.284 f
  U19204/Y (OAI2B2X2MTR)                                 0.122      1.405 f
  U0_BANK_TOP/vACC_3_reg_2__9_/D (DFFRHQX2MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_2__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.012


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U662/Y (BUFX4MTR)                                      0.083      0.544 f
  U12381/Y (NAND2X2MTR)                                  0.045      0.589 r
  U9007/Y (NAND4X4MTR)                                   0.101      0.690 f
  U10764/Y (OR2X2MTR)                                    0.129      0.819 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.888 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.960 f
  U2950/Y (INVX2MTR)                                     0.052      1.012 r
  U2900/Y (NAND3X2MTR)                                   0.089      1.101 f
  U5899/Y (NAND2X2MTR)                                   0.078      1.179 r
  U17723/Y (NOR3X4MTR)                                   0.045      1.224 f
  U9484/Y (NAND2X2MTR)                                   0.043      1.266 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.340 f
  U15425/Y (NOR2X1MTR)                                   0.066      1.406 r
  PIM_result_reg_122_/D (DFFRHQX4MTR)                    0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_122_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U662/Y (BUFX4MTR)                                      0.083      0.544 f
  U12381/Y (NAND2X2MTR)                                  0.045      0.589 r
  U9007/Y (NAND4X4MTR)                                   0.101      0.690 f
  U10764/Y (OR2X2MTR)                                    0.129      0.819 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.888 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.960 f
  U2950/Y (INVX2MTR)                                     0.052      1.012 r
  U2900/Y (NAND3X2MTR)                                   0.089      1.101 f
  U5899/Y (NAND2X2MTR)                                   0.078      1.179 r
  U17723/Y (NOR3X4MTR)                                   0.045      1.224 f
  U9484/Y (NAND2X2MTR)                                   0.043      1.266 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.340 f
  U15424/Y (NOR2X1MTR)                                   0.066      1.406 r
  PIM_result_reg_250_/D (DFFRHQX4MTR)                    0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_250_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_378_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U662/Y (BUFX4MTR)                                      0.083      0.544 f
  U12381/Y (NAND2X2MTR)                                  0.045      0.589 r
  U9007/Y (NAND4X4MTR)                                   0.101      0.690 f
  U10764/Y (OR2X2MTR)                                    0.129      0.819 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.888 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.960 f
  U2950/Y (INVX2MTR)                                     0.052      1.012 r
  U2900/Y (NAND3X2MTR)                                   0.089      1.101 f
  U5899/Y (NAND2X2MTR)                                   0.078      1.179 r
  U17723/Y (NOR3X4MTR)                                   0.045      1.224 f
  U9484/Y (NAND2X2MTR)                                   0.043      1.266 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.340 f
  U15423/Y (NOR2X1MTR)                                   0.066      1.406 r
  PIM_result_reg_378_/D (DFFRHQX4MTR)                    0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_378_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_506_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U2253/Y (BUFX8MTR)                                     0.077      0.431 r
  U2251/Y (INVX12MTR)                                    0.030      0.461 f
  U662/Y (BUFX4MTR)                                      0.083      0.544 f
  U12381/Y (NAND2X2MTR)                                  0.045      0.589 r
  U9007/Y (NAND4X4MTR)                                   0.101      0.690 f
  U10764/Y (OR2X2MTR)                                    0.129      0.819 f
  U3058/Y (NOR2X2MTR)                                    0.069      0.888 r
  U2969/Y (NAND3X4MTR)                                   0.072      0.960 f
  U2950/Y (INVX2MTR)                                     0.052      1.012 r
  U2900/Y (NAND3X2MTR)                                   0.089      1.101 f
  U5899/Y (NAND2X2MTR)                                   0.078      1.179 r
  U17723/Y (NOR3X4MTR)                                   0.045      1.224 f
  U9484/Y (NAND2X2MTR)                                   0.043      1.266 r
  U9372/Y (MXI2X2MTR)                                    0.073      1.340 f
  U9359/Y (NOR2X1MTR)                                    0.066      1.406 r
  PIM_result_reg_506_/D (DFFRHQX4MTR)                    0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_506_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.121      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U2724/Y (CLKNAND2X12MTR)                               0.054      1.154 r
  U10309/Y (CLKNAND2X4MTR)                               0.067      1.221 f
  U2674/Y (NAND2BX1MTR)                                  0.136      1.357 f
  U16204/Y (OAI21X2MTR)                                  0.043      1.401 r
  U0_BANK_TOP/vACC_2_reg_2__9_/D (DFFRHQX2MTR)           0.000      1.401 r
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/alu_result_sign_dly_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1467/Y (INVX12MTR)                                    0.035      0.191 f
  U12947/Y (NAND3X12MTR)                                 0.045      0.236 r
  U926/Y (BUFX16MTR)                                     0.077      0.313 r
  U838/Y (BUFX6MTR)                                      0.068      0.382 r
  U4167/Y (NOR2BX2MTR)                                   0.029      0.411 f
  U6739/Y (NOR2X2MTR)                                    0.053      0.464 r
  U5722/Y (OAI211X2MTR)                                  0.095      0.559 f
  U1645/Y (CLKNAND2X4MTR)                                0.057      0.616 r
  U1780/Y (NAND2X6MTR)                                   0.057      0.673 f
  U3133/Y (NOR2X4MTR)                                    0.085      0.758 r
  U9715/Y (NOR2X4MTR)                                    0.049      0.807 f
  U375/Y (AOI21X4MTR)                                    0.103      0.910 r
  U2192/Y (CLKNAND2X4MTR)                                0.077      0.987 f
  U1569/Y (CLKNAND2X4MTR)                                0.051      1.039 r
  U2743/Y (CLKNAND2X8MTR)                                0.061      1.100 f
  U7598/Y (NAND2X6MTR)                                   0.053      1.152 r
  U4260/Y (NAND3X2MTR)                                   0.092      1.244 f
  U10275/Y (OAI2B1X4MTR)                                 0.110      1.355 r
  U10244/Y (INVX1MTR)                                    0.047      1.401 f
  U0_BANK_TOP/alu_result_sign_dly_reg_2_/D (DFFRQX2MTR)
                                                         0.000      1.401 f
  data arrival time                                                 1.401

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/alu_result_sign_dly_reg_2_/CK (DFFRQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.125      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.401
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.343 f
  U15457/Y (NOR2X1MTR)                                   0.063      1.406 r
  PIM_result_reg_46_/D (DFFRHQX4MTR)                     0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_46_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.343 f
  U11538/Y (NOR2X1MTR)                                   0.063      1.406 r
  PIM_result_reg_174_/D (DFFRHQX4MTR)                    0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_174_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_302_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.343 f
  U15456/Y (NOR2X1MTR)                                   0.063      1.406 r
  PIM_result_reg_302_/D (DFFRHQX4MTR)                    0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_302_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_430_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U12387/Y (NAND2X2MTR)                                  0.043      0.510 r
  U10814/Y (NAND4X4MTR)                                  0.103      0.613 f
  U12115/Y (NAND2BX4MTR)                                 0.110      0.723 f
  U9727/Y (NOR2X2MTR)                                    0.063      0.786 r
  U9678/Y (AND2X4MTR)                                    0.116      0.901 r
  U8163/Y (NAND3X4MTR)                                   0.068      0.969 f
  U4905/Y (NOR2X2MTR)                                    0.098      1.067 r
  U5880/Y (NAND2BX2MTR)                                  0.093      1.161 r
  U2761/Y (NOR2X2MTR)                                    0.052      1.213 f
  U2409/Y (NAND3X4MTR)                                   0.054      1.267 r
  U3705/Y (AOI2B1X2MTR)                                  0.075      1.343 f
  U15435/Y (NOR2X1MTR)                                   0.063      1.406 r
  PIM_result_reg_430_/D (DFFRHQX4MTR)                    0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_430_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U8021/Y (NAND2X2MTR)                                   0.051      1.249 f
  U10280/Y (NAND2X2MTR)                                  0.051      1.300 r
  U7579/Y (INVX3MTR)                                     0.042      1.342 f
  U6801/Y (OAI22X2MTR)                                   0.053      1.395 r
  U0_BANK_TOP/vACC_0_reg_1__21_/D (DFFRHQX4MTR)          0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_1__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5900/Y (CLKNAND2X4MTR)                                0.065      1.039 f
  U16172/Y (NAND2X2MTR)                                  0.046      1.085 r
  U5360/Y (NAND3BX2MTR)                                  0.071      1.156 r
  U2744/Y (NOR2X2MTR)                                    0.048      1.205 f
  U5344/Y (OAI2B1X2MTR)                                  0.046      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.088      1.339 f
  U15373/Y (NOR2X1MTR)                                   0.066      1.405 r
  PIM_result_reg_77_/D (DFFRHQX4MTR)                     0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_77_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5900/Y (CLKNAND2X4MTR)                                0.065      1.039 f
  U16172/Y (NAND2X2MTR)                                  0.046      1.085 r
  U5360/Y (NAND3BX2MTR)                                  0.071      1.156 r
  U2744/Y (NOR2X2MTR)                                    0.048      1.205 f
  U5344/Y (OAI2B1X2MTR)                                  0.046      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.088      1.339 f
  U15372/Y (NOR2X1MTR)                                   0.066      1.405 r
  PIM_result_reg_205_/D (DFFRHQX4MTR)                    0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_205_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_461_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5900/Y (CLKNAND2X4MTR)                                0.065      1.039 f
  U16172/Y (NAND2X2MTR)                                  0.046      1.085 r
  U5360/Y (NAND3BX2MTR)                                  0.071      1.156 r
  U2744/Y (NOR2X2MTR)                                    0.048      1.205 f
  U5344/Y (OAI2B1X2MTR)                                  0.046      1.251 r
  U4258/Y (AOI2B1X2MTR)                                  0.088      1.339 f
  U15371/Y (NOR2X1MTR)                                   0.066      1.405 r
  PIM_result_reg_461_/D (DFFRHQX4MTR)                    0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_461_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.011


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U13222/Y (CLKNAND2X16MTR)                              0.089      0.273 f
  U1009/Y (INVX12MTR)                                    0.063      0.337 r
  U1064/Y (INVX4MTR)                                     0.054      0.391 f
  U749/Y (NAND2X2MTR)                                    0.058      0.449 r
  U5170/Y (AOI2BB1X4MTR)                                 0.131      0.580 r
  U0_BANK_TOP/DP_OP_1188J1_136_4319/U57/Y (AND2X1MTR)    0.104      0.684 r
  U16869/Y (NAND2X2MTR)                                  0.044      0.728 f
  U10759/Y (NAND2X2MTR)                                  0.038      0.766 r
  U3034/Y (XNOR2X1MTR)                                   0.104      0.870 r
  U11901/Y (NOR2BX4MTR)                                  0.114      0.984 r
  U3808/Y (NAND2BX2MTR)                                  0.095      1.079 r
  U10527/Y (NAND2X2MTR)                                  0.053      1.131 f
  U10419/Y (XNOR2X2MTR)                                  0.105      1.237 f
  U9355/Y (NAND2BX2MTR)                                  0.117      1.354 f
  U1054/Y (NOR2X4MTR)                                    0.059      1.413 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.413 r
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.112      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U2542/Y (CLKNAND2X4MTR)                                0.031      0.462 f
  U7820/Y (OAI211X2MTR)                                  0.041      0.504 r
  U819/Y (OAI21X2MTR)                                    0.075      0.578 f
  U1485/Y (CLKNAND2X4MTR)                                0.057      0.635 r
  U4486/Y (NAND2X2MTR)                                   0.064      0.700 f
  U8913/Y (NAND2X2MTR)                                   0.058      0.758 r
  U9643/Y (CLKNAND2X4MTR)                                0.058      0.816 f
  U6860/Y (AOI21X4MTR)                                   0.085      0.901 r
  U10503/Y (OAI21X6MTR)                                  0.071      0.972 f
  U1966/Y (INVX6MTR)                                     0.043      1.015 r
  U1660/Y (AOI2BB1X2MTR)                                 0.101      1.117 r
  U8671/Y (XNOR2X2MTR)                                   0.090      1.207 r
  U2713/Y (NOR2X2MTR)                                    0.047      1.255 f
  U4824/Y (NOR2X2MTR)                                    0.103      1.358 r
  U8625/Y (OAI22X2MTR)                                   0.065      1.423 f
  U0_BANK_TOP/vACC_1_reg_4__12_/D (DFFRHQX4MTR)          0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U2542/Y (CLKNAND2X4MTR)                                0.031      0.462 f
  U7820/Y (OAI211X2MTR)                                  0.041      0.504 r
  U819/Y (OAI21X2MTR)                                    0.075      0.578 f
  U1485/Y (CLKNAND2X4MTR)                                0.057      0.635 r
  U4486/Y (NAND2X2MTR)                                   0.064      0.700 f
  U8913/Y (NAND2X2MTR)                                   0.058      0.758 r
  U9643/Y (CLKNAND2X4MTR)                                0.058      0.816 f
  U6860/Y (AOI21X4MTR)                                   0.085      0.901 r
  U10503/Y (OAI21X6MTR)                                  0.071      0.972 f
  U1966/Y (INVX6MTR)                                     0.043      1.015 r
  U1660/Y (AOI2BB1X2MTR)                                 0.101      1.117 r
  U8671/Y (XNOR2X2MTR)                                   0.090      1.207 r
  U2713/Y (NOR2X2MTR)                                    0.047      1.255 f
  U4824/Y (NOR2X2MTR)                                    0.103      1.358 r
  U8626/Y (OAI22X2MTR)                                   0.065      1.423 f
  U0_BANK_TOP/vACC_3_reg_4__12_/D (DFFRHQX4MTR)          0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U2542/Y (CLKNAND2X4MTR)                                0.031      0.462 f
  U7820/Y (OAI211X2MTR)                                  0.041      0.504 r
  U819/Y (OAI21X2MTR)                                    0.075      0.578 f
  U1485/Y (CLKNAND2X4MTR)                                0.057      0.635 r
  U4486/Y (NAND2X2MTR)                                   0.064      0.700 f
  U8913/Y (NAND2X2MTR)                                   0.058      0.758 r
  U9643/Y (CLKNAND2X4MTR)                                0.058      0.816 f
  U6860/Y (AOI21X4MTR)                                   0.085      0.901 r
  U10503/Y (OAI21X6MTR)                                  0.071      0.972 f
  U1966/Y (INVX6MTR)                                     0.043      1.015 r
  U1660/Y (AOI2BB1X2MTR)                                 0.101      1.117 r
  U8671/Y (XNOR2X2MTR)                                   0.090      1.207 r
  U2713/Y (NOR2X2MTR)                                    0.047      1.255 f
  U4824/Y (NOR2X2MTR)                                    0.103      1.358 r
  U8627/Y (OAI22X2MTR)                                   0.065      1.423 f
  U0_BANK_TOP/vACC_0_reg_4__12_/D (DFFRHQX4MTR)          0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U2542/Y (CLKNAND2X4MTR)                                0.031      0.462 f
  U7820/Y (OAI211X2MTR)                                  0.041      0.504 r
  U819/Y (OAI21X2MTR)                                    0.075      0.578 f
  U1485/Y (CLKNAND2X4MTR)                                0.057      0.635 r
  U4486/Y (NAND2X2MTR)                                   0.064      0.700 f
  U8913/Y (NAND2X2MTR)                                   0.058      0.758 r
  U9643/Y (CLKNAND2X4MTR)                                0.058      0.816 f
  U6860/Y (AOI21X4MTR)                                   0.085      0.901 r
  U10503/Y (OAI21X6MTR)                                  0.071      0.972 f
  U1966/Y (INVX6MTR)                                     0.043      1.015 r
  U1660/Y (AOI2BB1X2MTR)                                 0.101      1.117 r
  U8671/Y (XNOR2X2MTR)                                   0.090      1.207 r
  U2713/Y (NOR2X2MTR)                                    0.047      1.255 f
  U4824/Y (NOR2X2MTR)                                    0.103      1.358 r
  U4255/Y (OAI22X2MTR)                                   0.065      1.423 f
  U0_BANK_TOP/vACC_2_reg_4__12_/D (DFFRHQX4MTR)          0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__12_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U15903/Y (OAI211X4MTR)                                 0.129      1.357 r
  U17191/Y (OAI22X2MTR)                                  0.063      1.420 f
  U0_BANK_TOP/vACC_0_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.104      1.411
  data required time                                                1.411
  --------------------------------------------------------------------------
  data required time                                                1.411
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_326_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U6847/Y (CLKNAND2X4MTR)                                0.071      1.044 f
  U5883/Y (INVX2MTR)                                     0.059      1.103 r
  U11694/Y (NAND2X2MTR)                                  0.045      1.148 f
  U9445/Y (NAND4BX2MTR)                                  0.051      1.199 r
  U11608/Y (NOR2X2MTR)                                   0.034      1.233 f
  U5340/Y (AND3X2MTR)                                    0.119      1.352 f
  U15622/Y (NOR2X1MTR)                                   0.054      1.406 r
  PIM_result_reg_326_/D (DFFRHQX4MTR)                    0.000      1.406 r
  data arrival time                                                 1.406

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_326_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.009


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U8021/Y (NAND2X2MTR)                                   0.051      1.249 f
  U10280/Y (NAND2X2MTR)                                  0.051      1.300 r
  U7579/Y (INVX3MTR)                                     0.042      1.342 f
  U9314/Y (OAI22X2MTR)                                   0.053      1.395 r
  U0_BANK_TOP/vACC_2_reg_1__21_/D (DFFRHQX4MTR)          0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_1__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_325_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U15110/Y (NOR2X1MTR)                                   0.059      1.224 r
  U9393/Y (NAND3BX2MTR)                                  0.086      1.310 r
  U2705/Y (NOR2X4MTR)                                    0.042      1.352 f
  U2668/Y (NOR2X2MTR)                                    0.054      1.405 r
  PIM_result_reg_325_/D (DFFRHQX4MTR)                    0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_325_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.009


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_197_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U15110/Y (NOR2X1MTR)                                   0.059      1.224 r
  U9393/Y (NAND3BX2MTR)                                  0.086      1.310 r
  U2705/Y (NOR2X4MTR)                                    0.042      1.352 f
  U2669/Y (NOR2X2MTR)                                    0.054      1.405 r
  PIM_result_reg_197_/D (DFFRHQX4MTR)                    0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_197_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.118      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.009


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U2542/Y (CLKNAND2X4MTR)                                0.031      0.462 f
  U7820/Y (OAI211X2MTR)                                  0.041      0.504 r
  U819/Y (OAI21X2MTR)                                    0.075      0.578 f
  U1485/Y (CLKNAND2X4MTR)                                0.057      0.635 r
  U4486/Y (NAND2X2MTR)                                   0.064      0.700 f
  U8913/Y (NAND2X2MTR)                                   0.058      0.758 r
  U9643/Y (CLKNAND2X4MTR)                                0.058      0.816 f
  U6860/Y (AOI21X4MTR)                                   0.085      0.901 r
  U10503/Y (OAI21X6MTR)                                  0.071      0.972 f
  U1966/Y (INVX6MTR)                                     0.043      1.015 r
  U309/Y (INVX4MTR)                                      0.036      1.052 f
  U1488/Y (AOI21X4MTR)                                   0.065      1.117 r
  U8025/Y (XNOR2X2MTR)                                   0.087      1.205 r
  U8018/Y (NOR2X2MTR)                                    0.060      1.265 f
  U1490/Y (NOR2X4MTR)                                    0.084      1.348 r
  U17503/Y (OAI22X2MTR)                                  0.056      1.405 f
  U0_BANK_TOP/vACC_3_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.009


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U1099/Y (CLKNAND2X8MTR)                                0.049      0.259 r
  U2182/Y (INVX16MTR)                                    0.041      0.300 f
  U773/Y (INVX4MTR)                                      0.043      0.343 r
  U3488/Y (CLKNAND2X4MTR)                                0.044      0.387 f
  U2017/Y (NOR2X2MTR)                                    0.095      0.482 r
  U987/Y (OAI21X4MTR)                                    0.076      0.558 f
  U986/Y (AOI21X4MTR)                                    0.100      0.658 r
  U12294/Y (OAI21X2MTR)                                  0.070      0.728 f
  U2015/Y (XNOR2X2MTR)                                   0.081      0.809 f
  U1763/Y (NOR2BX8MTR)                                   0.085      0.894 f
  U2016/Y (INVX4MTR)                                     0.030      0.924 r
  U11869/Y (NAND2X2MTR)                                  0.057      0.981 f
  U8106/Y (AOI21X4MTR)                                   0.107      1.088 r
  U4868/Y (XOR2X2MTR)                                    0.094      1.182 r
  U11716/Y (NAND3BX2MTR)                                 0.086      1.267 f
  U1100/Y (NAND3BX4MTR)                                  0.110      1.377 f
  U10279/Y (INVX2MTR)                                    0.041      1.418 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.418 r
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U11493/Y (NAND2X2MTR)                                  0.053      1.262 r
  U11473/Y (OAI2BB1X2MTR)                                0.064      1.326 f
  U16059/Y (OAI22X1MTR)                                  0.063      1.390 r
  U0_BANK_TOP/vACC_0_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.134      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/Q (DFFRHQX4MTR)
                                                         0.122      0.122 r
  U4799/Y (NOR2BX4MTR)                                   0.115      0.237 r
  U13382/Y (BUFX4MTR)                                    0.111      0.347 r
  U13523/Y (INVX1MTR)                                    0.041      0.389 f
  U12664/Y (AOI2BB1X2MTR)                                0.101      0.490 f
  U12624/Y (NAND2X2MTR)                                  0.043      0.533 r
  U9939/Y (OR2X4MTR)                                     0.089      0.622 r
  U9884/Y (INVX2MTR)                                     0.032      0.654 f
  U7776/Y (NAND2X2MTR)                                   0.033      0.687 r
  U2346/Y (INVX2MTR)                                     0.050      0.738 f
  U1651/Y (NOR2X6MTR)                                    0.055      0.793 r
  U421/Y (NAND3X2MTR)                                    0.080      0.873 f
  U5438/Y (INVX2MTR)                                     0.065      0.938 r
  U8757/Y (CLKNAND2X4MTR)                                0.060      0.998 f
  U6842/Y (NAND2X6MTR)                                   0.060      1.058 r
  U8694/Y (AOI21X2MTR)                                   0.056      1.114 f
  U8060/Y (XNOR2X1MTR)                                   0.077      1.190 f
  U8667/Y (NOR2X2MTR)                                    0.092      1.282 r
  U9377/Y (NOR2X4MTR)                                    0.051      1.333 f
  U2688/Y (OAI22X2MTR)                                   0.057      1.390 r
  U0_BANK_TOP/vACC_2_reg_7__11_/D (DFFRHQX4MTR)          0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_7__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.133      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.009


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7199/Y (CLKNAND2X12MTR)                               0.056      1.153 r
  U2144/Y (INVX8MTR)                                     0.047      1.200 f
  U2695/Y (AND2X1MTR)                                    0.099      1.299 f
  U10236/Y (AOI21X2MTR)                                  0.073      1.373 r
  U11369/Y (OAI2B1X2MTR)                                 0.053      1.426 f
  U0_BANK_TOP/vACC_3_reg_6__2_/D (DFFRHQX4MTR)           0.000      1.426 f
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__2_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_453_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U15110/Y (NOR2X1MTR)                                   0.059      1.224 r
  U9393/Y (NAND3BX2MTR)                                  0.086      1.310 r
  U2705/Y (NOR2X4MTR)                                    0.042      1.352 f
  U2672/Y (NOR2X1MTR)                                    0.053      1.405 r
  PIM_result_reg_453_/D (DFFRHQX4MTR)                    0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_453_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_69_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.116      0.116 f
  U1506/Y (INVX16MTR)                                    0.036      0.152 r
  U13018/Y (CLKNAND2X16MTR)                              0.046      0.198 f
  U6316/Y (CLKNAND2X8MTR)                                0.042      0.240 r
  U13057/Y (OAI22X8MTR)                                  0.058      0.298 f
  U9198/Y (INVX12MTR)                                    0.045      0.343 r
  U1689/Y (BUFX4MTR)                                     0.078      0.420 r
  U1690/Y (INVX2MTR)                                     0.034      0.455 f
  U975/Y (CLKNAND2X4MTR)                                 0.038      0.492 r
  U973/Y (NAND4X8MTR)                                    0.109      0.601 f
  U594/Y (INVX2MTR)                                      0.092      0.693 r
  U4415/Y (NAND2X6MTR)                                   0.064      0.757 f
  U3016/Y (NOR2X4MTR)                                    0.081      0.838 r
  U3803/Y (CLKNAND2X4MTR)                                0.058      0.895 f
  U4336/Y (NOR2X4MTR)                                    0.078      0.974 r
  U5383/Y (NAND2X2MTR)                                   0.065      1.039 f
  U4866/Y (INVX2MTR)                                     0.059      1.098 r
  U11701/Y (NAND2BX4MTR)                                 0.067      1.165 f
  U15110/Y (NOR2X1MTR)                                   0.059      1.224 r
  U9393/Y (NAND3BX2MTR)                                  0.086      1.310 r
  U2705/Y (NOR2X4MTR)                                    0.042      1.352 f
  U2670/Y (NOR2X1MTR)                                    0.053      1.405 r
  PIM_result_reg_69_/D (DFFRHQX4MTR)                     0.000      1.405 r
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_69_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_34_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U17032/Y (NAND2X2MTR)                                  0.046      0.513 r
  U7376/Y (NAND4X4MTR)                                   0.123      0.636 f
  U7318/Y (NOR2X2MTR)                                    0.119      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.063      0.819 f
  U5447/Y (NOR2X4MTR)                                    0.094      0.913 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.987 f
  U212/Y (NOR2X2MTR)                                     0.131      1.118 r
  U2844/Y (INVX3MTR)                                     0.057      1.175 f
  U17164/Y (OAI211X2MTR)                                 0.104      1.279 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.339 f
  U11511/Y (NOR2X1MTR)                                   0.064      1.403 r
  PIM_result_reg_34_/D (DFFRHQX4MTR)                     0.000      1.403 r
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_34_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_162_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U17032/Y (NAND2X2MTR)                                  0.046      0.513 r
  U7376/Y (NAND4X4MTR)                                   0.123      0.636 f
  U7318/Y (NOR2X2MTR)                                    0.119      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.063      0.819 f
  U5447/Y (NOR2X4MTR)                                    0.094      0.913 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.987 f
  U212/Y (NOR2X2MTR)                                     0.131      1.118 r
  U2844/Y (INVX3MTR)                                     0.057      1.175 f
  U17164/Y (OAI211X2MTR)                                 0.104      1.279 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.339 f
  U11509/Y (NOR2X1MTR)                                   0.064      1.403 r
  PIM_result_reg_162_/D (DFFRHQX4MTR)                    0.000      1.403 r
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_162_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_290_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U17032/Y (NAND2X2MTR)                                  0.046      0.513 r
  U7376/Y (NAND4X4MTR)                                   0.123      0.636 f
  U7318/Y (NOR2X2MTR)                                    0.119      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.063      0.819 f
  U5447/Y (NOR2X4MTR)                                    0.094      0.913 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.987 f
  U212/Y (NOR2X2MTR)                                     0.131      1.118 r
  U2844/Y (INVX3MTR)                                     0.057      1.175 f
  U17164/Y (OAI211X2MTR)                                 0.104      1.279 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.339 f
  U11508/Y (NOR2X1MTR)                                   0.064      1.403 r
  PIM_result_reg_290_/D (DFFRHQX4MTR)                    0.000      1.403 r
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_290_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_418_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U9925/Y (INVX4MTR)                                     0.042      0.467 f
  U17032/Y (NAND2X2MTR)                                  0.046      0.513 r
  U7376/Y (NAND4X4MTR)                                   0.123      0.636 f
  U7318/Y (NOR2X2MTR)                                    0.119      0.755 r
  U6931/Y (CLKNAND2X4MTR)                                0.063      0.819 f
  U5447/Y (NOR2X4MTR)                                    0.094      0.913 r
  U2924/Y (OAI21X3MTR)                                   0.074      0.987 f
  U212/Y (NOR2X2MTR)                                     0.131      1.118 r
  U2844/Y (INVX3MTR)                                     0.057      1.175 f
  U17164/Y (OAI211X2MTR)                                 0.104      1.279 r
  U2723/Y (AOI21X2MTR)                                   0.060      1.339 f
  U11510/Y (NOR2X1MTR)                                   0.064      1.403 r
  PIM_result_reg_418_/D (DFFRHQX4MTR)                    0.000      1.403 r
  data arrival time                                                 1.403

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_418_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.120      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.403
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U879/Y (INVX4MTR)                                      0.041      0.439 r
  U2238/Y (INVX4MTR)                                     0.030      0.469 f
  U9913/Y (OAI211X2MTR)                                  0.080      0.549 r
  U10857/Y (INVX2MTR)                                    0.048      0.597 f
  U9843/Y (NOR2X4MTR)                                    0.078      0.675 r
  U8934/Y (NOR2X4MTR)                                    0.048      0.723 f
  U3112/Y (NOR2X2MTR)                                    0.086      0.809 r
  U467/Y (NAND2X2MTR)                                    0.066      0.875 f
  U397/Y (OA21X4MTR)                                     0.145      1.020 f
  U321/Y (NAND2X6MTR)                                    0.041      1.061 r
  U1580/Y (CLKNAND2X4MTR)                                0.054      1.114 f
  U5882/Y (BUFX4MTR)                                     0.097      1.211 f
  U190/Y (INVX4MTR)                                      0.041      1.252 r
  U9430/Y (NOR2X2MTR)                                    0.031      1.284 f
  U10350/Y (NOR2BX2MTR)                                  0.055      1.338 r
  U3682/Y (OAI21X1MTR)                                   0.067      1.405 f
  U0_BANK_TOP/vACC_2_reg_3__2_/D (DFFRHQX2MTR)           0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__2_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.119      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U8021/Y (NAND2X2MTR)                                   0.051      1.249 f
  U10280/Y (NAND2X2MTR)                                  0.051      1.300 r
  U7579/Y (INVX3MTR)                                     0.042      1.342 f
  U9316/Y (OAI22X2MTR)                                   0.053      1.395 r
  U0_BANK_TOP/vACC_3_reg_1__21_/D (DFFRHQX4MTR)          0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_1__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U965/Y (INVX12MTR)                                     0.070      0.332 r
  U1313/Y (INVX12MTR)                                    0.036      0.367 f
  U828/Y (BUFX8MTR)                                      0.068      0.436 f
  U793/Y (OAI2B1X1MTR)                                   0.065      0.501 r
  U7827/Y (OAI21X2MTR)                                   0.070      0.571 f
  U5668/Y (NAND2X2MTR)                                   0.063      0.634 r
  U6079/Y (NAND2X2MTR)                                   0.064      0.698 f
  U1378/Y (OAI21X4MTR)                                   0.081      0.779 r
  U7696/Y (NAND2X2MTR)                                   0.064      0.843 f
  U1534/Y (CLKNAND2X4MTR)                                0.042      0.885 r
  U465/Y (CLKNAND2X4MTR)                                 0.047      0.932 f
  U1801/Y (CLKNAND2X8MTR)                                0.049      0.981 r
  U9534/Y (CLKNAND2X4MTR)                                0.053      1.034 f
  U1631/Y (CLKNAND2X8MTR)                                0.042      1.077 r
  U243/Y (NAND2X2MTR)                                    0.058      1.134 f
  U2715/Y (NAND3X6MTR)                                   0.064      1.198 r
  U8021/Y (NAND2X2MTR)                                   0.051      1.249 f
  U10280/Y (NAND2X2MTR)                                  0.051      1.300 r
  U7579/Y (INVX3MTR)                                     0.042      1.342 f
  U9318/Y (OAI22X2MTR)                                   0.053      1.395 r
  U0_BANK_TOP/vACC_1_reg_1__21_/D (DFFRHQX4MTR)          0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_1__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1082/Y (CLKNAND2X12MTR)                               0.045      0.198 f
  U1081/Y (CLKNAND2X16MTR)                               0.046      0.244 r
  U950/Y (CLKNAND2X16MTR)                                0.046      0.291 f
  U12722/Y (BUFX16MTR)                                   0.078      0.369 f
  U1572/Y (INVX16MTR)                                    0.036      0.405 r
  U750/Y (CLKNAND2X12MTR)                                0.042      0.447 f
  U528/Y (NOR2X1MTR)                                     0.097      0.544 r
  U6994/Y (OAI2B1X2MTR)                                  0.167      0.711 r
  U6974/Y (XNOR2X2MTR)                                   0.121      0.833 r
  U6452/Y (XNOR2X2MTR)                                   0.105      0.937 r
  U6431/Y (NAND2X2MTR)                                   0.074      1.011 f
  U276/Y (INVX2MTR)                                      0.071      1.082 r
  U1900/Y (AOI21X8MTR)                                   0.036      1.118 f
  U1899/Y (OAI21X8MTR)                                   0.082      1.199 r
  U11689/Y (AOI2B1X2MTR)                                 0.066      1.266 f
  U10355/Y (XNOR2X1MTR)                                  0.077      1.343 f
  U2716/Y (NOR2X1MTR)                                    0.067      1.409 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX8MTR)
                                                         0.000      1.409 r
  data arrival time                                                 1.409

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.113      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.409
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7199/Y (CLKNAND2X12MTR)                               0.056      1.153 r
  U2145/Y (BUFX4MTR)                                     0.095      1.249 r
  U13171/Y (CLKNAND2X4MTR)                               0.067      1.316 f
  U17144/Y (OAI22X2MTR)                                  0.079      1.395 r
  U0_BANK_TOP/vACC_0_reg_6__10_/D (DFFRHQX4MTR)          0.000      1.395 r
  data arrival time                                                 1.395

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_6__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.395
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U15903/Y (OAI211X4MTR)                                 0.129      1.357 r
  U17167/Y (OAI22X2MTR)                                  0.063      1.420 f
  U0_BANK_TOP/vACC_2_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.008


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U164/Y (NAND2X2MTR)                                    0.058      1.273 r
  U1315/Y (CLKNAND2X4MTR)                                0.042      1.316 f
  U8618/Y (INVX3MTR)                                     0.055      1.371 r
  U17402/Y (OAI22X2MTR)                                  0.048      1.419 f
  U0_BANK_TOP/vACC_3_reg_4__21_/D (DFFRHQX4MTR)          0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U2542/Y (CLKNAND2X4MTR)                                0.031      0.462 f
  U7820/Y (OAI211X2MTR)                                  0.041      0.504 r
  U819/Y (OAI21X2MTR)                                    0.075      0.578 f
  U1485/Y (CLKNAND2X4MTR)                                0.057      0.635 r
  U4486/Y (NAND2X2MTR)                                   0.064      0.700 f
  U8913/Y (NAND2X2MTR)                                   0.058      0.758 r
  U9643/Y (CLKNAND2X4MTR)                                0.058      0.816 f
  U6860/Y (AOI21X4MTR)                                   0.085      0.901 r
  U10503/Y (OAI21X6MTR)                                  0.071      0.972 f
  U1966/Y (INVX6MTR)                                     0.043      1.015 r
  U309/Y (INVX4MTR)                                      0.036      1.052 f
  U1488/Y (AOI21X4MTR)                                   0.065      1.117 r
  U8025/Y (XNOR2X2MTR)                                   0.087      1.205 r
  U8018/Y (NOR2X2MTR)                                    0.060      1.265 f
  U1490/Y (NOR2X4MTR)                                    0.084      1.348 r
  U17547/Y (OAI22X2MTR)                                  0.056      1.405 f
  U0_BANK_TOP/vACC_1_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U1622/Y (OAI2BB1X4MTR)                                 0.090      1.066 f
  U10491/Y (XOR2X1MTR)                                   0.072      1.138 f
  U2390/Y (OAI2BB1X4MTR)                                 0.101      1.239 f
  U15962/Y (AOI2BB1X2MTR)                                0.113      1.352 r
  U17447/Y (OAI22X2MTR)                                  0.065      1.417 f
  U0_BANK_TOP/vACC_3_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.105      1.410
  data required time                                                1.410
  --------------------------------------------------------------------------
  data required time                                                1.410
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U937/Y (INVX10MTR)                                     0.044      0.365 r
  U2204/Y (INVX12MTR)                                    0.034      0.399 f
  U902/Y (INVX12MTR)                                     0.032      0.431 r
  U2542/Y (CLKNAND2X4MTR)                                0.031      0.462 f
  U7820/Y (OAI211X2MTR)                                  0.041      0.504 r
  U819/Y (OAI21X2MTR)                                    0.075      0.578 f
  U1485/Y (CLKNAND2X4MTR)                                0.057      0.635 r
  U4486/Y (NAND2X2MTR)                                   0.064      0.700 f
  U8913/Y (NAND2X2MTR)                                   0.058      0.758 r
  U9643/Y (CLKNAND2X4MTR)                                0.058      0.816 f
  U6860/Y (AOI21X4MTR)                                   0.085      0.901 r
  U10503/Y (OAI21X6MTR)                                  0.071      0.972 f
  U1966/Y (INVX6MTR)                                     0.043      1.015 r
  U309/Y (INVX4MTR)                                      0.036      1.052 f
  U1488/Y (AOI21X4MTR)                                   0.065      1.117 r
  U8025/Y (XNOR2X2MTR)                                   0.087      1.205 r
  U8018/Y (NOR2X2MTR)                                    0.060      1.265 f
  U1490/Y (NOR2X4MTR)                                    0.084      1.348 r
  U17494/Y (OAI22X2MTR)                                  0.056      1.405 f
  U0_BANK_TOP/vACC_2_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.405 f
  data arrival time                                                 1.405

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.117      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.405
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2156/Y (INVX8MTR)                                     0.037      0.332 r
  U990/Y (INVX8MTR)                                      0.032      0.364 f
  U8470/Y (AOI21X2MTR)                                   0.083      0.447 r
  U1635/Y (CLKNAND2X4MTR)                                0.060      0.506 f
  U7841/Y (NAND2X2MTR)                                   0.046      0.552 r
  U7792/Y (CLKNAND2X4MTR)                                0.063      0.615 f
  U4533/Y (NOR2X2MTR)                                    0.095      0.711 r
  U3827/Y (OAI21X2MTR)                                   0.076      0.786 f
  U8804/Y (INVX2MTR)                                     0.046      0.832 r
  U9597/Y (CLKNAND2X4MTR)                                0.052      0.884 f
  U9553/Y (CLKNAND2X4MTR)                                0.048      0.932 r
  U1323/Y (NAND2X6MTR)                                   0.055      0.987 f
  U8714/Y (AOI21X2MTR)                                   0.087      1.074 r
  U9439/Y (XNOR2X1MTR)                                   0.084      1.158 r
  U9394/Y (NAND2X2MTR)                                   0.069      1.226 f
  U9378/Y (NAND3X4MTR)                                   0.060      1.287 r
  U19205/Y (OAI2B2X2MTR)                                 0.106      1.393 r
  U0_BANK_TOP/vACC_0_reg_2__9_/D (DFFRHQX2MTR)           0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2155/Y (INVX8MTR)                                     0.042      0.337 r
  U10078/Y (NOR2BX4MTR)                                  0.028      0.365 f
  U5751/Y (AOI21X2MTR)                                   0.058      0.423 r
  U5729/Y (NAND3X2MTR)                                   0.086      0.509 f
  U5156/Y (NAND2X2MTR)                                   0.061      0.571 r
  U8344/Y (CLKNAND2X4MTR)                                0.067      0.638 f
  U5080/Y (NOR2X3MTR)                                    0.080      0.718 r
  U5566/Y (INVX2MTR)                                     0.054      0.772 f
  U994/Y (CLKNAND2X4MTR)                                 0.044      0.816 r
  U4371/Y (NAND2X2MTR)                                   0.051      0.867 f
  U5917/Y (NAND3X4MTR)                                   0.049      0.916 r
  U5907/Y (INVX2MTR)                                     0.050      0.965 f
  U10500/Y (OAI21X2MTR)                                  0.074      1.039 r
  U10456/Y (NAND2X2MTR)                                  0.051      1.090 f
  U9475/Y (NAND2X2MTR)                                   0.048      1.139 r
  U8688/Y (NAND3X4MTR)                                   0.089      1.228 f
  U15903/Y (OAI211X4MTR)                                 0.129      1.357 r
  U16014/Y (OAI22X2MTR)                                  0.063      1.420 f
  U0_BANK_TOP/vACC_3_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.134      0.134 f
  U2612/Y (CLKNAND2X8MTR)                                0.045      0.179 r
  U1695/Y (NOR2X12MTR)                                   0.032      0.212 f
  U1644/Y (INVX16MTR)                                    0.048      0.260 r
  U2154/Y (INVX8MTR)                                     0.035      0.294 f
  U2156/Y (INVX8MTR)                                     0.037      0.332 r
  U990/Y (INVX8MTR)                                      0.032      0.364 f
  U8470/Y (AOI21X2MTR)                                   0.083      0.447 r
  U1635/Y (CLKNAND2X4MTR)                                0.060      0.506 f
  U7841/Y (NAND2X2MTR)                                   0.046      0.552 r
  U7792/Y (CLKNAND2X4MTR)                                0.063      0.615 f
  U4533/Y (NOR2X2MTR)                                    0.095      0.711 r
  U3827/Y (OAI21X2MTR)                                   0.076      0.786 f
  U8804/Y (INVX2MTR)                                     0.046      0.832 r
  U9597/Y (CLKNAND2X4MTR)                                0.052      0.884 f
  U9553/Y (CLKNAND2X4MTR)                                0.048      0.932 r
  U1323/Y (NAND2X6MTR)                                   0.055      0.987 f
  U8714/Y (AOI21X2MTR)                                   0.087      1.074 r
  U9439/Y (XNOR2X1MTR)                                   0.084      1.158 r
  U9394/Y (NAND2X2MTR)                                   0.069      1.226 f
  U9378/Y (NAND3X4MTR)                                   0.060      1.287 r
  U19203/Y (OAI2B2X2MTR)                                 0.106      1.393 r
  U0_BANK_TOP/vACC_1_reg_2__9_/D (DFFRHQX2MTR)           0.000      1.393 r
  data arrival time                                                 1.393

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_2__9_/CK (DFFRHQX2MTR)          0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.393
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_131_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U3011/Y (INVX2MTR)                                     0.062      0.802 r
  U3794/Y (INVX2MTR)                                     0.039      0.841 f
  U5906/Y (NAND2X1MTR)                                   0.034      0.876 r
  U5387/Y (OAI21X1MTR)                                   0.060      0.936 f
  U10443/Y (NOR2X1MTR)                                   0.073      1.009 r
  U17587/Y (OAI21X2MTR)                                  0.052      1.061 f
  U3708/Y (NOR3X1MTR)                                    0.090      1.151 r
  U10347/Y (NAND4X2MTR)                                  0.109      1.260 f
  U10324/Y (NOR2X2MTR)                                   0.109      1.369 r
  U13124/Y (NOR2X1MTR)                                   0.054      1.423 f
  PIM_result_reg_131_/D (DFFRHQX4MTR)                    0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_131_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_259_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U3011/Y (INVX2MTR)                                     0.062      0.802 r
  U3794/Y (INVX2MTR)                                     0.039      0.841 f
  U5906/Y (NAND2X1MTR)                                   0.034      0.876 r
  U5387/Y (OAI21X1MTR)                                   0.060      0.936 f
  U10443/Y (NOR2X1MTR)                                   0.073      1.009 r
  U17587/Y (OAI21X2MTR)                                  0.052      1.061 f
  U3708/Y (NOR3X1MTR)                                    0.090      1.151 r
  U10347/Y (NAND4X2MTR)                                  0.109      1.260 f
  U10324/Y (NOR2X2MTR)                                   0.109      1.369 r
  U13123/Y (NOR2X1MTR)                                   0.054      1.423 f
  PIM_result_reg_259_/D (DFFRHQX4MTR)                    0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_259_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_387_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U769/Y (BUFX8MTR)                                      0.071      0.425 r
  U3349/Y (INVX6MTR)                                     0.035      0.460 f
  U10844/Y (NAND2X2MTR)                                  0.032      0.492 r
  U10810/Y (INVX2MTR)                                    0.026      0.519 f
  U13020/Y (NAND2BX4MTR)                                 0.071      0.589 f
  U5010/Y (NOR2X2MTR)                                    0.078      0.667 r
  U9729/Y (NAND2BX4MTR)                                  0.073      0.740 f
  U3011/Y (INVX2MTR)                                     0.062      0.802 r
  U3794/Y (INVX2MTR)                                     0.039      0.841 f
  U5906/Y (NAND2X1MTR)                                   0.034      0.876 r
  U5387/Y (OAI21X1MTR)                                   0.060      0.936 f
  U10443/Y (NOR2X1MTR)                                   0.073      1.009 r
  U17587/Y (OAI21X2MTR)                                  0.052      1.061 f
  U3708/Y (NOR3X1MTR)                                    0.090      1.151 r
  U10347/Y (NAND4X2MTR)                                  0.109      1.260 f
  U10324/Y (NOR2X2MTR)                                   0.109      1.369 r
  U13122/Y (NOR2X1MTR)                                   0.054      1.423 f
  PIM_result_reg_387_/D (DFFRHQX4MTR)                    0.000      1.423 f
  data arrival time                                                 1.423

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_387_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.423
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U8013/Y (NAND2X2MTR)                                   0.048      1.237 r
  U8617/Y (NAND2X2MTR)                                   0.051      1.289 f
  U10216/Y (INVX2MTR)                                    0.058      1.347 r
  U2628/Y (OAI22X1MTR)                                   0.066      1.413 f
  U0_BANK_TOP/vACC_1_reg_0__21_/D (DFFRHQX4MTR)          0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_0__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U8013/Y (NAND2X2MTR)                                   0.048      1.237 r
  U8617/Y (NAND2X2MTR)                                   0.051      1.289 f
  U10216/Y (INVX2MTR)                                    0.058      1.347 r
  U2629/Y (OAI22X1MTR)                                   0.066      1.413 f
  U0_BANK_TOP/vACC_0_reg_0__21_/D (DFFRHQX4MTR)          0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_0__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 f
  U12956/Y (NAND3X12MTR)                                 0.066      0.204 r
  U7556/Y (BUFX8MTR)                                     0.086      0.289 r
  U916/Y (NAND2BX4MTR)                                   0.073      0.362 r
  U1451/Y (OAI21X4MTR)                                   0.039      0.402 f
  U7128/Y (NOR2X2MTR)                                    0.065      0.467 r
  U1453/Y (CLKNAND2X4MTR)                                0.058      0.525 f
  U2523/Y (CLKNAND2X4MTR)                                0.045      0.570 r
  U2522/Y (NAND2X6MTR)                                   0.060      0.630 f
  U12106/Y (NAND2BX4MTR)                                 0.054      0.683 r
  U533/Y (INVX2MTR)                                      0.036      0.720 f
  U5446/Y (OAI21X4MTR)                                   0.084      0.804 r
  U10587/Y (CLKNAND2X4MTR)                               0.065      0.869 f
  U8766/Y (NAND2X6MTR)                                   0.045      0.914 r
  U353/Y (INVX2MTR)                                      0.041      0.955 f
  U1413/Y (NOR2X4MTR)                                    0.053      1.008 r
  U13015/Y (OAI2BB1X4MTR)                                0.098      1.106 r
  U9373/Y (NAND3X8MTR)                                   0.083      1.189 f
  U8013/Y (NAND2X2MTR)                                   0.048      1.237 r
  U8617/Y (NAND2X2MTR)                                   0.051      1.289 f
  U10216/Y (INVX2MTR)                                    0.058      1.347 r
  U2627/Y (OAI22X1MTR)                                   0.066      1.413 f
  U0_BANK_TOP/vACC_3_reg_0__21_/D (DFFRHQX4MTR)          0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_0__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.108      1.407
  data required time                                                1.407
  --------------------------------------------------------------------------
  data required time                                                1.407
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U1613/Y (CLKNAND2X4MTR)                                0.053      1.268 r
  U5333/Y (NAND2X2MTR)                                   0.061      1.330 f
  U3674/Y (OAI22X1MTR)                                   0.063      1.392 r
  U0_BANK_TOP/vACC_2_reg_4__16_/D (DFFRHQX2MTR)          0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.007


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U834/Y (BUFX6MTR)                                      0.091      0.458 f
  U7464/Y (INVX4MTR)                                     0.050      0.508 r
  U8392/Y (NAND2X2MTR)                                   0.045      0.553 f
  U7761/Y (NAND2X2MTR)                                   0.037      0.590 r
  U7749/Y (INVX2MTR)                                     0.026      0.616 f
  U3887/Y (AND2X4MTR)                                    0.083      0.699 f
  U7700/Y (INVX4MTR)                                     0.051      0.749 r
  U564/Y (NOR2X1MTR)                                     0.043      0.792 f
  U8823/Y (NAND2X2MTR)                                   0.042      0.834 r
  U7641/Y (INVX2MTR)                                     0.033      0.867 f
  U2841/Y (NAND2X2MTR)                                   0.057      0.924 r
  U380/Y (INVX4MTR)                                      0.046      0.970 f
  U8713/Y (NOR2X2MTR)                                    0.055      1.025 r
  U9409/Y (NAND3X2MTR)                                   0.073      1.098 f
  U10323/Y (NOR2X4MTR)                                   0.066      1.164 r
  U4821/Y (OAI2B1X2MTR)                                  0.064      1.229 f
  U3696/Y (AOI22X2MTR)                                   0.134      1.363 r
  U11386/Y (NOR2X1MTR)                                   0.058      1.420 f
  PIM_result_reg_29_/D (DFFRHQX4MTR)                     0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_29_/CK (DFFRHQX4MTR)                    0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U834/Y (BUFX6MTR)                                      0.091      0.458 f
  U7464/Y (INVX4MTR)                                     0.050      0.508 r
  U8392/Y (NAND2X2MTR)                                   0.045      0.553 f
  U7761/Y (NAND2X2MTR)                                   0.037      0.590 r
  U7749/Y (INVX2MTR)                                     0.026      0.616 f
  U3887/Y (AND2X4MTR)                                    0.083      0.699 f
  U7700/Y (INVX4MTR)                                     0.051      0.749 r
  U564/Y (NOR2X1MTR)                                     0.043      0.792 f
  U8823/Y (NAND2X2MTR)                                   0.042      0.834 r
  U7641/Y (INVX2MTR)                                     0.033      0.867 f
  U2841/Y (NAND2X2MTR)                                   0.057      0.924 r
  U380/Y (INVX4MTR)                                      0.046      0.970 f
  U8713/Y (NOR2X2MTR)                                    0.055      1.025 r
  U9409/Y (NAND3X2MTR)                                   0.073      1.098 f
  U10323/Y (NOR2X4MTR)                                   0.066      1.164 r
  U4821/Y (OAI2B1X2MTR)                                  0.064      1.229 f
  U3696/Y (AOI22X2MTR)                                   0.134      1.363 r
  U2654/Y (NOR2X1MTR)                                    0.058      1.420 f
  PIM_result_reg_157_/D (DFFRHQX4MTR)                    0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_157_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_285_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U834/Y (BUFX6MTR)                                      0.091      0.458 f
  U7464/Y (INVX4MTR)                                     0.050      0.508 r
  U8392/Y (NAND2X2MTR)                                   0.045      0.553 f
  U7761/Y (NAND2X2MTR)                                   0.037      0.590 r
  U7749/Y (INVX2MTR)                                     0.026      0.616 f
  U3887/Y (AND2X4MTR)                                    0.083      0.699 f
  U7700/Y (INVX4MTR)                                     0.051      0.749 r
  U564/Y (NOR2X1MTR)                                     0.043      0.792 f
  U8823/Y (NAND2X2MTR)                                   0.042      0.834 r
  U7641/Y (INVX2MTR)                                     0.033      0.867 f
  U2841/Y (NAND2X2MTR)                                   0.057      0.924 r
  U380/Y (INVX4MTR)                                      0.046      0.970 f
  U8713/Y (NOR2X2MTR)                                    0.055      1.025 r
  U9409/Y (NAND3X2MTR)                                   0.073      1.098 f
  U10323/Y (NOR2X4MTR)                                   0.066      1.164 r
  U4821/Y (OAI2B1X2MTR)                                  0.064      1.229 f
  U3696/Y (AOI22X2MTR)                                   0.134      1.363 r
  U11383/Y (NOR2X1MTR)                                   0.058      1.420 f
  PIM_result_reg_285_/D (DFFRHQX4MTR)                    0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_285_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_413_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rrrrr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.116      0.116 r
  U10188/Y (NAND2X2MTR)                                  0.048      0.164 f
  U908/Y (OAI21X3MTR)                                    0.117      0.282 r
  U12732/Y (CLKNAND2X12MTR)                              0.085      0.367 f
  U834/Y (BUFX6MTR)                                      0.091      0.458 f
  U7464/Y (INVX4MTR)                                     0.050      0.508 r
  U8392/Y (NAND2X2MTR)                                   0.045      0.553 f
  U7761/Y (NAND2X2MTR)                                   0.037      0.590 r
  U7749/Y (INVX2MTR)                                     0.026      0.616 f
  U3887/Y (AND2X4MTR)                                    0.083      0.699 f
  U7700/Y (INVX4MTR)                                     0.051      0.749 r
  U564/Y (NOR2X1MTR)                                     0.043      0.792 f
  U8823/Y (NAND2X2MTR)                                   0.042      0.834 r
  U7641/Y (INVX2MTR)                                     0.033      0.867 f
  U2841/Y (NAND2X2MTR)                                   0.057      0.924 r
  U380/Y (INVX4MTR)                                      0.046      0.970 f
  U8713/Y (NOR2X2MTR)                                    0.055      1.025 r
  U9409/Y (NAND3X2MTR)                                   0.073      1.098 f
  U10323/Y (NOR2X4MTR)                                   0.066      1.164 r
  U4821/Y (OAI2B1X2MTR)                                  0.064      1.229 f
  U3696/Y (AOI22X2MTR)                                   0.134      1.363 r
  U4244/Y (NOR2X1MTR)                                    0.058      1.420 f
  PIM_result_reg_413_/D (DFFRHQX4MTR)                    0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_413_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.101      1.414
  data required time                                                1.414
  --------------------------------------------------------------------------
  data required time                                                1.414
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.143      0.143 r
  U1388/Y (INVX12MTR)                                    0.037      0.179 f
  U1298/Y (NAND3X8MTR)                                   0.048      0.228 r
  U965/Y (INVX12MTR)                                     0.048      0.275 f
  U2160/Y (BUFX8MTR)                                     0.072      0.347 f
  U12709/Y (NAND2X2MTR)                                  0.031      0.379 r
  U13427/Y (NAND2X2MTR)                                  0.043      0.422 f
  U12998/Y (NAND3BX4MTR)                                 0.104      0.526 f
  U9859/Y (CLKNAND2X4MTR)                                0.050      0.577 r
  U3199/Y (NAND2X2MTR)                                   0.052      0.629 f
  U3873/Y (NAND2BX4MTR)                                  0.127      0.755 f
  U3056/Y (INVX2MTR)                                     0.097      0.853 r
  U16673/Y (NAND2X2MTR)                                  0.055      0.908 f
  U2948/Y (AOI21X2MTR)                                   0.065      0.973 r
  U10436/Y (NOR2BX2MTR)                                  0.110      1.082 r
  U11595/Y (CLKNAND2X4MTR)                               0.060      1.142 f
  U9373/Y (NAND3X8MTR)                                   0.057      1.199 r
  U8013/Y (NAND2X2MTR)                                   0.045      1.245 f
  U8617/Y (NAND2X2MTR)                                   0.046      1.290 r
  U10216/Y (INVX2MTR)                                    0.045      1.336 f
  U9296/Y (OAI22X2MTR)                                   0.055      1.391 r
  U0_BANK_TOP/vACC_2_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.391 r
  data arrival time                                                 1.391

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.130      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.391
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.125      0.125 f
  U5831/Y (BUFX4MTR)                                     0.085      0.210 f
  U4208/Y (NOR2BX4MTR)                                   0.100      0.310 r
  U3530/Y (NAND2X1MTR)                                   0.082      0.392 f
  U16461/Y (NAND2X2MTR)                                  0.049      0.441 r
  U3479/Y (NOR2X1MTR)                                    0.036      0.477 f
  U4668/Y (NOR2BX2MTR)                                   0.090      0.567 f
  U7857/Y (CLKNAND2X4MTR)                                0.049      0.616 r
  U8341/Y (INVX2MTR)                                     0.031      0.646 f
  U8305/Y (INVX2MTR)                                     0.033      0.679 r
  U7347/Y (CLKNAND2X4MTR)                                0.051      0.730 f
  U1458/Y (AOI21X4MTR)                                   0.086      0.816 r
  U4342/Y (NOR2X2MTR)                                    0.052      0.868 f
  U2461/Y (NOR2X6MTR)                                    0.073      0.940 r
  U7631/Y (NAND2X6MTR)                                   0.076      1.016 f
  U2331/Y (AND2X2MTR)                                    0.095      1.112 f
  U8052/Y (AOI2B1X2MTR)                                  0.072      1.184 r
  U9406/Y (NAND3X4MTR)                                   0.086      1.270 f
  U9324/Y (NOR2X4MTR)                                    0.096      1.366 r
  U17142/Y (OAI22X2MTR)                                  0.056      1.422 f
  U0_BANK_TOP/vACC_3_reg_6__10_/D (DFFRHQX4MTR)          0.000      1.422 f
  data arrival time                                                 1.422

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_6__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.099      1.416
  data required time                                                1.416
  --------------------------------------------------------------------------
  data required time                                                1.416
  data arrival time                                                -1.422
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U164/Y (NAND2X2MTR)                                    0.058      1.273 r
  U1315/Y (CLKNAND2X4MTR)                                0.042      1.316 f
  U8618/Y (INVX3MTR)                                     0.055      1.371 r
  U17386/Y (OAI22X2MTR)                                  0.048      1.419 f
  U0_BANK_TOP/vACC_0_reg_4__21_/D (DFFRHQX4MTR)          0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_exp_align_reg_7_/Q (DFFRHQX1MTR)
                                                         0.162      0.162 f
  U16459/Y (INVX2MTR)                                    0.050      0.212 r
  U16002/Y (OR2X4MTR)                                    0.084      0.297 r
  U3612/Y (INVX4MTR)                                     0.036      0.333 f
  U3537/Y (NAND2X2MTR)                                   0.036      0.369 r
  U14400/Y (NAND2X2MTR)                                  0.041      0.410 f
  U10046/Y (NOR3X2MTR)                                   0.087      0.497 r
  U12633/Y (NAND2X2MTR)                                  0.073      0.570 f
  U6629/Y (INVX2MTR)                                     0.057      0.627 r
  U9840/Y (NAND2X2MTR)                                   0.057      0.684 f
  U3201/Y (INVX2MTR)                                     0.049      0.733 r
  U8911/Y (NOR2X1MTR)                                    0.050      0.783 f
  U8891/Y (NAND2X2MTR)                                   0.050      0.833 r
  U8826/Y (CLKNAND2X4MTR)                                0.049      0.881 f
  U7650/Y (NOR2BX4MTR)                                   0.079      0.961 f
  U8131/Y (NOR2X4MTR)                                    0.067      1.028 r
  U280/Y (NAND2X6MTR)                                    0.070      1.098 f
  U7199/Y (CLKNAND2X12MTR)                               0.056      1.153 r
  U2145/Y (BUFX4MTR)                                     0.095      1.249 r
  U13879/Y (CLKNAND2X4MTR)                               0.066      1.315 f
  U17140/Y (OAI22X2MTR)                                  0.078      1.392 r
  U0_BANK_TOP/vACC_2_reg_6__10_/D (DFFRHQX4MTR)          0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_6__10_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U164/Y (NAND2X2MTR)                                    0.058      1.273 r
  U1315/Y (CLKNAND2X4MTR)                                0.042      1.316 f
  U8618/Y (INVX3MTR)                                     0.055      1.371 r
  U17428/Y (OAI22X2MTR)                                  0.048      1.419 f
  U0_BANK_TOP/vACC_1_reg_4__21_/D (DFFRHQX4MTR)          0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U1613/Y (CLKNAND2X4MTR)                                0.053      1.268 r
  U5333/Y (NAND2X2MTR)                                   0.061      1.330 f
  U3684/Y (OAI22X1MTR)                                   0.063      1.392 r
  U0_BANK_TOP/vACC_1_reg_4__16_/D (DFFRHQX2MTR)          0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_4__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U1613/Y (CLKNAND2X4MTR)                                0.053      1.268 r
  U5333/Y (NAND2X2MTR)                                   0.061      1.330 f
  U3680/Y (OAI22X1MTR)                                   0.063      1.392 r
  U0_BANK_TOP/vACC_3_reg_4__16_/D (DFFRHQX2MTR)          0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_4__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U1613/Y (CLKNAND2X4MTR)                                0.053      1.268 r
  U5333/Y (NAND2X2MTR)                                   0.061      1.330 f
  U3673/Y (OAI22X1MTR)                                   0.063      1.392 r
  U0_BANK_TOP/vACC_0_reg_4__16_/D (DFFRHQX2MTR)          0.000      1.392 r
  data arrival time                                                 1.392

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_4__16_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.128      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.392
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U8534/Y (BUFX20MTR)                                    0.074      0.394 f
  U886/Y (INVX8MTR)                                      0.036      0.431 r
  U7474/Y (NAND2X2MTR)                                   0.045      0.476 f
  U7869/Y (CLKAND2X2MTR)                                 0.073      0.550 f
  U7859/Y (NAND2X2MTR)                                   0.033      0.583 r
  U3275/Y (NAND2X2MTR)                                   0.056      0.639 f
  U1478/Y (CLKNAND2X4MTR)                                0.057      0.696 r
  U9801/Y (INVX2MTR)                                     0.037      0.733 f
  U3890/Y (NOR2X2MTR)                                    0.068      0.801 r
  U2447/Y (NAND2X2MTR)                                   0.061      0.862 f
  U3822/Y (INVX2MTR)                                     0.072      0.934 r
  U2823/Y (NOR2BX1MTR)                                   0.099      1.032 r
  U13279/Y (NAND2X2MTR)                                  0.047      1.079 f
  U4276/Y (NAND3X2MTR)                                   0.051      1.130 r
  U9396/Y (NAND3X4MTR)                                   0.086      1.215 f
  U164/Y (NAND2X2MTR)                                    0.058      1.273 r
  U1315/Y (CLKNAND2X4MTR)                                0.042      1.316 f
  U8618/Y (INVX3MTR)                                     0.055      1.371 r
  U17389/Y (OAI22X2MTR)                                  0.048      1.419 f
  U0_BANK_TOP/vACC_2_reg_4__21_/D (DFFRHQX4MTR)          0.000      1.419 f
  data arrival time                                                 1.419

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_4__21_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.419
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U142/Y (INVX2MTR)                                      0.060      1.269 r
  U130/Y (NAND2X2MTR)                                    0.053      1.322 f
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.372 r
  U12948/Y (OAI22X2MTR)                                  0.046      1.418 f
  U0_BANK_TOP/vACC_3_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.103      1.412
  data required time                                                1.412
  --------------------------------------------------------------------------
  data required time                                                1.412
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/PIM_vecB_read_burst_r_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/PIM_vecB_read_burst_r_reg/Q (DFFRHQX8MTR)
                                                         0.184      0.184 r
  U1099/Y (CLKNAND2X8MTR)                                0.083      0.268 f
  U2182/Y (INVX16MTR)                                    0.055      0.323 r
  U773/Y (INVX4MTR)                                      0.041      0.364 f
  U3488/Y (CLKNAND2X4MTR)                                0.036      0.400 r
  U2017/Y (NOR2X2MTR)                                    0.041      0.441 f
  U987/Y (OAI21X4MTR)                                    0.088      0.530 r
  U3302/Y (INVX1MTR)                                     0.067      0.596 f
  U16457/Y (OAI21X2MTR)                                  0.087      0.683 r
  U1093/Y (XNOR2X2MTR)                                   0.084      0.767 r
  U16099/Y (NAND2BX2MTR)                                 0.071      0.838 f
  U17097/Y (NAND2X2MTR)                                  0.059      0.897 r
  U5914/Y (OAI2BB1X2MTR)                                 0.118      1.016 r
  U8106/Y (AOI21X4MTR)                                   0.061      1.077 f
  U16275/Y (OAI2B1X4MTR)                                 0.079      1.156 r
  U10389/Y (INVX2MTR)                                    0.038      1.194 f
  U10381/Y (NAND2X2MTR)                                  0.041      1.236 r
  U11611/Y (NAND3BX2MTR)                                 0.092      1.328 f
  U16288/Y (NOR2X1MTR)                                   0.069      1.397 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.397 r
  data arrival time                                                 1.397

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.397
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.006


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.151      0.151 r
  U2612/Y (CLKNAND2X8MTR)                                0.055      0.206 f
  U1695/Y (NOR2X12MTR)                                   0.068      0.274 r
  U1644/Y (INVX16MTR)                                    0.046      0.321 f
  U2154/Y (INVX8MTR)                                     0.042      0.363 r
  U2156/Y (INVX8MTR)                                     0.033      0.395 f
  U990/Y (INVX8MTR)                                      0.035      0.430 r
  U15945/Y (NAND2X2MTR)                                  0.039      0.469 f
  U11009/Y (AO21X4MTR)                                   0.127      0.596 f
  U1515/Y (CLKNAND2X4MTR)                                0.032      0.628 r
  U7395/Y (INVX2MTR)                                     0.034      0.662 f
  U7788/Y (NAND2X2MTR)                                   0.041      0.703 r
  U8933/Y (NOR2X4MTR)                                    0.038      0.741 f
  U4437/Y (NOR2X6MTR)                                    0.076      0.817 r
  U1577/Y (NAND2X6MTR)                                   0.072      0.889 f
  U11877/Y (OAI21X6MTR)                                  0.099      0.988 r
  U312/Y (AOI21X6MTR)                                    0.064      1.051 f
  U284/Y (NOR2X6MTR)                                     0.071      1.123 r
  U5372/Y (INVX8MTR)                                     0.044      1.167 f
  U145/Y (INVX2MTR)                                      0.069      1.236 r
  U9438/Y (NOR2X1MTR)                                    0.052      1.288 f
  U11605/Y (AOI21X2MTR)                                  0.086      1.374 r
  U13034/Y (NAND2X2MTR)                                  0.052      1.426 f
  U0_BANK_TOP/vACC_3_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.426 f
  data arrival time                                                 1.426

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.515 r
  library setup time                                    -0.095      1.420
  data required time                                                1.420
  --------------------------------------------------------------------------
  data required time                                                1.420
  data arrival time                                                -1.426
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U142/Y (INVX2MTR)                                      0.060      1.269 r
  U130/Y (NAND2X2MTR)                                    0.053      1.322 f
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.372 r
  U12950/Y (OAI22X2MTR)                                  0.046      1.418 f
  U0_BANK_TOP/vACC_1_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U142/Y (INVX2MTR)                                      0.060      1.269 r
  U130/Y (NAND2X2MTR)                                    0.053      1.322 f
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.372 r
  U12949/Y (OAI22X2MTR)                                  0.046      1.418 f
  U0_BANK_TOP/vACC_2_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.005


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U142/Y (INVX2MTR)                                      0.060      1.269 r
  U130/Y (NAND2X2MTR)                                    0.053      1.322 f
  U109/Y (CLKNAND2X4MTR)                                 0.050      1.372 r
  U11357/Y (OAI22X2MTR)                                  0.046      1.418 f
  U0_BANK_TOP/vACC_0_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.418 f
  data arrival time                                                 1.418

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.418
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.123      0.123 r
  U4786/Y (BUFX8MTR)                                     0.080      0.203 r
  U1473/Y (NOR2BX8MTR)                                   0.041      0.245 f
  U982/Y (INVX8MTR)                                      0.031      0.276 r
  U3576/Y (NOR2X1MTR)                                    0.030      0.306 f
  U8541/Y (AOI21X1MTR)                                   0.078      0.384 r
  U1435/Y (NAND3X4MTR)                                   0.064      0.448 f
  U1434/Y (NOR2X4MTR)                                    0.054      0.502 r
  U7448/Y (NAND2X2MTR)                                   0.056      0.558 f
  U6679/Y (INVX2MTR)                                     0.061      0.618 r
  U8364/Y (NAND2X2MTR)                                   0.062      0.681 f
  U6544/Y (NOR2X4MTR)                                    0.078      0.759 r
  U3176/Y (NOR2X3MTR)                                    0.050      0.809 f
  U1623/Y (AOI21X8MTR)                                   0.091      0.900 r
  U12911/Y (OAI21X2MTR)                                  0.076      0.976 f
  U1622/Y (OAI2BB1X4MTR)                                 0.090      1.066 f
  U10491/Y (XOR2X1MTR)                                   0.072      1.138 f
  U2390/Y (OAI2BB1X4MTR)                                 0.101      1.239 f
  U15962/Y (AOI2BB1X2MTR)                                0.113      1.352 r
  U17483/Y (OAI22X2MTR)                                  0.065      1.417 f
  U0_BANK_TOP/vACC_1_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.417 f
  data arrival time                                                 1.417

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.515 r
  library setup time                                    -0.102      1.413
  data required time                                                1.413
  --------------------------------------------------------------------------
  data required time                                                1.413
  data arrival time                                                -1.417
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_50_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U17222/Y (NOR2X2MTR)                                   0.098      1.086 r
  U5376/Y (AOI22X1MTR)                                   0.080      1.166 f
  U11722/Y (OAI211X2MTR)                                 0.061      1.227 r
  U5347/Y (AOI211X2MTR)                                  0.063      1.290 f
  U11544/Y (NOR2X1MTR)                                   0.061      1.351 r
  PIM_result_reg_50_/D (DFFRQX2MTR)                      0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_50_/CK (DFFRQX2MTR)                     0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_178_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U17222/Y (NOR2X2MTR)                                   0.098      1.086 r
  U5376/Y (AOI22X1MTR)                                   0.080      1.166 f
  U11722/Y (OAI211X2MTR)                                 0.061      1.227 r
  U5347/Y (AOI211X2MTR)                                  0.063      1.290 f
  U11555/Y (NOR2X1MTR)                                   0.061      1.351 r
  PIM_result_reg_178_/D (DFFRQX2MTR)                     0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_178_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_306_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U17222/Y (NOR2X2MTR)                                   0.098      1.086 r
  U5376/Y (AOI22X1MTR)                                   0.080      1.166 f
  U11722/Y (OAI211X2MTR)                                 0.061      1.227 r
  U5347/Y (AOI211X2MTR)                                  0.063      1.290 f
  U11560/Y (NOR2X1MTR)                                   0.061      1.351 r
  PIM_result_reg_306_/D (DFFRQX2MTR)                     0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_306_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_434_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.121      0.121 r
  U13068/Y (INVX12MTR)                                   0.033      0.154 f
  U1505/Y (NAND3X12MTR)                                  0.042      0.196 r
  U3587/Y (INVX4MTR)                                     0.028      0.224 f
  U11231/Y (NAND3X4MTR)                                  0.034      0.258 r
  U11136/Y (NAND2X6MTR)                                  0.054      0.313 f
  U11077/Y (INVX12MTR)                                   0.041      0.354 r
  U3392/Y (BUFX14MTR)                                    0.066      0.420 r
  U8413/Y (INVX4MTR)                                     0.038      0.458 f
  U12413/Y (NAND2X2MTR)                                  0.035      0.493 r
  U16269/Y (INVX2MTR)                                    0.032      0.525 f
  U3163/Y (NOR2X2MTR)                                    0.051      0.576 r
  U16267/Y (NAND3X2MTR)                                  0.069      0.645 f
  U3027/Y (NOR2X2MTR)                                    0.076      0.721 r
  U1764/Y (NAND3X4MTR)                                   0.062      0.783 f
  U16092/Y (NAND3BX4MTR)                                 0.105      0.887 f
  U10537/Y (NAND2BX8MTR)                                 0.101      0.988 f
  U17222/Y (NOR2X2MTR)                                   0.098      1.086 r
  U5376/Y (AOI22X1MTR)                                   0.080      1.166 f
  U11722/Y (OAI211X2MTR)                                 0.061      1.227 r
  U5347/Y (AOI211X2MTR)                                  0.063      1.290 f
  U11562/Y (NOR2X1MTR)                                   0.061      1.351 r
  PIM_result_reg_434_/D (DFFRQX2MTR)                     0.000      1.351 r
  data arrival time                                                 1.351

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_434_/CK (DFFRQX2MTR)                    0.000      1.515 r
  library setup time                                    -0.168      1.347
  data required time                                                1.347
  --------------------------------------------------------------------------
  data required time                                                1.347
  data arrival time                                                -1.351
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U11493/Y (NAND2X2MTR)                                  0.053      1.262 r
  U11473/Y (OAI2BB1X2MTR)                                0.064      1.326 f
  U16060/Y (OAI22X1MTR)                                  0.063      1.390 r
  U0_BANK_TOP/vACC_3_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_3_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U11493/Y (NAND2X2MTR)                                  0.053      1.262 r
  U11473/Y (OAI2BB1X2MTR)                                0.064      1.326 f
  U5328/Y (OAI22X1MTR)                                   0.063      1.390 r
  U0_BANK_TOP/vACC_1_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_1_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_117_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U2253/Y (BUFX8MTR)                                     0.074      0.474 f
  U2251/Y (INVX12MTR)                                    0.034      0.508 r
  U662/Y (BUFX4MTR)                                      0.081      0.588 r
  U12381/Y (NAND2X2MTR)                                  0.055      0.644 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.708 r
  U10764/Y (OR2X2MTR)                                    0.096      0.804 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.840 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.881 r
  U2950/Y (INVX2MTR)                                     0.036      0.917 f
  U2900/Y (NAND3X2MTR)                                   0.053      0.970 r
  U9557/Y (INVX1MTR)                                     0.056      1.026 f
  U4302/Y (AOI22X2MTR)                                   0.070      1.096 r
  U16177/Y (NAND3BX2MTR)                                 0.086      1.182 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.347 r
  U17683/Y (NOR2X1MTR)                                   0.066      1.413 f
  PIM_result_reg_117_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_117_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_245_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U2253/Y (BUFX8MTR)                                     0.074      0.474 f
  U2251/Y (INVX12MTR)                                    0.034      0.508 r
  U662/Y (BUFX4MTR)                                      0.081      0.588 r
  U12381/Y (NAND2X2MTR)                                  0.055      0.644 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.708 r
  U10764/Y (OR2X2MTR)                                    0.096      0.804 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.840 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.881 r
  U2950/Y (INVX2MTR)                                     0.036      0.917 f
  U2900/Y (NAND3X2MTR)                                   0.053      0.970 r
  U9557/Y (INVX1MTR)                                     0.056      1.026 f
  U4302/Y (AOI22X2MTR)                                   0.070      1.096 r
  U16177/Y (NAND3BX2MTR)                                 0.086      1.182 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.347 r
  U17684/Y (NOR2X1MTR)                                   0.066      1.413 f
  PIM_result_reg_245_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_245_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_373_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U2253/Y (BUFX8MTR)                                     0.074      0.474 f
  U2251/Y (INVX12MTR)                                    0.034      0.508 r
  U662/Y (BUFX4MTR)                                      0.081      0.588 r
  U12381/Y (NAND2X2MTR)                                  0.055      0.644 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.708 r
  U10764/Y (OR2X2MTR)                                    0.096      0.804 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.840 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.881 r
  U2950/Y (INVX2MTR)                                     0.036      0.917 f
  U2900/Y (NAND3X2MTR)                                   0.053      0.970 r
  U9557/Y (INVX1MTR)                                     0.056      1.026 f
  U4302/Y (AOI22X2MTR)                                   0.070      1.096 r
  U16177/Y (NAND3BX2MTR)                                 0.086      1.182 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.347 r
  U15273/Y (NOR2X1MTR)                                   0.066      1.413 f
  PIM_result_reg_373_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_373_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/is_sigmoid_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_501_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_sigmoid_reg/CK (DFFRHQX8MTR)            0.000 #    0.000 r
  U0_BANK_TOP/is_sigmoid_reg/Q (DFFRHQX8MTR)             0.112      0.112 f
  U13068/Y (INVX12MTR)                                   0.038      0.150 r
  U1505/Y (NAND3X12MTR)                                  0.068      0.217 f
  U3587/Y (INVX4MTR)                                     0.038      0.255 r
  U11231/Y (NAND3X4MTR)                                  0.054      0.309 f
  U11136/Y (NAND2X6MTR)                                  0.057      0.366 r
  U11077/Y (INVX12MTR)                                   0.033      0.400 f
  U2253/Y (BUFX8MTR)                                     0.074      0.474 f
  U2251/Y (INVX12MTR)                                    0.034      0.508 r
  U662/Y (BUFX4MTR)                                      0.081      0.588 r
  U12381/Y (NAND2X2MTR)                                  0.055      0.644 f
  U9007/Y (NAND4X4MTR)                                   0.065      0.708 r
  U10764/Y (OR2X2MTR)                                    0.096      0.804 r
  U3058/Y (NOR2X2MTR)                                    0.036      0.840 f
  U2969/Y (NAND3X4MTR)                                   0.041      0.881 r
  U2950/Y (INVX2MTR)                                     0.036      0.917 f
  U2900/Y (NAND3X2MTR)                                   0.053      0.970 r
  U9557/Y (INVX1MTR)                                     0.056      1.026 f
  U4302/Y (AOI22X2MTR)                                   0.070      1.096 r
  U16177/Y (NAND3BX2MTR)                                 0.086      1.182 f
  U4274/Y (AOI211X2MTR)                                  0.165      1.347 r
  U15272/Y (NOR2X1MTR)                                   0.066      1.413 f
  PIM_result_reg_501_/D (DFFRHQX4MTR)                    0.000      1.413 f
  data arrival time                                                 1.413

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  PIM_result_reg_501_/CK (DFFRHQX4MTR)                   0.000      1.515 r
  library setup time                                    -0.106      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.413
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX8MTR)
                                                         0.114      0.114 f
  U9281/Y (INVX8MTR)                                     0.051      0.165 r
  U930/Y (CLKNAND2X4MTR)                                 0.069      0.234 f
  U10139/Y (AOI2BB2X1MTR)                                0.130      0.363 f
  U11164/Y (OAI211X2MTR)                                 0.064      0.427 r
  U10041/Y (NAND2X2MTR)                                  0.072      0.499 f
  U1426/Y (NAND3X4MTR)                                   0.062      0.561 r
  U3331/Y (INVX1MTR)                                     0.054      0.615 f
  U2006/Y (CLKNAND2X4MTR)                                0.050      0.665 r
  U7722/Y (NAND2X2MTR)                                   0.051      0.715 f
  U7688/Y (INVX2MTR)                                     0.053      0.768 r
  U6448/Y (NAND2X2MTR)                                   0.071      0.839 f
  U1500/Y (INVX4MTR)                                     0.050      0.889 r
  U395/Y (NAND2X2MTR)                                    0.052      0.941 f
  U5386/Y (NOR2X1MTR)                                    0.062      1.003 r
  U1503/Y (AOI21X2MTR)                                   0.055      1.057 f
  U2734/Y (NAND2X2MTR)                                   0.059      1.116 r
  U1548/Y (NAND3X6MTR)                                   0.093      1.209 f
  U11493/Y (NAND2X2MTR)                                  0.053      1.262 r
  U11473/Y (OAI2BB1X2MTR)                                0.064      1.326 f
  U5326/Y (OAI22X1MTR)                                   0.063      1.390 r
  U0_BANK_TOP/vACC_2_reg_3__17_/D (DFFRHQX2MTR)          0.000      1.390 r
  data arrival time                                                 1.390

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_3__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.129      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.390
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.004


  Startpoint: U0_BANK_TOP/is_SUB_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_SUB_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_SUB_reg/Q (DFFRHQX8MTR)                 0.116      0.116 f
  U1090/Y (INVX16MTR)                                    0.037      0.153 r
  U1089/Y (CLKNAND2X16MTR)                               0.056      0.210 f
  U11246/Y (CLKNAND2X12MTR)                              0.050      0.259 r
  U798/Y (INVX6MTR)                                      0.039      0.298 f
  U16042/Y (INVX4MTR)                                    0.051      0.350 r
  U16565/Y (OAI2BB1X2MTR)                                0.054      0.404 f
  U3437/Y (NOR2X1MTR)                                    0.103      0.507 r
  U3296/Y (OAI21X4MTR)                                   0.085      0.592 f
  U3952/Y (AOI21X4MTR)                                   0.098      0.690 r
  U10750/Y (OAI21X2MTR)                                  0.066      0.756 f
  U10710/Y (INVX2MTR)                                    0.040      0.795 r
  U10675/Y (XNOR2X1MTR)                                  0.065      0.860 r
  U9684/Y (NAND2X2MTR)                                   0.086      0.946 f
  U8138/Y (XNOR2X2MTR)                                   0.097      1.043 f
  U7640/Y (INVX2MTR)                                     0.044      1.087 r
  U15910/Y (MXI2X2MTR)                                   0.056      1.143 f
  U11744/Y (NAND2BX2MTR)                                 0.107      1.250 f
  U13199/Y (NAND3BX4MTR)                                 0.096      1.346 f
  U11597/Y (NAND2X2MTR)                                  0.045      1.391 r
  U10322/Y (INVX2MTR)                                    0.029      1.420 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.420 f
  data arrival time                                                 1.420

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.515 r
  library setup time                                    -0.098      1.417
  data required time                                                1.417
  --------------------------------------------------------------------------
  data required time                                                1.417
  data arrival time                                                -1.420
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U2192/Y (CLKNAND2X4MTR)                                0.051      1.023 r
  U1569/Y (CLKNAND2X4MTR)                                0.053      1.076 f
  U2743/Y (CLKNAND2X8MTR)                                0.055      1.131 r
  U7598/Y (NAND2X6MTR)                                   0.055      1.186 f
  U9374/Y (INVX3MTR)                                     0.042      1.228 r
  U8623/Y (CLKNAND2X4MTR)                                0.040      1.268 f
  U7578/Y (OAI2BB1X2MTR)                                 0.057      1.325 r
  U2640/Y (OAI22X1MTR)                                   0.069      1.394 f
  U0_BANK_TOP/vACC_2_reg_2__17_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_2_reg_2__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.003


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.157      0.157 r
  U1298/Y (NAND3X8MTR)                                   0.105      0.262 f
  U936/Y (INVX5MTR)                                      0.063      0.324 r
  U910/Y (INVX4MTR)                                      0.039      0.364 f
  U7144/Y (INVX4MTR)                                     0.046      0.410 r
  U12941/Y (NAND2X1MTR)                                  0.055      0.464 f
  U8375/Y (OAI2B1X2MTR)                                  0.123      0.587 f
  U1360/Y (CLKNAND2X4MTR)                                0.065      0.652 r
  U7741/Y (NAND2X2MTR)                                   0.058      0.710 f
  U4474/Y (OAI21X2MTR)                                   0.096      0.806 r
  U2962/Y (NAND2X2MTR)                                   0.064      0.870 f
  U9597/Y (CLKNAND2X4MTR)                                0.048      0.918 r
  U9553/Y (CLKNAND2X4MTR)                                0.054      0.972 f
  U2192/Y (CLKNAND2X4MTR)                                0.051      1.023 r
  U1569/Y (CLKNAND2X4MTR)                                0.053      1.076 f
  U2743/Y (CLKNAND2X8MTR)                                0.055      1.131 r
  U7598/Y (NAND2X6MTR)                                   0.055      1.186 f
  U9374/Y (INVX3MTR)                                     0.042      1.228 r
  U8623/Y (CLKNAND2X4MTR)                                0.040      1.268 f
  U7578/Y (OAI2BB1X2MTR)                                 0.057      1.325 r
  U2642/Y (OAI22X1MTR)                                   0.069      1.394 f
  U0_BANK_TOP/vACC_0_reg_2__17_/D (DFFRHQX2MTR)          0.000      1.394 f
  data arrival time                                                 1.394

  clock clk_ext (rise edge)                              1.515      1.515
  clock network delay (ideal)                            0.000      1.515
  U0_BANK_TOP/vACC_0_reg_2__17_/CK (DFFRHQX2MTR)         0.000      1.515 r
  library setup time                                    -0.124      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.394
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.003


1
