Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov  4 11:31:29 2015
| Host         : ws8.labo3 running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing -file ./report/mul_timing_synth.rpt
| Design       : mul
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 b_read_reg_46_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mul_AXILiteS_s_axi_U/int_ap_return_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 2.952ns (55.709%)  route 2.347ns (44.291%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 9.503 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           1.677     1.677    ap_clk
                         FDRE                                         r  b_read_reg_46_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     2.173 r  b_read_reg_46_reg[1]/Q
                         net (fo=21, unplaced)        0.802     2.975    mul_AXILiteS_s_axi_U/b_read_reg_46_reg[3][1]
                         LUT4 (Prop_lut4_I1_O)        0.295     3.270 r  mul_AXILiteS_s_axi_U/int_ap_return[2]_i_3/O
                         net (fo=1, unplaced)         0.475     3.745    mul_AXILiteS_s_axi_U/int_ap_return[2]_i_3_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.143 r  mul_AXILiteS_s_axi_U/int_ap_return_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.143    mul_AXILiteS_s_axi_U_n_2
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.399 r  int_ap_return_reg[10]_i_11/O[2]
                         net (fo=2, unplaced)         0.463     4.862    mul_AXILiteS_s_axi_U/a_read_reg_51_reg[2][2]
                         LUT3 (Prop_lut3_I2_O)        0.294     5.156 r  mul_AXILiteS_s_axi_U/int_ap_return[10]_i_5/O
                         net (fo=2, unplaced)         0.607     5.763    mul_AXILiteS_s_axi_U/int_ap_return[10]_i_5_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     6.095 r  mul_AXILiteS_s_axi_U/int_ap_return[10]_i_9/O
                         net (fo=1, unplaced)         0.000     6.095    mul_AXILiteS_s_axi_U/int_ap_return[10]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.627 r  mul_AXILiteS_s_axi_U/int_ap_return_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.627    mul_AXILiteS_s_axi_U/int_ap_return_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.741 r  mul_AXILiteS_s_axi_U/int_ap_return_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.741    mul_AXILiteS_s_axi_U/int_ap_return_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.976 r  mul_AXILiteS_s_axi_U/int_ap_return_reg[15]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     6.976    mul_AXILiteS_s_axi_U/ap_return[15]
                         FDRE                                         r  mul_AXILiteS_s_axi_U/int_ap_return_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           1.503     9.503    mul_AXILiteS_s_axi_U/ap_clk
                         FDRE                                         r  mul_AXILiteS_s_axi_U/int_ap_return_reg[15]/C
                         clock pessimism              0.000     9.503    
                         clock uncertainty           -0.035     9.468    
                         FDRE (Setup_fdre_C_D)        0.095     9.563    mul_AXILiteS_s_axi_U/int_ap_return_reg[15]
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  2.587    




