Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lvds_master_behav xil_defaultlib.tb_lvds_master xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'msglen' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.srcs/sim_1/new/tb_lvds_master.sv:34]
WARNING: [VRFC 10-3091] actual bit length 48 differs from formal bit length 16 for port 'tdata' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.srcs/sources_1/new/lvds_master.v:60]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.srcs/sources_1/new/lvds_master.v:51]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.srcs/sources_1/new/lvds_master.v" Line 23. Module lvds_master(MSGLEN=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.srcs/sources_1/imports/new/clock_out.v" Line 23. Module l_clock_out has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/OBUFDS.v" Line 29. Module OBUFDS(IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.srcs/sources_1/new/lvds_master.v" Line 23. Module lvds_master(MSGLEN=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.srcs/sources_1/imports/new/clock_out.v" Line 23. Module l_clock_out has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/OBUFDS.v" Line 29. Module OBUFDS(IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/IBUFDS.v" Line 32. Module IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_to_AXIS/LVDS_to_AXIS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.states
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS_25")
Compiling module xil_defaultlib.l_clock_out
Compiling module unisims_ver.IBUFDS(DIFF_TERM="TRUE",IOSTANDA...
Compiling module xil_defaultlib.lvds_receiver(MSGLEN=16)
Compiling module xil_defaultlib.lvds_master(MSGLEN=16)
Compiling module xil_defaultlib.tb_lvds_master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lvds_master_behav
