Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Mon Oct 31 21:19:49 2016
| Host              : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -rpx zed_wrapper_timing_summary_routed.rpx
| Design            : zed_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.213        0.000                      0                31197        0.051        0.000                      0                31197        2.250        0.000                       0                 15428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          0.213        0.000                      0                30493        0.051        0.000                      0                30493        2.250        0.000                       0                 15428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               1.123        0.000                      0                  704        0.334        0.000                      0                  704  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.764ns (29.606%)  route 4.194ns (70.394%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.657 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X46Y44                                                      r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/Q
                         net (fo=2, routed)           0.997     4.477    zed_i/correlation_accel_v1_0/inst/tmp_reg_1606[0]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.601 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.601    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_36
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.133 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.133    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_20
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.247    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_11
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.361    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_2
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.475 f  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=4, routed)           0.912     6.387    zed_i/correlation_accel_v1_0/inst/tmp_4_fu_1329_p2
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0/O
                         net (fo=9, routed)           1.211     7.722    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_done
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.846 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/mem_reg_0_15_0_5_i_1__3/O
                         net (fo=48, routed)          1.075     8.920    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WE
    SLICE_X42Y92         RAMD32                                       r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.478     9.657    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WCLK
    SLICE_X42Y92                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.115     9.772    
                         clock uncertainty           -0.111     9.661    
    SLICE_X42Y92         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.133    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.764ns (29.606%)  route 4.194ns (70.394%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.657 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X46Y44                                                      r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/Q
                         net (fo=2, routed)           0.997     4.477    zed_i/correlation_accel_v1_0/inst/tmp_reg_1606[0]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.601 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.601    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_36
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.133 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.133    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_20
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.247    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_11
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.361    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_2
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.475 f  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=4, routed)           0.912     6.387    zed_i/correlation_accel_v1_0/inst/tmp_4_fu_1329_p2
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0/O
                         net (fo=9, routed)           1.211     7.722    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_done
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.846 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/mem_reg_0_15_0_5_i_1__3/O
                         net (fo=48, routed)          1.075     8.920    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WE
    SLICE_X42Y92         RAMD32                                       r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.478     9.657    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WCLK
    SLICE_X42Y92                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.115     9.772    
                         clock uncertainty           -0.111     9.661    
    SLICE_X42Y92         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.133    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.764ns (29.606%)  route 4.194ns (70.394%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.657 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X46Y44                                                      r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/Q
                         net (fo=2, routed)           0.997     4.477    zed_i/correlation_accel_v1_0/inst/tmp_reg_1606[0]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.601 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.601    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_36
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.133 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.133    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_20
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.247    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_11
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.361    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_2
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.475 f  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=4, routed)           0.912     6.387    zed_i/correlation_accel_v1_0/inst/tmp_4_fu_1329_p2
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0/O
                         net (fo=9, routed)           1.211     7.722    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_done
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.846 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/mem_reg_0_15_0_5_i_1__3/O
                         net (fo=48, routed)          1.075     8.920    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WE
    SLICE_X42Y92         RAMD32                                       r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.478     9.657    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WCLK
    SLICE_X42Y92                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.115     9.772    
                         clock uncertainty           -0.111     9.661    
    SLICE_X42Y92         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.133    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.764ns (29.606%)  route 4.194ns (70.394%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.657 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X46Y44                                                      r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/Q
                         net (fo=2, routed)           0.997     4.477    zed_i/correlation_accel_v1_0/inst/tmp_reg_1606[0]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.601 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.601    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_36
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.133 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.133    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_20
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.247    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_11
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.361    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_2
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.475 f  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=4, routed)           0.912     6.387    zed_i/correlation_accel_v1_0/inst/tmp_4_fu_1329_p2
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0/O
                         net (fo=9, routed)           1.211     7.722    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_done
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.846 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/mem_reg_0_15_0_5_i_1__3/O
                         net (fo=48, routed)          1.075     8.920    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WE
    SLICE_X42Y92         RAMD32                                       r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.478     9.657    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WCLK
    SLICE_X42Y92                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.115     9.772    
                         clock uncertainty           -0.111     9.661    
    SLICE_X42Y92         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.133    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.764ns (29.606%)  route 4.194ns (70.394%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.657 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X46Y44                                                      r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/Q
                         net (fo=2, routed)           0.997     4.477    zed_i/correlation_accel_v1_0/inst/tmp_reg_1606[0]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.601 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.601    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_36
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.133 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.133    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_20
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.247    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_11
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.361    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_2
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.475 f  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=4, routed)           0.912     6.387    zed_i/correlation_accel_v1_0/inst/tmp_4_fu_1329_p2
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0/O
                         net (fo=9, routed)           1.211     7.722    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_done
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.846 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/mem_reg_0_15_0_5_i_1__3/O
                         net (fo=48, routed)          1.075     8.920    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WE
    SLICE_X42Y92         RAMD32                                       r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.478     9.657    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WCLK
    SLICE_X42Y92                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.115     9.772    
                         clock uncertainty           -0.111     9.661    
    SLICE_X42Y92         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.133    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.764ns (29.606%)  route 4.194ns (70.394%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.657 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X46Y44                                                      r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/Q
                         net (fo=2, routed)           0.997     4.477    zed_i/correlation_accel_v1_0/inst/tmp_reg_1606[0]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.601 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.601    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_36
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.133 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.133    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_20
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.247    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_11
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.361    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_2
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.475 f  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=4, routed)           0.912     6.387    zed_i/correlation_accel_v1_0/inst/tmp_4_fu_1329_p2
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0/O
                         net (fo=9, routed)           1.211     7.722    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_done
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.846 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/mem_reg_0_15_0_5_i_1__3/O
                         net (fo=48, routed)          1.075     8.920    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WE
    SLICE_X42Y92         RAMD32                                       r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.478     9.657    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WCLK
    SLICE_X42Y92                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.115     9.772    
                         clock uncertainty           -0.111     9.661    
    SLICE_X42Y92         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528     9.133    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.764ns (29.606%)  route 4.194ns (70.394%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.657 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X46Y44                                                      r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/Q
                         net (fo=2, routed)           0.997     4.477    zed_i/correlation_accel_v1_0/inst/tmp_reg_1606[0]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.601 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.601    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_36
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.133 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.133    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_20
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.247    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_11
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.361    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_2
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.475 f  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=4, routed)           0.912     6.387    zed_i/correlation_accel_v1_0/inst/tmp_4_fu_1329_p2
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0/O
                         net (fo=9, routed)           1.211     7.722    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_done
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.846 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/mem_reg_0_15_0_5_i_1__3/O
                         net (fo=48, routed)          1.075     8.920    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WE
    SLICE_X42Y92         RAMS32                                       r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.478     9.657    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WCLK
    SLICE_X42Y92                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMD/CLK
                         clock pessimism              0.115     9.772    
                         clock uncertainty           -0.111     9.661    
    SLICE_X42Y92         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528     9.133    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.764ns (29.606%)  route 4.194ns (70.394%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.657 - 7.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.668     2.962    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X46Y44                                                      r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  zed_i/correlation_accel_v1_0/inst/tmp_reg_1606_reg[0]/Q
                         net (fo=2, routed)           0.997     4.477    zed_i/correlation_accel_v1_0/inst/tmp_reg_1606[0]
    SLICE_X47Y45         LUT4 (Prop_lut4_I0_O)        0.124     4.601 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_36/O
                         net (fo=1, routed)           0.000     4.601    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_36
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.133 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.133    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_20
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.247 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.247    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_11
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.361 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.361    zed_i/correlation_accel_v1_0/inst/n_4_ap_ready_INST_0_i_2
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.475 f  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=4, routed)           0.912     6.387    zed_i/correlation_accel_v1_0/inst/tmp_4_fu_1329_p2
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.511 r  zed_i/correlation_accel_v1_0/inst/ap_ready_INST_0/O
                         net (fo=9, routed)           1.211     7.722    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/ap_done
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.846 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/mem_reg_0_15_0_5_i_1__3/O
                         net (fo=48, routed)          1.075     8.920    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WE
    SLICE_X42Y92         RAMS32                                       r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.478     9.657    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/WCLK
    SLICE_X42Y92                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism              0.115     9.772    
                         clock uncertainty           -0.111     9.661    
    SLICE_X42Y92         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528     9.133    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/ACTIVE_GEN2.XD_OUTPUT_SCALARS_I/OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I/mem_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[66]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 0.518ns (8.377%)  route 5.665ns (91.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 9.834 - 7.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.640     2.934    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y81                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=883, routed)         5.665     9.117    zed_i/correlation_accel_v1_0/inst/ap_rst_n_inv
    SLICE_X5Y11          FDRE                                         r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[66]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.655     9.834    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X5Y11                                                       r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[66]/C
                         clock pessimism              0.115     9.949    
                         clock uncertainty           -0.111     9.839    
    SLICE_X5Y11          FDRE (Setup_fdre_C_R)       -0.429     9.410    zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[66]
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[118]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 0.518ns (8.648%)  route 5.472ns (91.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 9.741 - 7.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.640     2.934    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y81                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=883, routed)         5.472     8.924    zed_i/correlation_accel_v1_0/inst/ap_rst_n_inv
    SLICE_X26Y31         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[118]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.562     9.741    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X26Y31                                                      r  zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[118]/C
                         clock pessimism              0.115     9.856    
                         clock uncertainty           -0.111     9.746    
    SLICE_X26Y31         FDRE (Setup_fdre_C_R)       -0.524     9.222    zed_i/correlation_accel_v1_0/inst/ap_CS_fsm_reg[118]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  0.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v1_0/inst/column_index_reg_1881_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_877_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.990%)  route 0.218ns (54.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.563     0.898    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X45Y49                                                      r  zed_i/correlation_accel_v1_0/inst/column_index_reg_1881_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zed_i/correlation_accel_v1_0/inst/column_index_reg_1881_reg[25]/Q
                         net (fo=1, routed)           0.218     1.258    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_gmem32_m_axi_U/bus_write/fifo_resp/Q[25]
    SLICE_X47Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.303 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_gmem32_m_axi_U/bus_write/fifo_resp/column_index_0_in_reg_877[25]_i_1/O
                         net (fo=1, routed)           0.000     1.303    zed_i/correlation_accel_v1_0/inst/n_98_correlation_accel_v1_gmem32_m_axi_U
    SLICE_X47Y51         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_877_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.825     1.191    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X47Y51                                                      r  zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_877_reg[25]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.091     1.252    zed_i/correlation_accel_v1_0/inst/column_index_0_in_reg_877_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.252ns (56.695%)  route 0.192ns (43.305%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.562     0.897    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y0                                                       r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y0          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.192     1.231    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[3]
    SLICE_X50Y2          LUT3 (Prop_lut3_I2_O)        0.045     1.276 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     1.276    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/a_ip_0[4]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.342 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.342    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[5]
    SLICE_X50Y2          FDRE                                         r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.826     1.192    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y2                                                       r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y2          FDRE (Hold_fdre_C_D)         0.134     1.291    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.252ns (56.695%)  route 0.192ns (43.305%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.562     0.897    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y1                                                       r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.192     1.231    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[7]
    SLICE_X50Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.276 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     1.276    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/a_ip_0[8]
    SLICE_X50Y3          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.342 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.342    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[9]
    SLICE_X50Y3          FDRE                                         r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.825     1.191    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y3                                                       r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y3          FDRE (Hold_fdre_C_D)         0.134     1.290    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.988%)  route 0.240ns (63.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.551     0.887    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/aclk
    SLICE_X48Y27                                                      r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=2, routed)           0.240     1.268    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[18]
    SLICE_X52Y25         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.809     1.175    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/aclk
    SLICE_X52Y25                                                      r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.075     1.215    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/tmp_61_cast_reg_1563_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.364%)  route 0.214ns (56.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.556     0.892    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X46Y55                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.164     1.056 r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/dout_reg[17]/Q
                         net (fo=1, routed)           0.214     1.270    zed_i/correlation_accel_v1_0/inst/out_correlation[15]
    SLICE_X52Y54         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/tmp_61_cast_reg_1563_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.820     1.186    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X52Y54                                                      r  zed_i/correlation_accel_v1_0/inst/tmp_61_cast_reg_1563_reg[15]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.066     1.217    zed_i/correlation_accel_v1_0/inst/tmp_61_cast_reg_1563_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.256ns (57.342%)  route 0.190ns (42.659%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.561     0.896    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y3                                                       r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=2, routed)           0.190     1.228    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[14]
    SLICE_X50Y5          LUT3 (Prop_lut3_I2_O)        0.045     1.273 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     1.273    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/a_ip_0[15]
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.343 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.343    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[16]
    SLICE_X50Y5          FDRE                                         r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.825     1.191    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y5                                                       r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.134     1.290    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U13/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/s00_regslice/inst/aw_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.523%)  route 0.269ns (64.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.559     0.895    zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/s00_regslice/inst/aw_pipe/aclk
    SLICE_X34Y97                                                      r  zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/s00_regslice/inst/aw_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/s00_regslice/inst/aw_pipe/m_payload_i_reg[8]/Q
                         net (fo=2, routed)           0.269     1.311    zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awaddr[8]
    SLICE_X39Y103        FDRE                                         r  zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.910     1.276    zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X39Y103                                                     r  zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X39Y103        FDRE (Hold_fdre_C_D)         0.017     1.258    zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.277%)  route 0.225ns (54.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.557     0.892    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X52Y8                                                       r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.141     1.033 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.225     1.258    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_5_out[0]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.045     1.303 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op[0]_i_1/O
                         net (fo=1, routed)           0.000     1.303    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/n_4_RESULT_REG.NORMAL.mant_op[0]_i_1
    SLICE_X47Y10         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.827     1.193    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X47Y10                                                      r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.092     1.250    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fdiv_32ns_32ns_32_30_U10/correlation_accel_v1_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v1_0/inst/row_index_reg_831_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/row_index_cast_reg_1843_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.016%)  route 0.192ns (59.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.561     0.896    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X48Y46                                                      r  zed_i/correlation_accel_v1_0/inst/row_index_reg_831_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  zed_i/correlation_accel_v1_0/inst/row_index_reg_831_reg[18]/Q
                         net (fo=4, routed)           0.192     1.216    zed_i/correlation_accel_v1_0/inst/row_index_reg_831[18]
    SLICE_X50Y46         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/row_index_cast_reg_1843_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.825     1.191    zed_i/correlation_accel_v1_0/inst/ap_clk
    SLICE_X50Y46                                                      r  zed_i/correlation_accel_v1_0/inst/row_index_cast_reg_1843_reg[18]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.007     1.163    zed_i/correlation_accel_v1_0/inst/row_index_cast_reg_1843_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.799%)  route 0.194ns (60.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.549     0.885    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/aclk
    SLICE_X49Y26                                                      r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.194     1.206    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/n_4_SQRT_OP.SPD.OP/MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]
    SLICE_X50Y27         FDRE                                         r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.812     1.178    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/aclk
    SLICE_X50Y27                                                      r  zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.009     1.152    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fsqrt_32ns_32ns_32_28_U12/correlation_accel_v1_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 3.5 }
Period:             7.000
Sources:            { zed_i/ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                          
Min Period        n/a     DSP48E1/CLK         n/a            4.275     7.000   2.725  DSP48_X2Y11   zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fmul_32ns_32ns_32_5_max_dsp_U5/correlation_accel_v1_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                                      
Min Period        n/a     DSP48E1/CLK         n/a            4.275     7.000   2.725  DSP48_X2Y2    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fmul_32ns_32ns_32_5_max_dsp_U6/correlation_accel_v1_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                                      
Min Period        n/a     DSP48E1/CLK         n/a            4.275     7.000   2.725  DSP48_X2Y6    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fmul_32ns_32ns_32_5_max_dsp_U7/correlation_accel_v1_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                                      
Min Period        n/a     DSP48E1/CLK         n/a            4.275     7.000   2.725  DSP48_X1Y3    zed_i/correlation_accel_v1_0/inst/correlation_accel_v1_fmul_32ns_32ns_32_5_max_dsp_U8/correlation_accel_v1_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK                                                                                                      
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     7.000   4.056  RAMB36_X0Y3   zed_i/correlation_accel_v1_0/inst/acc_returnA_U/correlation_accel_v1_acc_returnA_ram_U/ram_reg/CLKBWRCLK                                                                                                                                                                                                     
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     7.000   4.056  RAMB36_X1Y2   zed_i/correlation_accel_v1_0/inst/acc_weight_returnB_U/correlation_accel_v1_acc_returnA_ram_U/ram_reg/CLKBWRCLK                                                                                                                                                                                              
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     7.000   4.056  RAMB36_X1Y0   zed_i/correlation_accel_v1_0/inst/acc_weight_returnSquareA_U/correlation_accel_v1_acc_returnA_ram_U/ram_reg/CLKBWRCLK                                                                                                                                                                                        
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     7.000   4.424  RAMB18_X1Y18  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK                                                                                                            
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     7.000   4.424  RAMB18_X1Y18  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK                                                                                                            
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     7.000   4.424  RAMB18_X1Y19  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK                                                                                                            
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y58  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y58  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK  
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y58  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMB/CLK     
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y58  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMB_D1/CLK  
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y58  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMC/CLK     
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y58  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMC_D1/CLK  
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y58  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMD/CLK     
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y58  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMD_D1/CLK  
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y56  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X32Y56  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMA_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X46Y68  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X46Y68  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                        
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X46Y68  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X46Y68  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                        
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X46Y68  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                           
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X46Y68  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                        
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X46Y68  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                           
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     3.500   2.250  SLICE_X46Y68  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                        
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X20Y48  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK        
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     3.500   2.250  SLICE_X20Y48  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK     



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 0.642ns (12.138%)  route 4.647ns (87.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 9.641 - 7.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.694     2.988    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X26Y58                                                      r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.542     5.048    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.124     5.172 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=281, routed)         3.105     8.277    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X43Y74         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.462     9.641    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y74                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.229     9.870    
                         clock uncertainty           -0.111     9.759    
    SLICE_X43Y74         FDPE (Recov_fdpe_C_PRE)     -0.359     9.400    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.400    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 0.642ns (12.227%)  route 4.609ns (87.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 9.645 - 7.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.694     2.988    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X26Y58                                                      r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.542     5.048    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.124     5.172 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=281, routed)         3.066     8.239    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X47Y71         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.466     9.645    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y71                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.229     9.874    
                         clock uncertainty           -0.111     9.763    
    SLICE_X47Y71         FDPE (Recov_fdpe_C_PRE)     -0.359     9.404    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.642ns (12.665%)  route 4.427ns (87.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 9.651 - 7.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.694     2.988    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X26Y58                                                      r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.542     5.048    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.124     5.172 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=281, routed)         2.885     8.057    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X37Y66         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.472     9.651    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y66                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.229     9.880    
                         clock uncertainty           -0.111     9.769    
    SLICE_X37Y66         FDPE (Recov_fdpe_C_PRE)     -0.359     9.410    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 0.642ns (13.106%)  route 4.256ns (86.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 9.652 - 7.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.694     2.988    zed_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X26Y58                                                      r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  zed_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=32, routed)          1.542     5.048    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X4Y48          LUT1 (Prop_lut1_I0_O)        0.124     5.172 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=281, routed)         2.714     7.886    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X35Y66         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.473     9.652    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y66                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.229     9.881    
                         clock uncertainty           -0.111     9.770    
    SLICE_X35Y66         FDPE (Recov_fdpe_C_PRE)     -0.359     9.411    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.670ns (14.876%)  route 3.834ns (85.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 9.656 - 7.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.640     2.934    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y81                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     3.452 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=883, routed)         1.904     5.356    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.508 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__2/O
                         net (fo=82, routed)          1.930     7.438    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/I5[0]
    SLICE_X48Y55         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.477     9.656    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/s_axi_aclk
    SLICE_X48Y55                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[0]/C
                         clock pessimism              0.229     9.885    
                         clock uncertainty           -0.111     9.774    
    SLICE_X48Y55         FDCE (Recov_fdce_C_CLR)     -0.613     9.161    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.670ns (14.876%)  route 3.834ns (85.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 9.656 - 7.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.640     2.934    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y81                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     3.452 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=883, routed)         1.904     5.356    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.508 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__2/O
                         net (fo=82, routed)          1.930     7.438    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/I5[0]
    SLICE_X48Y55         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.477     9.656    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/s_axi_aclk
    SLICE_X48Y55                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[2]/C
                         clock pessimism              0.229     9.885    
                         clock uncertainty           -0.111     9.774    
    SLICE_X48Y55         FDCE (Recov_fdce_C_CLR)     -0.613     9.161    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.670ns (14.876%)  route 3.834ns (85.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 9.656 - 7.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.640     2.934    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y81                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     3.452 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=883, routed)         1.904     5.356    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.508 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__2/O
                         net (fo=82, routed)          1.930     7.438    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/I5[0]
    SLICE_X48Y55         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.477     9.656    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/s_axi_aclk
    SLICE_X48Y55                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[3]/C
                         clock pessimism              0.229     9.885    
                         clock uncertainty           -0.111     9.774    
    SLICE_X48Y55         FDCE (Recov_fdce_C_CLR)     -0.613     9.161    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[3].ACTIVE_GEN.FIFO_I/wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.642ns (13.557%)  route 4.094ns (86.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 9.658 - 7.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.640     2.934    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y81                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     3.452 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=883, routed)         1.904     5.356    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     5.480 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__1/O
                         net (fo=82, routed)          2.189     7.670    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/I3[0]
    SLICE_X38Y53         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.479     9.658    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X38Y53                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[18]/C
                         clock pessimism              0.229     9.887    
                         clock uncertainty           -0.111     9.776    
    SLICE_X38Y53         FDCE (Recov_fdce_C_CLR)     -0.361     9.415    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[18]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.642ns (13.557%)  route 4.094ns (86.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 9.658 - 7.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.640     2.934    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y81                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     3.452 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=883, routed)         1.904     5.356    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     5.480 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__1/O
                         net (fo=82, routed)          2.189     7.670    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/I3[0]
    SLICE_X38Y53         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.479     9.658    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X38Y53                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[20]/C
                         clock pessimism              0.229     9.887    
                         clock uncertainty           -0.111     9.776    
    SLICE_X38Y53         FDCE (Recov_fdce_C_CLR)     -0.361     9.415    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[20]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.642ns (13.557%)  route 4.094ns (86.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 9.658 - 7.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.640     2.934    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X42Y81                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.518     3.452 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=883, routed)         1.904     5.356    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/ap_rst_i
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.124     5.480 f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/dout[31]_i_2__1/O
                         net (fo=82, routed)          2.189     7.670    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/I3[0]
    SLICE_X38Y53         FDCE                                         f  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       1.479     9.658    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X38Y53                                                      r  zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[22]/C
                         clock pessimism              0.229     9.887    
                         clock uncertainty           -0.111     9.776    
    SLICE_X38Y53         FDCE (Recov_fdce_C_CLR)     -0.361     9.415    zed_i/correlation_accel_v1_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[2].ACTIVE_GEN.FIFO_I/dout_reg[22]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.624     0.959    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.117     1.217    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X1Y42          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.894     1.260    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X1Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.624     0.959    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.117     1.217    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X1Y42          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.894     1.260    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X1Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.624     0.959    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.117     1.217    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X1Y42          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.894     1.260    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X1Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.624     0.959    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.117     1.217    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X1Y42          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.894     1.260    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X1Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.624     0.959    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.117     1.217    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X1Y42          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.894     1.260    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X1Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.719%)  route 0.117ns (45.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.624     0.959    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.141     1.100 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.117     1.217    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X1Y42          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.894     1.260    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y42                                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.285     0.975    
    SLICE_X1Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.883    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm2.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.569     0.905    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X27Y63                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.174    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X27Y62         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm2.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.839     1.205    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X27Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm2.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X27Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm2.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.569     0.905    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X27Y63                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.174    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X27Y62         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.839     1.205    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X27Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.284     0.921    
    SLICE_X27Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     0.826    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gprege2.empty_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.569     0.905    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X27Y63                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.174    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X27Y62         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gprege2.empty_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.839     1.205    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X27Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gprege2.empty_d1_reg/C
                         clock pessimism             -0.284     0.921    
    SLICE_X27Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     0.826    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gprege2.empty_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.569     0.905    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X27Y63                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDPE (Prop_fdpe_C_Q)         0.141     1.046 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.174    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X27Y62         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=15442, routed)       0.839     1.205    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X27Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.284     0.921    
    SLICE_X27Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     0.826    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.349    





