// Seed: 1157666789
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    output supply0 id_3,
    input tri id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri0 void id_7
);
  wire id_9;
  always_comb @(posedge id_4 or id_1);
  assign id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    output tri1 id_5,
    output tri id_6,
    input wire id_7,
    input tri id_8,
    output wor id_9,
    output wand id_10,
    input wor id_11,
    output supply0 id_12,
    input supply0 id_13,
    output supply1 id_14,
    input supply0 id_15,
    input wor id_16,
    input wor id_17,
    input wand id_18,
    input wor id_19,
    input tri id_20,
    input supply0 id_21,
    input tri id_22
);
  wire id_24, id_25, id_26;
  module_0(
      id_2, id_2, id_5, id_9, id_8, id_14, id_20, id_8
  );
endmodule
