// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ActiveGenerationTable(
  input         clock,
  input         reset,
  input         io_agt_en,
  input         io_s0_lookup_valid,
  input  [10:0] io_s0_lookup_bits_region_tag,
  input  [10:0] io_s0_lookup_bits_region_p1_tag,
  input  [10:0] io_s0_lookup_bits_region_m1_tag,
  input  [3:0]  io_s0_lookup_bits_region_offset,
  input  [4:0]  io_s0_lookup_bits_pht_index,
  input  [12:0] io_s0_lookup_bits_pht_tag,
  input         io_s0_lookup_bits_allow_cross_region_p1,
  input         io_s0_lookup_bits_allow_cross_region_m1,
  input  [30:0] io_s0_lookup_bits_region_paddr,
  input  [30:0] io_s0_lookup_bits_region_vaddr,
  input         io_s0_dcache_evict_valid,
  input  [40:0] io_s0_dcache_evict_bits_vaddr,
  output        io_s2_pht_lookup_valid,
  output [4:0]  io_s2_pht_lookup_bits_pht_index,
  output [12:0] io_s2_pht_lookup_bits_pht_tag,
  output [30:0] io_s2_pht_lookup_bits_region_paddr,
  output [30:0] io_s2_pht_lookup_bits_region_vaddr,
  output [3:0]  io_s2_pht_lookup_bits_region_offset,
  output        io_s2_evict_valid,
  output [4:0]  io_s2_evict_bits_pht_index,
  output [12:0] io_s2_evict_bits_pht_tag,
  output [15:0] io_s2_evict_bits_region_bits,
  output [3:0]  io_s2_evict_bits_region_offset,
  output        io_s2_evict_bits_decr_mode,
  input  [3:0]  io_act_threshold,
  input  [5:0]  io_act_stride
);

  wire [15:0] s1_replace_mask_w;
  wire        _io_s0_dcache_evict_ready_T_1;
  wire        _io_s0_dcache_evict_ready_T;
  reg  [4:0]  entries_0_pht_index;
  reg  [12:0] entries_0_pht_tag;
  reg  [15:0] entries_0_region_bits;
  reg  [10:0] entries_0_region_tag;
  reg  [3:0]  entries_0_region_offset;
  reg  [3:0]  entries_0_access_cnt;
  reg         entries_0_decr_mode;
  reg  [4:0]  entries_1_pht_index;
  reg  [12:0] entries_1_pht_tag;
  reg  [15:0] entries_1_region_bits;
  reg  [10:0] entries_1_region_tag;
  reg  [3:0]  entries_1_region_offset;
  reg  [3:0]  entries_1_access_cnt;
  reg         entries_1_decr_mode;
  reg  [4:0]  entries_2_pht_index;
  reg  [12:0] entries_2_pht_tag;
  reg  [15:0] entries_2_region_bits;
  reg  [10:0] entries_2_region_tag;
  reg  [3:0]  entries_2_region_offset;
  reg  [3:0]  entries_2_access_cnt;
  reg         entries_2_decr_mode;
  reg  [4:0]  entries_3_pht_index;
  reg  [12:0] entries_3_pht_tag;
  reg  [15:0] entries_3_region_bits;
  reg  [10:0] entries_3_region_tag;
  reg  [3:0]  entries_3_region_offset;
  reg  [3:0]  entries_3_access_cnt;
  reg         entries_3_decr_mode;
  reg  [4:0]  entries_4_pht_index;
  reg  [12:0] entries_4_pht_tag;
  reg  [15:0] entries_4_region_bits;
  reg  [10:0] entries_4_region_tag;
  reg  [3:0]  entries_4_region_offset;
  reg  [3:0]  entries_4_access_cnt;
  reg         entries_4_decr_mode;
  reg  [4:0]  entries_5_pht_index;
  reg  [12:0] entries_5_pht_tag;
  reg  [15:0] entries_5_region_bits;
  reg  [10:0] entries_5_region_tag;
  reg  [3:0]  entries_5_region_offset;
  reg  [3:0]  entries_5_access_cnt;
  reg         entries_5_decr_mode;
  reg  [4:0]  entries_6_pht_index;
  reg  [12:0] entries_6_pht_tag;
  reg  [15:0] entries_6_region_bits;
  reg  [10:0] entries_6_region_tag;
  reg  [3:0]  entries_6_region_offset;
  reg  [3:0]  entries_6_access_cnt;
  reg         entries_6_decr_mode;
  reg  [4:0]  entries_7_pht_index;
  reg  [12:0] entries_7_pht_tag;
  reg  [15:0] entries_7_region_bits;
  reg  [10:0] entries_7_region_tag;
  reg  [3:0]  entries_7_region_offset;
  reg  [3:0]  entries_7_access_cnt;
  reg         entries_7_decr_mode;
  reg  [4:0]  entries_8_pht_index;
  reg  [12:0] entries_8_pht_tag;
  reg  [15:0] entries_8_region_bits;
  reg  [10:0] entries_8_region_tag;
  reg  [3:0]  entries_8_region_offset;
  reg  [3:0]  entries_8_access_cnt;
  reg         entries_8_decr_mode;
  reg  [4:0]  entries_9_pht_index;
  reg  [12:0] entries_9_pht_tag;
  reg  [15:0] entries_9_region_bits;
  reg  [10:0] entries_9_region_tag;
  reg  [3:0]  entries_9_region_offset;
  reg  [3:0]  entries_9_access_cnt;
  reg         entries_9_decr_mode;
  reg  [4:0]  entries_10_pht_index;
  reg  [12:0] entries_10_pht_tag;
  reg  [15:0] entries_10_region_bits;
  reg  [10:0] entries_10_region_tag;
  reg  [3:0]  entries_10_region_offset;
  reg  [3:0]  entries_10_access_cnt;
  reg         entries_10_decr_mode;
  reg  [4:0]  entries_11_pht_index;
  reg  [12:0] entries_11_pht_tag;
  reg  [15:0] entries_11_region_bits;
  reg  [10:0] entries_11_region_tag;
  reg  [3:0]  entries_11_region_offset;
  reg  [3:0]  entries_11_access_cnt;
  reg         entries_11_decr_mode;
  reg  [4:0]  entries_12_pht_index;
  reg  [12:0] entries_12_pht_tag;
  reg  [15:0] entries_12_region_bits;
  reg  [10:0] entries_12_region_tag;
  reg  [3:0]  entries_12_region_offset;
  reg  [3:0]  entries_12_access_cnt;
  reg         entries_12_decr_mode;
  reg  [4:0]  entries_13_pht_index;
  reg  [12:0] entries_13_pht_tag;
  reg  [15:0] entries_13_region_bits;
  reg  [10:0] entries_13_region_tag;
  reg  [3:0]  entries_13_region_offset;
  reg  [3:0]  entries_13_access_cnt;
  reg         entries_13_decr_mode;
  reg  [4:0]  entries_14_pht_index;
  reg  [12:0] entries_14_pht_tag;
  reg  [15:0] entries_14_region_bits;
  reg  [10:0] entries_14_region_tag;
  reg  [3:0]  entries_14_region_offset;
  reg  [3:0]  entries_14_access_cnt;
  reg         entries_14_decr_mode;
  reg  [4:0]  entries_15_pht_index;
  reg  [12:0] entries_15_pht_tag;
  reg  [15:0] entries_15_region_bits;
  reg  [10:0] entries_15_region_tag;
  reg  [3:0]  entries_15_region_offset;
  reg  [3:0]  entries_15_access_cnt;
  reg         entries_15_decr_mode;
  reg         valids_0;
  reg         valids_1;
  reg         valids_2;
  reg         valids_3;
  reg         valids_4;
  reg         valids_5;
  reg         valids_6;
  reg         valids_7;
  reg         valids_8;
  reg         valids_9;
  reg         valids_10;
  reg         valids_11;
  reg         valids_12;
  reg         valids_13;
  reg         valids_14;
  reg         valids_15;
  reg  [14:0] state_reg;
  wire [10:0] s0_dcache_evict_tag =
    {io_s0_dcache_evict_bits_vaddr[20:16] ^ io_s0_dcache_evict_bits_vaddr[25:21]
       ^ io_s0_dcache_evict_bits_vaddr[30:26],
     io_s0_dcache_evict_bits_vaddr[15:10]};
  reg  [10:0] prev_lookup_region_tag;
  reg         prev_lookup_valid_last_REG;
  wire        region_match_vec_s0_0 =
    valids_0 & entries_0_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_1 =
    valids_1 & entries_1_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_2 =
    valids_2 & entries_2_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_3 =
    valids_3 & entries_3_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_4 =
    valids_4 & entries_4_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_5 =
    valids_5 & entries_5_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_6 =
    valids_6 & entries_6_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_7 =
    valids_7 & entries_7_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_8 =
    valids_8 & entries_8_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_9 =
    valids_9 & entries_9_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_10 =
    valids_10 & entries_10_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_11 =
    valids_11 & entries_11_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_12 =
    valids_12 & entries_12_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_13 =
    valids_13 & entries_13_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_14 =
    valids_14 & entries_14_region_tag == io_s0_lookup_bits_region_tag;
  wire        region_match_vec_s0_15 =
    valids_15 & entries_15_region_tag == io_s0_lookup_bits_region_tag;
  wire [15:0] _any_region_match_T =
    {region_match_vec_s0_0,
     region_match_vec_s0_1,
     region_match_vec_s0_2,
     region_match_vec_s0_3,
     region_match_vec_s0_4,
     region_match_vec_s0_5,
     region_match_vec_s0_6,
     region_match_vec_s0_7,
     region_match_vec_s0_8,
     region_match_vec_s0_9,
     region_match_vec_s0_10,
     region_match_vec_s0_11,
     region_match_vec_s0_12,
     region_match_vec_s0_13,
     region_match_vec_s0_14,
     region_match_vec_s0_15};
  wire        region_match_vec_dcache_evict_s0_0 =
    valids_0 & entries_0_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_1 =
    valids_1 & entries_1_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_2 =
    valids_2 & entries_2_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_3 =
    valids_3 & entries_3_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_4 =
    valids_4 & entries_4_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_5 =
    valids_5 & entries_5_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_6 =
    valids_6 & entries_6_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_7 =
    valids_7 & entries_7_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_8 =
    valids_8 & entries_8_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_9 =
    valids_9 & entries_9_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_10 =
    valids_10 & entries_10_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_11 =
    valids_11 & entries_11_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_12 =
    valids_12 & entries_12_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_13 =
    valids_13 & entries_13_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_14 =
    valids_14 & entries_14_region_tag == s0_dcache_evict_tag;
  wire        region_match_vec_dcache_evict_s0_15 =
    valids_15 & entries_15_region_tag == s0_dcache_evict_tag;
  wire        s0_do_dcache_evict =
    _io_s0_dcache_evict_ready_T & _io_s0_dcache_evict_ready_T_1 & io_s0_dcache_evict_valid
    & (|{region_match_vec_dcache_evict_s0_0,
         region_match_vec_dcache_evict_s0_1,
         region_match_vec_dcache_evict_s0_2,
         region_match_vec_dcache_evict_s0_3,
         region_match_vec_dcache_evict_s0_4,
         region_match_vec_dcache_evict_s0_5,
         region_match_vec_dcache_evict_s0_6,
         region_match_vec_dcache_evict_s0_7,
         region_match_vec_dcache_evict_s0_8,
         region_match_vec_dcache_evict_s0_9,
         region_match_vec_dcache_evict_s0_10,
         region_match_vec_dcache_evict_s0_11,
         region_match_vec_dcache_evict_s0_12,
         region_match_vec_dcache_evict_s0_13,
         region_match_vec_dcache_evict_s0_14,
         region_match_vec_dcache_evict_s0_15});
  assign _io_s0_dcache_evict_ready_T = ~io_s0_lookup_valid;
  assign _io_s0_dcache_evict_ready_T_1 =
    ({region_match_vec_dcache_evict_s0_15,
      region_match_vec_dcache_evict_s0_14,
      region_match_vec_dcache_evict_s0_13,
      region_match_vec_dcache_evict_s0_12,
      region_match_vec_dcache_evict_s0_11,
      region_match_vec_dcache_evict_s0_10,
      region_match_vec_dcache_evict_s0_9,
      region_match_vec_dcache_evict_s0_8,
      region_match_vec_dcache_evict_s0_7,
      region_match_vec_dcache_evict_s0_6,
      region_match_vec_dcache_evict_s0_5,
      region_match_vec_dcache_evict_s0_4,
      region_match_vec_dcache_evict_s0_3,
      region_match_vec_dcache_evict_s0_2,
      region_match_vec_dcache_evict_s0_1,
      region_match_vec_dcache_evict_s0_0} & s1_replace_mask_w) == 16'h0;
  wire [2:0]  _s0_replace_way_T_20 =
    state_reg[14]
      ? {state_reg[13],
         state_reg[13]
           ? {state_reg[12], state_reg[12] ? state_reg[11] : state_reg[10]}
           : {state_reg[9], state_reg[9] ? state_reg[8] : state_reg[7]}}
      : {state_reg[6],
         state_reg[6]
           ? {state_reg[5], state_reg[5] ? state_reg[4] : state_reg[3]}
           : {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]}};
  reg         s1_update_last_REG;
  reg         s1_update_mask_0;
  reg         s1_update_mask_1;
  reg         s1_update_mask_2;
  reg         s1_update_mask_3;
  reg         s1_update_mask_4;
  reg         s1_update_mask_5;
  reg         s1_update_mask_6;
  reg         s1_update_mask_7;
  reg         s1_update_mask_8;
  reg         s1_update_mask_9;
  reg         s1_update_mask_10;
  reg         s1_update_mask_11;
  reg         s1_update_mask_12;
  reg         s1_update_mask_13;
  reg         s1_update_mask_14;
  reg         s1_update_mask_15;
  reg  [4:0]  s1_agt_entry_pht_index;
  reg  [12:0] s1_agt_entry_pht_tag;
  reg  [15:0] s1_agt_entry_region_bits;
  reg  [10:0] s1_agt_entry_region_tag;
  reg  [3:0]  s1_agt_entry_region_offset;
  reg         s1_agt_entry_decr_mode;
  reg         s1_cross_region_match;
  reg         s1_alloc_last_REG;
  reg         s1_do_dcache_evict_last_REG;
  reg  [15:0] s1_replace_mask_r;
  reg  [15:0] s1_replace_mask_r_1;
  wire [15:0] s1_replace_mask =
    s1_do_dcache_evict_last_REG ? s1_replace_mask_r : s1_replace_mask_r_1;
  wire        _s2_evict_valid_T = s1_alloc_last_REG | s1_do_dcache_evict_last_REG;
  assign s1_replace_mask_w = s1_replace_mask & {16{_s2_evict_valid_T}};
  wire        s1_evict_valid =
    s1_replace_mask[0] & valids_0 | s1_replace_mask[1] & valids_1 | s1_replace_mask[2]
    & valids_2 | s1_replace_mask[3] & valids_3 | s1_replace_mask[4] & valids_4
    | s1_replace_mask[5] & valids_5 | s1_replace_mask[6] & valids_6 | s1_replace_mask[7]
    & valids_7 | s1_replace_mask[8] & valids_8 | s1_replace_mask[9] & valids_9
    | s1_replace_mask[10] & valids_10 | s1_replace_mask[11] & valids_11
    | s1_replace_mask[12] & valids_12 | s1_replace_mask[13] & valids_13
    | s1_replace_mask[14] & valids_14 | s1_replace_mask[15] & valids_15;
  reg         s1_pf_gen_match_vec_0;
  reg         s1_pf_gen_match_vec_1;
  reg         s1_pf_gen_match_vec_2;
  reg         s1_pf_gen_match_vec_3;
  reg         s1_pf_gen_match_vec_4;
  reg         s1_pf_gen_match_vec_5;
  reg         s1_pf_gen_match_vec_6;
  reg         s1_pf_gen_match_vec_7;
  reg         s1_pf_gen_match_vec_8;
  reg         s1_pf_gen_match_vec_9;
  reg         s1_pf_gen_match_vec_10;
  reg         s1_pf_gen_match_vec_11;
  reg         s1_pf_gen_match_vec_12;
  reg         s1_pf_gen_match_vec_13;
  reg         s1_pf_gen_match_vec_14;
  reg         s1_pf_gen_match_vec_15;
  reg  [30:0] s1_region_paddr;
  reg  [30:0] s1_region_vaddr;
  reg  [3:0]  s1_region_offset;
  wire        alloc = s1_replace_mask[0] & s1_alloc_last_REG;
  wire        alloc_1 = s1_replace_mask[1] & s1_alloc_last_REG;
  wire        alloc_2 = s1_replace_mask[2] & s1_alloc_last_REG;
  wire        alloc_3 = s1_replace_mask[3] & s1_alloc_last_REG;
  wire        alloc_4 = s1_replace_mask[4] & s1_alloc_last_REG;
  wire        alloc_5 = s1_replace_mask[5] & s1_alloc_last_REG;
  wire        alloc_6 = s1_replace_mask[6] & s1_alloc_last_REG;
  wire        alloc_7 = s1_replace_mask[7] & s1_alloc_last_REG;
  wire        alloc_8 = s1_replace_mask[8] & s1_alloc_last_REG;
  wire        alloc_9 = s1_replace_mask[9] & s1_alloc_last_REG;
  wire        alloc_10 = s1_replace_mask[10] & s1_alloc_last_REG;
  wire        alloc_11 = s1_replace_mask[11] & s1_alloc_last_REG;
  wire        alloc_12 = s1_replace_mask[12] & s1_alloc_last_REG;
  wire        alloc_13 = s1_replace_mask[13] & s1_alloc_last_REG;
  wire        alloc_14 = s1_replace_mask[14] & s1_alloc_last_REG;
  wire        alloc_15 = s1_replace_mask[15] & s1_alloc_last_REG;
  wire [15:0] _GEN = {1'h0, s1_region_vaddr[10:0], s1_region_offset};
  wire [15:0] _GEN_0 = {10'h0, io_act_stride};
  wire [15:0] _s1_pf_gen_vaddr_inc_T_2 = 16'(_GEN + _GEN_0);
  wire [15:0] _s1_pf_gen_vaddr_dec_T_2 = 16'(_GEN - _GEN_0);
  wire        s1_pht_lookup_valid =
    ~(prev_lookup_valid_last_REG
      & (s1_alloc_last_REG & s1_cross_region_match | s1_update_last_REG)
      & ((s1_update_last_REG
            ? s1_update_mask_0 & entries_0_decr_mode | s1_update_mask_1
              & entries_1_decr_mode | s1_update_mask_2 & entries_2_decr_mode
              | s1_update_mask_3 & entries_3_decr_mode | s1_update_mask_4
              & entries_4_decr_mode | s1_update_mask_5 & entries_5_decr_mode
              | s1_update_mask_6 & entries_6_decr_mode | s1_update_mask_7
              & entries_7_decr_mode | s1_update_mask_8 & entries_8_decr_mode
              | s1_update_mask_9 & entries_9_decr_mode | s1_update_mask_10
              & entries_10_decr_mode | s1_update_mask_11 & entries_11_decr_mode
              | s1_update_mask_12 & entries_12_decr_mode | s1_update_mask_13
              & entries_13_decr_mode | s1_update_mask_14 & entries_14_decr_mode
              | s1_update_mask_15 & entries_15_decr_mode
            : s1_agt_entry_decr_mode)
           ? ~(_s1_pf_gen_vaddr_dec_T_2[15])
           : ~(_s1_pf_gen_vaddr_inc_T_2[15]))
      & ((s1_pf_gen_match_vec_0 ? entries_0_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_1 ? entries_1_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_2 ? entries_2_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_3 ? entries_3_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_4 ? entries_4_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_5 ? entries_5_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_6 ? entries_6_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_7 ? entries_7_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_8 ? entries_8_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_9 ? entries_9_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_10 ? entries_10_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_11 ? entries_11_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_12 ? entries_12_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_13 ? entries_13_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_14 ? entries_14_access_cnt : 4'h0)
         | (s1_pf_gen_match_vec_15 ? entries_15_access_cnt : 4'h0)) > io_act_threshold
      & io_agt_en) & prev_lookup_valid_last_REG;
  reg  [4:0]  s2_evict_entry_pht_index;
  reg  [12:0] s2_evict_entry_pht_tag;
  reg  [15:0] s2_evict_entry_region_bits;
  reg  [3:0]  s2_evict_entry_region_offset;
  reg  [3:0]  s2_evict_entry_access_cnt;
  reg         s2_evict_entry_decr_mode;
  reg         s2_evict_valid_last_REG;
  reg         s2_pht_lookup_valid_last_REG;
  reg  [4:0]  s2_pht_lookup_pht_index;
  reg  [12:0] s2_pht_lookup_pht_tag;
  reg  [30:0] s2_pht_lookup_region_paddr;
  reg  [30:0] s2_pht_lookup_region_vaddr;
  reg  [3:0]  s2_pht_lookup_region_offset;
  wire        update = s1_update_mask_0 & s1_update_last_REG;
  wire        update_1 = s1_update_mask_1 & s1_update_last_REG;
  wire        update_2 = s1_update_mask_2 & s1_update_last_REG;
  wire        update_3 = s1_update_mask_3 & s1_update_last_REG;
  wire        update_4 = s1_update_mask_4 & s1_update_last_REG;
  wire        update_5 = s1_update_mask_5 & s1_update_last_REG;
  wire        update_6 = s1_update_mask_6 & s1_update_last_REG;
  wire        update_7 = s1_update_mask_7 & s1_update_last_REG;
  wire        update_8 = s1_update_mask_8 & s1_update_last_REG;
  wire        update_9 = s1_update_mask_9 & s1_update_last_REG;
  wire        update_10 = s1_update_mask_10 & s1_update_last_REG;
  wire        update_11 = s1_update_mask_11 & s1_update_last_REG;
  wire        update_12 = s1_update_mask_12 & s1_update_last_REG;
  wire        update_13 = s1_update_mask_13 & s1_update_last_REG;
  wire        update_14 = s1_update_mask_14 & s1_update_last_REG;
  wire        update_15 = s1_update_mask_15 & s1_update_last_REG;
  wire        region_p1_match_vec_s0_0 =
    valids_0 & entries_0_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_1 =
    valids_1 & entries_1_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_2 =
    valids_2 & entries_2_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_3 =
    valids_3 & entries_3_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_4 =
    valids_4 & entries_4_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_5 =
    valids_5 & entries_5_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_6 =
    valids_6 & entries_6_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_7 =
    valids_7 & entries_7_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_8 =
    valids_8 & entries_8_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_9 =
    valids_9 & entries_9_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_10 =
    valids_10 & entries_10_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_11 =
    valids_11 & entries_11_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_12 =
    valids_12 & entries_12_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_13 =
    valids_13 & entries_13_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_14 =
    valids_14 & entries_14_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_p1_match_vec_s0_15 =
    valids_15 & entries_15_region_tag == io_s0_lookup_bits_region_p1_tag;
  wire        region_m1_match_vec_s0_0 =
    valids_0 & entries_0_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_1 =
    valids_1 & entries_1_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_2 =
    valids_2 & entries_2_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_3 =
    valids_3 & entries_3_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_4 =
    valids_4 & entries_4_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_5 =
    valids_5 & entries_5_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_6 =
    valids_6 & entries_6_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_7 =
    valids_7 & entries_7_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_8 =
    valids_8 & entries_8_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_9 =
    valids_9 & entries_9_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_10 =
    valids_10 & entries_10_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_11 =
    valids_11 & entries_11_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_12 =
    valids_12 & entries_12_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_13 =
    valids_13 & entries_13_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_14 =
    valids_14 & entries_14_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        region_m1_match_vec_s0_15 =
    valids_15 & entries_15_region_tag == io_s0_lookup_bits_region_m1_tag;
  wire        any_region_p1_match =
    (|{region_p1_match_vec_s0_0,
       region_p1_match_vec_s0_1,
       region_p1_match_vec_s0_2,
       region_p1_match_vec_s0_3,
       region_p1_match_vec_s0_4,
       region_p1_match_vec_s0_5,
       region_p1_match_vec_s0_6,
       region_p1_match_vec_s0_7,
       region_p1_match_vec_s0_8,
       region_p1_match_vec_s0_9,
       region_p1_match_vec_s0_10,
       region_p1_match_vec_s0_11,
       region_p1_match_vec_s0_12,
       region_p1_match_vec_s0_13,
       region_p1_match_vec_s0_14,
       region_p1_match_vec_s0_15}) & io_s0_lookup_bits_allow_cross_region_p1;
  wire        any_region_m1_match =
    (|{region_m1_match_vec_s0_0,
       region_m1_match_vec_s0_1,
       region_m1_match_vec_s0_2,
       region_m1_match_vec_s0_3,
       region_m1_match_vec_s0_4,
       region_m1_match_vec_s0_5,
       region_m1_match_vec_s0_6,
       region_m1_match_vec_s0_7,
       region_m1_match_vec_s0_8,
       region_m1_match_vec_s0_9,
       region_m1_match_vec_s0_10,
       region_m1_match_vec_s0_11,
       region_m1_match_vec_s0_12,
       region_m1_match_vec_s0_13,
       region_m1_match_vec_s0_14,
       region_m1_match_vec_s0_15}) & io_s0_lookup_bits_allow_cross_region_m1;
  always @(posedge clock) begin
    if (alloc) begin
      entries_0_pht_index <= s1_agt_entry_pht_index;
      entries_0_pht_tag <= s1_agt_entry_pht_tag;
      entries_0_region_bits <= s1_agt_entry_region_bits;
      entries_0_region_tag <= s1_agt_entry_region_tag;
      entries_0_region_offset <= s1_agt_entry_region_offset;
      entries_0_access_cnt <= 4'h1;
      entries_0_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_0_region_bits <=
        {16{update}} & s1_agt_entry_region_bits | entries_0_region_bits;
      if (~update | (&entries_0_access_cnt)) begin
      end
      else
        entries_0_access_cnt <=
          4'(entries_0_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_0_region_bits)});
    end
    if (alloc_1) begin
      entries_1_pht_index <= s1_agt_entry_pht_index;
      entries_1_pht_tag <= s1_agt_entry_pht_tag;
      entries_1_region_bits <= s1_agt_entry_region_bits;
      entries_1_region_tag <= s1_agt_entry_region_tag;
      entries_1_region_offset <= s1_agt_entry_region_offset;
      entries_1_access_cnt <= 4'h1;
      entries_1_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_1_region_bits <=
        {16{update_1}} & s1_agt_entry_region_bits | entries_1_region_bits;
      if (~update_1 | (&entries_1_access_cnt)) begin
      end
      else
        entries_1_access_cnt <=
          4'(entries_1_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_1_region_bits)});
    end
    if (alloc_2) begin
      entries_2_pht_index <= s1_agt_entry_pht_index;
      entries_2_pht_tag <= s1_agt_entry_pht_tag;
      entries_2_region_bits <= s1_agt_entry_region_bits;
      entries_2_region_tag <= s1_agt_entry_region_tag;
      entries_2_region_offset <= s1_agt_entry_region_offset;
      entries_2_access_cnt <= 4'h1;
      entries_2_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_2_region_bits <=
        {16{update_2}} & s1_agt_entry_region_bits | entries_2_region_bits;
      if (~update_2 | (&entries_2_access_cnt)) begin
      end
      else
        entries_2_access_cnt <=
          4'(entries_2_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_2_region_bits)});
    end
    if (alloc_3) begin
      entries_3_pht_index <= s1_agt_entry_pht_index;
      entries_3_pht_tag <= s1_agt_entry_pht_tag;
      entries_3_region_bits <= s1_agt_entry_region_bits;
      entries_3_region_tag <= s1_agt_entry_region_tag;
      entries_3_region_offset <= s1_agt_entry_region_offset;
      entries_3_access_cnt <= 4'h1;
      entries_3_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_3_region_bits <=
        {16{update_3}} & s1_agt_entry_region_bits | entries_3_region_bits;
      if (~update_3 | (&entries_3_access_cnt)) begin
      end
      else
        entries_3_access_cnt <=
          4'(entries_3_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_3_region_bits)});
    end
    if (alloc_4) begin
      entries_4_pht_index <= s1_agt_entry_pht_index;
      entries_4_pht_tag <= s1_agt_entry_pht_tag;
      entries_4_region_bits <= s1_agt_entry_region_bits;
      entries_4_region_tag <= s1_agt_entry_region_tag;
      entries_4_region_offset <= s1_agt_entry_region_offset;
      entries_4_access_cnt <= 4'h1;
      entries_4_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_4_region_bits <=
        {16{update_4}} & s1_agt_entry_region_bits | entries_4_region_bits;
      if (~update_4 | (&entries_4_access_cnt)) begin
      end
      else
        entries_4_access_cnt <=
          4'(entries_4_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_4_region_bits)});
    end
    if (alloc_5) begin
      entries_5_pht_index <= s1_agt_entry_pht_index;
      entries_5_pht_tag <= s1_agt_entry_pht_tag;
      entries_5_region_bits <= s1_agt_entry_region_bits;
      entries_5_region_tag <= s1_agt_entry_region_tag;
      entries_5_region_offset <= s1_agt_entry_region_offset;
      entries_5_access_cnt <= 4'h1;
      entries_5_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_5_region_bits <=
        {16{update_5}} & s1_agt_entry_region_bits | entries_5_region_bits;
      if (~update_5 | (&entries_5_access_cnt)) begin
      end
      else
        entries_5_access_cnt <=
          4'(entries_5_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_5_region_bits)});
    end
    if (alloc_6) begin
      entries_6_pht_index <= s1_agt_entry_pht_index;
      entries_6_pht_tag <= s1_agt_entry_pht_tag;
      entries_6_region_bits <= s1_agt_entry_region_bits;
      entries_6_region_tag <= s1_agt_entry_region_tag;
      entries_6_region_offset <= s1_agt_entry_region_offset;
      entries_6_access_cnt <= 4'h1;
      entries_6_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_6_region_bits <=
        {16{update_6}} & s1_agt_entry_region_bits | entries_6_region_bits;
      if (~update_6 | (&entries_6_access_cnt)) begin
      end
      else
        entries_6_access_cnt <=
          4'(entries_6_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_6_region_bits)});
    end
    if (alloc_7) begin
      entries_7_pht_index <= s1_agt_entry_pht_index;
      entries_7_pht_tag <= s1_agt_entry_pht_tag;
      entries_7_region_bits <= s1_agt_entry_region_bits;
      entries_7_region_tag <= s1_agt_entry_region_tag;
      entries_7_region_offset <= s1_agt_entry_region_offset;
      entries_7_access_cnt <= 4'h1;
      entries_7_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_7_region_bits <=
        {16{update_7}} & s1_agt_entry_region_bits | entries_7_region_bits;
      if (~update_7 | (&entries_7_access_cnt)) begin
      end
      else
        entries_7_access_cnt <=
          4'(entries_7_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_7_region_bits)});
    end
    if (alloc_8) begin
      entries_8_pht_index <= s1_agt_entry_pht_index;
      entries_8_pht_tag <= s1_agt_entry_pht_tag;
      entries_8_region_bits <= s1_agt_entry_region_bits;
      entries_8_region_tag <= s1_agt_entry_region_tag;
      entries_8_region_offset <= s1_agt_entry_region_offset;
      entries_8_access_cnt <= 4'h1;
      entries_8_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_8_region_bits <=
        {16{update_8}} & s1_agt_entry_region_bits | entries_8_region_bits;
      if (~update_8 | (&entries_8_access_cnt)) begin
      end
      else
        entries_8_access_cnt <=
          4'(entries_8_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_8_region_bits)});
    end
    if (alloc_9) begin
      entries_9_pht_index <= s1_agt_entry_pht_index;
      entries_9_pht_tag <= s1_agt_entry_pht_tag;
      entries_9_region_bits <= s1_agt_entry_region_bits;
      entries_9_region_tag <= s1_agt_entry_region_tag;
      entries_9_region_offset <= s1_agt_entry_region_offset;
      entries_9_access_cnt <= 4'h1;
      entries_9_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_9_region_bits <=
        {16{update_9}} & s1_agt_entry_region_bits | entries_9_region_bits;
      if (~update_9 | (&entries_9_access_cnt)) begin
      end
      else
        entries_9_access_cnt <=
          4'(entries_9_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_9_region_bits)});
    end
    if (alloc_10) begin
      entries_10_pht_index <= s1_agt_entry_pht_index;
      entries_10_pht_tag <= s1_agt_entry_pht_tag;
      entries_10_region_bits <= s1_agt_entry_region_bits;
      entries_10_region_tag <= s1_agt_entry_region_tag;
      entries_10_region_offset <= s1_agt_entry_region_offset;
      entries_10_access_cnt <= 4'h1;
      entries_10_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_10_region_bits <=
        {16{update_10}} & s1_agt_entry_region_bits | entries_10_region_bits;
      if (~update_10 | (&entries_10_access_cnt)) begin
      end
      else
        entries_10_access_cnt <=
          4'(entries_10_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_10_region_bits)});
    end
    if (alloc_11) begin
      entries_11_pht_index <= s1_agt_entry_pht_index;
      entries_11_pht_tag <= s1_agt_entry_pht_tag;
      entries_11_region_bits <= s1_agt_entry_region_bits;
      entries_11_region_tag <= s1_agt_entry_region_tag;
      entries_11_region_offset <= s1_agt_entry_region_offset;
      entries_11_access_cnt <= 4'h1;
      entries_11_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_11_region_bits <=
        {16{update_11}} & s1_agt_entry_region_bits | entries_11_region_bits;
      if (~update_11 | (&entries_11_access_cnt)) begin
      end
      else
        entries_11_access_cnt <=
          4'(entries_11_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_11_region_bits)});
    end
    if (alloc_12) begin
      entries_12_pht_index <= s1_agt_entry_pht_index;
      entries_12_pht_tag <= s1_agt_entry_pht_tag;
      entries_12_region_bits <= s1_agt_entry_region_bits;
      entries_12_region_tag <= s1_agt_entry_region_tag;
      entries_12_region_offset <= s1_agt_entry_region_offset;
      entries_12_access_cnt <= 4'h1;
      entries_12_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_12_region_bits <=
        {16{update_12}} & s1_agt_entry_region_bits | entries_12_region_bits;
      if (~update_12 | (&entries_12_access_cnt)) begin
      end
      else
        entries_12_access_cnt <=
          4'(entries_12_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_12_region_bits)});
    end
    if (alloc_13) begin
      entries_13_pht_index <= s1_agt_entry_pht_index;
      entries_13_pht_tag <= s1_agt_entry_pht_tag;
      entries_13_region_bits <= s1_agt_entry_region_bits;
      entries_13_region_tag <= s1_agt_entry_region_tag;
      entries_13_region_offset <= s1_agt_entry_region_offset;
      entries_13_access_cnt <= 4'h1;
      entries_13_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_13_region_bits <=
        {16{update_13}} & s1_agt_entry_region_bits | entries_13_region_bits;
      if (~update_13 | (&entries_13_access_cnt)) begin
      end
      else
        entries_13_access_cnt <=
          4'(entries_13_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_13_region_bits)});
    end
    if (alloc_14) begin
      entries_14_pht_index <= s1_agt_entry_pht_index;
      entries_14_pht_tag <= s1_agt_entry_pht_tag;
      entries_14_region_bits <= s1_agt_entry_region_bits;
      entries_14_region_tag <= s1_agt_entry_region_tag;
      entries_14_region_offset <= s1_agt_entry_region_offset;
      entries_14_access_cnt <= 4'h1;
      entries_14_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_14_region_bits <=
        {16{update_14}} & s1_agt_entry_region_bits | entries_14_region_bits;
      if (~update_14 | (&entries_14_access_cnt)) begin
      end
      else
        entries_14_access_cnt <=
          4'(entries_14_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_14_region_bits)});
    end
    if (alloc_15) begin
      entries_15_pht_index <= s1_agt_entry_pht_index;
      entries_15_pht_tag <= s1_agt_entry_pht_tag;
      entries_15_region_bits <= s1_agt_entry_region_bits;
      entries_15_region_tag <= s1_agt_entry_region_tag;
      entries_15_region_offset <= s1_agt_entry_region_offset;
      entries_15_access_cnt <= 4'h1;
      entries_15_decr_mode <= s1_agt_entry_decr_mode;
    end
    else begin
      entries_15_region_bits <=
        {16{update_15}} & s1_agt_entry_region_bits | entries_15_region_bits;
      if (~update_15 | (&entries_15_access_cnt)) begin
      end
      else
        entries_15_access_cnt <=
          4'(entries_15_access_cnt
             + {3'h0, |(s1_agt_entry_region_bits & ~entries_15_region_bits)});
    end
    if (io_s0_lookup_valid) begin
      prev_lookup_region_tag <= io_s0_lookup_bits_region_tag;
      s1_update_mask_0 <= region_match_vec_s0_0;
      s1_update_mask_1 <= region_match_vec_s0_1;
      s1_update_mask_2 <= region_match_vec_s0_2;
      s1_update_mask_3 <= region_match_vec_s0_3;
      s1_update_mask_4 <= region_match_vec_s0_4;
      s1_update_mask_5 <= region_match_vec_s0_5;
      s1_update_mask_6 <= region_match_vec_s0_6;
      s1_update_mask_7 <= region_match_vec_s0_7;
      s1_update_mask_8 <= region_match_vec_s0_8;
      s1_update_mask_9 <= region_match_vec_s0_9;
      s1_update_mask_10 <= region_match_vec_s0_10;
      s1_update_mask_11 <= region_match_vec_s0_11;
      s1_update_mask_12 <= region_match_vec_s0_12;
      s1_update_mask_13 <= region_match_vec_s0_13;
      s1_update_mask_14 <= region_match_vec_s0_14;
      s1_update_mask_15 <= region_match_vec_s0_15;
      s1_agt_entry_pht_index <= io_s0_lookup_bits_pht_index;
      s1_agt_entry_pht_tag <= io_s0_lookup_bits_pht_tag;
      s1_agt_entry_region_bits <= 16'h1 << io_s0_lookup_bits_region_offset;
      s1_agt_entry_region_tag <= io_s0_lookup_bits_region_tag;
      s1_agt_entry_region_offset <= io_s0_lookup_bits_region_offset;
      s1_agt_entry_decr_mode <=
        ~(|_any_region_match_T) & ~any_region_m1_match & any_region_p1_match;
      s1_cross_region_match <= any_region_m1_match | any_region_p1_match;
      s1_replace_mask_r_1 <= 16'h1 << {12'h0, state_reg[14], _s0_replace_way_T_20};
      s1_pf_gen_match_vec_0 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_0
          : any_region_m1_match ? region_m1_match_vec_s0_0 : region_p1_match_vec_s0_0;
      s1_pf_gen_match_vec_1 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_1
          : any_region_m1_match ? region_m1_match_vec_s0_1 : region_p1_match_vec_s0_1;
      s1_pf_gen_match_vec_2 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_2
          : any_region_m1_match ? region_m1_match_vec_s0_2 : region_p1_match_vec_s0_2;
      s1_pf_gen_match_vec_3 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_3
          : any_region_m1_match ? region_m1_match_vec_s0_3 : region_p1_match_vec_s0_3;
      s1_pf_gen_match_vec_4 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_4
          : any_region_m1_match ? region_m1_match_vec_s0_4 : region_p1_match_vec_s0_4;
      s1_pf_gen_match_vec_5 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_5
          : any_region_m1_match ? region_m1_match_vec_s0_5 : region_p1_match_vec_s0_5;
      s1_pf_gen_match_vec_6 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_6
          : any_region_m1_match ? region_m1_match_vec_s0_6 : region_p1_match_vec_s0_6;
      s1_pf_gen_match_vec_7 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_7
          : any_region_m1_match ? region_m1_match_vec_s0_7 : region_p1_match_vec_s0_7;
      s1_pf_gen_match_vec_8 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_8
          : any_region_m1_match ? region_m1_match_vec_s0_8 : region_p1_match_vec_s0_8;
      s1_pf_gen_match_vec_9 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_9
          : any_region_m1_match ? region_m1_match_vec_s0_9 : region_p1_match_vec_s0_9;
      s1_pf_gen_match_vec_10 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_10
          : any_region_m1_match ? region_m1_match_vec_s0_10 : region_p1_match_vec_s0_10;
      s1_pf_gen_match_vec_11 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_11
          : any_region_m1_match ? region_m1_match_vec_s0_11 : region_p1_match_vec_s0_11;
      s1_pf_gen_match_vec_12 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_12
          : any_region_m1_match ? region_m1_match_vec_s0_12 : region_p1_match_vec_s0_12;
      s1_pf_gen_match_vec_13 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_13
          : any_region_m1_match ? region_m1_match_vec_s0_13 : region_p1_match_vec_s0_13;
      s1_pf_gen_match_vec_14 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_14
          : any_region_m1_match ? region_m1_match_vec_s0_14 : region_p1_match_vec_s0_14;
      s1_pf_gen_match_vec_15 <=
        (|_any_region_match_T)
          ? region_match_vec_s0_15
          : any_region_m1_match ? region_m1_match_vec_s0_15 : region_p1_match_vec_s0_15;
      s1_region_paddr <= io_s0_lookup_bits_region_paddr;
      s1_region_vaddr <= io_s0_lookup_bits_region_vaddr;
      s1_region_offset <= io_s0_lookup_bits_region_offset;
    end
    if (s0_do_dcache_evict)
      s1_replace_mask_r <=
        {region_match_vec_dcache_evict_s0_15,
         region_match_vec_dcache_evict_s0_14,
         region_match_vec_dcache_evict_s0_13,
         region_match_vec_dcache_evict_s0_12,
         region_match_vec_dcache_evict_s0_11,
         region_match_vec_dcache_evict_s0_10,
         region_match_vec_dcache_evict_s0_9,
         region_match_vec_dcache_evict_s0_8,
         region_match_vec_dcache_evict_s0_7,
         region_match_vec_dcache_evict_s0_6,
         region_match_vec_dcache_evict_s0_5,
         region_match_vec_dcache_evict_s0_4,
         region_match_vec_dcache_evict_s0_3,
         region_match_vec_dcache_evict_s0_2,
         region_match_vec_dcache_evict_s0_1,
         region_match_vec_dcache_evict_s0_0};
    if (_s2_evict_valid_T & s1_evict_valid) begin
      s2_evict_entry_pht_index <=
        (s1_replace_mask[0] ? entries_0_pht_index : 5'h0)
        | (s1_replace_mask[1] ? entries_1_pht_index : 5'h0)
        | (s1_replace_mask[2] ? entries_2_pht_index : 5'h0)
        | (s1_replace_mask[3] ? entries_3_pht_index : 5'h0)
        | (s1_replace_mask[4] ? entries_4_pht_index : 5'h0)
        | (s1_replace_mask[5] ? entries_5_pht_index : 5'h0)
        | (s1_replace_mask[6] ? entries_6_pht_index : 5'h0)
        | (s1_replace_mask[7] ? entries_7_pht_index : 5'h0)
        | (s1_replace_mask[8] ? entries_8_pht_index : 5'h0)
        | (s1_replace_mask[9] ? entries_9_pht_index : 5'h0)
        | (s1_replace_mask[10] ? entries_10_pht_index : 5'h0)
        | (s1_replace_mask[11] ? entries_11_pht_index : 5'h0)
        | (s1_replace_mask[12] ? entries_12_pht_index : 5'h0)
        | (s1_replace_mask[13] ? entries_13_pht_index : 5'h0)
        | (s1_replace_mask[14] ? entries_14_pht_index : 5'h0)
        | (s1_replace_mask[15] ? entries_15_pht_index : 5'h0);
      s2_evict_entry_pht_tag <=
        (s1_replace_mask[0] ? entries_0_pht_tag : 13'h0)
        | (s1_replace_mask[1] ? entries_1_pht_tag : 13'h0)
        | (s1_replace_mask[2] ? entries_2_pht_tag : 13'h0)
        | (s1_replace_mask[3] ? entries_3_pht_tag : 13'h0)
        | (s1_replace_mask[4] ? entries_4_pht_tag : 13'h0)
        | (s1_replace_mask[5] ? entries_5_pht_tag : 13'h0)
        | (s1_replace_mask[6] ? entries_6_pht_tag : 13'h0)
        | (s1_replace_mask[7] ? entries_7_pht_tag : 13'h0)
        | (s1_replace_mask[8] ? entries_8_pht_tag : 13'h0)
        | (s1_replace_mask[9] ? entries_9_pht_tag : 13'h0)
        | (s1_replace_mask[10] ? entries_10_pht_tag : 13'h0)
        | (s1_replace_mask[11] ? entries_11_pht_tag : 13'h0)
        | (s1_replace_mask[12] ? entries_12_pht_tag : 13'h0)
        | (s1_replace_mask[13] ? entries_13_pht_tag : 13'h0)
        | (s1_replace_mask[14] ? entries_14_pht_tag : 13'h0)
        | (s1_replace_mask[15] ? entries_15_pht_tag : 13'h0);
      s2_evict_entry_region_bits <=
        (s1_replace_mask[0] ? entries_0_region_bits : 16'h0)
        | (s1_replace_mask[1] ? entries_1_region_bits : 16'h0)
        | (s1_replace_mask[2] ? entries_2_region_bits : 16'h0)
        | (s1_replace_mask[3] ? entries_3_region_bits : 16'h0)
        | (s1_replace_mask[4] ? entries_4_region_bits : 16'h0)
        | (s1_replace_mask[5] ? entries_5_region_bits : 16'h0)
        | (s1_replace_mask[6] ? entries_6_region_bits : 16'h0)
        | (s1_replace_mask[7] ? entries_7_region_bits : 16'h0)
        | (s1_replace_mask[8] ? entries_8_region_bits : 16'h0)
        | (s1_replace_mask[9] ? entries_9_region_bits : 16'h0)
        | (s1_replace_mask[10] ? entries_10_region_bits : 16'h0)
        | (s1_replace_mask[11] ? entries_11_region_bits : 16'h0)
        | (s1_replace_mask[12] ? entries_12_region_bits : 16'h0)
        | (s1_replace_mask[13] ? entries_13_region_bits : 16'h0)
        | (s1_replace_mask[14] ? entries_14_region_bits : 16'h0)
        | (s1_replace_mask[15] ? entries_15_region_bits : 16'h0);
      s2_evict_entry_region_offset <=
        (s1_replace_mask[0] ? entries_0_region_offset : 4'h0)
        | (s1_replace_mask[1] ? entries_1_region_offset : 4'h0)
        | (s1_replace_mask[2] ? entries_2_region_offset : 4'h0)
        | (s1_replace_mask[3] ? entries_3_region_offset : 4'h0)
        | (s1_replace_mask[4] ? entries_4_region_offset : 4'h0)
        | (s1_replace_mask[5] ? entries_5_region_offset : 4'h0)
        | (s1_replace_mask[6] ? entries_6_region_offset : 4'h0)
        | (s1_replace_mask[7] ? entries_7_region_offset : 4'h0)
        | (s1_replace_mask[8] ? entries_8_region_offset : 4'h0)
        | (s1_replace_mask[9] ? entries_9_region_offset : 4'h0)
        | (s1_replace_mask[10] ? entries_10_region_offset : 4'h0)
        | (s1_replace_mask[11] ? entries_11_region_offset : 4'h0)
        | (s1_replace_mask[12] ? entries_12_region_offset : 4'h0)
        | (s1_replace_mask[13] ? entries_13_region_offset : 4'h0)
        | (s1_replace_mask[14] ? entries_14_region_offset : 4'h0)
        | (s1_replace_mask[15] ? entries_15_region_offset : 4'h0);
      s2_evict_entry_access_cnt <=
        (s1_replace_mask[0] ? entries_0_access_cnt : 4'h0)
        | (s1_replace_mask[1] ? entries_1_access_cnt : 4'h0)
        | (s1_replace_mask[2] ? entries_2_access_cnt : 4'h0)
        | (s1_replace_mask[3] ? entries_3_access_cnt : 4'h0)
        | (s1_replace_mask[4] ? entries_4_access_cnt : 4'h0)
        | (s1_replace_mask[5] ? entries_5_access_cnt : 4'h0)
        | (s1_replace_mask[6] ? entries_6_access_cnt : 4'h0)
        | (s1_replace_mask[7] ? entries_7_access_cnt : 4'h0)
        | (s1_replace_mask[8] ? entries_8_access_cnt : 4'h0)
        | (s1_replace_mask[9] ? entries_9_access_cnt : 4'h0)
        | (s1_replace_mask[10] ? entries_10_access_cnt : 4'h0)
        | (s1_replace_mask[11] ? entries_11_access_cnt : 4'h0)
        | (s1_replace_mask[12] ? entries_12_access_cnt : 4'h0)
        | (s1_replace_mask[13] ? entries_13_access_cnt : 4'h0)
        | (s1_replace_mask[14] ? entries_14_access_cnt : 4'h0)
        | (s1_replace_mask[15] ? entries_15_access_cnt : 4'h0);
      s2_evict_entry_decr_mode <=
        s1_replace_mask[0] & entries_0_decr_mode | s1_replace_mask[1]
        & entries_1_decr_mode | s1_replace_mask[2] & entries_2_decr_mode
        | s1_replace_mask[3] & entries_3_decr_mode | s1_replace_mask[4]
        & entries_4_decr_mode | s1_replace_mask[5] & entries_5_decr_mode
        | s1_replace_mask[6] & entries_6_decr_mode | s1_replace_mask[7]
        & entries_7_decr_mode | s1_replace_mask[8] & entries_8_decr_mode
        | s1_replace_mask[9] & entries_9_decr_mode | s1_replace_mask[10]
        & entries_10_decr_mode | s1_replace_mask[11] & entries_11_decr_mode
        | s1_replace_mask[12] & entries_12_decr_mode | s1_replace_mask[13]
        & entries_13_decr_mode | s1_replace_mask[14] & entries_14_decr_mode
        | s1_replace_mask[15] & entries_15_decr_mode;
    end
    if (s1_pht_lookup_valid) begin
      s2_pht_lookup_pht_index <= s1_agt_entry_pht_index;
      s2_pht_lookup_pht_tag <= s1_agt_entry_pht_tag;
      s2_pht_lookup_region_paddr <= s1_region_paddr;
      s2_pht_lookup_region_vaddr <= s1_region_vaddr;
      s2_pht_lookup_region_offset <= s1_region_offset;
    end
  end // always @(posedge)
  wire [6:0]  _s0_access_way_T_2 =
    {region_match_vec_s0_15,
     region_match_vec_s0_14,
     region_match_vec_s0_13,
     region_match_vec_s0_12,
     region_match_vec_s0_11,
     region_match_vec_s0_10,
     region_match_vec_s0_9}
    | {region_match_vec_s0_7,
       region_match_vec_s0_6,
       region_match_vec_s0_5,
       region_match_vec_s0_4,
       region_match_vec_s0_3,
       region_match_vec_s0_2,
       region_match_vec_s0_1};
  wire [2:0]  _s0_access_way_T_4 = _s0_access_way_T_2[6:4] | _s0_access_way_T_2[2:0];
  wire        s0_alloc =
    io_s0_lookup_valid & ~(|_any_region_match_T)
    & ~(prev_lookup_valid_last_REG
        & io_s0_lookup_bits_region_tag == prev_lookup_region_tag);
  wire        s0_update =
    io_s0_lookup_valid & (|_any_region_match_T)
    & ({region_match_vec_s0_15,
        region_match_vec_s0_14,
        region_match_vec_s0_13,
        region_match_vec_s0_12,
        region_match_vec_s0_11,
        region_match_vec_s0_10,
        region_match_vec_s0_9,
        region_match_vec_s0_8,
        region_match_vec_s0_7,
        region_match_vec_s0_6,
        region_match_vec_s0_5,
        region_match_vec_s0_4,
        region_match_vec_s0_3,
        region_match_vec_s0_2,
        region_match_vec_s0_1,
        region_match_vec_s0_0} & s1_replace_mask_w) == 16'h0;
  wire [3:0]  s0_access_way =
    (s0_update
       ? {|{region_match_vec_s0_15,
            region_match_vec_s0_14,
            region_match_vec_s0_13,
            region_match_vec_s0_12,
            region_match_vec_s0_11,
            region_match_vec_s0_10,
            region_match_vec_s0_9,
            region_match_vec_s0_8},
          |(_s0_access_way_T_2[6:3]),
          |(_s0_access_way_T_4[2:1]),
          _s0_access_way_T_4[2] | _s0_access_way_T_4[0]}
       : 4'h0) | (s0_alloc ? {state_reg[14], _s0_replace_way_T_20} : 4'h0);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      valids_0 <= 1'h0;
      valids_1 <= 1'h0;
      valids_2 <= 1'h0;
      valids_3 <= 1'h0;
      valids_4 <= 1'h0;
      valids_5 <= 1'h0;
      valids_6 <= 1'h0;
      valids_7 <= 1'h0;
      valids_8 <= 1'h0;
      valids_9 <= 1'h0;
      valids_10 <= 1'h0;
      valids_11 <= 1'h0;
      valids_12 <= 1'h0;
      valids_13 <= 1'h0;
      valids_14 <= 1'h0;
      valids_15 <= 1'h0;
      state_reg <= 15'h0;
      prev_lookup_valid_last_REG <= 1'h0;
      s1_update_last_REG <= 1'h0;
      s1_alloc_last_REG <= 1'h0;
      s1_do_dcache_evict_last_REG <= 1'h0;
      s2_evict_valid_last_REG <= 1'h0;
      s2_pht_lookup_valid_last_REG <= 1'h0;
    end
    else begin
      valids_0 <= valids_0 | alloc;
      valids_1 <= valids_1 | alloc_1;
      valids_2 <= valids_2 | alloc_2;
      valids_3 <= valids_3 | alloc_3;
      valids_4 <= valids_4 | alloc_4;
      valids_5 <= valids_5 | alloc_5;
      valids_6 <= valids_6 | alloc_6;
      valids_7 <= valids_7 | alloc_7;
      valids_8 <= valids_8 | alloc_8;
      valids_9 <= valids_9 | alloc_9;
      valids_10 <= valids_10 | alloc_10;
      valids_11 <= valids_11 | alloc_11;
      valids_12 <= valids_12 | alloc_12;
      valids_13 <= valids_13 | alloc_13;
      valids_14 <= valids_14 | alloc_14;
      valids_15 <= valids_15 | alloc_15;
      if (s0_update | s0_alloc)
        state_reg <=
          {~(s0_access_way[3]),
           s0_access_way[3]
             ? {~(s0_access_way[2]),
                s0_access_way[2]
                  ? {~(s0_access_way[1]),
                     s0_access_way[1] ? ~(s0_access_way[0]) : state_reg[11],
                     s0_access_way[1] ? state_reg[10] : ~(s0_access_way[0])}
                  : state_reg[12:10],
                s0_access_way[2]
                  ? state_reg[9:7]
                  : {~(s0_access_way[1]),
                     s0_access_way[1] ? ~(s0_access_way[0]) : state_reg[8],
                     s0_access_way[1] ? state_reg[7] : ~(s0_access_way[0])}}
             : state_reg[13:7],
           s0_access_way[3]
             ? state_reg[6:0]
             : {~(s0_access_way[2]),
                s0_access_way[2]
                  ? {~(s0_access_way[1]),
                     s0_access_way[1] ? ~(s0_access_way[0]) : state_reg[4],
                     s0_access_way[1] ? state_reg[3] : ~(s0_access_way[0])}
                  : state_reg[5:3],
                s0_access_way[2]
                  ? state_reg[2:0]
                  : {~(s0_access_way[1]),
                     s0_access_way[1] ? ~(s0_access_way[0]) : state_reg[1],
                     s0_access_way[1] ? state_reg[0] : ~(s0_access_way[0])}}};
      prev_lookup_valid_last_REG <= io_s0_lookup_valid;
      s1_update_last_REG <= s0_update;
      s1_alloc_last_REG <= s0_alloc;
      s1_do_dcache_evict_last_REG <= s0_do_dcache_evict;
      s2_evict_valid_last_REG <= _s2_evict_valid_T & s1_evict_valid;
      s2_pht_lookup_valid_last_REG <= s1_pht_lookup_valid;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:43];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2C; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        entries_0_pht_index = _RANDOM[6'h0][4:0];
        entries_0_pht_tag = _RANDOM[6'h0][17:5];
        entries_0_region_bits = {_RANDOM[6'h0][31:18], _RANDOM[6'h1][1:0]};
        entries_0_region_tag = _RANDOM[6'h1][12:2];
        entries_0_region_offset = _RANDOM[6'h1][16:13];
        entries_0_access_cnt = _RANDOM[6'h1][20:17];
        entries_0_decr_mode = _RANDOM[6'h1][21];
        entries_1_pht_index = _RANDOM[6'h1][26:22];
        entries_1_pht_tag = {_RANDOM[6'h1][31:27], _RANDOM[6'h2][7:0]};
        entries_1_region_bits = _RANDOM[6'h2][23:8];
        entries_1_region_tag = {_RANDOM[6'h2][31:24], _RANDOM[6'h3][2:0]};
        entries_1_region_offset = _RANDOM[6'h3][6:3];
        entries_1_access_cnt = _RANDOM[6'h3][10:7];
        entries_1_decr_mode = _RANDOM[6'h3][11];
        entries_2_pht_index = _RANDOM[6'h3][16:12];
        entries_2_pht_tag = _RANDOM[6'h3][29:17];
        entries_2_region_bits = {_RANDOM[6'h3][31:30], _RANDOM[6'h4][13:0]};
        entries_2_region_tag = _RANDOM[6'h4][24:14];
        entries_2_region_offset = _RANDOM[6'h4][28:25];
        entries_2_access_cnt = {_RANDOM[6'h4][31:29], _RANDOM[6'h5][0]};
        entries_2_decr_mode = _RANDOM[6'h5][1];
        entries_3_pht_index = _RANDOM[6'h5][6:2];
        entries_3_pht_tag = _RANDOM[6'h5][19:7];
        entries_3_region_bits = {_RANDOM[6'h5][31:20], _RANDOM[6'h6][3:0]};
        entries_3_region_tag = _RANDOM[6'h6][14:4];
        entries_3_region_offset = _RANDOM[6'h6][18:15];
        entries_3_access_cnt = _RANDOM[6'h6][22:19];
        entries_3_decr_mode = _RANDOM[6'h6][23];
        entries_4_pht_index = _RANDOM[6'h6][28:24];
        entries_4_pht_tag = {_RANDOM[6'h6][31:29], _RANDOM[6'h7][9:0]};
        entries_4_region_bits = _RANDOM[6'h7][25:10];
        entries_4_region_tag = {_RANDOM[6'h7][31:26], _RANDOM[6'h8][4:0]};
        entries_4_region_offset = _RANDOM[6'h8][8:5];
        entries_4_access_cnt = _RANDOM[6'h8][12:9];
        entries_4_decr_mode = _RANDOM[6'h8][13];
        entries_5_pht_index = _RANDOM[6'h8][18:14];
        entries_5_pht_tag = _RANDOM[6'h8][31:19];
        entries_5_region_bits = _RANDOM[6'h9][15:0];
        entries_5_region_tag = _RANDOM[6'h9][26:16];
        entries_5_region_offset = _RANDOM[6'h9][30:27];
        entries_5_access_cnt = {_RANDOM[6'h9][31], _RANDOM[6'hA][2:0]};
        entries_5_decr_mode = _RANDOM[6'hA][3];
        entries_6_pht_index = _RANDOM[6'hA][8:4];
        entries_6_pht_tag = _RANDOM[6'hA][21:9];
        entries_6_region_bits = {_RANDOM[6'hA][31:22], _RANDOM[6'hB][5:0]};
        entries_6_region_tag = _RANDOM[6'hB][16:6];
        entries_6_region_offset = _RANDOM[6'hB][20:17];
        entries_6_access_cnt = _RANDOM[6'hB][24:21];
        entries_6_decr_mode = _RANDOM[6'hB][25];
        entries_7_pht_index = _RANDOM[6'hB][30:26];
        entries_7_pht_tag = {_RANDOM[6'hB][31], _RANDOM[6'hC][11:0]};
        entries_7_region_bits = _RANDOM[6'hC][27:12];
        entries_7_region_tag = {_RANDOM[6'hC][31:28], _RANDOM[6'hD][6:0]};
        entries_7_region_offset = _RANDOM[6'hD][10:7];
        entries_7_access_cnt = _RANDOM[6'hD][14:11];
        entries_7_decr_mode = _RANDOM[6'hD][15];
        entries_8_pht_index = _RANDOM[6'hD][20:16];
        entries_8_pht_tag = {_RANDOM[6'hD][31:21], _RANDOM[6'hE][1:0]};
        entries_8_region_bits = _RANDOM[6'hE][17:2];
        entries_8_region_tag = _RANDOM[6'hE][28:18];
        entries_8_region_offset = {_RANDOM[6'hE][31:29], _RANDOM[6'hF][0]};
        entries_8_access_cnt = _RANDOM[6'hF][4:1];
        entries_8_decr_mode = _RANDOM[6'hF][5];
        entries_9_pht_index = _RANDOM[6'hF][10:6];
        entries_9_pht_tag = _RANDOM[6'hF][23:11];
        entries_9_region_bits = {_RANDOM[6'hF][31:24], _RANDOM[6'h10][7:0]};
        entries_9_region_tag = _RANDOM[6'h10][18:8];
        entries_9_region_offset = _RANDOM[6'h10][22:19];
        entries_9_access_cnt = _RANDOM[6'h10][26:23];
        entries_9_decr_mode = _RANDOM[6'h10][27];
        entries_10_pht_index = {_RANDOM[6'h10][31:28], _RANDOM[6'h11][0]};
        entries_10_pht_tag = _RANDOM[6'h11][13:1];
        entries_10_region_bits = _RANDOM[6'h11][29:14];
        entries_10_region_tag = {_RANDOM[6'h11][31:30], _RANDOM[6'h12][8:0]};
        entries_10_region_offset = _RANDOM[6'h12][12:9];
        entries_10_access_cnt = _RANDOM[6'h12][16:13];
        entries_10_decr_mode = _RANDOM[6'h12][17];
        entries_11_pht_index = _RANDOM[6'h12][22:18];
        entries_11_pht_tag = {_RANDOM[6'h12][31:23], _RANDOM[6'h13][3:0]};
        entries_11_region_bits = _RANDOM[6'h13][19:4];
        entries_11_region_tag = _RANDOM[6'h13][30:20];
        entries_11_region_offset = {_RANDOM[6'h13][31], _RANDOM[6'h14][2:0]};
        entries_11_access_cnt = _RANDOM[6'h14][6:3];
        entries_11_decr_mode = _RANDOM[6'h14][7];
        entries_12_pht_index = _RANDOM[6'h14][12:8];
        entries_12_pht_tag = _RANDOM[6'h14][25:13];
        entries_12_region_bits = {_RANDOM[6'h14][31:26], _RANDOM[6'h15][9:0]};
        entries_12_region_tag = _RANDOM[6'h15][20:10];
        entries_12_region_offset = _RANDOM[6'h15][24:21];
        entries_12_access_cnt = _RANDOM[6'h15][28:25];
        entries_12_decr_mode = _RANDOM[6'h15][29];
        entries_13_pht_index = {_RANDOM[6'h15][31:30], _RANDOM[6'h16][2:0]};
        entries_13_pht_tag = _RANDOM[6'h16][15:3];
        entries_13_region_bits = _RANDOM[6'h16][31:16];
        entries_13_region_tag = _RANDOM[6'h17][10:0];
        entries_13_region_offset = _RANDOM[6'h17][14:11];
        entries_13_access_cnt = _RANDOM[6'h17][18:15];
        entries_13_decr_mode = _RANDOM[6'h17][19];
        entries_14_pht_index = _RANDOM[6'h17][24:20];
        entries_14_pht_tag = {_RANDOM[6'h17][31:25], _RANDOM[6'h18][5:0]};
        entries_14_region_bits = _RANDOM[6'h18][21:6];
        entries_14_region_tag = {_RANDOM[6'h18][31:22], _RANDOM[6'h19][0]};
        entries_14_region_offset = _RANDOM[6'h19][4:1];
        entries_14_access_cnt = _RANDOM[6'h19][8:5];
        entries_14_decr_mode = _RANDOM[6'h19][9];
        entries_15_pht_index = _RANDOM[6'h19][14:10];
        entries_15_pht_tag = _RANDOM[6'h19][27:15];
        entries_15_region_bits = {_RANDOM[6'h19][31:28], _RANDOM[6'h1A][11:0]};
        entries_15_region_tag = _RANDOM[6'h1A][22:12];
        entries_15_region_offset = _RANDOM[6'h1A][26:23];
        entries_15_access_cnt = _RANDOM[6'h1A][30:27];
        entries_15_decr_mode = _RANDOM[6'h1A][31];
        valids_0 = _RANDOM[6'h1B][0];
        valids_1 = _RANDOM[6'h1B][1];
        valids_2 = _RANDOM[6'h1B][2];
        valids_3 = _RANDOM[6'h1B][3];
        valids_4 = _RANDOM[6'h1B][4];
        valids_5 = _RANDOM[6'h1B][5];
        valids_6 = _RANDOM[6'h1B][6];
        valids_7 = _RANDOM[6'h1B][7];
        valids_8 = _RANDOM[6'h1B][8];
        valids_9 = _RANDOM[6'h1B][9];
        valids_10 = _RANDOM[6'h1B][10];
        valids_11 = _RANDOM[6'h1B][11];
        valids_12 = _RANDOM[6'h1B][12];
        valids_13 = _RANDOM[6'h1B][13];
        valids_14 = _RANDOM[6'h1B][14];
        valids_15 = _RANDOM[6'h1B][15];
        state_reg = _RANDOM[6'h1B][30:16];
        prev_lookup_region_tag = {_RANDOM[6'h1B][31], _RANDOM[6'h1C][9:0]};
        prev_lookup_valid_last_REG = _RANDOM[6'h1F][24];
        s1_update_last_REG = _RANDOM[6'h1F][25];
        s1_update_mask_0 = _RANDOM[6'h1F][26];
        s1_update_mask_1 = _RANDOM[6'h1F][27];
        s1_update_mask_2 = _RANDOM[6'h1F][28];
        s1_update_mask_3 = _RANDOM[6'h1F][29];
        s1_update_mask_4 = _RANDOM[6'h1F][30];
        s1_update_mask_5 = _RANDOM[6'h1F][31];
        s1_update_mask_6 = _RANDOM[6'h20][0];
        s1_update_mask_7 = _RANDOM[6'h20][1];
        s1_update_mask_8 = _RANDOM[6'h20][2];
        s1_update_mask_9 = _RANDOM[6'h20][3];
        s1_update_mask_10 = _RANDOM[6'h20][4];
        s1_update_mask_11 = _RANDOM[6'h20][5];
        s1_update_mask_12 = _RANDOM[6'h20][6];
        s1_update_mask_13 = _RANDOM[6'h20][7];
        s1_update_mask_14 = _RANDOM[6'h20][8];
        s1_update_mask_15 = _RANDOM[6'h20][9];
        s1_agt_entry_pht_index = _RANDOM[6'h20][14:10];
        s1_agt_entry_pht_tag = _RANDOM[6'h20][27:15];
        s1_agt_entry_region_bits = {_RANDOM[6'h20][31:28], _RANDOM[6'h21][11:0]};
        s1_agt_entry_region_tag = _RANDOM[6'h21][22:12];
        s1_agt_entry_region_offset = _RANDOM[6'h21][26:23];
        s1_agt_entry_decr_mode = _RANDOM[6'h21][31];
        s1_cross_region_match = _RANDOM[6'h22][0];
        s1_alloc_last_REG = _RANDOM[6'h22][1];
        s1_do_dcache_evict_last_REG = _RANDOM[6'h22][2];
        s1_replace_mask_r = _RANDOM[6'h22][18:3];
        s1_replace_mask_r_1 = {_RANDOM[6'h22][31:19], _RANDOM[6'h23][2:0]};
        s1_pf_gen_match_vec_0 = _RANDOM[6'h23][3];
        s1_pf_gen_match_vec_1 = _RANDOM[6'h23][4];
        s1_pf_gen_match_vec_2 = _RANDOM[6'h23][5];
        s1_pf_gen_match_vec_3 = _RANDOM[6'h23][6];
        s1_pf_gen_match_vec_4 = _RANDOM[6'h23][7];
        s1_pf_gen_match_vec_5 = _RANDOM[6'h23][8];
        s1_pf_gen_match_vec_6 = _RANDOM[6'h23][9];
        s1_pf_gen_match_vec_7 = _RANDOM[6'h23][10];
        s1_pf_gen_match_vec_8 = _RANDOM[6'h23][11];
        s1_pf_gen_match_vec_9 = _RANDOM[6'h23][12];
        s1_pf_gen_match_vec_10 = _RANDOM[6'h23][13];
        s1_pf_gen_match_vec_11 = _RANDOM[6'h23][14];
        s1_pf_gen_match_vec_12 = _RANDOM[6'h23][15];
        s1_pf_gen_match_vec_13 = _RANDOM[6'h23][16];
        s1_pf_gen_match_vec_14 = _RANDOM[6'h23][17];
        s1_pf_gen_match_vec_15 = _RANDOM[6'h23][18];
        s1_region_paddr = {_RANDOM[6'h23][31:19], _RANDOM[6'h24][17:0]};
        s1_region_vaddr = {_RANDOM[6'h24][31:18], _RANDOM[6'h25][16:0]};
        s1_region_offset = _RANDOM[6'h25][20:17];
        s2_evict_entry_pht_index = _RANDOM[6'h25][26:22];
        s2_evict_entry_pht_tag = {_RANDOM[6'h25][31:27], _RANDOM[6'h26][7:0]};
        s2_evict_entry_region_bits = _RANDOM[6'h26][23:8];
        s2_evict_entry_region_offset = _RANDOM[6'h27][6:3];
        s2_evict_entry_access_cnt = _RANDOM[6'h27][10:7];
        s2_evict_entry_decr_mode = _RANDOM[6'h27][11];
        s2_evict_valid_last_REG = _RANDOM[6'h27][12];
        s2_pht_lookup_valid_last_REG = _RANDOM[6'h29][11];
        s2_pht_lookup_pht_index = _RANDOM[6'h29][16:12];
        s2_pht_lookup_pht_tag = _RANDOM[6'h29][29:17];
        s2_pht_lookup_region_paddr = {_RANDOM[6'h29][31:30], _RANDOM[6'h2A][28:0]};
        s2_pht_lookup_region_vaddr = {_RANDOM[6'h2A][31:29], _RANDOM[6'h2B][27:0]};
        s2_pht_lookup_region_offset = _RANDOM[6'h2B][31:28];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        valids_0 = 1'h0;
        valids_1 = 1'h0;
        valids_2 = 1'h0;
        valids_3 = 1'h0;
        valids_4 = 1'h0;
        valids_5 = 1'h0;
        valids_6 = 1'h0;
        valids_7 = 1'h0;
        valids_8 = 1'h0;
        valids_9 = 1'h0;
        valids_10 = 1'h0;
        valids_11 = 1'h0;
        valids_12 = 1'h0;
        valids_13 = 1'h0;
        valids_14 = 1'h0;
        valids_15 = 1'h0;
        state_reg = 15'h0;
        prev_lookup_valid_last_REG = 1'h0;
        s1_update_last_REG = 1'h0;
        s1_alloc_last_REG = 1'h0;
        s1_do_dcache_evict_last_REG = 1'h0;
        s2_evict_valid_last_REG = 1'h0;
        s2_pht_lookup_valid_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_s2_pht_lookup_valid = s2_pht_lookup_valid_last_REG;
  assign io_s2_pht_lookup_bits_pht_index = s2_pht_lookup_pht_index;
  assign io_s2_pht_lookup_bits_pht_tag = s2_pht_lookup_pht_tag;
  assign io_s2_pht_lookup_bits_region_paddr = s2_pht_lookup_region_paddr;
  assign io_s2_pht_lookup_bits_region_vaddr = s2_pht_lookup_region_vaddr;
  assign io_s2_pht_lookup_bits_region_offset = s2_pht_lookup_region_offset;
  assign io_s2_evict_valid =
    s2_evict_valid_last_REG & (|(s2_evict_entry_access_cnt[3:1]));
  assign io_s2_evict_bits_pht_index = s2_evict_entry_pht_index;
  assign io_s2_evict_bits_pht_tag = s2_evict_entry_pht_tag;
  assign io_s2_evict_bits_region_bits = s2_evict_entry_region_bits;
  assign io_s2_evict_bits_region_offset = s2_evict_entry_region_offset;
  assign io_s2_evict_bits_decr_mode = s2_evict_entry_decr_mode;
endmodule

