// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _moblie_net_HH_
#define _moblie_net_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "first_layer173.h"
#include "inter_layer_7.h"
#include "inter_layer_2.h"
#include "inter_layer_5.h"
#include "inter_layer.h"
#include "inter_layer_10.h"
#include "inter_layer_4.h"
#include "inter_layer_8.h"
#include "inter_layer265.h"
#include "inter_layer_6.h"
#include "inter_layer_1.h"
#include "inter_layer_9.h"
#include "inter_layer_3.h"
#include "penult_layer.h"
#include "last_layer.h"
#include "fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.h"
#include "fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.h"
#include "fifo_w32_d3_A.h"
#include "fifo_w32_d4_A.h"
#include "fifo_w32_d5_A.h"
#include "fifo_w32_d6_A.h"
#include "fifo_w32_d7_A.h"
#include "fifo_w32_d8_A.h"
#include "fifo_w32_d9_A.h"
#include "fifo_w32_d10_A.h"
#include "fifo_w32_d11_A.h"
#include "fifo_w32_d12_A.h"
#include "fifo_w32_d13_A.h"
#include "fifo_w32_d14_A.h"
#include "fifo_w32_d15_A.h"
#include "moblie_net_data1_m_axi.h"
#include "moblie_net_data31_m_axi.h"
#include "moblie_net_data32_m_axi.h"
#include "moblie_net_data16_m_axi.h"
#include "moblie_net_data2_m_axi.h"
#include "moblie_net_data33_m_axi.h"
#include "moblie_net_data34_m_axi.h"
#include "moblie_net_data17_m_axi.h"
#include "moblie_net_data3_m_axi.h"
#include "moblie_net_data35_m_axi.h"
#include "moblie_net_data36_m_axi.h"
#include "moblie_net_data18_m_axi.h"
#include "moblie_net_data4_m_axi.h"
#include "moblie_net_data37_m_axi.h"
#include "moblie_net_data38_m_axi.h"
#include "moblie_net_data19_m_axi.h"
#include "moblie_net_data5_m_axi.h"
#include "moblie_net_data39_m_axi.h"
#include "moblie_net_data40_m_axi.h"
#include "moblie_net_data20_m_axi.h"
#include "moblie_net_data6_m_axi.h"
#include "moblie_net_data41_m_axi.h"
#include "moblie_net_data42_m_axi.h"
#include "moblie_net_data21_m_axi.h"
#include "moblie_net_data7_m_axi.h"
#include "moblie_net_data43_m_axi.h"
#include "moblie_net_data44_m_axi.h"
#include "moblie_net_data22_m_axi.h"
#include "moblie_net_data8_m_axi.h"
#include "moblie_net_data45_m_axi.h"
#include "moblie_net_data46_m_axi.h"
#include "moblie_net_data23_m_axi.h"
#include "moblie_net_data9_m_axi.h"
#include "moblie_net_data47_m_axi.h"
#include "moblie_net_data48_m_axi.h"
#include "moblie_net_data24_m_axi.h"
#include "moblie_net_data10_m_axi.h"
#include "moblie_net_data49_m_axi.h"
#include "moblie_net_data50_m_axi.h"
#include "moblie_net_data25_m_axi.h"
#include "moblie_net_data11_m_axi.h"
#include "moblie_net_data51_m_axi.h"
#include "moblie_net_data52_m_axi.h"
#include "moblie_net_data26_m_axi.h"
#include "moblie_net_data12_m_axi.h"
#include "moblie_net_data53_m_axi.h"
#include "moblie_net_data54_m_axi.h"
#include "moblie_net_data27_m_axi.h"
#include "moblie_net_data13_m_axi.h"
#include "moblie_net_data55_m_axi.h"
#include "moblie_net_data56_m_axi.h"
#include "moblie_net_data28_m_axi.h"
#include "moblie_net_data14_m_axi.h"
#include "moblie_net_data29_m_axi.h"
#include "moblie_net_data15_m_axi.h"
#include "moblie_net_data57_m_axi.h"
#include "moblie_net_data58_m_axi.h"
#include "moblie_net_data30_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA1_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA1_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA31_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA31_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA31_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA31_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA31_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA31_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA31_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA31_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA32_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA32_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA32_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA32_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA32_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA32_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA32_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA32_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA16_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA16_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA16_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA16_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA16_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA16_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA16_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA16_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA2_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA2_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA33_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA33_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA33_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA33_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA33_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA33_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA33_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA33_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA34_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA34_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA34_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA34_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA34_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA34_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA34_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA34_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA17_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA17_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA17_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA17_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA17_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA17_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA17_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA17_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA3_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA3_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA35_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA35_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA35_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA35_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA35_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA35_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA35_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA35_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA36_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA36_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA36_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA36_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA36_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA36_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA36_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA36_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA18_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA18_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA18_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA18_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA18_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA18_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA18_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA18_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA4_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA4_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA37_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA37_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA37_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA37_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA37_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA37_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA37_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA37_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA38_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA38_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA38_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA38_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA38_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA38_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA38_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA38_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA19_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA19_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA19_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA19_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA19_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA19_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA19_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA19_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA5_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA5_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA5_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA5_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA5_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA5_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA5_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA5_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA39_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA39_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA39_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA39_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA39_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA39_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA39_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA39_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA40_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA40_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA40_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA40_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA40_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA40_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA40_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA40_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA20_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA20_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA20_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA20_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA20_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA20_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA20_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA20_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA6_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA6_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA6_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA6_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA6_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA6_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA6_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA6_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA41_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA41_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA41_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA41_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA41_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA41_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA41_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA41_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA42_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA42_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA42_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA42_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA42_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA42_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA42_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA42_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA21_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA21_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA21_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA21_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA21_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA21_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA21_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA21_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA7_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA7_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA7_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA7_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA7_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA7_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA7_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA7_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA43_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA43_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA43_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA43_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA43_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA43_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA43_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA43_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA44_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA44_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA44_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA44_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA44_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA44_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA44_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA44_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA22_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA22_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA22_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA22_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA22_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA22_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA22_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA22_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA8_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA8_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA8_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA8_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA8_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA8_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA8_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA8_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA45_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA45_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA45_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA45_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA45_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA45_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA45_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA45_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA46_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA46_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA46_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA46_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA46_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA46_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA46_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA46_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA23_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA23_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA23_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA23_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA23_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA23_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA23_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA23_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA9_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA9_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA9_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA9_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA9_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA9_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA9_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA9_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA47_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA47_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA47_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA47_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA47_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA47_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA47_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA47_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA48_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA48_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA48_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA48_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA48_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA48_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA48_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA48_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA24_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA24_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA24_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA24_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA24_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA24_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA24_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA24_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA10_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA10_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA10_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA10_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA10_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA10_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA10_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA10_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA49_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA49_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA49_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA49_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA49_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA49_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA49_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA49_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA50_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA50_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA50_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA50_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA50_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA50_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA50_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA50_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA25_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA25_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA25_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA25_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA25_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA25_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA25_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA25_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA11_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA11_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA11_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA11_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA11_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA11_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA11_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA11_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA51_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA51_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA51_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA51_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA51_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA51_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA51_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA51_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA52_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA52_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA52_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA52_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA52_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA52_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA52_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA52_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA26_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA26_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA26_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA26_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA26_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA26_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA26_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA26_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA12_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA12_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA12_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA12_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA12_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA12_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA12_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA12_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA53_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA53_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA53_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA53_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA53_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA53_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA53_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA53_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA54_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA54_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA54_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA54_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA54_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA54_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA54_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA54_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA27_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA27_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA27_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA27_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA27_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA27_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA27_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA27_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA13_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA13_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA13_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA13_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA13_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA13_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA13_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA13_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA55_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA55_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA55_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA55_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA55_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA55_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA55_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA55_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA56_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA56_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA56_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA56_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA56_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA56_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA56_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA56_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA28_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA28_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA28_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA28_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA28_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA28_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA28_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA28_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA14_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA14_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA14_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA14_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA14_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA14_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA14_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA14_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA29_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA29_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA29_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA29_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA29_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA29_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA29_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA29_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA15_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA15_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA15_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA15_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA15_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA15_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA15_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA15_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA57_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA57_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA57_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA57_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA57_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA57_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA57_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA57_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA58_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA58_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA58_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA58_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA58_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA58_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA58_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA58_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA30_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA30_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA30_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA30_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA30_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA30_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA30_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA30_BUSER_WIDTH = 1>
struct moblie_net : public sc_module {
    // Port declarations 2674
    sc_out< sc_logic > m_axi_data1_AWVALID;
    sc_in< sc_logic > m_axi_data1_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA1_ADDR_WIDTH> > m_axi_data1_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_AWID;
    sc_out< sc_lv<8> > m_axi_data1_AWLEN;
    sc_out< sc_lv<3> > m_axi_data1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data1_AWBURST;
    sc_out< sc_lv<2> > m_axi_data1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data1_AWPROT;
    sc_out< sc_lv<4> > m_axi_data1_AWQOS;
    sc_out< sc_lv<4> > m_axi_data1_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA1_AWUSER_WIDTH> > m_axi_data1_AWUSER;
    sc_out< sc_logic > m_axi_data1_WVALID;
    sc_in< sc_logic > m_axi_data1_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA1_DATA_WIDTH> > m_axi_data1_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA1_DATA_WIDTH/8> > m_axi_data1_WSTRB;
    sc_out< sc_logic > m_axi_data1_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_WID;
    sc_out< sc_uint<C_M_AXI_DATA1_WUSER_WIDTH> > m_axi_data1_WUSER;
    sc_out< sc_logic > m_axi_data1_ARVALID;
    sc_in< sc_logic > m_axi_data1_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA1_ADDR_WIDTH> > m_axi_data1_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_ARID;
    sc_out< sc_lv<8> > m_axi_data1_ARLEN;
    sc_out< sc_lv<3> > m_axi_data1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data1_ARBURST;
    sc_out< sc_lv<2> > m_axi_data1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data1_ARPROT;
    sc_out< sc_lv<4> > m_axi_data1_ARQOS;
    sc_out< sc_lv<4> > m_axi_data1_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA1_ARUSER_WIDTH> > m_axi_data1_ARUSER;
    sc_in< sc_logic > m_axi_data1_RVALID;
    sc_out< sc_logic > m_axi_data1_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA1_DATA_WIDTH> > m_axi_data1_RDATA;
    sc_in< sc_logic > m_axi_data1_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_RID;
    sc_in< sc_uint<C_M_AXI_DATA1_RUSER_WIDTH> > m_axi_data1_RUSER;
    sc_in< sc_lv<2> > m_axi_data1_RRESP;
    sc_in< sc_logic > m_axi_data1_BVALID;
    sc_out< sc_logic > m_axi_data1_BREADY;
    sc_in< sc_lv<2> > m_axi_data1_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_BID;
    sc_in< sc_uint<C_M_AXI_DATA1_BUSER_WIDTH> > m_axi_data1_BUSER;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_data31_AWVALID;
    sc_in< sc_logic > m_axi_data31_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA31_ADDR_WIDTH> > m_axi_data31_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA31_ID_WIDTH> > m_axi_data31_AWID;
    sc_out< sc_lv<8> > m_axi_data31_AWLEN;
    sc_out< sc_lv<3> > m_axi_data31_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data31_AWBURST;
    sc_out< sc_lv<2> > m_axi_data31_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data31_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data31_AWPROT;
    sc_out< sc_lv<4> > m_axi_data31_AWQOS;
    sc_out< sc_lv<4> > m_axi_data31_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA31_AWUSER_WIDTH> > m_axi_data31_AWUSER;
    sc_out< sc_logic > m_axi_data31_WVALID;
    sc_in< sc_logic > m_axi_data31_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA31_DATA_WIDTH> > m_axi_data31_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA31_DATA_WIDTH/8> > m_axi_data31_WSTRB;
    sc_out< sc_logic > m_axi_data31_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA31_ID_WIDTH> > m_axi_data31_WID;
    sc_out< sc_uint<C_M_AXI_DATA31_WUSER_WIDTH> > m_axi_data31_WUSER;
    sc_out< sc_logic > m_axi_data31_ARVALID;
    sc_in< sc_logic > m_axi_data31_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA31_ADDR_WIDTH> > m_axi_data31_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA31_ID_WIDTH> > m_axi_data31_ARID;
    sc_out< sc_lv<8> > m_axi_data31_ARLEN;
    sc_out< sc_lv<3> > m_axi_data31_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data31_ARBURST;
    sc_out< sc_lv<2> > m_axi_data31_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data31_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data31_ARPROT;
    sc_out< sc_lv<4> > m_axi_data31_ARQOS;
    sc_out< sc_lv<4> > m_axi_data31_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA31_ARUSER_WIDTH> > m_axi_data31_ARUSER;
    sc_in< sc_logic > m_axi_data31_RVALID;
    sc_out< sc_logic > m_axi_data31_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA31_DATA_WIDTH> > m_axi_data31_RDATA;
    sc_in< sc_logic > m_axi_data31_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA31_ID_WIDTH> > m_axi_data31_RID;
    sc_in< sc_uint<C_M_AXI_DATA31_RUSER_WIDTH> > m_axi_data31_RUSER;
    sc_in< sc_lv<2> > m_axi_data31_RRESP;
    sc_in< sc_logic > m_axi_data31_BVALID;
    sc_out< sc_logic > m_axi_data31_BREADY;
    sc_in< sc_lv<2> > m_axi_data31_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA31_ID_WIDTH> > m_axi_data31_BID;
    sc_in< sc_uint<C_M_AXI_DATA31_BUSER_WIDTH> > m_axi_data31_BUSER;
    sc_out< sc_logic > m_axi_data32_AWVALID;
    sc_in< sc_logic > m_axi_data32_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA32_ADDR_WIDTH> > m_axi_data32_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA32_ID_WIDTH> > m_axi_data32_AWID;
    sc_out< sc_lv<8> > m_axi_data32_AWLEN;
    sc_out< sc_lv<3> > m_axi_data32_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data32_AWBURST;
    sc_out< sc_lv<2> > m_axi_data32_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data32_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data32_AWPROT;
    sc_out< sc_lv<4> > m_axi_data32_AWQOS;
    sc_out< sc_lv<4> > m_axi_data32_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA32_AWUSER_WIDTH> > m_axi_data32_AWUSER;
    sc_out< sc_logic > m_axi_data32_WVALID;
    sc_in< sc_logic > m_axi_data32_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA32_DATA_WIDTH> > m_axi_data32_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA32_DATA_WIDTH/8> > m_axi_data32_WSTRB;
    sc_out< sc_logic > m_axi_data32_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA32_ID_WIDTH> > m_axi_data32_WID;
    sc_out< sc_uint<C_M_AXI_DATA32_WUSER_WIDTH> > m_axi_data32_WUSER;
    sc_out< sc_logic > m_axi_data32_ARVALID;
    sc_in< sc_logic > m_axi_data32_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA32_ADDR_WIDTH> > m_axi_data32_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA32_ID_WIDTH> > m_axi_data32_ARID;
    sc_out< sc_lv<8> > m_axi_data32_ARLEN;
    sc_out< sc_lv<3> > m_axi_data32_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data32_ARBURST;
    sc_out< sc_lv<2> > m_axi_data32_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data32_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data32_ARPROT;
    sc_out< sc_lv<4> > m_axi_data32_ARQOS;
    sc_out< sc_lv<4> > m_axi_data32_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA32_ARUSER_WIDTH> > m_axi_data32_ARUSER;
    sc_in< sc_logic > m_axi_data32_RVALID;
    sc_out< sc_logic > m_axi_data32_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA32_DATA_WIDTH> > m_axi_data32_RDATA;
    sc_in< sc_logic > m_axi_data32_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA32_ID_WIDTH> > m_axi_data32_RID;
    sc_in< sc_uint<C_M_AXI_DATA32_RUSER_WIDTH> > m_axi_data32_RUSER;
    sc_in< sc_lv<2> > m_axi_data32_RRESP;
    sc_in< sc_logic > m_axi_data32_BVALID;
    sc_out< sc_logic > m_axi_data32_BREADY;
    sc_in< sc_lv<2> > m_axi_data32_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA32_ID_WIDTH> > m_axi_data32_BID;
    sc_in< sc_uint<C_M_AXI_DATA32_BUSER_WIDTH> > m_axi_data32_BUSER;
    sc_out< sc_logic > m_axi_data16_AWVALID;
    sc_in< sc_logic > m_axi_data16_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA16_ADDR_WIDTH> > m_axi_data16_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA16_ID_WIDTH> > m_axi_data16_AWID;
    sc_out< sc_lv<8> > m_axi_data16_AWLEN;
    sc_out< sc_lv<3> > m_axi_data16_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data16_AWBURST;
    sc_out< sc_lv<2> > m_axi_data16_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data16_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data16_AWPROT;
    sc_out< sc_lv<4> > m_axi_data16_AWQOS;
    sc_out< sc_lv<4> > m_axi_data16_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA16_AWUSER_WIDTH> > m_axi_data16_AWUSER;
    sc_out< sc_logic > m_axi_data16_WVALID;
    sc_in< sc_logic > m_axi_data16_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA16_DATA_WIDTH> > m_axi_data16_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA16_DATA_WIDTH/8> > m_axi_data16_WSTRB;
    sc_out< sc_logic > m_axi_data16_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA16_ID_WIDTH> > m_axi_data16_WID;
    sc_out< sc_uint<C_M_AXI_DATA16_WUSER_WIDTH> > m_axi_data16_WUSER;
    sc_out< sc_logic > m_axi_data16_ARVALID;
    sc_in< sc_logic > m_axi_data16_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA16_ADDR_WIDTH> > m_axi_data16_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA16_ID_WIDTH> > m_axi_data16_ARID;
    sc_out< sc_lv<8> > m_axi_data16_ARLEN;
    sc_out< sc_lv<3> > m_axi_data16_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data16_ARBURST;
    sc_out< sc_lv<2> > m_axi_data16_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data16_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data16_ARPROT;
    sc_out< sc_lv<4> > m_axi_data16_ARQOS;
    sc_out< sc_lv<4> > m_axi_data16_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA16_ARUSER_WIDTH> > m_axi_data16_ARUSER;
    sc_in< sc_logic > m_axi_data16_RVALID;
    sc_out< sc_logic > m_axi_data16_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA16_DATA_WIDTH> > m_axi_data16_RDATA;
    sc_in< sc_logic > m_axi_data16_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA16_ID_WIDTH> > m_axi_data16_RID;
    sc_in< sc_uint<C_M_AXI_DATA16_RUSER_WIDTH> > m_axi_data16_RUSER;
    sc_in< sc_lv<2> > m_axi_data16_RRESP;
    sc_in< sc_logic > m_axi_data16_BVALID;
    sc_out< sc_logic > m_axi_data16_BREADY;
    sc_in< sc_lv<2> > m_axi_data16_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA16_ID_WIDTH> > m_axi_data16_BID;
    sc_in< sc_uint<C_M_AXI_DATA16_BUSER_WIDTH> > m_axi_data16_BUSER;
    sc_out< sc_logic > m_axi_data2_AWVALID;
    sc_in< sc_logic > m_axi_data2_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA2_ADDR_WIDTH> > m_axi_data2_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_AWID;
    sc_out< sc_lv<8> > m_axi_data2_AWLEN;
    sc_out< sc_lv<3> > m_axi_data2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data2_AWBURST;
    sc_out< sc_lv<2> > m_axi_data2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data2_AWPROT;
    sc_out< sc_lv<4> > m_axi_data2_AWQOS;
    sc_out< sc_lv<4> > m_axi_data2_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA2_AWUSER_WIDTH> > m_axi_data2_AWUSER;
    sc_out< sc_logic > m_axi_data2_WVALID;
    sc_in< sc_logic > m_axi_data2_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA2_DATA_WIDTH> > m_axi_data2_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA2_DATA_WIDTH/8> > m_axi_data2_WSTRB;
    sc_out< sc_logic > m_axi_data2_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_WID;
    sc_out< sc_uint<C_M_AXI_DATA2_WUSER_WIDTH> > m_axi_data2_WUSER;
    sc_out< sc_logic > m_axi_data2_ARVALID;
    sc_in< sc_logic > m_axi_data2_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA2_ADDR_WIDTH> > m_axi_data2_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_ARID;
    sc_out< sc_lv<8> > m_axi_data2_ARLEN;
    sc_out< sc_lv<3> > m_axi_data2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data2_ARBURST;
    sc_out< sc_lv<2> > m_axi_data2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data2_ARPROT;
    sc_out< sc_lv<4> > m_axi_data2_ARQOS;
    sc_out< sc_lv<4> > m_axi_data2_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA2_ARUSER_WIDTH> > m_axi_data2_ARUSER;
    sc_in< sc_logic > m_axi_data2_RVALID;
    sc_out< sc_logic > m_axi_data2_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA2_DATA_WIDTH> > m_axi_data2_RDATA;
    sc_in< sc_logic > m_axi_data2_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_RID;
    sc_in< sc_uint<C_M_AXI_DATA2_RUSER_WIDTH> > m_axi_data2_RUSER;
    sc_in< sc_lv<2> > m_axi_data2_RRESP;
    sc_in< sc_logic > m_axi_data2_BVALID;
    sc_out< sc_logic > m_axi_data2_BREADY;
    sc_in< sc_lv<2> > m_axi_data2_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_BID;
    sc_in< sc_uint<C_M_AXI_DATA2_BUSER_WIDTH> > m_axi_data2_BUSER;
    sc_out< sc_logic > m_axi_data33_AWVALID;
    sc_in< sc_logic > m_axi_data33_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA33_ADDR_WIDTH> > m_axi_data33_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA33_ID_WIDTH> > m_axi_data33_AWID;
    sc_out< sc_lv<8> > m_axi_data33_AWLEN;
    sc_out< sc_lv<3> > m_axi_data33_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data33_AWBURST;
    sc_out< sc_lv<2> > m_axi_data33_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data33_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data33_AWPROT;
    sc_out< sc_lv<4> > m_axi_data33_AWQOS;
    sc_out< sc_lv<4> > m_axi_data33_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA33_AWUSER_WIDTH> > m_axi_data33_AWUSER;
    sc_out< sc_logic > m_axi_data33_WVALID;
    sc_in< sc_logic > m_axi_data33_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA33_DATA_WIDTH> > m_axi_data33_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA33_DATA_WIDTH/8> > m_axi_data33_WSTRB;
    sc_out< sc_logic > m_axi_data33_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA33_ID_WIDTH> > m_axi_data33_WID;
    sc_out< sc_uint<C_M_AXI_DATA33_WUSER_WIDTH> > m_axi_data33_WUSER;
    sc_out< sc_logic > m_axi_data33_ARVALID;
    sc_in< sc_logic > m_axi_data33_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA33_ADDR_WIDTH> > m_axi_data33_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA33_ID_WIDTH> > m_axi_data33_ARID;
    sc_out< sc_lv<8> > m_axi_data33_ARLEN;
    sc_out< sc_lv<3> > m_axi_data33_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data33_ARBURST;
    sc_out< sc_lv<2> > m_axi_data33_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data33_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data33_ARPROT;
    sc_out< sc_lv<4> > m_axi_data33_ARQOS;
    sc_out< sc_lv<4> > m_axi_data33_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA33_ARUSER_WIDTH> > m_axi_data33_ARUSER;
    sc_in< sc_logic > m_axi_data33_RVALID;
    sc_out< sc_logic > m_axi_data33_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA33_DATA_WIDTH> > m_axi_data33_RDATA;
    sc_in< sc_logic > m_axi_data33_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA33_ID_WIDTH> > m_axi_data33_RID;
    sc_in< sc_uint<C_M_AXI_DATA33_RUSER_WIDTH> > m_axi_data33_RUSER;
    sc_in< sc_lv<2> > m_axi_data33_RRESP;
    sc_in< sc_logic > m_axi_data33_BVALID;
    sc_out< sc_logic > m_axi_data33_BREADY;
    sc_in< sc_lv<2> > m_axi_data33_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA33_ID_WIDTH> > m_axi_data33_BID;
    sc_in< sc_uint<C_M_AXI_DATA33_BUSER_WIDTH> > m_axi_data33_BUSER;
    sc_out< sc_logic > m_axi_data34_AWVALID;
    sc_in< sc_logic > m_axi_data34_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA34_ADDR_WIDTH> > m_axi_data34_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA34_ID_WIDTH> > m_axi_data34_AWID;
    sc_out< sc_lv<8> > m_axi_data34_AWLEN;
    sc_out< sc_lv<3> > m_axi_data34_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data34_AWBURST;
    sc_out< sc_lv<2> > m_axi_data34_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data34_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data34_AWPROT;
    sc_out< sc_lv<4> > m_axi_data34_AWQOS;
    sc_out< sc_lv<4> > m_axi_data34_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA34_AWUSER_WIDTH> > m_axi_data34_AWUSER;
    sc_out< sc_logic > m_axi_data34_WVALID;
    sc_in< sc_logic > m_axi_data34_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA34_DATA_WIDTH> > m_axi_data34_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA34_DATA_WIDTH/8> > m_axi_data34_WSTRB;
    sc_out< sc_logic > m_axi_data34_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA34_ID_WIDTH> > m_axi_data34_WID;
    sc_out< sc_uint<C_M_AXI_DATA34_WUSER_WIDTH> > m_axi_data34_WUSER;
    sc_out< sc_logic > m_axi_data34_ARVALID;
    sc_in< sc_logic > m_axi_data34_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA34_ADDR_WIDTH> > m_axi_data34_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA34_ID_WIDTH> > m_axi_data34_ARID;
    sc_out< sc_lv<8> > m_axi_data34_ARLEN;
    sc_out< sc_lv<3> > m_axi_data34_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data34_ARBURST;
    sc_out< sc_lv<2> > m_axi_data34_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data34_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data34_ARPROT;
    sc_out< sc_lv<4> > m_axi_data34_ARQOS;
    sc_out< sc_lv<4> > m_axi_data34_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA34_ARUSER_WIDTH> > m_axi_data34_ARUSER;
    sc_in< sc_logic > m_axi_data34_RVALID;
    sc_out< sc_logic > m_axi_data34_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA34_DATA_WIDTH> > m_axi_data34_RDATA;
    sc_in< sc_logic > m_axi_data34_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA34_ID_WIDTH> > m_axi_data34_RID;
    sc_in< sc_uint<C_M_AXI_DATA34_RUSER_WIDTH> > m_axi_data34_RUSER;
    sc_in< sc_lv<2> > m_axi_data34_RRESP;
    sc_in< sc_logic > m_axi_data34_BVALID;
    sc_out< sc_logic > m_axi_data34_BREADY;
    sc_in< sc_lv<2> > m_axi_data34_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA34_ID_WIDTH> > m_axi_data34_BID;
    sc_in< sc_uint<C_M_AXI_DATA34_BUSER_WIDTH> > m_axi_data34_BUSER;
    sc_out< sc_logic > m_axi_data17_AWVALID;
    sc_in< sc_logic > m_axi_data17_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA17_ADDR_WIDTH> > m_axi_data17_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA17_ID_WIDTH> > m_axi_data17_AWID;
    sc_out< sc_lv<8> > m_axi_data17_AWLEN;
    sc_out< sc_lv<3> > m_axi_data17_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data17_AWBURST;
    sc_out< sc_lv<2> > m_axi_data17_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data17_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data17_AWPROT;
    sc_out< sc_lv<4> > m_axi_data17_AWQOS;
    sc_out< sc_lv<4> > m_axi_data17_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA17_AWUSER_WIDTH> > m_axi_data17_AWUSER;
    sc_out< sc_logic > m_axi_data17_WVALID;
    sc_in< sc_logic > m_axi_data17_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA17_DATA_WIDTH> > m_axi_data17_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA17_DATA_WIDTH/8> > m_axi_data17_WSTRB;
    sc_out< sc_logic > m_axi_data17_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA17_ID_WIDTH> > m_axi_data17_WID;
    sc_out< sc_uint<C_M_AXI_DATA17_WUSER_WIDTH> > m_axi_data17_WUSER;
    sc_out< sc_logic > m_axi_data17_ARVALID;
    sc_in< sc_logic > m_axi_data17_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA17_ADDR_WIDTH> > m_axi_data17_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA17_ID_WIDTH> > m_axi_data17_ARID;
    sc_out< sc_lv<8> > m_axi_data17_ARLEN;
    sc_out< sc_lv<3> > m_axi_data17_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data17_ARBURST;
    sc_out< sc_lv<2> > m_axi_data17_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data17_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data17_ARPROT;
    sc_out< sc_lv<4> > m_axi_data17_ARQOS;
    sc_out< sc_lv<4> > m_axi_data17_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA17_ARUSER_WIDTH> > m_axi_data17_ARUSER;
    sc_in< sc_logic > m_axi_data17_RVALID;
    sc_out< sc_logic > m_axi_data17_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA17_DATA_WIDTH> > m_axi_data17_RDATA;
    sc_in< sc_logic > m_axi_data17_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA17_ID_WIDTH> > m_axi_data17_RID;
    sc_in< sc_uint<C_M_AXI_DATA17_RUSER_WIDTH> > m_axi_data17_RUSER;
    sc_in< sc_lv<2> > m_axi_data17_RRESP;
    sc_in< sc_logic > m_axi_data17_BVALID;
    sc_out< sc_logic > m_axi_data17_BREADY;
    sc_in< sc_lv<2> > m_axi_data17_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA17_ID_WIDTH> > m_axi_data17_BID;
    sc_in< sc_uint<C_M_AXI_DATA17_BUSER_WIDTH> > m_axi_data17_BUSER;
    sc_out< sc_logic > m_axi_data3_AWVALID;
    sc_in< sc_logic > m_axi_data3_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA3_ADDR_WIDTH> > m_axi_data3_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_AWID;
    sc_out< sc_lv<8> > m_axi_data3_AWLEN;
    sc_out< sc_lv<3> > m_axi_data3_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data3_AWBURST;
    sc_out< sc_lv<2> > m_axi_data3_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data3_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data3_AWPROT;
    sc_out< sc_lv<4> > m_axi_data3_AWQOS;
    sc_out< sc_lv<4> > m_axi_data3_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA3_AWUSER_WIDTH> > m_axi_data3_AWUSER;
    sc_out< sc_logic > m_axi_data3_WVALID;
    sc_in< sc_logic > m_axi_data3_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA3_DATA_WIDTH> > m_axi_data3_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA3_DATA_WIDTH/8> > m_axi_data3_WSTRB;
    sc_out< sc_logic > m_axi_data3_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_WID;
    sc_out< sc_uint<C_M_AXI_DATA3_WUSER_WIDTH> > m_axi_data3_WUSER;
    sc_out< sc_logic > m_axi_data3_ARVALID;
    sc_in< sc_logic > m_axi_data3_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA3_ADDR_WIDTH> > m_axi_data3_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_ARID;
    sc_out< sc_lv<8> > m_axi_data3_ARLEN;
    sc_out< sc_lv<3> > m_axi_data3_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data3_ARBURST;
    sc_out< sc_lv<2> > m_axi_data3_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data3_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data3_ARPROT;
    sc_out< sc_lv<4> > m_axi_data3_ARQOS;
    sc_out< sc_lv<4> > m_axi_data3_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA3_ARUSER_WIDTH> > m_axi_data3_ARUSER;
    sc_in< sc_logic > m_axi_data3_RVALID;
    sc_out< sc_logic > m_axi_data3_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA3_DATA_WIDTH> > m_axi_data3_RDATA;
    sc_in< sc_logic > m_axi_data3_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_RID;
    sc_in< sc_uint<C_M_AXI_DATA3_RUSER_WIDTH> > m_axi_data3_RUSER;
    sc_in< sc_lv<2> > m_axi_data3_RRESP;
    sc_in< sc_logic > m_axi_data3_BVALID;
    sc_out< sc_logic > m_axi_data3_BREADY;
    sc_in< sc_lv<2> > m_axi_data3_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_BID;
    sc_in< sc_uint<C_M_AXI_DATA3_BUSER_WIDTH> > m_axi_data3_BUSER;
    sc_out< sc_logic > m_axi_data35_AWVALID;
    sc_in< sc_logic > m_axi_data35_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA35_ADDR_WIDTH> > m_axi_data35_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA35_ID_WIDTH> > m_axi_data35_AWID;
    sc_out< sc_lv<8> > m_axi_data35_AWLEN;
    sc_out< sc_lv<3> > m_axi_data35_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data35_AWBURST;
    sc_out< sc_lv<2> > m_axi_data35_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data35_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data35_AWPROT;
    sc_out< sc_lv<4> > m_axi_data35_AWQOS;
    sc_out< sc_lv<4> > m_axi_data35_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA35_AWUSER_WIDTH> > m_axi_data35_AWUSER;
    sc_out< sc_logic > m_axi_data35_WVALID;
    sc_in< sc_logic > m_axi_data35_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA35_DATA_WIDTH> > m_axi_data35_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA35_DATA_WIDTH/8> > m_axi_data35_WSTRB;
    sc_out< sc_logic > m_axi_data35_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA35_ID_WIDTH> > m_axi_data35_WID;
    sc_out< sc_uint<C_M_AXI_DATA35_WUSER_WIDTH> > m_axi_data35_WUSER;
    sc_out< sc_logic > m_axi_data35_ARVALID;
    sc_in< sc_logic > m_axi_data35_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA35_ADDR_WIDTH> > m_axi_data35_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA35_ID_WIDTH> > m_axi_data35_ARID;
    sc_out< sc_lv<8> > m_axi_data35_ARLEN;
    sc_out< sc_lv<3> > m_axi_data35_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data35_ARBURST;
    sc_out< sc_lv<2> > m_axi_data35_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data35_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data35_ARPROT;
    sc_out< sc_lv<4> > m_axi_data35_ARQOS;
    sc_out< sc_lv<4> > m_axi_data35_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA35_ARUSER_WIDTH> > m_axi_data35_ARUSER;
    sc_in< sc_logic > m_axi_data35_RVALID;
    sc_out< sc_logic > m_axi_data35_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA35_DATA_WIDTH> > m_axi_data35_RDATA;
    sc_in< sc_logic > m_axi_data35_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA35_ID_WIDTH> > m_axi_data35_RID;
    sc_in< sc_uint<C_M_AXI_DATA35_RUSER_WIDTH> > m_axi_data35_RUSER;
    sc_in< sc_lv<2> > m_axi_data35_RRESP;
    sc_in< sc_logic > m_axi_data35_BVALID;
    sc_out< sc_logic > m_axi_data35_BREADY;
    sc_in< sc_lv<2> > m_axi_data35_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA35_ID_WIDTH> > m_axi_data35_BID;
    sc_in< sc_uint<C_M_AXI_DATA35_BUSER_WIDTH> > m_axi_data35_BUSER;
    sc_out< sc_logic > m_axi_data36_AWVALID;
    sc_in< sc_logic > m_axi_data36_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA36_ADDR_WIDTH> > m_axi_data36_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA36_ID_WIDTH> > m_axi_data36_AWID;
    sc_out< sc_lv<8> > m_axi_data36_AWLEN;
    sc_out< sc_lv<3> > m_axi_data36_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data36_AWBURST;
    sc_out< sc_lv<2> > m_axi_data36_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data36_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data36_AWPROT;
    sc_out< sc_lv<4> > m_axi_data36_AWQOS;
    sc_out< sc_lv<4> > m_axi_data36_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA36_AWUSER_WIDTH> > m_axi_data36_AWUSER;
    sc_out< sc_logic > m_axi_data36_WVALID;
    sc_in< sc_logic > m_axi_data36_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA36_DATA_WIDTH> > m_axi_data36_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA36_DATA_WIDTH/8> > m_axi_data36_WSTRB;
    sc_out< sc_logic > m_axi_data36_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA36_ID_WIDTH> > m_axi_data36_WID;
    sc_out< sc_uint<C_M_AXI_DATA36_WUSER_WIDTH> > m_axi_data36_WUSER;
    sc_out< sc_logic > m_axi_data36_ARVALID;
    sc_in< sc_logic > m_axi_data36_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA36_ADDR_WIDTH> > m_axi_data36_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA36_ID_WIDTH> > m_axi_data36_ARID;
    sc_out< sc_lv<8> > m_axi_data36_ARLEN;
    sc_out< sc_lv<3> > m_axi_data36_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data36_ARBURST;
    sc_out< sc_lv<2> > m_axi_data36_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data36_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data36_ARPROT;
    sc_out< sc_lv<4> > m_axi_data36_ARQOS;
    sc_out< sc_lv<4> > m_axi_data36_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA36_ARUSER_WIDTH> > m_axi_data36_ARUSER;
    sc_in< sc_logic > m_axi_data36_RVALID;
    sc_out< sc_logic > m_axi_data36_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA36_DATA_WIDTH> > m_axi_data36_RDATA;
    sc_in< sc_logic > m_axi_data36_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA36_ID_WIDTH> > m_axi_data36_RID;
    sc_in< sc_uint<C_M_AXI_DATA36_RUSER_WIDTH> > m_axi_data36_RUSER;
    sc_in< sc_lv<2> > m_axi_data36_RRESP;
    sc_in< sc_logic > m_axi_data36_BVALID;
    sc_out< sc_logic > m_axi_data36_BREADY;
    sc_in< sc_lv<2> > m_axi_data36_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA36_ID_WIDTH> > m_axi_data36_BID;
    sc_in< sc_uint<C_M_AXI_DATA36_BUSER_WIDTH> > m_axi_data36_BUSER;
    sc_out< sc_logic > m_axi_data18_AWVALID;
    sc_in< sc_logic > m_axi_data18_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA18_ADDR_WIDTH> > m_axi_data18_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA18_ID_WIDTH> > m_axi_data18_AWID;
    sc_out< sc_lv<8> > m_axi_data18_AWLEN;
    sc_out< sc_lv<3> > m_axi_data18_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data18_AWBURST;
    sc_out< sc_lv<2> > m_axi_data18_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data18_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data18_AWPROT;
    sc_out< sc_lv<4> > m_axi_data18_AWQOS;
    sc_out< sc_lv<4> > m_axi_data18_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA18_AWUSER_WIDTH> > m_axi_data18_AWUSER;
    sc_out< sc_logic > m_axi_data18_WVALID;
    sc_in< sc_logic > m_axi_data18_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA18_DATA_WIDTH> > m_axi_data18_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA18_DATA_WIDTH/8> > m_axi_data18_WSTRB;
    sc_out< sc_logic > m_axi_data18_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA18_ID_WIDTH> > m_axi_data18_WID;
    sc_out< sc_uint<C_M_AXI_DATA18_WUSER_WIDTH> > m_axi_data18_WUSER;
    sc_out< sc_logic > m_axi_data18_ARVALID;
    sc_in< sc_logic > m_axi_data18_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA18_ADDR_WIDTH> > m_axi_data18_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA18_ID_WIDTH> > m_axi_data18_ARID;
    sc_out< sc_lv<8> > m_axi_data18_ARLEN;
    sc_out< sc_lv<3> > m_axi_data18_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data18_ARBURST;
    sc_out< sc_lv<2> > m_axi_data18_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data18_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data18_ARPROT;
    sc_out< sc_lv<4> > m_axi_data18_ARQOS;
    sc_out< sc_lv<4> > m_axi_data18_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA18_ARUSER_WIDTH> > m_axi_data18_ARUSER;
    sc_in< sc_logic > m_axi_data18_RVALID;
    sc_out< sc_logic > m_axi_data18_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA18_DATA_WIDTH> > m_axi_data18_RDATA;
    sc_in< sc_logic > m_axi_data18_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA18_ID_WIDTH> > m_axi_data18_RID;
    sc_in< sc_uint<C_M_AXI_DATA18_RUSER_WIDTH> > m_axi_data18_RUSER;
    sc_in< sc_lv<2> > m_axi_data18_RRESP;
    sc_in< sc_logic > m_axi_data18_BVALID;
    sc_out< sc_logic > m_axi_data18_BREADY;
    sc_in< sc_lv<2> > m_axi_data18_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA18_ID_WIDTH> > m_axi_data18_BID;
    sc_in< sc_uint<C_M_AXI_DATA18_BUSER_WIDTH> > m_axi_data18_BUSER;
    sc_out< sc_logic > m_axi_data4_AWVALID;
    sc_in< sc_logic > m_axi_data4_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA4_ADDR_WIDTH> > m_axi_data4_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA4_ID_WIDTH> > m_axi_data4_AWID;
    sc_out< sc_lv<8> > m_axi_data4_AWLEN;
    sc_out< sc_lv<3> > m_axi_data4_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data4_AWBURST;
    sc_out< sc_lv<2> > m_axi_data4_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data4_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data4_AWPROT;
    sc_out< sc_lv<4> > m_axi_data4_AWQOS;
    sc_out< sc_lv<4> > m_axi_data4_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA4_AWUSER_WIDTH> > m_axi_data4_AWUSER;
    sc_out< sc_logic > m_axi_data4_WVALID;
    sc_in< sc_logic > m_axi_data4_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA4_DATA_WIDTH> > m_axi_data4_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA4_DATA_WIDTH/8> > m_axi_data4_WSTRB;
    sc_out< sc_logic > m_axi_data4_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA4_ID_WIDTH> > m_axi_data4_WID;
    sc_out< sc_uint<C_M_AXI_DATA4_WUSER_WIDTH> > m_axi_data4_WUSER;
    sc_out< sc_logic > m_axi_data4_ARVALID;
    sc_in< sc_logic > m_axi_data4_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA4_ADDR_WIDTH> > m_axi_data4_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA4_ID_WIDTH> > m_axi_data4_ARID;
    sc_out< sc_lv<8> > m_axi_data4_ARLEN;
    sc_out< sc_lv<3> > m_axi_data4_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data4_ARBURST;
    sc_out< sc_lv<2> > m_axi_data4_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data4_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data4_ARPROT;
    sc_out< sc_lv<4> > m_axi_data4_ARQOS;
    sc_out< sc_lv<4> > m_axi_data4_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA4_ARUSER_WIDTH> > m_axi_data4_ARUSER;
    sc_in< sc_logic > m_axi_data4_RVALID;
    sc_out< sc_logic > m_axi_data4_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA4_DATA_WIDTH> > m_axi_data4_RDATA;
    sc_in< sc_logic > m_axi_data4_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA4_ID_WIDTH> > m_axi_data4_RID;
    sc_in< sc_uint<C_M_AXI_DATA4_RUSER_WIDTH> > m_axi_data4_RUSER;
    sc_in< sc_lv<2> > m_axi_data4_RRESP;
    sc_in< sc_logic > m_axi_data4_BVALID;
    sc_out< sc_logic > m_axi_data4_BREADY;
    sc_in< sc_lv<2> > m_axi_data4_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA4_ID_WIDTH> > m_axi_data4_BID;
    sc_in< sc_uint<C_M_AXI_DATA4_BUSER_WIDTH> > m_axi_data4_BUSER;
    sc_out< sc_logic > m_axi_data37_AWVALID;
    sc_in< sc_logic > m_axi_data37_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA37_ADDR_WIDTH> > m_axi_data37_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA37_ID_WIDTH> > m_axi_data37_AWID;
    sc_out< sc_lv<8> > m_axi_data37_AWLEN;
    sc_out< sc_lv<3> > m_axi_data37_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data37_AWBURST;
    sc_out< sc_lv<2> > m_axi_data37_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data37_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data37_AWPROT;
    sc_out< sc_lv<4> > m_axi_data37_AWQOS;
    sc_out< sc_lv<4> > m_axi_data37_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA37_AWUSER_WIDTH> > m_axi_data37_AWUSER;
    sc_out< sc_logic > m_axi_data37_WVALID;
    sc_in< sc_logic > m_axi_data37_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA37_DATA_WIDTH> > m_axi_data37_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA37_DATA_WIDTH/8> > m_axi_data37_WSTRB;
    sc_out< sc_logic > m_axi_data37_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA37_ID_WIDTH> > m_axi_data37_WID;
    sc_out< sc_uint<C_M_AXI_DATA37_WUSER_WIDTH> > m_axi_data37_WUSER;
    sc_out< sc_logic > m_axi_data37_ARVALID;
    sc_in< sc_logic > m_axi_data37_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA37_ADDR_WIDTH> > m_axi_data37_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA37_ID_WIDTH> > m_axi_data37_ARID;
    sc_out< sc_lv<8> > m_axi_data37_ARLEN;
    sc_out< sc_lv<3> > m_axi_data37_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data37_ARBURST;
    sc_out< sc_lv<2> > m_axi_data37_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data37_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data37_ARPROT;
    sc_out< sc_lv<4> > m_axi_data37_ARQOS;
    sc_out< sc_lv<4> > m_axi_data37_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA37_ARUSER_WIDTH> > m_axi_data37_ARUSER;
    sc_in< sc_logic > m_axi_data37_RVALID;
    sc_out< sc_logic > m_axi_data37_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA37_DATA_WIDTH> > m_axi_data37_RDATA;
    sc_in< sc_logic > m_axi_data37_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA37_ID_WIDTH> > m_axi_data37_RID;
    sc_in< sc_uint<C_M_AXI_DATA37_RUSER_WIDTH> > m_axi_data37_RUSER;
    sc_in< sc_lv<2> > m_axi_data37_RRESP;
    sc_in< sc_logic > m_axi_data37_BVALID;
    sc_out< sc_logic > m_axi_data37_BREADY;
    sc_in< sc_lv<2> > m_axi_data37_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA37_ID_WIDTH> > m_axi_data37_BID;
    sc_in< sc_uint<C_M_AXI_DATA37_BUSER_WIDTH> > m_axi_data37_BUSER;
    sc_out< sc_logic > m_axi_data38_AWVALID;
    sc_in< sc_logic > m_axi_data38_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA38_ADDR_WIDTH> > m_axi_data38_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA38_ID_WIDTH> > m_axi_data38_AWID;
    sc_out< sc_lv<8> > m_axi_data38_AWLEN;
    sc_out< sc_lv<3> > m_axi_data38_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data38_AWBURST;
    sc_out< sc_lv<2> > m_axi_data38_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data38_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data38_AWPROT;
    sc_out< sc_lv<4> > m_axi_data38_AWQOS;
    sc_out< sc_lv<4> > m_axi_data38_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA38_AWUSER_WIDTH> > m_axi_data38_AWUSER;
    sc_out< sc_logic > m_axi_data38_WVALID;
    sc_in< sc_logic > m_axi_data38_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA38_DATA_WIDTH> > m_axi_data38_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA38_DATA_WIDTH/8> > m_axi_data38_WSTRB;
    sc_out< sc_logic > m_axi_data38_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA38_ID_WIDTH> > m_axi_data38_WID;
    sc_out< sc_uint<C_M_AXI_DATA38_WUSER_WIDTH> > m_axi_data38_WUSER;
    sc_out< sc_logic > m_axi_data38_ARVALID;
    sc_in< sc_logic > m_axi_data38_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA38_ADDR_WIDTH> > m_axi_data38_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA38_ID_WIDTH> > m_axi_data38_ARID;
    sc_out< sc_lv<8> > m_axi_data38_ARLEN;
    sc_out< sc_lv<3> > m_axi_data38_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data38_ARBURST;
    sc_out< sc_lv<2> > m_axi_data38_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data38_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data38_ARPROT;
    sc_out< sc_lv<4> > m_axi_data38_ARQOS;
    sc_out< sc_lv<4> > m_axi_data38_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA38_ARUSER_WIDTH> > m_axi_data38_ARUSER;
    sc_in< sc_logic > m_axi_data38_RVALID;
    sc_out< sc_logic > m_axi_data38_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA38_DATA_WIDTH> > m_axi_data38_RDATA;
    sc_in< sc_logic > m_axi_data38_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA38_ID_WIDTH> > m_axi_data38_RID;
    sc_in< sc_uint<C_M_AXI_DATA38_RUSER_WIDTH> > m_axi_data38_RUSER;
    sc_in< sc_lv<2> > m_axi_data38_RRESP;
    sc_in< sc_logic > m_axi_data38_BVALID;
    sc_out< sc_logic > m_axi_data38_BREADY;
    sc_in< sc_lv<2> > m_axi_data38_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA38_ID_WIDTH> > m_axi_data38_BID;
    sc_in< sc_uint<C_M_AXI_DATA38_BUSER_WIDTH> > m_axi_data38_BUSER;
    sc_out< sc_logic > m_axi_data19_AWVALID;
    sc_in< sc_logic > m_axi_data19_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA19_ADDR_WIDTH> > m_axi_data19_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA19_ID_WIDTH> > m_axi_data19_AWID;
    sc_out< sc_lv<8> > m_axi_data19_AWLEN;
    sc_out< sc_lv<3> > m_axi_data19_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data19_AWBURST;
    sc_out< sc_lv<2> > m_axi_data19_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data19_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data19_AWPROT;
    sc_out< sc_lv<4> > m_axi_data19_AWQOS;
    sc_out< sc_lv<4> > m_axi_data19_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA19_AWUSER_WIDTH> > m_axi_data19_AWUSER;
    sc_out< sc_logic > m_axi_data19_WVALID;
    sc_in< sc_logic > m_axi_data19_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA19_DATA_WIDTH> > m_axi_data19_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA19_DATA_WIDTH/8> > m_axi_data19_WSTRB;
    sc_out< sc_logic > m_axi_data19_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA19_ID_WIDTH> > m_axi_data19_WID;
    sc_out< sc_uint<C_M_AXI_DATA19_WUSER_WIDTH> > m_axi_data19_WUSER;
    sc_out< sc_logic > m_axi_data19_ARVALID;
    sc_in< sc_logic > m_axi_data19_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA19_ADDR_WIDTH> > m_axi_data19_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA19_ID_WIDTH> > m_axi_data19_ARID;
    sc_out< sc_lv<8> > m_axi_data19_ARLEN;
    sc_out< sc_lv<3> > m_axi_data19_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data19_ARBURST;
    sc_out< sc_lv<2> > m_axi_data19_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data19_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data19_ARPROT;
    sc_out< sc_lv<4> > m_axi_data19_ARQOS;
    sc_out< sc_lv<4> > m_axi_data19_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA19_ARUSER_WIDTH> > m_axi_data19_ARUSER;
    sc_in< sc_logic > m_axi_data19_RVALID;
    sc_out< sc_logic > m_axi_data19_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA19_DATA_WIDTH> > m_axi_data19_RDATA;
    sc_in< sc_logic > m_axi_data19_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA19_ID_WIDTH> > m_axi_data19_RID;
    sc_in< sc_uint<C_M_AXI_DATA19_RUSER_WIDTH> > m_axi_data19_RUSER;
    sc_in< sc_lv<2> > m_axi_data19_RRESP;
    sc_in< sc_logic > m_axi_data19_BVALID;
    sc_out< sc_logic > m_axi_data19_BREADY;
    sc_in< sc_lv<2> > m_axi_data19_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA19_ID_WIDTH> > m_axi_data19_BID;
    sc_in< sc_uint<C_M_AXI_DATA19_BUSER_WIDTH> > m_axi_data19_BUSER;
    sc_out< sc_logic > m_axi_data5_AWVALID;
    sc_in< sc_logic > m_axi_data5_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA5_ADDR_WIDTH> > m_axi_data5_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA5_ID_WIDTH> > m_axi_data5_AWID;
    sc_out< sc_lv<8> > m_axi_data5_AWLEN;
    sc_out< sc_lv<3> > m_axi_data5_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data5_AWBURST;
    sc_out< sc_lv<2> > m_axi_data5_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data5_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data5_AWPROT;
    sc_out< sc_lv<4> > m_axi_data5_AWQOS;
    sc_out< sc_lv<4> > m_axi_data5_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA5_AWUSER_WIDTH> > m_axi_data5_AWUSER;
    sc_out< sc_logic > m_axi_data5_WVALID;
    sc_in< sc_logic > m_axi_data5_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA5_DATA_WIDTH> > m_axi_data5_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA5_DATA_WIDTH/8> > m_axi_data5_WSTRB;
    sc_out< sc_logic > m_axi_data5_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA5_ID_WIDTH> > m_axi_data5_WID;
    sc_out< sc_uint<C_M_AXI_DATA5_WUSER_WIDTH> > m_axi_data5_WUSER;
    sc_out< sc_logic > m_axi_data5_ARVALID;
    sc_in< sc_logic > m_axi_data5_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA5_ADDR_WIDTH> > m_axi_data5_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA5_ID_WIDTH> > m_axi_data5_ARID;
    sc_out< sc_lv<8> > m_axi_data5_ARLEN;
    sc_out< sc_lv<3> > m_axi_data5_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data5_ARBURST;
    sc_out< sc_lv<2> > m_axi_data5_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data5_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data5_ARPROT;
    sc_out< sc_lv<4> > m_axi_data5_ARQOS;
    sc_out< sc_lv<4> > m_axi_data5_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA5_ARUSER_WIDTH> > m_axi_data5_ARUSER;
    sc_in< sc_logic > m_axi_data5_RVALID;
    sc_out< sc_logic > m_axi_data5_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA5_DATA_WIDTH> > m_axi_data5_RDATA;
    sc_in< sc_logic > m_axi_data5_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA5_ID_WIDTH> > m_axi_data5_RID;
    sc_in< sc_uint<C_M_AXI_DATA5_RUSER_WIDTH> > m_axi_data5_RUSER;
    sc_in< sc_lv<2> > m_axi_data5_RRESP;
    sc_in< sc_logic > m_axi_data5_BVALID;
    sc_out< sc_logic > m_axi_data5_BREADY;
    sc_in< sc_lv<2> > m_axi_data5_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA5_ID_WIDTH> > m_axi_data5_BID;
    sc_in< sc_uint<C_M_AXI_DATA5_BUSER_WIDTH> > m_axi_data5_BUSER;
    sc_out< sc_logic > m_axi_data39_AWVALID;
    sc_in< sc_logic > m_axi_data39_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA39_ADDR_WIDTH> > m_axi_data39_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA39_ID_WIDTH> > m_axi_data39_AWID;
    sc_out< sc_lv<8> > m_axi_data39_AWLEN;
    sc_out< sc_lv<3> > m_axi_data39_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data39_AWBURST;
    sc_out< sc_lv<2> > m_axi_data39_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data39_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data39_AWPROT;
    sc_out< sc_lv<4> > m_axi_data39_AWQOS;
    sc_out< sc_lv<4> > m_axi_data39_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA39_AWUSER_WIDTH> > m_axi_data39_AWUSER;
    sc_out< sc_logic > m_axi_data39_WVALID;
    sc_in< sc_logic > m_axi_data39_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA39_DATA_WIDTH> > m_axi_data39_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA39_DATA_WIDTH/8> > m_axi_data39_WSTRB;
    sc_out< sc_logic > m_axi_data39_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA39_ID_WIDTH> > m_axi_data39_WID;
    sc_out< sc_uint<C_M_AXI_DATA39_WUSER_WIDTH> > m_axi_data39_WUSER;
    sc_out< sc_logic > m_axi_data39_ARVALID;
    sc_in< sc_logic > m_axi_data39_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA39_ADDR_WIDTH> > m_axi_data39_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA39_ID_WIDTH> > m_axi_data39_ARID;
    sc_out< sc_lv<8> > m_axi_data39_ARLEN;
    sc_out< sc_lv<3> > m_axi_data39_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data39_ARBURST;
    sc_out< sc_lv<2> > m_axi_data39_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data39_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data39_ARPROT;
    sc_out< sc_lv<4> > m_axi_data39_ARQOS;
    sc_out< sc_lv<4> > m_axi_data39_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA39_ARUSER_WIDTH> > m_axi_data39_ARUSER;
    sc_in< sc_logic > m_axi_data39_RVALID;
    sc_out< sc_logic > m_axi_data39_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA39_DATA_WIDTH> > m_axi_data39_RDATA;
    sc_in< sc_logic > m_axi_data39_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA39_ID_WIDTH> > m_axi_data39_RID;
    sc_in< sc_uint<C_M_AXI_DATA39_RUSER_WIDTH> > m_axi_data39_RUSER;
    sc_in< sc_lv<2> > m_axi_data39_RRESP;
    sc_in< sc_logic > m_axi_data39_BVALID;
    sc_out< sc_logic > m_axi_data39_BREADY;
    sc_in< sc_lv<2> > m_axi_data39_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA39_ID_WIDTH> > m_axi_data39_BID;
    sc_in< sc_uint<C_M_AXI_DATA39_BUSER_WIDTH> > m_axi_data39_BUSER;
    sc_out< sc_logic > m_axi_data40_AWVALID;
    sc_in< sc_logic > m_axi_data40_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA40_ADDR_WIDTH> > m_axi_data40_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA40_ID_WIDTH> > m_axi_data40_AWID;
    sc_out< sc_lv<8> > m_axi_data40_AWLEN;
    sc_out< sc_lv<3> > m_axi_data40_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data40_AWBURST;
    sc_out< sc_lv<2> > m_axi_data40_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data40_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data40_AWPROT;
    sc_out< sc_lv<4> > m_axi_data40_AWQOS;
    sc_out< sc_lv<4> > m_axi_data40_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA40_AWUSER_WIDTH> > m_axi_data40_AWUSER;
    sc_out< sc_logic > m_axi_data40_WVALID;
    sc_in< sc_logic > m_axi_data40_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA40_DATA_WIDTH> > m_axi_data40_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA40_DATA_WIDTH/8> > m_axi_data40_WSTRB;
    sc_out< sc_logic > m_axi_data40_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA40_ID_WIDTH> > m_axi_data40_WID;
    sc_out< sc_uint<C_M_AXI_DATA40_WUSER_WIDTH> > m_axi_data40_WUSER;
    sc_out< sc_logic > m_axi_data40_ARVALID;
    sc_in< sc_logic > m_axi_data40_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA40_ADDR_WIDTH> > m_axi_data40_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA40_ID_WIDTH> > m_axi_data40_ARID;
    sc_out< sc_lv<8> > m_axi_data40_ARLEN;
    sc_out< sc_lv<3> > m_axi_data40_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data40_ARBURST;
    sc_out< sc_lv<2> > m_axi_data40_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data40_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data40_ARPROT;
    sc_out< sc_lv<4> > m_axi_data40_ARQOS;
    sc_out< sc_lv<4> > m_axi_data40_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA40_ARUSER_WIDTH> > m_axi_data40_ARUSER;
    sc_in< sc_logic > m_axi_data40_RVALID;
    sc_out< sc_logic > m_axi_data40_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA40_DATA_WIDTH> > m_axi_data40_RDATA;
    sc_in< sc_logic > m_axi_data40_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA40_ID_WIDTH> > m_axi_data40_RID;
    sc_in< sc_uint<C_M_AXI_DATA40_RUSER_WIDTH> > m_axi_data40_RUSER;
    sc_in< sc_lv<2> > m_axi_data40_RRESP;
    sc_in< sc_logic > m_axi_data40_BVALID;
    sc_out< sc_logic > m_axi_data40_BREADY;
    sc_in< sc_lv<2> > m_axi_data40_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA40_ID_WIDTH> > m_axi_data40_BID;
    sc_in< sc_uint<C_M_AXI_DATA40_BUSER_WIDTH> > m_axi_data40_BUSER;
    sc_out< sc_logic > m_axi_data20_AWVALID;
    sc_in< sc_logic > m_axi_data20_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA20_ADDR_WIDTH> > m_axi_data20_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA20_ID_WIDTH> > m_axi_data20_AWID;
    sc_out< sc_lv<8> > m_axi_data20_AWLEN;
    sc_out< sc_lv<3> > m_axi_data20_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data20_AWBURST;
    sc_out< sc_lv<2> > m_axi_data20_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data20_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data20_AWPROT;
    sc_out< sc_lv<4> > m_axi_data20_AWQOS;
    sc_out< sc_lv<4> > m_axi_data20_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA20_AWUSER_WIDTH> > m_axi_data20_AWUSER;
    sc_out< sc_logic > m_axi_data20_WVALID;
    sc_in< sc_logic > m_axi_data20_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA20_DATA_WIDTH> > m_axi_data20_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA20_DATA_WIDTH/8> > m_axi_data20_WSTRB;
    sc_out< sc_logic > m_axi_data20_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA20_ID_WIDTH> > m_axi_data20_WID;
    sc_out< sc_uint<C_M_AXI_DATA20_WUSER_WIDTH> > m_axi_data20_WUSER;
    sc_out< sc_logic > m_axi_data20_ARVALID;
    sc_in< sc_logic > m_axi_data20_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA20_ADDR_WIDTH> > m_axi_data20_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA20_ID_WIDTH> > m_axi_data20_ARID;
    sc_out< sc_lv<8> > m_axi_data20_ARLEN;
    sc_out< sc_lv<3> > m_axi_data20_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data20_ARBURST;
    sc_out< sc_lv<2> > m_axi_data20_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data20_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data20_ARPROT;
    sc_out< sc_lv<4> > m_axi_data20_ARQOS;
    sc_out< sc_lv<4> > m_axi_data20_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA20_ARUSER_WIDTH> > m_axi_data20_ARUSER;
    sc_in< sc_logic > m_axi_data20_RVALID;
    sc_out< sc_logic > m_axi_data20_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA20_DATA_WIDTH> > m_axi_data20_RDATA;
    sc_in< sc_logic > m_axi_data20_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA20_ID_WIDTH> > m_axi_data20_RID;
    sc_in< sc_uint<C_M_AXI_DATA20_RUSER_WIDTH> > m_axi_data20_RUSER;
    sc_in< sc_lv<2> > m_axi_data20_RRESP;
    sc_in< sc_logic > m_axi_data20_BVALID;
    sc_out< sc_logic > m_axi_data20_BREADY;
    sc_in< sc_lv<2> > m_axi_data20_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA20_ID_WIDTH> > m_axi_data20_BID;
    sc_in< sc_uint<C_M_AXI_DATA20_BUSER_WIDTH> > m_axi_data20_BUSER;
    sc_out< sc_logic > m_axi_data6_AWVALID;
    sc_in< sc_logic > m_axi_data6_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA6_ADDR_WIDTH> > m_axi_data6_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA6_ID_WIDTH> > m_axi_data6_AWID;
    sc_out< sc_lv<8> > m_axi_data6_AWLEN;
    sc_out< sc_lv<3> > m_axi_data6_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data6_AWBURST;
    sc_out< sc_lv<2> > m_axi_data6_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data6_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data6_AWPROT;
    sc_out< sc_lv<4> > m_axi_data6_AWQOS;
    sc_out< sc_lv<4> > m_axi_data6_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA6_AWUSER_WIDTH> > m_axi_data6_AWUSER;
    sc_out< sc_logic > m_axi_data6_WVALID;
    sc_in< sc_logic > m_axi_data6_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA6_DATA_WIDTH> > m_axi_data6_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA6_DATA_WIDTH/8> > m_axi_data6_WSTRB;
    sc_out< sc_logic > m_axi_data6_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA6_ID_WIDTH> > m_axi_data6_WID;
    sc_out< sc_uint<C_M_AXI_DATA6_WUSER_WIDTH> > m_axi_data6_WUSER;
    sc_out< sc_logic > m_axi_data6_ARVALID;
    sc_in< sc_logic > m_axi_data6_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA6_ADDR_WIDTH> > m_axi_data6_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA6_ID_WIDTH> > m_axi_data6_ARID;
    sc_out< sc_lv<8> > m_axi_data6_ARLEN;
    sc_out< sc_lv<3> > m_axi_data6_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data6_ARBURST;
    sc_out< sc_lv<2> > m_axi_data6_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data6_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data6_ARPROT;
    sc_out< sc_lv<4> > m_axi_data6_ARQOS;
    sc_out< sc_lv<4> > m_axi_data6_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA6_ARUSER_WIDTH> > m_axi_data6_ARUSER;
    sc_in< sc_logic > m_axi_data6_RVALID;
    sc_out< sc_logic > m_axi_data6_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA6_DATA_WIDTH> > m_axi_data6_RDATA;
    sc_in< sc_logic > m_axi_data6_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA6_ID_WIDTH> > m_axi_data6_RID;
    sc_in< sc_uint<C_M_AXI_DATA6_RUSER_WIDTH> > m_axi_data6_RUSER;
    sc_in< sc_lv<2> > m_axi_data6_RRESP;
    sc_in< sc_logic > m_axi_data6_BVALID;
    sc_out< sc_logic > m_axi_data6_BREADY;
    sc_in< sc_lv<2> > m_axi_data6_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA6_ID_WIDTH> > m_axi_data6_BID;
    sc_in< sc_uint<C_M_AXI_DATA6_BUSER_WIDTH> > m_axi_data6_BUSER;
    sc_out< sc_logic > m_axi_data41_AWVALID;
    sc_in< sc_logic > m_axi_data41_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA41_ADDR_WIDTH> > m_axi_data41_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA41_ID_WIDTH> > m_axi_data41_AWID;
    sc_out< sc_lv<8> > m_axi_data41_AWLEN;
    sc_out< sc_lv<3> > m_axi_data41_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data41_AWBURST;
    sc_out< sc_lv<2> > m_axi_data41_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data41_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data41_AWPROT;
    sc_out< sc_lv<4> > m_axi_data41_AWQOS;
    sc_out< sc_lv<4> > m_axi_data41_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA41_AWUSER_WIDTH> > m_axi_data41_AWUSER;
    sc_out< sc_logic > m_axi_data41_WVALID;
    sc_in< sc_logic > m_axi_data41_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA41_DATA_WIDTH> > m_axi_data41_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA41_DATA_WIDTH/8> > m_axi_data41_WSTRB;
    sc_out< sc_logic > m_axi_data41_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA41_ID_WIDTH> > m_axi_data41_WID;
    sc_out< sc_uint<C_M_AXI_DATA41_WUSER_WIDTH> > m_axi_data41_WUSER;
    sc_out< sc_logic > m_axi_data41_ARVALID;
    sc_in< sc_logic > m_axi_data41_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA41_ADDR_WIDTH> > m_axi_data41_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA41_ID_WIDTH> > m_axi_data41_ARID;
    sc_out< sc_lv<8> > m_axi_data41_ARLEN;
    sc_out< sc_lv<3> > m_axi_data41_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data41_ARBURST;
    sc_out< sc_lv<2> > m_axi_data41_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data41_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data41_ARPROT;
    sc_out< sc_lv<4> > m_axi_data41_ARQOS;
    sc_out< sc_lv<4> > m_axi_data41_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA41_ARUSER_WIDTH> > m_axi_data41_ARUSER;
    sc_in< sc_logic > m_axi_data41_RVALID;
    sc_out< sc_logic > m_axi_data41_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA41_DATA_WIDTH> > m_axi_data41_RDATA;
    sc_in< sc_logic > m_axi_data41_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA41_ID_WIDTH> > m_axi_data41_RID;
    sc_in< sc_uint<C_M_AXI_DATA41_RUSER_WIDTH> > m_axi_data41_RUSER;
    sc_in< sc_lv<2> > m_axi_data41_RRESP;
    sc_in< sc_logic > m_axi_data41_BVALID;
    sc_out< sc_logic > m_axi_data41_BREADY;
    sc_in< sc_lv<2> > m_axi_data41_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA41_ID_WIDTH> > m_axi_data41_BID;
    sc_in< sc_uint<C_M_AXI_DATA41_BUSER_WIDTH> > m_axi_data41_BUSER;
    sc_out< sc_logic > m_axi_data42_AWVALID;
    sc_in< sc_logic > m_axi_data42_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA42_ADDR_WIDTH> > m_axi_data42_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA42_ID_WIDTH> > m_axi_data42_AWID;
    sc_out< sc_lv<8> > m_axi_data42_AWLEN;
    sc_out< sc_lv<3> > m_axi_data42_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data42_AWBURST;
    sc_out< sc_lv<2> > m_axi_data42_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data42_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data42_AWPROT;
    sc_out< sc_lv<4> > m_axi_data42_AWQOS;
    sc_out< sc_lv<4> > m_axi_data42_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA42_AWUSER_WIDTH> > m_axi_data42_AWUSER;
    sc_out< sc_logic > m_axi_data42_WVALID;
    sc_in< sc_logic > m_axi_data42_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA42_DATA_WIDTH> > m_axi_data42_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA42_DATA_WIDTH/8> > m_axi_data42_WSTRB;
    sc_out< sc_logic > m_axi_data42_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA42_ID_WIDTH> > m_axi_data42_WID;
    sc_out< sc_uint<C_M_AXI_DATA42_WUSER_WIDTH> > m_axi_data42_WUSER;
    sc_out< sc_logic > m_axi_data42_ARVALID;
    sc_in< sc_logic > m_axi_data42_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA42_ADDR_WIDTH> > m_axi_data42_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA42_ID_WIDTH> > m_axi_data42_ARID;
    sc_out< sc_lv<8> > m_axi_data42_ARLEN;
    sc_out< sc_lv<3> > m_axi_data42_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data42_ARBURST;
    sc_out< sc_lv<2> > m_axi_data42_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data42_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data42_ARPROT;
    sc_out< sc_lv<4> > m_axi_data42_ARQOS;
    sc_out< sc_lv<4> > m_axi_data42_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA42_ARUSER_WIDTH> > m_axi_data42_ARUSER;
    sc_in< sc_logic > m_axi_data42_RVALID;
    sc_out< sc_logic > m_axi_data42_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA42_DATA_WIDTH> > m_axi_data42_RDATA;
    sc_in< sc_logic > m_axi_data42_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA42_ID_WIDTH> > m_axi_data42_RID;
    sc_in< sc_uint<C_M_AXI_DATA42_RUSER_WIDTH> > m_axi_data42_RUSER;
    sc_in< sc_lv<2> > m_axi_data42_RRESP;
    sc_in< sc_logic > m_axi_data42_BVALID;
    sc_out< sc_logic > m_axi_data42_BREADY;
    sc_in< sc_lv<2> > m_axi_data42_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA42_ID_WIDTH> > m_axi_data42_BID;
    sc_in< sc_uint<C_M_AXI_DATA42_BUSER_WIDTH> > m_axi_data42_BUSER;
    sc_out< sc_logic > m_axi_data21_AWVALID;
    sc_in< sc_logic > m_axi_data21_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA21_ADDR_WIDTH> > m_axi_data21_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA21_ID_WIDTH> > m_axi_data21_AWID;
    sc_out< sc_lv<8> > m_axi_data21_AWLEN;
    sc_out< sc_lv<3> > m_axi_data21_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data21_AWBURST;
    sc_out< sc_lv<2> > m_axi_data21_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data21_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data21_AWPROT;
    sc_out< sc_lv<4> > m_axi_data21_AWQOS;
    sc_out< sc_lv<4> > m_axi_data21_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA21_AWUSER_WIDTH> > m_axi_data21_AWUSER;
    sc_out< sc_logic > m_axi_data21_WVALID;
    sc_in< sc_logic > m_axi_data21_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA21_DATA_WIDTH> > m_axi_data21_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA21_DATA_WIDTH/8> > m_axi_data21_WSTRB;
    sc_out< sc_logic > m_axi_data21_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA21_ID_WIDTH> > m_axi_data21_WID;
    sc_out< sc_uint<C_M_AXI_DATA21_WUSER_WIDTH> > m_axi_data21_WUSER;
    sc_out< sc_logic > m_axi_data21_ARVALID;
    sc_in< sc_logic > m_axi_data21_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA21_ADDR_WIDTH> > m_axi_data21_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA21_ID_WIDTH> > m_axi_data21_ARID;
    sc_out< sc_lv<8> > m_axi_data21_ARLEN;
    sc_out< sc_lv<3> > m_axi_data21_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data21_ARBURST;
    sc_out< sc_lv<2> > m_axi_data21_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data21_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data21_ARPROT;
    sc_out< sc_lv<4> > m_axi_data21_ARQOS;
    sc_out< sc_lv<4> > m_axi_data21_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA21_ARUSER_WIDTH> > m_axi_data21_ARUSER;
    sc_in< sc_logic > m_axi_data21_RVALID;
    sc_out< sc_logic > m_axi_data21_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA21_DATA_WIDTH> > m_axi_data21_RDATA;
    sc_in< sc_logic > m_axi_data21_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA21_ID_WIDTH> > m_axi_data21_RID;
    sc_in< sc_uint<C_M_AXI_DATA21_RUSER_WIDTH> > m_axi_data21_RUSER;
    sc_in< sc_lv<2> > m_axi_data21_RRESP;
    sc_in< sc_logic > m_axi_data21_BVALID;
    sc_out< sc_logic > m_axi_data21_BREADY;
    sc_in< sc_lv<2> > m_axi_data21_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA21_ID_WIDTH> > m_axi_data21_BID;
    sc_in< sc_uint<C_M_AXI_DATA21_BUSER_WIDTH> > m_axi_data21_BUSER;
    sc_out< sc_logic > m_axi_data7_AWVALID;
    sc_in< sc_logic > m_axi_data7_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA7_ADDR_WIDTH> > m_axi_data7_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA7_ID_WIDTH> > m_axi_data7_AWID;
    sc_out< sc_lv<8> > m_axi_data7_AWLEN;
    sc_out< sc_lv<3> > m_axi_data7_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data7_AWBURST;
    sc_out< sc_lv<2> > m_axi_data7_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data7_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data7_AWPROT;
    sc_out< sc_lv<4> > m_axi_data7_AWQOS;
    sc_out< sc_lv<4> > m_axi_data7_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA7_AWUSER_WIDTH> > m_axi_data7_AWUSER;
    sc_out< sc_logic > m_axi_data7_WVALID;
    sc_in< sc_logic > m_axi_data7_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA7_DATA_WIDTH> > m_axi_data7_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA7_DATA_WIDTH/8> > m_axi_data7_WSTRB;
    sc_out< sc_logic > m_axi_data7_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA7_ID_WIDTH> > m_axi_data7_WID;
    sc_out< sc_uint<C_M_AXI_DATA7_WUSER_WIDTH> > m_axi_data7_WUSER;
    sc_out< sc_logic > m_axi_data7_ARVALID;
    sc_in< sc_logic > m_axi_data7_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA7_ADDR_WIDTH> > m_axi_data7_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA7_ID_WIDTH> > m_axi_data7_ARID;
    sc_out< sc_lv<8> > m_axi_data7_ARLEN;
    sc_out< sc_lv<3> > m_axi_data7_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data7_ARBURST;
    sc_out< sc_lv<2> > m_axi_data7_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data7_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data7_ARPROT;
    sc_out< sc_lv<4> > m_axi_data7_ARQOS;
    sc_out< sc_lv<4> > m_axi_data7_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA7_ARUSER_WIDTH> > m_axi_data7_ARUSER;
    sc_in< sc_logic > m_axi_data7_RVALID;
    sc_out< sc_logic > m_axi_data7_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA7_DATA_WIDTH> > m_axi_data7_RDATA;
    sc_in< sc_logic > m_axi_data7_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA7_ID_WIDTH> > m_axi_data7_RID;
    sc_in< sc_uint<C_M_AXI_DATA7_RUSER_WIDTH> > m_axi_data7_RUSER;
    sc_in< sc_lv<2> > m_axi_data7_RRESP;
    sc_in< sc_logic > m_axi_data7_BVALID;
    sc_out< sc_logic > m_axi_data7_BREADY;
    sc_in< sc_lv<2> > m_axi_data7_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA7_ID_WIDTH> > m_axi_data7_BID;
    sc_in< sc_uint<C_M_AXI_DATA7_BUSER_WIDTH> > m_axi_data7_BUSER;
    sc_out< sc_logic > m_axi_data43_AWVALID;
    sc_in< sc_logic > m_axi_data43_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA43_ADDR_WIDTH> > m_axi_data43_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA43_ID_WIDTH> > m_axi_data43_AWID;
    sc_out< sc_lv<8> > m_axi_data43_AWLEN;
    sc_out< sc_lv<3> > m_axi_data43_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data43_AWBURST;
    sc_out< sc_lv<2> > m_axi_data43_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data43_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data43_AWPROT;
    sc_out< sc_lv<4> > m_axi_data43_AWQOS;
    sc_out< sc_lv<4> > m_axi_data43_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA43_AWUSER_WIDTH> > m_axi_data43_AWUSER;
    sc_out< sc_logic > m_axi_data43_WVALID;
    sc_in< sc_logic > m_axi_data43_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA43_DATA_WIDTH> > m_axi_data43_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA43_DATA_WIDTH/8> > m_axi_data43_WSTRB;
    sc_out< sc_logic > m_axi_data43_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA43_ID_WIDTH> > m_axi_data43_WID;
    sc_out< sc_uint<C_M_AXI_DATA43_WUSER_WIDTH> > m_axi_data43_WUSER;
    sc_out< sc_logic > m_axi_data43_ARVALID;
    sc_in< sc_logic > m_axi_data43_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA43_ADDR_WIDTH> > m_axi_data43_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA43_ID_WIDTH> > m_axi_data43_ARID;
    sc_out< sc_lv<8> > m_axi_data43_ARLEN;
    sc_out< sc_lv<3> > m_axi_data43_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data43_ARBURST;
    sc_out< sc_lv<2> > m_axi_data43_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data43_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data43_ARPROT;
    sc_out< sc_lv<4> > m_axi_data43_ARQOS;
    sc_out< sc_lv<4> > m_axi_data43_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA43_ARUSER_WIDTH> > m_axi_data43_ARUSER;
    sc_in< sc_logic > m_axi_data43_RVALID;
    sc_out< sc_logic > m_axi_data43_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA43_DATA_WIDTH> > m_axi_data43_RDATA;
    sc_in< sc_logic > m_axi_data43_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA43_ID_WIDTH> > m_axi_data43_RID;
    sc_in< sc_uint<C_M_AXI_DATA43_RUSER_WIDTH> > m_axi_data43_RUSER;
    sc_in< sc_lv<2> > m_axi_data43_RRESP;
    sc_in< sc_logic > m_axi_data43_BVALID;
    sc_out< sc_logic > m_axi_data43_BREADY;
    sc_in< sc_lv<2> > m_axi_data43_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA43_ID_WIDTH> > m_axi_data43_BID;
    sc_in< sc_uint<C_M_AXI_DATA43_BUSER_WIDTH> > m_axi_data43_BUSER;
    sc_out< sc_logic > m_axi_data44_AWVALID;
    sc_in< sc_logic > m_axi_data44_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA44_ADDR_WIDTH> > m_axi_data44_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA44_ID_WIDTH> > m_axi_data44_AWID;
    sc_out< sc_lv<8> > m_axi_data44_AWLEN;
    sc_out< sc_lv<3> > m_axi_data44_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data44_AWBURST;
    sc_out< sc_lv<2> > m_axi_data44_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data44_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data44_AWPROT;
    sc_out< sc_lv<4> > m_axi_data44_AWQOS;
    sc_out< sc_lv<4> > m_axi_data44_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA44_AWUSER_WIDTH> > m_axi_data44_AWUSER;
    sc_out< sc_logic > m_axi_data44_WVALID;
    sc_in< sc_logic > m_axi_data44_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA44_DATA_WIDTH> > m_axi_data44_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA44_DATA_WIDTH/8> > m_axi_data44_WSTRB;
    sc_out< sc_logic > m_axi_data44_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA44_ID_WIDTH> > m_axi_data44_WID;
    sc_out< sc_uint<C_M_AXI_DATA44_WUSER_WIDTH> > m_axi_data44_WUSER;
    sc_out< sc_logic > m_axi_data44_ARVALID;
    sc_in< sc_logic > m_axi_data44_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA44_ADDR_WIDTH> > m_axi_data44_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA44_ID_WIDTH> > m_axi_data44_ARID;
    sc_out< sc_lv<8> > m_axi_data44_ARLEN;
    sc_out< sc_lv<3> > m_axi_data44_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data44_ARBURST;
    sc_out< sc_lv<2> > m_axi_data44_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data44_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data44_ARPROT;
    sc_out< sc_lv<4> > m_axi_data44_ARQOS;
    sc_out< sc_lv<4> > m_axi_data44_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA44_ARUSER_WIDTH> > m_axi_data44_ARUSER;
    sc_in< sc_logic > m_axi_data44_RVALID;
    sc_out< sc_logic > m_axi_data44_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA44_DATA_WIDTH> > m_axi_data44_RDATA;
    sc_in< sc_logic > m_axi_data44_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA44_ID_WIDTH> > m_axi_data44_RID;
    sc_in< sc_uint<C_M_AXI_DATA44_RUSER_WIDTH> > m_axi_data44_RUSER;
    sc_in< sc_lv<2> > m_axi_data44_RRESP;
    sc_in< sc_logic > m_axi_data44_BVALID;
    sc_out< sc_logic > m_axi_data44_BREADY;
    sc_in< sc_lv<2> > m_axi_data44_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA44_ID_WIDTH> > m_axi_data44_BID;
    sc_in< sc_uint<C_M_AXI_DATA44_BUSER_WIDTH> > m_axi_data44_BUSER;
    sc_out< sc_logic > m_axi_data22_AWVALID;
    sc_in< sc_logic > m_axi_data22_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA22_ADDR_WIDTH> > m_axi_data22_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA22_ID_WIDTH> > m_axi_data22_AWID;
    sc_out< sc_lv<8> > m_axi_data22_AWLEN;
    sc_out< sc_lv<3> > m_axi_data22_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data22_AWBURST;
    sc_out< sc_lv<2> > m_axi_data22_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data22_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data22_AWPROT;
    sc_out< sc_lv<4> > m_axi_data22_AWQOS;
    sc_out< sc_lv<4> > m_axi_data22_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA22_AWUSER_WIDTH> > m_axi_data22_AWUSER;
    sc_out< sc_logic > m_axi_data22_WVALID;
    sc_in< sc_logic > m_axi_data22_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA22_DATA_WIDTH> > m_axi_data22_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA22_DATA_WIDTH/8> > m_axi_data22_WSTRB;
    sc_out< sc_logic > m_axi_data22_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA22_ID_WIDTH> > m_axi_data22_WID;
    sc_out< sc_uint<C_M_AXI_DATA22_WUSER_WIDTH> > m_axi_data22_WUSER;
    sc_out< sc_logic > m_axi_data22_ARVALID;
    sc_in< sc_logic > m_axi_data22_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA22_ADDR_WIDTH> > m_axi_data22_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA22_ID_WIDTH> > m_axi_data22_ARID;
    sc_out< sc_lv<8> > m_axi_data22_ARLEN;
    sc_out< sc_lv<3> > m_axi_data22_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data22_ARBURST;
    sc_out< sc_lv<2> > m_axi_data22_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data22_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data22_ARPROT;
    sc_out< sc_lv<4> > m_axi_data22_ARQOS;
    sc_out< sc_lv<4> > m_axi_data22_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA22_ARUSER_WIDTH> > m_axi_data22_ARUSER;
    sc_in< sc_logic > m_axi_data22_RVALID;
    sc_out< sc_logic > m_axi_data22_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA22_DATA_WIDTH> > m_axi_data22_RDATA;
    sc_in< sc_logic > m_axi_data22_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA22_ID_WIDTH> > m_axi_data22_RID;
    sc_in< sc_uint<C_M_AXI_DATA22_RUSER_WIDTH> > m_axi_data22_RUSER;
    sc_in< sc_lv<2> > m_axi_data22_RRESP;
    sc_in< sc_logic > m_axi_data22_BVALID;
    sc_out< sc_logic > m_axi_data22_BREADY;
    sc_in< sc_lv<2> > m_axi_data22_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA22_ID_WIDTH> > m_axi_data22_BID;
    sc_in< sc_uint<C_M_AXI_DATA22_BUSER_WIDTH> > m_axi_data22_BUSER;
    sc_out< sc_logic > m_axi_data8_AWVALID;
    sc_in< sc_logic > m_axi_data8_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA8_ADDR_WIDTH> > m_axi_data8_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA8_ID_WIDTH> > m_axi_data8_AWID;
    sc_out< sc_lv<8> > m_axi_data8_AWLEN;
    sc_out< sc_lv<3> > m_axi_data8_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data8_AWBURST;
    sc_out< sc_lv<2> > m_axi_data8_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data8_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data8_AWPROT;
    sc_out< sc_lv<4> > m_axi_data8_AWQOS;
    sc_out< sc_lv<4> > m_axi_data8_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA8_AWUSER_WIDTH> > m_axi_data8_AWUSER;
    sc_out< sc_logic > m_axi_data8_WVALID;
    sc_in< sc_logic > m_axi_data8_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA8_DATA_WIDTH> > m_axi_data8_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA8_DATA_WIDTH/8> > m_axi_data8_WSTRB;
    sc_out< sc_logic > m_axi_data8_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA8_ID_WIDTH> > m_axi_data8_WID;
    sc_out< sc_uint<C_M_AXI_DATA8_WUSER_WIDTH> > m_axi_data8_WUSER;
    sc_out< sc_logic > m_axi_data8_ARVALID;
    sc_in< sc_logic > m_axi_data8_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA8_ADDR_WIDTH> > m_axi_data8_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA8_ID_WIDTH> > m_axi_data8_ARID;
    sc_out< sc_lv<8> > m_axi_data8_ARLEN;
    sc_out< sc_lv<3> > m_axi_data8_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data8_ARBURST;
    sc_out< sc_lv<2> > m_axi_data8_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data8_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data8_ARPROT;
    sc_out< sc_lv<4> > m_axi_data8_ARQOS;
    sc_out< sc_lv<4> > m_axi_data8_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA8_ARUSER_WIDTH> > m_axi_data8_ARUSER;
    sc_in< sc_logic > m_axi_data8_RVALID;
    sc_out< sc_logic > m_axi_data8_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA8_DATA_WIDTH> > m_axi_data8_RDATA;
    sc_in< sc_logic > m_axi_data8_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA8_ID_WIDTH> > m_axi_data8_RID;
    sc_in< sc_uint<C_M_AXI_DATA8_RUSER_WIDTH> > m_axi_data8_RUSER;
    sc_in< sc_lv<2> > m_axi_data8_RRESP;
    sc_in< sc_logic > m_axi_data8_BVALID;
    sc_out< sc_logic > m_axi_data8_BREADY;
    sc_in< sc_lv<2> > m_axi_data8_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA8_ID_WIDTH> > m_axi_data8_BID;
    sc_in< sc_uint<C_M_AXI_DATA8_BUSER_WIDTH> > m_axi_data8_BUSER;
    sc_out< sc_logic > m_axi_data45_AWVALID;
    sc_in< sc_logic > m_axi_data45_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA45_ADDR_WIDTH> > m_axi_data45_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA45_ID_WIDTH> > m_axi_data45_AWID;
    sc_out< sc_lv<8> > m_axi_data45_AWLEN;
    sc_out< sc_lv<3> > m_axi_data45_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data45_AWBURST;
    sc_out< sc_lv<2> > m_axi_data45_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data45_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data45_AWPROT;
    sc_out< sc_lv<4> > m_axi_data45_AWQOS;
    sc_out< sc_lv<4> > m_axi_data45_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA45_AWUSER_WIDTH> > m_axi_data45_AWUSER;
    sc_out< sc_logic > m_axi_data45_WVALID;
    sc_in< sc_logic > m_axi_data45_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA45_DATA_WIDTH> > m_axi_data45_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA45_DATA_WIDTH/8> > m_axi_data45_WSTRB;
    sc_out< sc_logic > m_axi_data45_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA45_ID_WIDTH> > m_axi_data45_WID;
    sc_out< sc_uint<C_M_AXI_DATA45_WUSER_WIDTH> > m_axi_data45_WUSER;
    sc_out< sc_logic > m_axi_data45_ARVALID;
    sc_in< sc_logic > m_axi_data45_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA45_ADDR_WIDTH> > m_axi_data45_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA45_ID_WIDTH> > m_axi_data45_ARID;
    sc_out< sc_lv<8> > m_axi_data45_ARLEN;
    sc_out< sc_lv<3> > m_axi_data45_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data45_ARBURST;
    sc_out< sc_lv<2> > m_axi_data45_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data45_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data45_ARPROT;
    sc_out< sc_lv<4> > m_axi_data45_ARQOS;
    sc_out< sc_lv<4> > m_axi_data45_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA45_ARUSER_WIDTH> > m_axi_data45_ARUSER;
    sc_in< sc_logic > m_axi_data45_RVALID;
    sc_out< sc_logic > m_axi_data45_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA45_DATA_WIDTH> > m_axi_data45_RDATA;
    sc_in< sc_logic > m_axi_data45_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA45_ID_WIDTH> > m_axi_data45_RID;
    sc_in< sc_uint<C_M_AXI_DATA45_RUSER_WIDTH> > m_axi_data45_RUSER;
    sc_in< sc_lv<2> > m_axi_data45_RRESP;
    sc_in< sc_logic > m_axi_data45_BVALID;
    sc_out< sc_logic > m_axi_data45_BREADY;
    sc_in< sc_lv<2> > m_axi_data45_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA45_ID_WIDTH> > m_axi_data45_BID;
    sc_in< sc_uint<C_M_AXI_DATA45_BUSER_WIDTH> > m_axi_data45_BUSER;
    sc_out< sc_logic > m_axi_data46_AWVALID;
    sc_in< sc_logic > m_axi_data46_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA46_ADDR_WIDTH> > m_axi_data46_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA46_ID_WIDTH> > m_axi_data46_AWID;
    sc_out< sc_lv<8> > m_axi_data46_AWLEN;
    sc_out< sc_lv<3> > m_axi_data46_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data46_AWBURST;
    sc_out< sc_lv<2> > m_axi_data46_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data46_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data46_AWPROT;
    sc_out< sc_lv<4> > m_axi_data46_AWQOS;
    sc_out< sc_lv<4> > m_axi_data46_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA46_AWUSER_WIDTH> > m_axi_data46_AWUSER;
    sc_out< sc_logic > m_axi_data46_WVALID;
    sc_in< sc_logic > m_axi_data46_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA46_DATA_WIDTH> > m_axi_data46_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA46_DATA_WIDTH/8> > m_axi_data46_WSTRB;
    sc_out< sc_logic > m_axi_data46_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA46_ID_WIDTH> > m_axi_data46_WID;
    sc_out< sc_uint<C_M_AXI_DATA46_WUSER_WIDTH> > m_axi_data46_WUSER;
    sc_out< sc_logic > m_axi_data46_ARVALID;
    sc_in< sc_logic > m_axi_data46_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA46_ADDR_WIDTH> > m_axi_data46_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA46_ID_WIDTH> > m_axi_data46_ARID;
    sc_out< sc_lv<8> > m_axi_data46_ARLEN;
    sc_out< sc_lv<3> > m_axi_data46_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data46_ARBURST;
    sc_out< sc_lv<2> > m_axi_data46_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data46_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data46_ARPROT;
    sc_out< sc_lv<4> > m_axi_data46_ARQOS;
    sc_out< sc_lv<4> > m_axi_data46_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA46_ARUSER_WIDTH> > m_axi_data46_ARUSER;
    sc_in< sc_logic > m_axi_data46_RVALID;
    sc_out< sc_logic > m_axi_data46_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA46_DATA_WIDTH> > m_axi_data46_RDATA;
    sc_in< sc_logic > m_axi_data46_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA46_ID_WIDTH> > m_axi_data46_RID;
    sc_in< sc_uint<C_M_AXI_DATA46_RUSER_WIDTH> > m_axi_data46_RUSER;
    sc_in< sc_lv<2> > m_axi_data46_RRESP;
    sc_in< sc_logic > m_axi_data46_BVALID;
    sc_out< sc_logic > m_axi_data46_BREADY;
    sc_in< sc_lv<2> > m_axi_data46_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA46_ID_WIDTH> > m_axi_data46_BID;
    sc_in< sc_uint<C_M_AXI_DATA46_BUSER_WIDTH> > m_axi_data46_BUSER;
    sc_out< sc_logic > m_axi_data23_AWVALID;
    sc_in< sc_logic > m_axi_data23_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA23_ADDR_WIDTH> > m_axi_data23_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA23_ID_WIDTH> > m_axi_data23_AWID;
    sc_out< sc_lv<8> > m_axi_data23_AWLEN;
    sc_out< sc_lv<3> > m_axi_data23_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data23_AWBURST;
    sc_out< sc_lv<2> > m_axi_data23_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data23_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data23_AWPROT;
    sc_out< sc_lv<4> > m_axi_data23_AWQOS;
    sc_out< sc_lv<4> > m_axi_data23_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA23_AWUSER_WIDTH> > m_axi_data23_AWUSER;
    sc_out< sc_logic > m_axi_data23_WVALID;
    sc_in< sc_logic > m_axi_data23_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA23_DATA_WIDTH> > m_axi_data23_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA23_DATA_WIDTH/8> > m_axi_data23_WSTRB;
    sc_out< sc_logic > m_axi_data23_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA23_ID_WIDTH> > m_axi_data23_WID;
    sc_out< sc_uint<C_M_AXI_DATA23_WUSER_WIDTH> > m_axi_data23_WUSER;
    sc_out< sc_logic > m_axi_data23_ARVALID;
    sc_in< sc_logic > m_axi_data23_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA23_ADDR_WIDTH> > m_axi_data23_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA23_ID_WIDTH> > m_axi_data23_ARID;
    sc_out< sc_lv<8> > m_axi_data23_ARLEN;
    sc_out< sc_lv<3> > m_axi_data23_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data23_ARBURST;
    sc_out< sc_lv<2> > m_axi_data23_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data23_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data23_ARPROT;
    sc_out< sc_lv<4> > m_axi_data23_ARQOS;
    sc_out< sc_lv<4> > m_axi_data23_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA23_ARUSER_WIDTH> > m_axi_data23_ARUSER;
    sc_in< sc_logic > m_axi_data23_RVALID;
    sc_out< sc_logic > m_axi_data23_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA23_DATA_WIDTH> > m_axi_data23_RDATA;
    sc_in< sc_logic > m_axi_data23_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA23_ID_WIDTH> > m_axi_data23_RID;
    sc_in< sc_uint<C_M_AXI_DATA23_RUSER_WIDTH> > m_axi_data23_RUSER;
    sc_in< sc_lv<2> > m_axi_data23_RRESP;
    sc_in< sc_logic > m_axi_data23_BVALID;
    sc_out< sc_logic > m_axi_data23_BREADY;
    sc_in< sc_lv<2> > m_axi_data23_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA23_ID_WIDTH> > m_axi_data23_BID;
    sc_in< sc_uint<C_M_AXI_DATA23_BUSER_WIDTH> > m_axi_data23_BUSER;
    sc_out< sc_logic > m_axi_data9_AWVALID;
    sc_in< sc_logic > m_axi_data9_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA9_ADDR_WIDTH> > m_axi_data9_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA9_ID_WIDTH> > m_axi_data9_AWID;
    sc_out< sc_lv<8> > m_axi_data9_AWLEN;
    sc_out< sc_lv<3> > m_axi_data9_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data9_AWBURST;
    sc_out< sc_lv<2> > m_axi_data9_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data9_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data9_AWPROT;
    sc_out< sc_lv<4> > m_axi_data9_AWQOS;
    sc_out< sc_lv<4> > m_axi_data9_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA9_AWUSER_WIDTH> > m_axi_data9_AWUSER;
    sc_out< sc_logic > m_axi_data9_WVALID;
    sc_in< sc_logic > m_axi_data9_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA9_DATA_WIDTH> > m_axi_data9_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA9_DATA_WIDTH/8> > m_axi_data9_WSTRB;
    sc_out< sc_logic > m_axi_data9_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA9_ID_WIDTH> > m_axi_data9_WID;
    sc_out< sc_uint<C_M_AXI_DATA9_WUSER_WIDTH> > m_axi_data9_WUSER;
    sc_out< sc_logic > m_axi_data9_ARVALID;
    sc_in< sc_logic > m_axi_data9_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA9_ADDR_WIDTH> > m_axi_data9_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA9_ID_WIDTH> > m_axi_data9_ARID;
    sc_out< sc_lv<8> > m_axi_data9_ARLEN;
    sc_out< sc_lv<3> > m_axi_data9_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data9_ARBURST;
    sc_out< sc_lv<2> > m_axi_data9_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data9_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data9_ARPROT;
    sc_out< sc_lv<4> > m_axi_data9_ARQOS;
    sc_out< sc_lv<4> > m_axi_data9_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA9_ARUSER_WIDTH> > m_axi_data9_ARUSER;
    sc_in< sc_logic > m_axi_data9_RVALID;
    sc_out< sc_logic > m_axi_data9_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA9_DATA_WIDTH> > m_axi_data9_RDATA;
    sc_in< sc_logic > m_axi_data9_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA9_ID_WIDTH> > m_axi_data9_RID;
    sc_in< sc_uint<C_M_AXI_DATA9_RUSER_WIDTH> > m_axi_data9_RUSER;
    sc_in< sc_lv<2> > m_axi_data9_RRESP;
    sc_in< sc_logic > m_axi_data9_BVALID;
    sc_out< sc_logic > m_axi_data9_BREADY;
    sc_in< sc_lv<2> > m_axi_data9_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA9_ID_WIDTH> > m_axi_data9_BID;
    sc_in< sc_uint<C_M_AXI_DATA9_BUSER_WIDTH> > m_axi_data9_BUSER;
    sc_out< sc_logic > m_axi_data47_AWVALID;
    sc_in< sc_logic > m_axi_data47_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA47_ADDR_WIDTH> > m_axi_data47_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA47_ID_WIDTH> > m_axi_data47_AWID;
    sc_out< sc_lv<8> > m_axi_data47_AWLEN;
    sc_out< sc_lv<3> > m_axi_data47_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data47_AWBURST;
    sc_out< sc_lv<2> > m_axi_data47_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data47_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data47_AWPROT;
    sc_out< sc_lv<4> > m_axi_data47_AWQOS;
    sc_out< sc_lv<4> > m_axi_data47_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA47_AWUSER_WIDTH> > m_axi_data47_AWUSER;
    sc_out< sc_logic > m_axi_data47_WVALID;
    sc_in< sc_logic > m_axi_data47_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA47_DATA_WIDTH> > m_axi_data47_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA47_DATA_WIDTH/8> > m_axi_data47_WSTRB;
    sc_out< sc_logic > m_axi_data47_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA47_ID_WIDTH> > m_axi_data47_WID;
    sc_out< sc_uint<C_M_AXI_DATA47_WUSER_WIDTH> > m_axi_data47_WUSER;
    sc_out< sc_logic > m_axi_data47_ARVALID;
    sc_in< sc_logic > m_axi_data47_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA47_ADDR_WIDTH> > m_axi_data47_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA47_ID_WIDTH> > m_axi_data47_ARID;
    sc_out< sc_lv<8> > m_axi_data47_ARLEN;
    sc_out< sc_lv<3> > m_axi_data47_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data47_ARBURST;
    sc_out< sc_lv<2> > m_axi_data47_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data47_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data47_ARPROT;
    sc_out< sc_lv<4> > m_axi_data47_ARQOS;
    sc_out< sc_lv<4> > m_axi_data47_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA47_ARUSER_WIDTH> > m_axi_data47_ARUSER;
    sc_in< sc_logic > m_axi_data47_RVALID;
    sc_out< sc_logic > m_axi_data47_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA47_DATA_WIDTH> > m_axi_data47_RDATA;
    sc_in< sc_logic > m_axi_data47_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA47_ID_WIDTH> > m_axi_data47_RID;
    sc_in< sc_uint<C_M_AXI_DATA47_RUSER_WIDTH> > m_axi_data47_RUSER;
    sc_in< sc_lv<2> > m_axi_data47_RRESP;
    sc_in< sc_logic > m_axi_data47_BVALID;
    sc_out< sc_logic > m_axi_data47_BREADY;
    sc_in< sc_lv<2> > m_axi_data47_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA47_ID_WIDTH> > m_axi_data47_BID;
    sc_in< sc_uint<C_M_AXI_DATA47_BUSER_WIDTH> > m_axi_data47_BUSER;
    sc_out< sc_logic > m_axi_data48_AWVALID;
    sc_in< sc_logic > m_axi_data48_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA48_ADDR_WIDTH> > m_axi_data48_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA48_ID_WIDTH> > m_axi_data48_AWID;
    sc_out< sc_lv<8> > m_axi_data48_AWLEN;
    sc_out< sc_lv<3> > m_axi_data48_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data48_AWBURST;
    sc_out< sc_lv<2> > m_axi_data48_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data48_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data48_AWPROT;
    sc_out< sc_lv<4> > m_axi_data48_AWQOS;
    sc_out< sc_lv<4> > m_axi_data48_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA48_AWUSER_WIDTH> > m_axi_data48_AWUSER;
    sc_out< sc_logic > m_axi_data48_WVALID;
    sc_in< sc_logic > m_axi_data48_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA48_DATA_WIDTH> > m_axi_data48_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA48_DATA_WIDTH/8> > m_axi_data48_WSTRB;
    sc_out< sc_logic > m_axi_data48_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA48_ID_WIDTH> > m_axi_data48_WID;
    sc_out< sc_uint<C_M_AXI_DATA48_WUSER_WIDTH> > m_axi_data48_WUSER;
    sc_out< sc_logic > m_axi_data48_ARVALID;
    sc_in< sc_logic > m_axi_data48_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA48_ADDR_WIDTH> > m_axi_data48_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA48_ID_WIDTH> > m_axi_data48_ARID;
    sc_out< sc_lv<8> > m_axi_data48_ARLEN;
    sc_out< sc_lv<3> > m_axi_data48_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data48_ARBURST;
    sc_out< sc_lv<2> > m_axi_data48_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data48_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data48_ARPROT;
    sc_out< sc_lv<4> > m_axi_data48_ARQOS;
    sc_out< sc_lv<4> > m_axi_data48_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA48_ARUSER_WIDTH> > m_axi_data48_ARUSER;
    sc_in< sc_logic > m_axi_data48_RVALID;
    sc_out< sc_logic > m_axi_data48_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA48_DATA_WIDTH> > m_axi_data48_RDATA;
    sc_in< sc_logic > m_axi_data48_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA48_ID_WIDTH> > m_axi_data48_RID;
    sc_in< sc_uint<C_M_AXI_DATA48_RUSER_WIDTH> > m_axi_data48_RUSER;
    sc_in< sc_lv<2> > m_axi_data48_RRESP;
    sc_in< sc_logic > m_axi_data48_BVALID;
    sc_out< sc_logic > m_axi_data48_BREADY;
    sc_in< sc_lv<2> > m_axi_data48_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA48_ID_WIDTH> > m_axi_data48_BID;
    sc_in< sc_uint<C_M_AXI_DATA48_BUSER_WIDTH> > m_axi_data48_BUSER;
    sc_out< sc_logic > m_axi_data24_AWVALID;
    sc_in< sc_logic > m_axi_data24_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA24_ADDR_WIDTH> > m_axi_data24_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA24_ID_WIDTH> > m_axi_data24_AWID;
    sc_out< sc_lv<8> > m_axi_data24_AWLEN;
    sc_out< sc_lv<3> > m_axi_data24_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data24_AWBURST;
    sc_out< sc_lv<2> > m_axi_data24_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data24_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data24_AWPROT;
    sc_out< sc_lv<4> > m_axi_data24_AWQOS;
    sc_out< sc_lv<4> > m_axi_data24_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA24_AWUSER_WIDTH> > m_axi_data24_AWUSER;
    sc_out< sc_logic > m_axi_data24_WVALID;
    sc_in< sc_logic > m_axi_data24_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA24_DATA_WIDTH> > m_axi_data24_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA24_DATA_WIDTH/8> > m_axi_data24_WSTRB;
    sc_out< sc_logic > m_axi_data24_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA24_ID_WIDTH> > m_axi_data24_WID;
    sc_out< sc_uint<C_M_AXI_DATA24_WUSER_WIDTH> > m_axi_data24_WUSER;
    sc_out< sc_logic > m_axi_data24_ARVALID;
    sc_in< sc_logic > m_axi_data24_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA24_ADDR_WIDTH> > m_axi_data24_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA24_ID_WIDTH> > m_axi_data24_ARID;
    sc_out< sc_lv<8> > m_axi_data24_ARLEN;
    sc_out< sc_lv<3> > m_axi_data24_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data24_ARBURST;
    sc_out< sc_lv<2> > m_axi_data24_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data24_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data24_ARPROT;
    sc_out< sc_lv<4> > m_axi_data24_ARQOS;
    sc_out< sc_lv<4> > m_axi_data24_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA24_ARUSER_WIDTH> > m_axi_data24_ARUSER;
    sc_in< sc_logic > m_axi_data24_RVALID;
    sc_out< sc_logic > m_axi_data24_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA24_DATA_WIDTH> > m_axi_data24_RDATA;
    sc_in< sc_logic > m_axi_data24_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA24_ID_WIDTH> > m_axi_data24_RID;
    sc_in< sc_uint<C_M_AXI_DATA24_RUSER_WIDTH> > m_axi_data24_RUSER;
    sc_in< sc_lv<2> > m_axi_data24_RRESP;
    sc_in< sc_logic > m_axi_data24_BVALID;
    sc_out< sc_logic > m_axi_data24_BREADY;
    sc_in< sc_lv<2> > m_axi_data24_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA24_ID_WIDTH> > m_axi_data24_BID;
    sc_in< sc_uint<C_M_AXI_DATA24_BUSER_WIDTH> > m_axi_data24_BUSER;
    sc_out< sc_logic > m_axi_data10_AWVALID;
    sc_in< sc_logic > m_axi_data10_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA10_ADDR_WIDTH> > m_axi_data10_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA10_ID_WIDTH> > m_axi_data10_AWID;
    sc_out< sc_lv<8> > m_axi_data10_AWLEN;
    sc_out< sc_lv<3> > m_axi_data10_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data10_AWBURST;
    sc_out< sc_lv<2> > m_axi_data10_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data10_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data10_AWPROT;
    sc_out< sc_lv<4> > m_axi_data10_AWQOS;
    sc_out< sc_lv<4> > m_axi_data10_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA10_AWUSER_WIDTH> > m_axi_data10_AWUSER;
    sc_out< sc_logic > m_axi_data10_WVALID;
    sc_in< sc_logic > m_axi_data10_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA10_DATA_WIDTH> > m_axi_data10_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA10_DATA_WIDTH/8> > m_axi_data10_WSTRB;
    sc_out< sc_logic > m_axi_data10_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA10_ID_WIDTH> > m_axi_data10_WID;
    sc_out< sc_uint<C_M_AXI_DATA10_WUSER_WIDTH> > m_axi_data10_WUSER;
    sc_out< sc_logic > m_axi_data10_ARVALID;
    sc_in< sc_logic > m_axi_data10_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA10_ADDR_WIDTH> > m_axi_data10_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA10_ID_WIDTH> > m_axi_data10_ARID;
    sc_out< sc_lv<8> > m_axi_data10_ARLEN;
    sc_out< sc_lv<3> > m_axi_data10_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data10_ARBURST;
    sc_out< sc_lv<2> > m_axi_data10_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data10_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data10_ARPROT;
    sc_out< sc_lv<4> > m_axi_data10_ARQOS;
    sc_out< sc_lv<4> > m_axi_data10_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA10_ARUSER_WIDTH> > m_axi_data10_ARUSER;
    sc_in< sc_logic > m_axi_data10_RVALID;
    sc_out< sc_logic > m_axi_data10_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA10_DATA_WIDTH> > m_axi_data10_RDATA;
    sc_in< sc_logic > m_axi_data10_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA10_ID_WIDTH> > m_axi_data10_RID;
    sc_in< sc_uint<C_M_AXI_DATA10_RUSER_WIDTH> > m_axi_data10_RUSER;
    sc_in< sc_lv<2> > m_axi_data10_RRESP;
    sc_in< sc_logic > m_axi_data10_BVALID;
    sc_out< sc_logic > m_axi_data10_BREADY;
    sc_in< sc_lv<2> > m_axi_data10_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA10_ID_WIDTH> > m_axi_data10_BID;
    sc_in< sc_uint<C_M_AXI_DATA10_BUSER_WIDTH> > m_axi_data10_BUSER;
    sc_out< sc_logic > m_axi_data49_AWVALID;
    sc_in< sc_logic > m_axi_data49_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA49_ADDR_WIDTH> > m_axi_data49_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA49_ID_WIDTH> > m_axi_data49_AWID;
    sc_out< sc_lv<8> > m_axi_data49_AWLEN;
    sc_out< sc_lv<3> > m_axi_data49_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data49_AWBURST;
    sc_out< sc_lv<2> > m_axi_data49_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data49_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data49_AWPROT;
    sc_out< sc_lv<4> > m_axi_data49_AWQOS;
    sc_out< sc_lv<4> > m_axi_data49_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA49_AWUSER_WIDTH> > m_axi_data49_AWUSER;
    sc_out< sc_logic > m_axi_data49_WVALID;
    sc_in< sc_logic > m_axi_data49_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA49_DATA_WIDTH> > m_axi_data49_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA49_DATA_WIDTH/8> > m_axi_data49_WSTRB;
    sc_out< sc_logic > m_axi_data49_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA49_ID_WIDTH> > m_axi_data49_WID;
    sc_out< sc_uint<C_M_AXI_DATA49_WUSER_WIDTH> > m_axi_data49_WUSER;
    sc_out< sc_logic > m_axi_data49_ARVALID;
    sc_in< sc_logic > m_axi_data49_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA49_ADDR_WIDTH> > m_axi_data49_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA49_ID_WIDTH> > m_axi_data49_ARID;
    sc_out< sc_lv<8> > m_axi_data49_ARLEN;
    sc_out< sc_lv<3> > m_axi_data49_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data49_ARBURST;
    sc_out< sc_lv<2> > m_axi_data49_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data49_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data49_ARPROT;
    sc_out< sc_lv<4> > m_axi_data49_ARQOS;
    sc_out< sc_lv<4> > m_axi_data49_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA49_ARUSER_WIDTH> > m_axi_data49_ARUSER;
    sc_in< sc_logic > m_axi_data49_RVALID;
    sc_out< sc_logic > m_axi_data49_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA49_DATA_WIDTH> > m_axi_data49_RDATA;
    sc_in< sc_logic > m_axi_data49_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA49_ID_WIDTH> > m_axi_data49_RID;
    sc_in< sc_uint<C_M_AXI_DATA49_RUSER_WIDTH> > m_axi_data49_RUSER;
    sc_in< sc_lv<2> > m_axi_data49_RRESP;
    sc_in< sc_logic > m_axi_data49_BVALID;
    sc_out< sc_logic > m_axi_data49_BREADY;
    sc_in< sc_lv<2> > m_axi_data49_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA49_ID_WIDTH> > m_axi_data49_BID;
    sc_in< sc_uint<C_M_AXI_DATA49_BUSER_WIDTH> > m_axi_data49_BUSER;
    sc_out< sc_logic > m_axi_data50_AWVALID;
    sc_in< sc_logic > m_axi_data50_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA50_ADDR_WIDTH> > m_axi_data50_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA50_ID_WIDTH> > m_axi_data50_AWID;
    sc_out< sc_lv<8> > m_axi_data50_AWLEN;
    sc_out< sc_lv<3> > m_axi_data50_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data50_AWBURST;
    sc_out< sc_lv<2> > m_axi_data50_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data50_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data50_AWPROT;
    sc_out< sc_lv<4> > m_axi_data50_AWQOS;
    sc_out< sc_lv<4> > m_axi_data50_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA50_AWUSER_WIDTH> > m_axi_data50_AWUSER;
    sc_out< sc_logic > m_axi_data50_WVALID;
    sc_in< sc_logic > m_axi_data50_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA50_DATA_WIDTH> > m_axi_data50_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA50_DATA_WIDTH/8> > m_axi_data50_WSTRB;
    sc_out< sc_logic > m_axi_data50_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA50_ID_WIDTH> > m_axi_data50_WID;
    sc_out< sc_uint<C_M_AXI_DATA50_WUSER_WIDTH> > m_axi_data50_WUSER;
    sc_out< sc_logic > m_axi_data50_ARVALID;
    sc_in< sc_logic > m_axi_data50_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA50_ADDR_WIDTH> > m_axi_data50_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA50_ID_WIDTH> > m_axi_data50_ARID;
    sc_out< sc_lv<8> > m_axi_data50_ARLEN;
    sc_out< sc_lv<3> > m_axi_data50_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data50_ARBURST;
    sc_out< sc_lv<2> > m_axi_data50_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data50_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data50_ARPROT;
    sc_out< sc_lv<4> > m_axi_data50_ARQOS;
    sc_out< sc_lv<4> > m_axi_data50_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA50_ARUSER_WIDTH> > m_axi_data50_ARUSER;
    sc_in< sc_logic > m_axi_data50_RVALID;
    sc_out< sc_logic > m_axi_data50_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA50_DATA_WIDTH> > m_axi_data50_RDATA;
    sc_in< sc_logic > m_axi_data50_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA50_ID_WIDTH> > m_axi_data50_RID;
    sc_in< sc_uint<C_M_AXI_DATA50_RUSER_WIDTH> > m_axi_data50_RUSER;
    sc_in< sc_lv<2> > m_axi_data50_RRESP;
    sc_in< sc_logic > m_axi_data50_BVALID;
    sc_out< sc_logic > m_axi_data50_BREADY;
    sc_in< sc_lv<2> > m_axi_data50_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA50_ID_WIDTH> > m_axi_data50_BID;
    sc_in< sc_uint<C_M_AXI_DATA50_BUSER_WIDTH> > m_axi_data50_BUSER;
    sc_out< sc_logic > m_axi_data25_AWVALID;
    sc_in< sc_logic > m_axi_data25_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA25_ADDR_WIDTH> > m_axi_data25_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA25_ID_WIDTH> > m_axi_data25_AWID;
    sc_out< sc_lv<8> > m_axi_data25_AWLEN;
    sc_out< sc_lv<3> > m_axi_data25_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data25_AWBURST;
    sc_out< sc_lv<2> > m_axi_data25_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data25_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data25_AWPROT;
    sc_out< sc_lv<4> > m_axi_data25_AWQOS;
    sc_out< sc_lv<4> > m_axi_data25_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA25_AWUSER_WIDTH> > m_axi_data25_AWUSER;
    sc_out< sc_logic > m_axi_data25_WVALID;
    sc_in< sc_logic > m_axi_data25_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA25_DATA_WIDTH> > m_axi_data25_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA25_DATA_WIDTH/8> > m_axi_data25_WSTRB;
    sc_out< sc_logic > m_axi_data25_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA25_ID_WIDTH> > m_axi_data25_WID;
    sc_out< sc_uint<C_M_AXI_DATA25_WUSER_WIDTH> > m_axi_data25_WUSER;
    sc_out< sc_logic > m_axi_data25_ARVALID;
    sc_in< sc_logic > m_axi_data25_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA25_ADDR_WIDTH> > m_axi_data25_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA25_ID_WIDTH> > m_axi_data25_ARID;
    sc_out< sc_lv<8> > m_axi_data25_ARLEN;
    sc_out< sc_lv<3> > m_axi_data25_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data25_ARBURST;
    sc_out< sc_lv<2> > m_axi_data25_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data25_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data25_ARPROT;
    sc_out< sc_lv<4> > m_axi_data25_ARQOS;
    sc_out< sc_lv<4> > m_axi_data25_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA25_ARUSER_WIDTH> > m_axi_data25_ARUSER;
    sc_in< sc_logic > m_axi_data25_RVALID;
    sc_out< sc_logic > m_axi_data25_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA25_DATA_WIDTH> > m_axi_data25_RDATA;
    sc_in< sc_logic > m_axi_data25_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA25_ID_WIDTH> > m_axi_data25_RID;
    sc_in< sc_uint<C_M_AXI_DATA25_RUSER_WIDTH> > m_axi_data25_RUSER;
    sc_in< sc_lv<2> > m_axi_data25_RRESP;
    sc_in< sc_logic > m_axi_data25_BVALID;
    sc_out< sc_logic > m_axi_data25_BREADY;
    sc_in< sc_lv<2> > m_axi_data25_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA25_ID_WIDTH> > m_axi_data25_BID;
    sc_in< sc_uint<C_M_AXI_DATA25_BUSER_WIDTH> > m_axi_data25_BUSER;
    sc_out< sc_logic > m_axi_data11_AWVALID;
    sc_in< sc_logic > m_axi_data11_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA11_ADDR_WIDTH> > m_axi_data11_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA11_ID_WIDTH> > m_axi_data11_AWID;
    sc_out< sc_lv<8> > m_axi_data11_AWLEN;
    sc_out< sc_lv<3> > m_axi_data11_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data11_AWBURST;
    sc_out< sc_lv<2> > m_axi_data11_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data11_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data11_AWPROT;
    sc_out< sc_lv<4> > m_axi_data11_AWQOS;
    sc_out< sc_lv<4> > m_axi_data11_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA11_AWUSER_WIDTH> > m_axi_data11_AWUSER;
    sc_out< sc_logic > m_axi_data11_WVALID;
    sc_in< sc_logic > m_axi_data11_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA11_DATA_WIDTH> > m_axi_data11_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA11_DATA_WIDTH/8> > m_axi_data11_WSTRB;
    sc_out< sc_logic > m_axi_data11_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA11_ID_WIDTH> > m_axi_data11_WID;
    sc_out< sc_uint<C_M_AXI_DATA11_WUSER_WIDTH> > m_axi_data11_WUSER;
    sc_out< sc_logic > m_axi_data11_ARVALID;
    sc_in< sc_logic > m_axi_data11_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA11_ADDR_WIDTH> > m_axi_data11_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA11_ID_WIDTH> > m_axi_data11_ARID;
    sc_out< sc_lv<8> > m_axi_data11_ARLEN;
    sc_out< sc_lv<3> > m_axi_data11_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data11_ARBURST;
    sc_out< sc_lv<2> > m_axi_data11_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data11_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data11_ARPROT;
    sc_out< sc_lv<4> > m_axi_data11_ARQOS;
    sc_out< sc_lv<4> > m_axi_data11_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA11_ARUSER_WIDTH> > m_axi_data11_ARUSER;
    sc_in< sc_logic > m_axi_data11_RVALID;
    sc_out< sc_logic > m_axi_data11_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA11_DATA_WIDTH> > m_axi_data11_RDATA;
    sc_in< sc_logic > m_axi_data11_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA11_ID_WIDTH> > m_axi_data11_RID;
    sc_in< sc_uint<C_M_AXI_DATA11_RUSER_WIDTH> > m_axi_data11_RUSER;
    sc_in< sc_lv<2> > m_axi_data11_RRESP;
    sc_in< sc_logic > m_axi_data11_BVALID;
    sc_out< sc_logic > m_axi_data11_BREADY;
    sc_in< sc_lv<2> > m_axi_data11_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA11_ID_WIDTH> > m_axi_data11_BID;
    sc_in< sc_uint<C_M_AXI_DATA11_BUSER_WIDTH> > m_axi_data11_BUSER;
    sc_out< sc_logic > m_axi_data51_AWVALID;
    sc_in< sc_logic > m_axi_data51_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA51_ADDR_WIDTH> > m_axi_data51_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA51_ID_WIDTH> > m_axi_data51_AWID;
    sc_out< sc_lv<8> > m_axi_data51_AWLEN;
    sc_out< sc_lv<3> > m_axi_data51_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data51_AWBURST;
    sc_out< sc_lv<2> > m_axi_data51_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data51_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data51_AWPROT;
    sc_out< sc_lv<4> > m_axi_data51_AWQOS;
    sc_out< sc_lv<4> > m_axi_data51_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA51_AWUSER_WIDTH> > m_axi_data51_AWUSER;
    sc_out< sc_logic > m_axi_data51_WVALID;
    sc_in< sc_logic > m_axi_data51_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA51_DATA_WIDTH> > m_axi_data51_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA51_DATA_WIDTH/8> > m_axi_data51_WSTRB;
    sc_out< sc_logic > m_axi_data51_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA51_ID_WIDTH> > m_axi_data51_WID;
    sc_out< sc_uint<C_M_AXI_DATA51_WUSER_WIDTH> > m_axi_data51_WUSER;
    sc_out< sc_logic > m_axi_data51_ARVALID;
    sc_in< sc_logic > m_axi_data51_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA51_ADDR_WIDTH> > m_axi_data51_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA51_ID_WIDTH> > m_axi_data51_ARID;
    sc_out< sc_lv<8> > m_axi_data51_ARLEN;
    sc_out< sc_lv<3> > m_axi_data51_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data51_ARBURST;
    sc_out< sc_lv<2> > m_axi_data51_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data51_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data51_ARPROT;
    sc_out< sc_lv<4> > m_axi_data51_ARQOS;
    sc_out< sc_lv<4> > m_axi_data51_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA51_ARUSER_WIDTH> > m_axi_data51_ARUSER;
    sc_in< sc_logic > m_axi_data51_RVALID;
    sc_out< sc_logic > m_axi_data51_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA51_DATA_WIDTH> > m_axi_data51_RDATA;
    sc_in< sc_logic > m_axi_data51_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA51_ID_WIDTH> > m_axi_data51_RID;
    sc_in< sc_uint<C_M_AXI_DATA51_RUSER_WIDTH> > m_axi_data51_RUSER;
    sc_in< sc_lv<2> > m_axi_data51_RRESP;
    sc_in< sc_logic > m_axi_data51_BVALID;
    sc_out< sc_logic > m_axi_data51_BREADY;
    sc_in< sc_lv<2> > m_axi_data51_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA51_ID_WIDTH> > m_axi_data51_BID;
    sc_in< sc_uint<C_M_AXI_DATA51_BUSER_WIDTH> > m_axi_data51_BUSER;
    sc_out< sc_logic > m_axi_data52_AWVALID;
    sc_in< sc_logic > m_axi_data52_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA52_ADDR_WIDTH> > m_axi_data52_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA52_ID_WIDTH> > m_axi_data52_AWID;
    sc_out< sc_lv<8> > m_axi_data52_AWLEN;
    sc_out< sc_lv<3> > m_axi_data52_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data52_AWBURST;
    sc_out< sc_lv<2> > m_axi_data52_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data52_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data52_AWPROT;
    sc_out< sc_lv<4> > m_axi_data52_AWQOS;
    sc_out< sc_lv<4> > m_axi_data52_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA52_AWUSER_WIDTH> > m_axi_data52_AWUSER;
    sc_out< sc_logic > m_axi_data52_WVALID;
    sc_in< sc_logic > m_axi_data52_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA52_DATA_WIDTH> > m_axi_data52_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA52_DATA_WIDTH/8> > m_axi_data52_WSTRB;
    sc_out< sc_logic > m_axi_data52_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA52_ID_WIDTH> > m_axi_data52_WID;
    sc_out< sc_uint<C_M_AXI_DATA52_WUSER_WIDTH> > m_axi_data52_WUSER;
    sc_out< sc_logic > m_axi_data52_ARVALID;
    sc_in< sc_logic > m_axi_data52_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA52_ADDR_WIDTH> > m_axi_data52_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA52_ID_WIDTH> > m_axi_data52_ARID;
    sc_out< sc_lv<8> > m_axi_data52_ARLEN;
    sc_out< sc_lv<3> > m_axi_data52_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data52_ARBURST;
    sc_out< sc_lv<2> > m_axi_data52_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data52_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data52_ARPROT;
    sc_out< sc_lv<4> > m_axi_data52_ARQOS;
    sc_out< sc_lv<4> > m_axi_data52_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA52_ARUSER_WIDTH> > m_axi_data52_ARUSER;
    sc_in< sc_logic > m_axi_data52_RVALID;
    sc_out< sc_logic > m_axi_data52_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA52_DATA_WIDTH> > m_axi_data52_RDATA;
    sc_in< sc_logic > m_axi_data52_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA52_ID_WIDTH> > m_axi_data52_RID;
    sc_in< sc_uint<C_M_AXI_DATA52_RUSER_WIDTH> > m_axi_data52_RUSER;
    sc_in< sc_lv<2> > m_axi_data52_RRESP;
    sc_in< sc_logic > m_axi_data52_BVALID;
    sc_out< sc_logic > m_axi_data52_BREADY;
    sc_in< sc_lv<2> > m_axi_data52_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA52_ID_WIDTH> > m_axi_data52_BID;
    sc_in< sc_uint<C_M_AXI_DATA52_BUSER_WIDTH> > m_axi_data52_BUSER;
    sc_out< sc_logic > m_axi_data26_AWVALID;
    sc_in< sc_logic > m_axi_data26_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA26_ADDR_WIDTH> > m_axi_data26_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA26_ID_WIDTH> > m_axi_data26_AWID;
    sc_out< sc_lv<8> > m_axi_data26_AWLEN;
    sc_out< sc_lv<3> > m_axi_data26_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data26_AWBURST;
    sc_out< sc_lv<2> > m_axi_data26_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data26_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data26_AWPROT;
    sc_out< sc_lv<4> > m_axi_data26_AWQOS;
    sc_out< sc_lv<4> > m_axi_data26_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA26_AWUSER_WIDTH> > m_axi_data26_AWUSER;
    sc_out< sc_logic > m_axi_data26_WVALID;
    sc_in< sc_logic > m_axi_data26_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA26_DATA_WIDTH> > m_axi_data26_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA26_DATA_WIDTH/8> > m_axi_data26_WSTRB;
    sc_out< sc_logic > m_axi_data26_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA26_ID_WIDTH> > m_axi_data26_WID;
    sc_out< sc_uint<C_M_AXI_DATA26_WUSER_WIDTH> > m_axi_data26_WUSER;
    sc_out< sc_logic > m_axi_data26_ARVALID;
    sc_in< sc_logic > m_axi_data26_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA26_ADDR_WIDTH> > m_axi_data26_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA26_ID_WIDTH> > m_axi_data26_ARID;
    sc_out< sc_lv<8> > m_axi_data26_ARLEN;
    sc_out< sc_lv<3> > m_axi_data26_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data26_ARBURST;
    sc_out< sc_lv<2> > m_axi_data26_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data26_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data26_ARPROT;
    sc_out< sc_lv<4> > m_axi_data26_ARQOS;
    sc_out< sc_lv<4> > m_axi_data26_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA26_ARUSER_WIDTH> > m_axi_data26_ARUSER;
    sc_in< sc_logic > m_axi_data26_RVALID;
    sc_out< sc_logic > m_axi_data26_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA26_DATA_WIDTH> > m_axi_data26_RDATA;
    sc_in< sc_logic > m_axi_data26_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA26_ID_WIDTH> > m_axi_data26_RID;
    sc_in< sc_uint<C_M_AXI_DATA26_RUSER_WIDTH> > m_axi_data26_RUSER;
    sc_in< sc_lv<2> > m_axi_data26_RRESP;
    sc_in< sc_logic > m_axi_data26_BVALID;
    sc_out< sc_logic > m_axi_data26_BREADY;
    sc_in< sc_lv<2> > m_axi_data26_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA26_ID_WIDTH> > m_axi_data26_BID;
    sc_in< sc_uint<C_M_AXI_DATA26_BUSER_WIDTH> > m_axi_data26_BUSER;
    sc_out< sc_logic > m_axi_data12_AWVALID;
    sc_in< sc_logic > m_axi_data12_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA12_ADDR_WIDTH> > m_axi_data12_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA12_ID_WIDTH> > m_axi_data12_AWID;
    sc_out< sc_lv<8> > m_axi_data12_AWLEN;
    sc_out< sc_lv<3> > m_axi_data12_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data12_AWBURST;
    sc_out< sc_lv<2> > m_axi_data12_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data12_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data12_AWPROT;
    sc_out< sc_lv<4> > m_axi_data12_AWQOS;
    sc_out< sc_lv<4> > m_axi_data12_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA12_AWUSER_WIDTH> > m_axi_data12_AWUSER;
    sc_out< sc_logic > m_axi_data12_WVALID;
    sc_in< sc_logic > m_axi_data12_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA12_DATA_WIDTH> > m_axi_data12_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA12_DATA_WIDTH/8> > m_axi_data12_WSTRB;
    sc_out< sc_logic > m_axi_data12_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA12_ID_WIDTH> > m_axi_data12_WID;
    sc_out< sc_uint<C_M_AXI_DATA12_WUSER_WIDTH> > m_axi_data12_WUSER;
    sc_out< sc_logic > m_axi_data12_ARVALID;
    sc_in< sc_logic > m_axi_data12_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA12_ADDR_WIDTH> > m_axi_data12_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA12_ID_WIDTH> > m_axi_data12_ARID;
    sc_out< sc_lv<8> > m_axi_data12_ARLEN;
    sc_out< sc_lv<3> > m_axi_data12_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data12_ARBURST;
    sc_out< sc_lv<2> > m_axi_data12_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data12_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data12_ARPROT;
    sc_out< sc_lv<4> > m_axi_data12_ARQOS;
    sc_out< sc_lv<4> > m_axi_data12_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA12_ARUSER_WIDTH> > m_axi_data12_ARUSER;
    sc_in< sc_logic > m_axi_data12_RVALID;
    sc_out< sc_logic > m_axi_data12_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA12_DATA_WIDTH> > m_axi_data12_RDATA;
    sc_in< sc_logic > m_axi_data12_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA12_ID_WIDTH> > m_axi_data12_RID;
    sc_in< sc_uint<C_M_AXI_DATA12_RUSER_WIDTH> > m_axi_data12_RUSER;
    sc_in< sc_lv<2> > m_axi_data12_RRESP;
    sc_in< sc_logic > m_axi_data12_BVALID;
    sc_out< sc_logic > m_axi_data12_BREADY;
    sc_in< sc_lv<2> > m_axi_data12_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA12_ID_WIDTH> > m_axi_data12_BID;
    sc_in< sc_uint<C_M_AXI_DATA12_BUSER_WIDTH> > m_axi_data12_BUSER;
    sc_out< sc_logic > m_axi_data53_AWVALID;
    sc_in< sc_logic > m_axi_data53_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA53_ADDR_WIDTH> > m_axi_data53_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA53_ID_WIDTH> > m_axi_data53_AWID;
    sc_out< sc_lv<8> > m_axi_data53_AWLEN;
    sc_out< sc_lv<3> > m_axi_data53_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data53_AWBURST;
    sc_out< sc_lv<2> > m_axi_data53_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data53_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data53_AWPROT;
    sc_out< sc_lv<4> > m_axi_data53_AWQOS;
    sc_out< sc_lv<4> > m_axi_data53_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA53_AWUSER_WIDTH> > m_axi_data53_AWUSER;
    sc_out< sc_logic > m_axi_data53_WVALID;
    sc_in< sc_logic > m_axi_data53_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA53_DATA_WIDTH> > m_axi_data53_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA53_DATA_WIDTH/8> > m_axi_data53_WSTRB;
    sc_out< sc_logic > m_axi_data53_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA53_ID_WIDTH> > m_axi_data53_WID;
    sc_out< sc_uint<C_M_AXI_DATA53_WUSER_WIDTH> > m_axi_data53_WUSER;
    sc_out< sc_logic > m_axi_data53_ARVALID;
    sc_in< sc_logic > m_axi_data53_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA53_ADDR_WIDTH> > m_axi_data53_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA53_ID_WIDTH> > m_axi_data53_ARID;
    sc_out< sc_lv<8> > m_axi_data53_ARLEN;
    sc_out< sc_lv<3> > m_axi_data53_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data53_ARBURST;
    sc_out< sc_lv<2> > m_axi_data53_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data53_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data53_ARPROT;
    sc_out< sc_lv<4> > m_axi_data53_ARQOS;
    sc_out< sc_lv<4> > m_axi_data53_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA53_ARUSER_WIDTH> > m_axi_data53_ARUSER;
    sc_in< sc_logic > m_axi_data53_RVALID;
    sc_out< sc_logic > m_axi_data53_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA53_DATA_WIDTH> > m_axi_data53_RDATA;
    sc_in< sc_logic > m_axi_data53_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA53_ID_WIDTH> > m_axi_data53_RID;
    sc_in< sc_uint<C_M_AXI_DATA53_RUSER_WIDTH> > m_axi_data53_RUSER;
    sc_in< sc_lv<2> > m_axi_data53_RRESP;
    sc_in< sc_logic > m_axi_data53_BVALID;
    sc_out< sc_logic > m_axi_data53_BREADY;
    sc_in< sc_lv<2> > m_axi_data53_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA53_ID_WIDTH> > m_axi_data53_BID;
    sc_in< sc_uint<C_M_AXI_DATA53_BUSER_WIDTH> > m_axi_data53_BUSER;
    sc_out< sc_logic > m_axi_data54_AWVALID;
    sc_in< sc_logic > m_axi_data54_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA54_ADDR_WIDTH> > m_axi_data54_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA54_ID_WIDTH> > m_axi_data54_AWID;
    sc_out< sc_lv<8> > m_axi_data54_AWLEN;
    sc_out< sc_lv<3> > m_axi_data54_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data54_AWBURST;
    sc_out< sc_lv<2> > m_axi_data54_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data54_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data54_AWPROT;
    sc_out< sc_lv<4> > m_axi_data54_AWQOS;
    sc_out< sc_lv<4> > m_axi_data54_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA54_AWUSER_WIDTH> > m_axi_data54_AWUSER;
    sc_out< sc_logic > m_axi_data54_WVALID;
    sc_in< sc_logic > m_axi_data54_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA54_DATA_WIDTH> > m_axi_data54_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA54_DATA_WIDTH/8> > m_axi_data54_WSTRB;
    sc_out< sc_logic > m_axi_data54_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA54_ID_WIDTH> > m_axi_data54_WID;
    sc_out< sc_uint<C_M_AXI_DATA54_WUSER_WIDTH> > m_axi_data54_WUSER;
    sc_out< sc_logic > m_axi_data54_ARVALID;
    sc_in< sc_logic > m_axi_data54_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA54_ADDR_WIDTH> > m_axi_data54_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA54_ID_WIDTH> > m_axi_data54_ARID;
    sc_out< sc_lv<8> > m_axi_data54_ARLEN;
    sc_out< sc_lv<3> > m_axi_data54_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data54_ARBURST;
    sc_out< sc_lv<2> > m_axi_data54_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data54_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data54_ARPROT;
    sc_out< sc_lv<4> > m_axi_data54_ARQOS;
    sc_out< sc_lv<4> > m_axi_data54_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA54_ARUSER_WIDTH> > m_axi_data54_ARUSER;
    sc_in< sc_logic > m_axi_data54_RVALID;
    sc_out< sc_logic > m_axi_data54_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA54_DATA_WIDTH> > m_axi_data54_RDATA;
    sc_in< sc_logic > m_axi_data54_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA54_ID_WIDTH> > m_axi_data54_RID;
    sc_in< sc_uint<C_M_AXI_DATA54_RUSER_WIDTH> > m_axi_data54_RUSER;
    sc_in< sc_lv<2> > m_axi_data54_RRESP;
    sc_in< sc_logic > m_axi_data54_BVALID;
    sc_out< sc_logic > m_axi_data54_BREADY;
    sc_in< sc_lv<2> > m_axi_data54_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA54_ID_WIDTH> > m_axi_data54_BID;
    sc_in< sc_uint<C_M_AXI_DATA54_BUSER_WIDTH> > m_axi_data54_BUSER;
    sc_out< sc_logic > m_axi_data27_AWVALID;
    sc_in< sc_logic > m_axi_data27_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA27_ADDR_WIDTH> > m_axi_data27_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA27_ID_WIDTH> > m_axi_data27_AWID;
    sc_out< sc_lv<8> > m_axi_data27_AWLEN;
    sc_out< sc_lv<3> > m_axi_data27_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data27_AWBURST;
    sc_out< sc_lv<2> > m_axi_data27_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data27_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data27_AWPROT;
    sc_out< sc_lv<4> > m_axi_data27_AWQOS;
    sc_out< sc_lv<4> > m_axi_data27_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA27_AWUSER_WIDTH> > m_axi_data27_AWUSER;
    sc_out< sc_logic > m_axi_data27_WVALID;
    sc_in< sc_logic > m_axi_data27_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA27_DATA_WIDTH> > m_axi_data27_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA27_DATA_WIDTH/8> > m_axi_data27_WSTRB;
    sc_out< sc_logic > m_axi_data27_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA27_ID_WIDTH> > m_axi_data27_WID;
    sc_out< sc_uint<C_M_AXI_DATA27_WUSER_WIDTH> > m_axi_data27_WUSER;
    sc_out< sc_logic > m_axi_data27_ARVALID;
    sc_in< sc_logic > m_axi_data27_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA27_ADDR_WIDTH> > m_axi_data27_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA27_ID_WIDTH> > m_axi_data27_ARID;
    sc_out< sc_lv<8> > m_axi_data27_ARLEN;
    sc_out< sc_lv<3> > m_axi_data27_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data27_ARBURST;
    sc_out< sc_lv<2> > m_axi_data27_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data27_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data27_ARPROT;
    sc_out< sc_lv<4> > m_axi_data27_ARQOS;
    sc_out< sc_lv<4> > m_axi_data27_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA27_ARUSER_WIDTH> > m_axi_data27_ARUSER;
    sc_in< sc_logic > m_axi_data27_RVALID;
    sc_out< sc_logic > m_axi_data27_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA27_DATA_WIDTH> > m_axi_data27_RDATA;
    sc_in< sc_logic > m_axi_data27_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA27_ID_WIDTH> > m_axi_data27_RID;
    sc_in< sc_uint<C_M_AXI_DATA27_RUSER_WIDTH> > m_axi_data27_RUSER;
    sc_in< sc_lv<2> > m_axi_data27_RRESP;
    sc_in< sc_logic > m_axi_data27_BVALID;
    sc_out< sc_logic > m_axi_data27_BREADY;
    sc_in< sc_lv<2> > m_axi_data27_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA27_ID_WIDTH> > m_axi_data27_BID;
    sc_in< sc_uint<C_M_AXI_DATA27_BUSER_WIDTH> > m_axi_data27_BUSER;
    sc_out< sc_logic > m_axi_data13_AWVALID;
    sc_in< sc_logic > m_axi_data13_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA13_ADDR_WIDTH> > m_axi_data13_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA13_ID_WIDTH> > m_axi_data13_AWID;
    sc_out< sc_lv<8> > m_axi_data13_AWLEN;
    sc_out< sc_lv<3> > m_axi_data13_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data13_AWBURST;
    sc_out< sc_lv<2> > m_axi_data13_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data13_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data13_AWPROT;
    sc_out< sc_lv<4> > m_axi_data13_AWQOS;
    sc_out< sc_lv<4> > m_axi_data13_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA13_AWUSER_WIDTH> > m_axi_data13_AWUSER;
    sc_out< sc_logic > m_axi_data13_WVALID;
    sc_in< sc_logic > m_axi_data13_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA13_DATA_WIDTH> > m_axi_data13_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA13_DATA_WIDTH/8> > m_axi_data13_WSTRB;
    sc_out< sc_logic > m_axi_data13_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA13_ID_WIDTH> > m_axi_data13_WID;
    sc_out< sc_uint<C_M_AXI_DATA13_WUSER_WIDTH> > m_axi_data13_WUSER;
    sc_out< sc_logic > m_axi_data13_ARVALID;
    sc_in< sc_logic > m_axi_data13_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA13_ADDR_WIDTH> > m_axi_data13_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA13_ID_WIDTH> > m_axi_data13_ARID;
    sc_out< sc_lv<8> > m_axi_data13_ARLEN;
    sc_out< sc_lv<3> > m_axi_data13_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data13_ARBURST;
    sc_out< sc_lv<2> > m_axi_data13_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data13_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data13_ARPROT;
    sc_out< sc_lv<4> > m_axi_data13_ARQOS;
    sc_out< sc_lv<4> > m_axi_data13_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA13_ARUSER_WIDTH> > m_axi_data13_ARUSER;
    sc_in< sc_logic > m_axi_data13_RVALID;
    sc_out< sc_logic > m_axi_data13_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA13_DATA_WIDTH> > m_axi_data13_RDATA;
    sc_in< sc_logic > m_axi_data13_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA13_ID_WIDTH> > m_axi_data13_RID;
    sc_in< sc_uint<C_M_AXI_DATA13_RUSER_WIDTH> > m_axi_data13_RUSER;
    sc_in< sc_lv<2> > m_axi_data13_RRESP;
    sc_in< sc_logic > m_axi_data13_BVALID;
    sc_out< sc_logic > m_axi_data13_BREADY;
    sc_in< sc_lv<2> > m_axi_data13_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA13_ID_WIDTH> > m_axi_data13_BID;
    sc_in< sc_uint<C_M_AXI_DATA13_BUSER_WIDTH> > m_axi_data13_BUSER;
    sc_out< sc_logic > m_axi_data55_AWVALID;
    sc_in< sc_logic > m_axi_data55_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA55_ADDR_WIDTH> > m_axi_data55_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA55_ID_WIDTH> > m_axi_data55_AWID;
    sc_out< sc_lv<8> > m_axi_data55_AWLEN;
    sc_out< sc_lv<3> > m_axi_data55_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data55_AWBURST;
    sc_out< sc_lv<2> > m_axi_data55_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data55_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data55_AWPROT;
    sc_out< sc_lv<4> > m_axi_data55_AWQOS;
    sc_out< sc_lv<4> > m_axi_data55_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA55_AWUSER_WIDTH> > m_axi_data55_AWUSER;
    sc_out< sc_logic > m_axi_data55_WVALID;
    sc_in< sc_logic > m_axi_data55_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA55_DATA_WIDTH> > m_axi_data55_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA55_DATA_WIDTH/8> > m_axi_data55_WSTRB;
    sc_out< sc_logic > m_axi_data55_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA55_ID_WIDTH> > m_axi_data55_WID;
    sc_out< sc_uint<C_M_AXI_DATA55_WUSER_WIDTH> > m_axi_data55_WUSER;
    sc_out< sc_logic > m_axi_data55_ARVALID;
    sc_in< sc_logic > m_axi_data55_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA55_ADDR_WIDTH> > m_axi_data55_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA55_ID_WIDTH> > m_axi_data55_ARID;
    sc_out< sc_lv<8> > m_axi_data55_ARLEN;
    sc_out< sc_lv<3> > m_axi_data55_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data55_ARBURST;
    sc_out< sc_lv<2> > m_axi_data55_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data55_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data55_ARPROT;
    sc_out< sc_lv<4> > m_axi_data55_ARQOS;
    sc_out< sc_lv<4> > m_axi_data55_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA55_ARUSER_WIDTH> > m_axi_data55_ARUSER;
    sc_in< sc_logic > m_axi_data55_RVALID;
    sc_out< sc_logic > m_axi_data55_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA55_DATA_WIDTH> > m_axi_data55_RDATA;
    sc_in< sc_logic > m_axi_data55_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA55_ID_WIDTH> > m_axi_data55_RID;
    sc_in< sc_uint<C_M_AXI_DATA55_RUSER_WIDTH> > m_axi_data55_RUSER;
    sc_in< sc_lv<2> > m_axi_data55_RRESP;
    sc_in< sc_logic > m_axi_data55_BVALID;
    sc_out< sc_logic > m_axi_data55_BREADY;
    sc_in< sc_lv<2> > m_axi_data55_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA55_ID_WIDTH> > m_axi_data55_BID;
    sc_in< sc_uint<C_M_AXI_DATA55_BUSER_WIDTH> > m_axi_data55_BUSER;
    sc_out< sc_logic > m_axi_data56_AWVALID;
    sc_in< sc_logic > m_axi_data56_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA56_ADDR_WIDTH> > m_axi_data56_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA56_ID_WIDTH> > m_axi_data56_AWID;
    sc_out< sc_lv<8> > m_axi_data56_AWLEN;
    sc_out< sc_lv<3> > m_axi_data56_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data56_AWBURST;
    sc_out< sc_lv<2> > m_axi_data56_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data56_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data56_AWPROT;
    sc_out< sc_lv<4> > m_axi_data56_AWQOS;
    sc_out< sc_lv<4> > m_axi_data56_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA56_AWUSER_WIDTH> > m_axi_data56_AWUSER;
    sc_out< sc_logic > m_axi_data56_WVALID;
    sc_in< sc_logic > m_axi_data56_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA56_DATA_WIDTH> > m_axi_data56_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA56_DATA_WIDTH/8> > m_axi_data56_WSTRB;
    sc_out< sc_logic > m_axi_data56_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA56_ID_WIDTH> > m_axi_data56_WID;
    sc_out< sc_uint<C_M_AXI_DATA56_WUSER_WIDTH> > m_axi_data56_WUSER;
    sc_out< sc_logic > m_axi_data56_ARVALID;
    sc_in< sc_logic > m_axi_data56_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA56_ADDR_WIDTH> > m_axi_data56_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA56_ID_WIDTH> > m_axi_data56_ARID;
    sc_out< sc_lv<8> > m_axi_data56_ARLEN;
    sc_out< sc_lv<3> > m_axi_data56_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data56_ARBURST;
    sc_out< sc_lv<2> > m_axi_data56_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data56_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data56_ARPROT;
    sc_out< sc_lv<4> > m_axi_data56_ARQOS;
    sc_out< sc_lv<4> > m_axi_data56_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA56_ARUSER_WIDTH> > m_axi_data56_ARUSER;
    sc_in< sc_logic > m_axi_data56_RVALID;
    sc_out< sc_logic > m_axi_data56_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA56_DATA_WIDTH> > m_axi_data56_RDATA;
    sc_in< sc_logic > m_axi_data56_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA56_ID_WIDTH> > m_axi_data56_RID;
    sc_in< sc_uint<C_M_AXI_DATA56_RUSER_WIDTH> > m_axi_data56_RUSER;
    sc_in< sc_lv<2> > m_axi_data56_RRESP;
    sc_in< sc_logic > m_axi_data56_BVALID;
    sc_out< sc_logic > m_axi_data56_BREADY;
    sc_in< sc_lv<2> > m_axi_data56_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA56_ID_WIDTH> > m_axi_data56_BID;
    sc_in< sc_uint<C_M_AXI_DATA56_BUSER_WIDTH> > m_axi_data56_BUSER;
    sc_out< sc_logic > m_axi_data28_AWVALID;
    sc_in< sc_logic > m_axi_data28_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA28_ADDR_WIDTH> > m_axi_data28_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA28_ID_WIDTH> > m_axi_data28_AWID;
    sc_out< sc_lv<8> > m_axi_data28_AWLEN;
    sc_out< sc_lv<3> > m_axi_data28_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data28_AWBURST;
    sc_out< sc_lv<2> > m_axi_data28_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data28_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data28_AWPROT;
    sc_out< sc_lv<4> > m_axi_data28_AWQOS;
    sc_out< sc_lv<4> > m_axi_data28_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA28_AWUSER_WIDTH> > m_axi_data28_AWUSER;
    sc_out< sc_logic > m_axi_data28_WVALID;
    sc_in< sc_logic > m_axi_data28_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA28_DATA_WIDTH> > m_axi_data28_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA28_DATA_WIDTH/8> > m_axi_data28_WSTRB;
    sc_out< sc_logic > m_axi_data28_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA28_ID_WIDTH> > m_axi_data28_WID;
    sc_out< sc_uint<C_M_AXI_DATA28_WUSER_WIDTH> > m_axi_data28_WUSER;
    sc_out< sc_logic > m_axi_data28_ARVALID;
    sc_in< sc_logic > m_axi_data28_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA28_ADDR_WIDTH> > m_axi_data28_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA28_ID_WIDTH> > m_axi_data28_ARID;
    sc_out< sc_lv<8> > m_axi_data28_ARLEN;
    sc_out< sc_lv<3> > m_axi_data28_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data28_ARBURST;
    sc_out< sc_lv<2> > m_axi_data28_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data28_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data28_ARPROT;
    sc_out< sc_lv<4> > m_axi_data28_ARQOS;
    sc_out< sc_lv<4> > m_axi_data28_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA28_ARUSER_WIDTH> > m_axi_data28_ARUSER;
    sc_in< sc_logic > m_axi_data28_RVALID;
    sc_out< sc_logic > m_axi_data28_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA28_DATA_WIDTH> > m_axi_data28_RDATA;
    sc_in< sc_logic > m_axi_data28_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA28_ID_WIDTH> > m_axi_data28_RID;
    sc_in< sc_uint<C_M_AXI_DATA28_RUSER_WIDTH> > m_axi_data28_RUSER;
    sc_in< sc_lv<2> > m_axi_data28_RRESP;
    sc_in< sc_logic > m_axi_data28_BVALID;
    sc_out< sc_logic > m_axi_data28_BREADY;
    sc_in< sc_lv<2> > m_axi_data28_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA28_ID_WIDTH> > m_axi_data28_BID;
    sc_in< sc_uint<C_M_AXI_DATA28_BUSER_WIDTH> > m_axi_data28_BUSER;
    sc_out< sc_logic > m_axi_data14_AWVALID;
    sc_in< sc_logic > m_axi_data14_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA14_ADDR_WIDTH> > m_axi_data14_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA14_ID_WIDTH> > m_axi_data14_AWID;
    sc_out< sc_lv<8> > m_axi_data14_AWLEN;
    sc_out< sc_lv<3> > m_axi_data14_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data14_AWBURST;
    sc_out< sc_lv<2> > m_axi_data14_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data14_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data14_AWPROT;
    sc_out< sc_lv<4> > m_axi_data14_AWQOS;
    sc_out< sc_lv<4> > m_axi_data14_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA14_AWUSER_WIDTH> > m_axi_data14_AWUSER;
    sc_out< sc_logic > m_axi_data14_WVALID;
    sc_in< sc_logic > m_axi_data14_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA14_DATA_WIDTH> > m_axi_data14_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA14_DATA_WIDTH/8> > m_axi_data14_WSTRB;
    sc_out< sc_logic > m_axi_data14_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA14_ID_WIDTH> > m_axi_data14_WID;
    sc_out< sc_uint<C_M_AXI_DATA14_WUSER_WIDTH> > m_axi_data14_WUSER;
    sc_out< sc_logic > m_axi_data14_ARVALID;
    sc_in< sc_logic > m_axi_data14_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA14_ADDR_WIDTH> > m_axi_data14_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA14_ID_WIDTH> > m_axi_data14_ARID;
    sc_out< sc_lv<8> > m_axi_data14_ARLEN;
    sc_out< sc_lv<3> > m_axi_data14_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data14_ARBURST;
    sc_out< sc_lv<2> > m_axi_data14_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data14_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data14_ARPROT;
    sc_out< sc_lv<4> > m_axi_data14_ARQOS;
    sc_out< sc_lv<4> > m_axi_data14_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA14_ARUSER_WIDTH> > m_axi_data14_ARUSER;
    sc_in< sc_logic > m_axi_data14_RVALID;
    sc_out< sc_logic > m_axi_data14_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA14_DATA_WIDTH> > m_axi_data14_RDATA;
    sc_in< sc_logic > m_axi_data14_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA14_ID_WIDTH> > m_axi_data14_RID;
    sc_in< sc_uint<C_M_AXI_DATA14_RUSER_WIDTH> > m_axi_data14_RUSER;
    sc_in< sc_lv<2> > m_axi_data14_RRESP;
    sc_in< sc_logic > m_axi_data14_BVALID;
    sc_out< sc_logic > m_axi_data14_BREADY;
    sc_in< sc_lv<2> > m_axi_data14_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA14_ID_WIDTH> > m_axi_data14_BID;
    sc_in< sc_uint<C_M_AXI_DATA14_BUSER_WIDTH> > m_axi_data14_BUSER;
    sc_out< sc_logic > m_axi_data29_AWVALID;
    sc_in< sc_logic > m_axi_data29_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA29_ADDR_WIDTH> > m_axi_data29_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA29_ID_WIDTH> > m_axi_data29_AWID;
    sc_out< sc_lv<8> > m_axi_data29_AWLEN;
    sc_out< sc_lv<3> > m_axi_data29_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data29_AWBURST;
    sc_out< sc_lv<2> > m_axi_data29_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data29_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data29_AWPROT;
    sc_out< sc_lv<4> > m_axi_data29_AWQOS;
    sc_out< sc_lv<4> > m_axi_data29_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA29_AWUSER_WIDTH> > m_axi_data29_AWUSER;
    sc_out< sc_logic > m_axi_data29_WVALID;
    sc_in< sc_logic > m_axi_data29_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA29_DATA_WIDTH> > m_axi_data29_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA29_DATA_WIDTH/8> > m_axi_data29_WSTRB;
    sc_out< sc_logic > m_axi_data29_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA29_ID_WIDTH> > m_axi_data29_WID;
    sc_out< sc_uint<C_M_AXI_DATA29_WUSER_WIDTH> > m_axi_data29_WUSER;
    sc_out< sc_logic > m_axi_data29_ARVALID;
    sc_in< sc_logic > m_axi_data29_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA29_ADDR_WIDTH> > m_axi_data29_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA29_ID_WIDTH> > m_axi_data29_ARID;
    sc_out< sc_lv<8> > m_axi_data29_ARLEN;
    sc_out< sc_lv<3> > m_axi_data29_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data29_ARBURST;
    sc_out< sc_lv<2> > m_axi_data29_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data29_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data29_ARPROT;
    sc_out< sc_lv<4> > m_axi_data29_ARQOS;
    sc_out< sc_lv<4> > m_axi_data29_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA29_ARUSER_WIDTH> > m_axi_data29_ARUSER;
    sc_in< sc_logic > m_axi_data29_RVALID;
    sc_out< sc_logic > m_axi_data29_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA29_DATA_WIDTH> > m_axi_data29_RDATA;
    sc_in< sc_logic > m_axi_data29_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA29_ID_WIDTH> > m_axi_data29_RID;
    sc_in< sc_uint<C_M_AXI_DATA29_RUSER_WIDTH> > m_axi_data29_RUSER;
    sc_in< sc_lv<2> > m_axi_data29_RRESP;
    sc_in< sc_logic > m_axi_data29_BVALID;
    sc_out< sc_logic > m_axi_data29_BREADY;
    sc_in< sc_lv<2> > m_axi_data29_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA29_ID_WIDTH> > m_axi_data29_BID;
    sc_in< sc_uint<C_M_AXI_DATA29_BUSER_WIDTH> > m_axi_data29_BUSER;
    sc_out< sc_logic > m_axi_data15_AWVALID;
    sc_in< sc_logic > m_axi_data15_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA15_ADDR_WIDTH> > m_axi_data15_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA15_ID_WIDTH> > m_axi_data15_AWID;
    sc_out< sc_lv<8> > m_axi_data15_AWLEN;
    sc_out< sc_lv<3> > m_axi_data15_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data15_AWBURST;
    sc_out< sc_lv<2> > m_axi_data15_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data15_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data15_AWPROT;
    sc_out< sc_lv<4> > m_axi_data15_AWQOS;
    sc_out< sc_lv<4> > m_axi_data15_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA15_AWUSER_WIDTH> > m_axi_data15_AWUSER;
    sc_out< sc_logic > m_axi_data15_WVALID;
    sc_in< sc_logic > m_axi_data15_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA15_DATA_WIDTH> > m_axi_data15_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA15_DATA_WIDTH/8> > m_axi_data15_WSTRB;
    sc_out< sc_logic > m_axi_data15_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA15_ID_WIDTH> > m_axi_data15_WID;
    sc_out< sc_uint<C_M_AXI_DATA15_WUSER_WIDTH> > m_axi_data15_WUSER;
    sc_out< sc_logic > m_axi_data15_ARVALID;
    sc_in< sc_logic > m_axi_data15_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA15_ADDR_WIDTH> > m_axi_data15_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA15_ID_WIDTH> > m_axi_data15_ARID;
    sc_out< sc_lv<8> > m_axi_data15_ARLEN;
    sc_out< sc_lv<3> > m_axi_data15_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data15_ARBURST;
    sc_out< sc_lv<2> > m_axi_data15_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data15_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data15_ARPROT;
    sc_out< sc_lv<4> > m_axi_data15_ARQOS;
    sc_out< sc_lv<4> > m_axi_data15_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA15_ARUSER_WIDTH> > m_axi_data15_ARUSER;
    sc_in< sc_logic > m_axi_data15_RVALID;
    sc_out< sc_logic > m_axi_data15_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA15_DATA_WIDTH> > m_axi_data15_RDATA;
    sc_in< sc_logic > m_axi_data15_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA15_ID_WIDTH> > m_axi_data15_RID;
    sc_in< sc_uint<C_M_AXI_DATA15_RUSER_WIDTH> > m_axi_data15_RUSER;
    sc_in< sc_lv<2> > m_axi_data15_RRESP;
    sc_in< sc_logic > m_axi_data15_BVALID;
    sc_out< sc_logic > m_axi_data15_BREADY;
    sc_in< sc_lv<2> > m_axi_data15_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA15_ID_WIDTH> > m_axi_data15_BID;
    sc_in< sc_uint<C_M_AXI_DATA15_BUSER_WIDTH> > m_axi_data15_BUSER;
    sc_out< sc_logic > m_axi_data57_AWVALID;
    sc_in< sc_logic > m_axi_data57_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA57_ADDR_WIDTH> > m_axi_data57_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA57_ID_WIDTH> > m_axi_data57_AWID;
    sc_out< sc_lv<8> > m_axi_data57_AWLEN;
    sc_out< sc_lv<3> > m_axi_data57_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data57_AWBURST;
    sc_out< sc_lv<2> > m_axi_data57_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data57_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data57_AWPROT;
    sc_out< sc_lv<4> > m_axi_data57_AWQOS;
    sc_out< sc_lv<4> > m_axi_data57_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA57_AWUSER_WIDTH> > m_axi_data57_AWUSER;
    sc_out< sc_logic > m_axi_data57_WVALID;
    sc_in< sc_logic > m_axi_data57_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA57_DATA_WIDTH> > m_axi_data57_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA57_DATA_WIDTH/8> > m_axi_data57_WSTRB;
    sc_out< sc_logic > m_axi_data57_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA57_ID_WIDTH> > m_axi_data57_WID;
    sc_out< sc_uint<C_M_AXI_DATA57_WUSER_WIDTH> > m_axi_data57_WUSER;
    sc_out< sc_logic > m_axi_data57_ARVALID;
    sc_in< sc_logic > m_axi_data57_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA57_ADDR_WIDTH> > m_axi_data57_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA57_ID_WIDTH> > m_axi_data57_ARID;
    sc_out< sc_lv<8> > m_axi_data57_ARLEN;
    sc_out< sc_lv<3> > m_axi_data57_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data57_ARBURST;
    sc_out< sc_lv<2> > m_axi_data57_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data57_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data57_ARPROT;
    sc_out< sc_lv<4> > m_axi_data57_ARQOS;
    sc_out< sc_lv<4> > m_axi_data57_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA57_ARUSER_WIDTH> > m_axi_data57_ARUSER;
    sc_in< sc_logic > m_axi_data57_RVALID;
    sc_out< sc_logic > m_axi_data57_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA57_DATA_WIDTH> > m_axi_data57_RDATA;
    sc_in< sc_logic > m_axi_data57_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA57_ID_WIDTH> > m_axi_data57_RID;
    sc_in< sc_uint<C_M_AXI_DATA57_RUSER_WIDTH> > m_axi_data57_RUSER;
    sc_in< sc_lv<2> > m_axi_data57_RRESP;
    sc_in< sc_logic > m_axi_data57_BVALID;
    sc_out< sc_logic > m_axi_data57_BREADY;
    sc_in< sc_lv<2> > m_axi_data57_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA57_ID_WIDTH> > m_axi_data57_BID;
    sc_in< sc_uint<C_M_AXI_DATA57_BUSER_WIDTH> > m_axi_data57_BUSER;
    sc_out< sc_logic > m_axi_data58_AWVALID;
    sc_in< sc_logic > m_axi_data58_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA58_ADDR_WIDTH> > m_axi_data58_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA58_ID_WIDTH> > m_axi_data58_AWID;
    sc_out< sc_lv<8> > m_axi_data58_AWLEN;
    sc_out< sc_lv<3> > m_axi_data58_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data58_AWBURST;
    sc_out< sc_lv<2> > m_axi_data58_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data58_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data58_AWPROT;
    sc_out< sc_lv<4> > m_axi_data58_AWQOS;
    sc_out< sc_lv<4> > m_axi_data58_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA58_AWUSER_WIDTH> > m_axi_data58_AWUSER;
    sc_out< sc_logic > m_axi_data58_WVALID;
    sc_in< sc_logic > m_axi_data58_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA58_DATA_WIDTH> > m_axi_data58_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA58_DATA_WIDTH/8> > m_axi_data58_WSTRB;
    sc_out< sc_logic > m_axi_data58_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA58_ID_WIDTH> > m_axi_data58_WID;
    sc_out< sc_uint<C_M_AXI_DATA58_WUSER_WIDTH> > m_axi_data58_WUSER;
    sc_out< sc_logic > m_axi_data58_ARVALID;
    sc_in< sc_logic > m_axi_data58_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA58_ADDR_WIDTH> > m_axi_data58_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA58_ID_WIDTH> > m_axi_data58_ARID;
    sc_out< sc_lv<8> > m_axi_data58_ARLEN;
    sc_out< sc_lv<3> > m_axi_data58_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data58_ARBURST;
    sc_out< sc_lv<2> > m_axi_data58_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data58_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data58_ARPROT;
    sc_out< sc_lv<4> > m_axi_data58_ARQOS;
    sc_out< sc_lv<4> > m_axi_data58_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA58_ARUSER_WIDTH> > m_axi_data58_ARUSER;
    sc_in< sc_logic > m_axi_data58_RVALID;
    sc_out< sc_logic > m_axi_data58_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA58_DATA_WIDTH> > m_axi_data58_RDATA;
    sc_in< sc_logic > m_axi_data58_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA58_ID_WIDTH> > m_axi_data58_RID;
    sc_in< sc_uint<C_M_AXI_DATA58_RUSER_WIDTH> > m_axi_data58_RUSER;
    sc_in< sc_lv<2> > m_axi_data58_RRESP;
    sc_in< sc_logic > m_axi_data58_BVALID;
    sc_out< sc_logic > m_axi_data58_BREADY;
    sc_in< sc_lv<2> > m_axi_data58_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA58_ID_WIDTH> > m_axi_data58_BID;
    sc_in< sc_uint<C_M_AXI_DATA58_BUSER_WIDTH> > m_axi_data58_BUSER;
    sc_out< sc_logic > m_axi_data30_AWVALID;
    sc_in< sc_logic > m_axi_data30_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA30_ADDR_WIDTH> > m_axi_data30_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA30_ID_WIDTH> > m_axi_data30_AWID;
    sc_out< sc_lv<8> > m_axi_data30_AWLEN;
    sc_out< sc_lv<3> > m_axi_data30_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data30_AWBURST;
    sc_out< sc_lv<2> > m_axi_data30_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data30_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data30_AWPROT;
    sc_out< sc_lv<4> > m_axi_data30_AWQOS;
    sc_out< sc_lv<4> > m_axi_data30_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA30_AWUSER_WIDTH> > m_axi_data30_AWUSER;
    sc_out< sc_logic > m_axi_data30_WVALID;
    sc_in< sc_logic > m_axi_data30_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA30_DATA_WIDTH> > m_axi_data30_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA30_DATA_WIDTH/8> > m_axi_data30_WSTRB;
    sc_out< sc_logic > m_axi_data30_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA30_ID_WIDTH> > m_axi_data30_WID;
    sc_out< sc_uint<C_M_AXI_DATA30_WUSER_WIDTH> > m_axi_data30_WUSER;
    sc_out< sc_logic > m_axi_data30_ARVALID;
    sc_in< sc_logic > m_axi_data30_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA30_ADDR_WIDTH> > m_axi_data30_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA30_ID_WIDTH> > m_axi_data30_ARID;
    sc_out< sc_lv<8> > m_axi_data30_ARLEN;
    sc_out< sc_lv<3> > m_axi_data30_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data30_ARBURST;
    sc_out< sc_lv<2> > m_axi_data30_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data30_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data30_ARPROT;
    sc_out< sc_lv<4> > m_axi_data30_ARQOS;
    sc_out< sc_lv<4> > m_axi_data30_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA30_ARUSER_WIDTH> > m_axi_data30_ARUSER;
    sc_in< sc_logic > m_axi_data30_RVALID;
    sc_out< sc_logic > m_axi_data30_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA30_DATA_WIDTH> > m_axi_data30_RDATA;
    sc_in< sc_logic > m_axi_data30_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA30_ID_WIDTH> > m_axi_data30_RID;
    sc_in< sc_uint<C_M_AXI_DATA30_RUSER_WIDTH> > m_axi_data30_RUSER;
    sc_in< sc_lv<2> > m_axi_data30_RRESP;
    sc_in< sc_logic > m_axi_data30_BVALID;
    sc_out< sc_logic > m_axi_data30_BREADY;
    sc_in< sc_lv<2> > m_axi_data30_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA30_ID_WIDTH> > m_axi_data30_BID;
    sc_in< sc_uint<C_M_AXI_DATA30_BUSER_WIDTH> > m_axi_data30_BUSER;
    sc_in< sc_lv<32> > inputs1;
    sc_in< sc_lv<32> > weights1;
    sc_in< sc_lv<32> > betas1;
    sc_in< sc_lv<32> > outputs1;
    sc_in< sc_lv<32> > inputs2;
    sc_in< sc_lv<32> > weights2;
    sc_in< sc_lv<32> > betas2;
    sc_in< sc_lv<32> > outputs2;
    sc_in< sc_lv<32> > inputs3;
    sc_in< sc_lv<32> > weights3;
    sc_in< sc_lv<32> > betas3;
    sc_in< sc_lv<32> > outputs3;
    sc_in< sc_lv<32> > inputs4;
    sc_in< sc_lv<32> > weights4;
    sc_in< sc_lv<32> > betas4;
    sc_in< sc_lv<32> > outputs4;
    sc_in< sc_lv<32> > inputs5;
    sc_in< sc_lv<32> > weights5;
    sc_in< sc_lv<32> > betas5;
    sc_in< sc_lv<32> > outputs5;
    sc_in< sc_lv<32> > inputs6;
    sc_in< sc_lv<32> > weights6;
    sc_in< sc_lv<32> > betas6;
    sc_in< sc_lv<32> > outputs6;
    sc_in< sc_lv<32> > inputs7;
    sc_in< sc_lv<32> > weights7;
    sc_in< sc_lv<32> > betas7;
    sc_in< sc_lv<32> > outputs7;
    sc_in< sc_lv<32> > inputs8;
    sc_in< sc_lv<32> > weights8;
    sc_in< sc_lv<32> > betas8;
    sc_in< sc_lv<32> > outputs8;
    sc_in< sc_lv<32> > inputs9;
    sc_in< sc_lv<32> > weights9;
    sc_in< sc_lv<32> > betas9;
    sc_in< sc_lv<32> > outputs9;
    sc_in< sc_lv<32> > inputs10;
    sc_in< sc_lv<32> > weights10;
    sc_in< sc_lv<32> > betas10;
    sc_in< sc_lv<32> > outputs10;
    sc_in< sc_lv<32> > inputs11;
    sc_in< sc_lv<32> > weights11;
    sc_in< sc_lv<32> > betas11;
    sc_in< sc_lv<32> > outputs11;
    sc_in< sc_lv<32> > inputs12;
    sc_in< sc_lv<32> > weights12;
    sc_in< sc_lv<32> > betas12;
    sc_in< sc_lv<32> > outputs12;
    sc_in< sc_lv<32> > inputs13;
    sc_in< sc_lv<32> > weights13;
    sc_in< sc_lv<32> > betas13;
    sc_in< sc_lv<32> > outputs13;
    sc_in< sc_lv<32> > inputs14;
    sc_in< sc_lv<32> > outputs14;
    sc_in< sc_lv<32> > inputs15;
    sc_in< sc_lv<32> > weights15;
    sc_in< sc_lv<32> > betas15;
    sc_in< sc_lv<32> > outputs15;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<16> > ap_var_for_const7;


    // Module declarations
    moblie_net(sc_module_name name);
    SC_HAS_PROCESS(moblie_net);

    ~moblie_net();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    moblie_net_data1_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA1_ID_WIDTH,C_M_AXI_DATA1_ADDR_WIDTH,C_M_AXI_DATA1_DATA_WIDTH,C_M_AXI_DATA1_AWUSER_WIDTH,C_M_AXI_DATA1_ARUSER_WIDTH,C_M_AXI_DATA1_WUSER_WIDTH,C_M_AXI_DATA1_RUSER_WIDTH,C_M_AXI_DATA1_BUSER_WIDTH,C_M_AXI_DATA1_USER_VALUE,C_M_AXI_DATA1_PROT_VALUE,C_M_AXI_DATA1_CACHE_VALUE>* moblie_net_data1_m_axi_U;
    moblie_net_data31_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA31_ID_WIDTH,C_M_AXI_DATA31_ADDR_WIDTH,C_M_AXI_DATA31_DATA_WIDTH,C_M_AXI_DATA31_AWUSER_WIDTH,C_M_AXI_DATA31_ARUSER_WIDTH,C_M_AXI_DATA31_WUSER_WIDTH,C_M_AXI_DATA31_RUSER_WIDTH,C_M_AXI_DATA31_BUSER_WIDTH,C_M_AXI_DATA31_USER_VALUE,C_M_AXI_DATA31_PROT_VALUE,C_M_AXI_DATA31_CACHE_VALUE>* moblie_net_data31_m_axi_U;
    moblie_net_data32_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA32_ID_WIDTH,C_M_AXI_DATA32_ADDR_WIDTH,C_M_AXI_DATA32_DATA_WIDTH,C_M_AXI_DATA32_AWUSER_WIDTH,C_M_AXI_DATA32_ARUSER_WIDTH,C_M_AXI_DATA32_WUSER_WIDTH,C_M_AXI_DATA32_RUSER_WIDTH,C_M_AXI_DATA32_BUSER_WIDTH,C_M_AXI_DATA32_USER_VALUE,C_M_AXI_DATA32_PROT_VALUE,C_M_AXI_DATA32_CACHE_VALUE>* moblie_net_data32_m_axi_U;
    moblie_net_data16_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA16_ID_WIDTH,C_M_AXI_DATA16_ADDR_WIDTH,C_M_AXI_DATA16_DATA_WIDTH,C_M_AXI_DATA16_AWUSER_WIDTH,C_M_AXI_DATA16_ARUSER_WIDTH,C_M_AXI_DATA16_WUSER_WIDTH,C_M_AXI_DATA16_RUSER_WIDTH,C_M_AXI_DATA16_BUSER_WIDTH,C_M_AXI_DATA16_USER_VALUE,C_M_AXI_DATA16_PROT_VALUE,C_M_AXI_DATA16_CACHE_VALUE>* moblie_net_data16_m_axi_U;
    moblie_net_data2_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA2_ID_WIDTH,C_M_AXI_DATA2_ADDR_WIDTH,C_M_AXI_DATA2_DATA_WIDTH,C_M_AXI_DATA2_AWUSER_WIDTH,C_M_AXI_DATA2_ARUSER_WIDTH,C_M_AXI_DATA2_WUSER_WIDTH,C_M_AXI_DATA2_RUSER_WIDTH,C_M_AXI_DATA2_BUSER_WIDTH,C_M_AXI_DATA2_USER_VALUE,C_M_AXI_DATA2_PROT_VALUE,C_M_AXI_DATA2_CACHE_VALUE>* moblie_net_data2_m_axi_U;
    moblie_net_data33_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA33_ID_WIDTH,C_M_AXI_DATA33_ADDR_WIDTH,C_M_AXI_DATA33_DATA_WIDTH,C_M_AXI_DATA33_AWUSER_WIDTH,C_M_AXI_DATA33_ARUSER_WIDTH,C_M_AXI_DATA33_WUSER_WIDTH,C_M_AXI_DATA33_RUSER_WIDTH,C_M_AXI_DATA33_BUSER_WIDTH,C_M_AXI_DATA33_USER_VALUE,C_M_AXI_DATA33_PROT_VALUE,C_M_AXI_DATA33_CACHE_VALUE>* moblie_net_data33_m_axi_U;
    moblie_net_data34_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA34_ID_WIDTH,C_M_AXI_DATA34_ADDR_WIDTH,C_M_AXI_DATA34_DATA_WIDTH,C_M_AXI_DATA34_AWUSER_WIDTH,C_M_AXI_DATA34_ARUSER_WIDTH,C_M_AXI_DATA34_WUSER_WIDTH,C_M_AXI_DATA34_RUSER_WIDTH,C_M_AXI_DATA34_BUSER_WIDTH,C_M_AXI_DATA34_USER_VALUE,C_M_AXI_DATA34_PROT_VALUE,C_M_AXI_DATA34_CACHE_VALUE>* moblie_net_data34_m_axi_U;
    moblie_net_data17_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA17_ID_WIDTH,C_M_AXI_DATA17_ADDR_WIDTH,C_M_AXI_DATA17_DATA_WIDTH,C_M_AXI_DATA17_AWUSER_WIDTH,C_M_AXI_DATA17_ARUSER_WIDTH,C_M_AXI_DATA17_WUSER_WIDTH,C_M_AXI_DATA17_RUSER_WIDTH,C_M_AXI_DATA17_BUSER_WIDTH,C_M_AXI_DATA17_USER_VALUE,C_M_AXI_DATA17_PROT_VALUE,C_M_AXI_DATA17_CACHE_VALUE>* moblie_net_data17_m_axi_U;
    moblie_net_data3_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA3_ID_WIDTH,C_M_AXI_DATA3_ADDR_WIDTH,C_M_AXI_DATA3_DATA_WIDTH,C_M_AXI_DATA3_AWUSER_WIDTH,C_M_AXI_DATA3_ARUSER_WIDTH,C_M_AXI_DATA3_WUSER_WIDTH,C_M_AXI_DATA3_RUSER_WIDTH,C_M_AXI_DATA3_BUSER_WIDTH,C_M_AXI_DATA3_USER_VALUE,C_M_AXI_DATA3_PROT_VALUE,C_M_AXI_DATA3_CACHE_VALUE>* moblie_net_data3_m_axi_U;
    moblie_net_data35_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA35_ID_WIDTH,C_M_AXI_DATA35_ADDR_WIDTH,C_M_AXI_DATA35_DATA_WIDTH,C_M_AXI_DATA35_AWUSER_WIDTH,C_M_AXI_DATA35_ARUSER_WIDTH,C_M_AXI_DATA35_WUSER_WIDTH,C_M_AXI_DATA35_RUSER_WIDTH,C_M_AXI_DATA35_BUSER_WIDTH,C_M_AXI_DATA35_USER_VALUE,C_M_AXI_DATA35_PROT_VALUE,C_M_AXI_DATA35_CACHE_VALUE>* moblie_net_data35_m_axi_U;
    moblie_net_data36_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA36_ID_WIDTH,C_M_AXI_DATA36_ADDR_WIDTH,C_M_AXI_DATA36_DATA_WIDTH,C_M_AXI_DATA36_AWUSER_WIDTH,C_M_AXI_DATA36_ARUSER_WIDTH,C_M_AXI_DATA36_WUSER_WIDTH,C_M_AXI_DATA36_RUSER_WIDTH,C_M_AXI_DATA36_BUSER_WIDTH,C_M_AXI_DATA36_USER_VALUE,C_M_AXI_DATA36_PROT_VALUE,C_M_AXI_DATA36_CACHE_VALUE>* moblie_net_data36_m_axi_U;
    moblie_net_data18_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA18_ID_WIDTH,C_M_AXI_DATA18_ADDR_WIDTH,C_M_AXI_DATA18_DATA_WIDTH,C_M_AXI_DATA18_AWUSER_WIDTH,C_M_AXI_DATA18_ARUSER_WIDTH,C_M_AXI_DATA18_WUSER_WIDTH,C_M_AXI_DATA18_RUSER_WIDTH,C_M_AXI_DATA18_BUSER_WIDTH,C_M_AXI_DATA18_USER_VALUE,C_M_AXI_DATA18_PROT_VALUE,C_M_AXI_DATA18_CACHE_VALUE>* moblie_net_data18_m_axi_U;
    moblie_net_data4_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA4_ID_WIDTH,C_M_AXI_DATA4_ADDR_WIDTH,C_M_AXI_DATA4_DATA_WIDTH,C_M_AXI_DATA4_AWUSER_WIDTH,C_M_AXI_DATA4_ARUSER_WIDTH,C_M_AXI_DATA4_WUSER_WIDTH,C_M_AXI_DATA4_RUSER_WIDTH,C_M_AXI_DATA4_BUSER_WIDTH,C_M_AXI_DATA4_USER_VALUE,C_M_AXI_DATA4_PROT_VALUE,C_M_AXI_DATA4_CACHE_VALUE>* moblie_net_data4_m_axi_U;
    moblie_net_data37_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA37_ID_WIDTH,C_M_AXI_DATA37_ADDR_WIDTH,C_M_AXI_DATA37_DATA_WIDTH,C_M_AXI_DATA37_AWUSER_WIDTH,C_M_AXI_DATA37_ARUSER_WIDTH,C_M_AXI_DATA37_WUSER_WIDTH,C_M_AXI_DATA37_RUSER_WIDTH,C_M_AXI_DATA37_BUSER_WIDTH,C_M_AXI_DATA37_USER_VALUE,C_M_AXI_DATA37_PROT_VALUE,C_M_AXI_DATA37_CACHE_VALUE>* moblie_net_data37_m_axi_U;
    moblie_net_data38_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA38_ID_WIDTH,C_M_AXI_DATA38_ADDR_WIDTH,C_M_AXI_DATA38_DATA_WIDTH,C_M_AXI_DATA38_AWUSER_WIDTH,C_M_AXI_DATA38_ARUSER_WIDTH,C_M_AXI_DATA38_WUSER_WIDTH,C_M_AXI_DATA38_RUSER_WIDTH,C_M_AXI_DATA38_BUSER_WIDTH,C_M_AXI_DATA38_USER_VALUE,C_M_AXI_DATA38_PROT_VALUE,C_M_AXI_DATA38_CACHE_VALUE>* moblie_net_data38_m_axi_U;
    moblie_net_data19_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA19_ID_WIDTH,C_M_AXI_DATA19_ADDR_WIDTH,C_M_AXI_DATA19_DATA_WIDTH,C_M_AXI_DATA19_AWUSER_WIDTH,C_M_AXI_DATA19_ARUSER_WIDTH,C_M_AXI_DATA19_WUSER_WIDTH,C_M_AXI_DATA19_RUSER_WIDTH,C_M_AXI_DATA19_BUSER_WIDTH,C_M_AXI_DATA19_USER_VALUE,C_M_AXI_DATA19_PROT_VALUE,C_M_AXI_DATA19_CACHE_VALUE>* moblie_net_data19_m_axi_U;
    moblie_net_data5_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA5_ID_WIDTH,C_M_AXI_DATA5_ADDR_WIDTH,C_M_AXI_DATA5_DATA_WIDTH,C_M_AXI_DATA5_AWUSER_WIDTH,C_M_AXI_DATA5_ARUSER_WIDTH,C_M_AXI_DATA5_WUSER_WIDTH,C_M_AXI_DATA5_RUSER_WIDTH,C_M_AXI_DATA5_BUSER_WIDTH,C_M_AXI_DATA5_USER_VALUE,C_M_AXI_DATA5_PROT_VALUE,C_M_AXI_DATA5_CACHE_VALUE>* moblie_net_data5_m_axi_U;
    moblie_net_data39_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA39_ID_WIDTH,C_M_AXI_DATA39_ADDR_WIDTH,C_M_AXI_DATA39_DATA_WIDTH,C_M_AXI_DATA39_AWUSER_WIDTH,C_M_AXI_DATA39_ARUSER_WIDTH,C_M_AXI_DATA39_WUSER_WIDTH,C_M_AXI_DATA39_RUSER_WIDTH,C_M_AXI_DATA39_BUSER_WIDTH,C_M_AXI_DATA39_USER_VALUE,C_M_AXI_DATA39_PROT_VALUE,C_M_AXI_DATA39_CACHE_VALUE>* moblie_net_data39_m_axi_U;
    moblie_net_data40_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA40_ID_WIDTH,C_M_AXI_DATA40_ADDR_WIDTH,C_M_AXI_DATA40_DATA_WIDTH,C_M_AXI_DATA40_AWUSER_WIDTH,C_M_AXI_DATA40_ARUSER_WIDTH,C_M_AXI_DATA40_WUSER_WIDTH,C_M_AXI_DATA40_RUSER_WIDTH,C_M_AXI_DATA40_BUSER_WIDTH,C_M_AXI_DATA40_USER_VALUE,C_M_AXI_DATA40_PROT_VALUE,C_M_AXI_DATA40_CACHE_VALUE>* moblie_net_data40_m_axi_U;
    moblie_net_data20_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA20_ID_WIDTH,C_M_AXI_DATA20_ADDR_WIDTH,C_M_AXI_DATA20_DATA_WIDTH,C_M_AXI_DATA20_AWUSER_WIDTH,C_M_AXI_DATA20_ARUSER_WIDTH,C_M_AXI_DATA20_WUSER_WIDTH,C_M_AXI_DATA20_RUSER_WIDTH,C_M_AXI_DATA20_BUSER_WIDTH,C_M_AXI_DATA20_USER_VALUE,C_M_AXI_DATA20_PROT_VALUE,C_M_AXI_DATA20_CACHE_VALUE>* moblie_net_data20_m_axi_U;
    moblie_net_data6_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA6_ID_WIDTH,C_M_AXI_DATA6_ADDR_WIDTH,C_M_AXI_DATA6_DATA_WIDTH,C_M_AXI_DATA6_AWUSER_WIDTH,C_M_AXI_DATA6_ARUSER_WIDTH,C_M_AXI_DATA6_WUSER_WIDTH,C_M_AXI_DATA6_RUSER_WIDTH,C_M_AXI_DATA6_BUSER_WIDTH,C_M_AXI_DATA6_USER_VALUE,C_M_AXI_DATA6_PROT_VALUE,C_M_AXI_DATA6_CACHE_VALUE>* moblie_net_data6_m_axi_U;
    moblie_net_data41_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA41_ID_WIDTH,C_M_AXI_DATA41_ADDR_WIDTH,C_M_AXI_DATA41_DATA_WIDTH,C_M_AXI_DATA41_AWUSER_WIDTH,C_M_AXI_DATA41_ARUSER_WIDTH,C_M_AXI_DATA41_WUSER_WIDTH,C_M_AXI_DATA41_RUSER_WIDTH,C_M_AXI_DATA41_BUSER_WIDTH,C_M_AXI_DATA41_USER_VALUE,C_M_AXI_DATA41_PROT_VALUE,C_M_AXI_DATA41_CACHE_VALUE>* moblie_net_data41_m_axi_U;
    moblie_net_data42_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA42_ID_WIDTH,C_M_AXI_DATA42_ADDR_WIDTH,C_M_AXI_DATA42_DATA_WIDTH,C_M_AXI_DATA42_AWUSER_WIDTH,C_M_AXI_DATA42_ARUSER_WIDTH,C_M_AXI_DATA42_WUSER_WIDTH,C_M_AXI_DATA42_RUSER_WIDTH,C_M_AXI_DATA42_BUSER_WIDTH,C_M_AXI_DATA42_USER_VALUE,C_M_AXI_DATA42_PROT_VALUE,C_M_AXI_DATA42_CACHE_VALUE>* moblie_net_data42_m_axi_U;
    moblie_net_data21_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA21_ID_WIDTH,C_M_AXI_DATA21_ADDR_WIDTH,C_M_AXI_DATA21_DATA_WIDTH,C_M_AXI_DATA21_AWUSER_WIDTH,C_M_AXI_DATA21_ARUSER_WIDTH,C_M_AXI_DATA21_WUSER_WIDTH,C_M_AXI_DATA21_RUSER_WIDTH,C_M_AXI_DATA21_BUSER_WIDTH,C_M_AXI_DATA21_USER_VALUE,C_M_AXI_DATA21_PROT_VALUE,C_M_AXI_DATA21_CACHE_VALUE>* moblie_net_data21_m_axi_U;
    moblie_net_data7_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA7_ID_WIDTH,C_M_AXI_DATA7_ADDR_WIDTH,C_M_AXI_DATA7_DATA_WIDTH,C_M_AXI_DATA7_AWUSER_WIDTH,C_M_AXI_DATA7_ARUSER_WIDTH,C_M_AXI_DATA7_WUSER_WIDTH,C_M_AXI_DATA7_RUSER_WIDTH,C_M_AXI_DATA7_BUSER_WIDTH,C_M_AXI_DATA7_USER_VALUE,C_M_AXI_DATA7_PROT_VALUE,C_M_AXI_DATA7_CACHE_VALUE>* moblie_net_data7_m_axi_U;
    moblie_net_data43_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA43_ID_WIDTH,C_M_AXI_DATA43_ADDR_WIDTH,C_M_AXI_DATA43_DATA_WIDTH,C_M_AXI_DATA43_AWUSER_WIDTH,C_M_AXI_DATA43_ARUSER_WIDTH,C_M_AXI_DATA43_WUSER_WIDTH,C_M_AXI_DATA43_RUSER_WIDTH,C_M_AXI_DATA43_BUSER_WIDTH,C_M_AXI_DATA43_USER_VALUE,C_M_AXI_DATA43_PROT_VALUE,C_M_AXI_DATA43_CACHE_VALUE>* moblie_net_data43_m_axi_U;
    moblie_net_data44_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA44_ID_WIDTH,C_M_AXI_DATA44_ADDR_WIDTH,C_M_AXI_DATA44_DATA_WIDTH,C_M_AXI_DATA44_AWUSER_WIDTH,C_M_AXI_DATA44_ARUSER_WIDTH,C_M_AXI_DATA44_WUSER_WIDTH,C_M_AXI_DATA44_RUSER_WIDTH,C_M_AXI_DATA44_BUSER_WIDTH,C_M_AXI_DATA44_USER_VALUE,C_M_AXI_DATA44_PROT_VALUE,C_M_AXI_DATA44_CACHE_VALUE>* moblie_net_data44_m_axi_U;
    moblie_net_data22_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA22_ID_WIDTH,C_M_AXI_DATA22_ADDR_WIDTH,C_M_AXI_DATA22_DATA_WIDTH,C_M_AXI_DATA22_AWUSER_WIDTH,C_M_AXI_DATA22_ARUSER_WIDTH,C_M_AXI_DATA22_WUSER_WIDTH,C_M_AXI_DATA22_RUSER_WIDTH,C_M_AXI_DATA22_BUSER_WIDTH,C_M_AXI_DATA22_USER_VALUE,C_M_AXI_DATA22_PROT_VALUE,C_M_AXI_DATA22_CACHE_VALUE>* moblie_net_data22_m_axi_U;
    moblie_net_data8_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA8_ID_WIDTH,C_M_AXI_DATA8_ADDR_WIDTH,C_M_AXI_DATA8_DATA_WIDTH,C_M_AXI_DATA8_AWUSER_WIDTH,C_M_AXI_DATA8_ARUSER_WIDTH,C_M_AXI_DATA8_WUSER_WIDTH,C_M_AXI_DATA8_RUSER_WIDTH,C_M_AXI_DATA8_BUSER_WIDTH,C_M_AXI_DATA8_USER_VALUE,C_M_AXI_DATA8_PROT_VALUE,C_M_AXI_DATA8_CACHE_VALUE>* moblie_net_data8_m_axi_U;
    moblie_net_data45_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA45_ID_WIDTH,C_M_AXI_DATA45_ADDR_WIDTH,C_M_AXI_DATA45_DATA_WIDTH,C_M_AXI_DATA45_AWUSER_WIDTH,C_M_AXI_DATA45_ARUSER_WIDTH,C_M_AXI_DATA45_WUSER_WIDTH,C_M_AXI_DATA45_RUSER_WIDTH,C_M_AXI_DATA45_BUSER_WIDTH,C_M_AXI_DATA45_USER_VALUE,C_M_AXI_DATA45_PROT_VALUE,C_M_AXI_DATA45_CACHE_VALUE>* moblie_net_data45_m_axi_U;
    moblie_net_data46_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA46_ID_WIDTH,C_M_AXI_DATA46_ADDR_WIDTH,C_M_AXI_DATA46_DATA_WIDTH,C_M_AXI_DATA46_AWUSER_WIDTH,C_M_AXI_DATA46_ARUSER_WIDTH,C_M_AXI_DATA46_WUSER_WIDTH,C_M_AXI_DATA46_RUSER_WIDTH,C_M_AXI_DATA46_BUSER_WIDTH,C_M_AXI_DATA46_USER_VALUE,C_M_AXI_DATA46_PROT_VALUE,C_M_AXI_DATA46_CACHE_VALUE>* moblie_net_data46_m_axi_U;
    moblie_net_data23_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA23_ID_WIDTH,C_M_AXI_DATA23_ADDR_WIDTH,C_M_AXI_DATA23_DATA_WIDTH,C_M_AXI_DATA23_AWUSER_WIDTH,C_M_AXI_DATA23_ARUSER_WIDTH,C_M_AXI_DATA23_WUSER_WIDTH,C_M_AXI_DATA23_RUSER_WIDTH,C_M_AXI_DATA23_BUSER_WIDTH,C_M_AXI_DATA23_USER_VALUE,C_M_AXI_DATA23_PROT_VALUE,C_M_AXI_DATA23_CACHE_VALUE>* moblie_net_data23_m_axi_U;
    moblie_net_data9_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA9_ID_WIDTH,C_M_AXI_DATA9_ADDR_WIDTH,C_M_AXI_DATA9_DATA_WIDTH,C_M_AXI_DATA9_AWUSER_WIDTH,C_M_AXI_DATA9_ARUSER_WIDTH,C_M_AXI_DATA9_WUSER_WIDTH,C_M_AXI_DATA9_RUSER_WIDTH,C_M_AXI_DATA9_BUSER_WIDTH,C_M_AXI_DATA9_USER_VALUE,C_M_AXI_DATA9_PROT_VALUE,C_M_AXI_DATA9_CACHE_VALUE>* moblie_net_data9_m_axi_U;
    moblie_net_data47_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA47_ID_WIDTH,C_M_AXI_DATA47_ADDR_WIDTH,C_M_AXI_DATA47_DATA_WIDTH,C_M_AXI_DATA47_AWUSER_WIDTH,C_M_AXI_DATA47_ARUSER_WIDTH,C_M_AXI_DATA47_WUSER_WIDTH,C_M_AXI_DATA47_RUSER_WIDTH,C_M_AXI_DATA47_BUSER_WIDTH,C_M_AXI_DATA47_USER_VALUE,C_M_AXI_DATA47_PROT_VALUE,C_M_AXI_DATA47_CACHE_VALUE>* moblie_net_data47_m_axi_U;
    moblie_net_data48_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA48_ID_WIDTH,C_M_AXI_DATA48_ADDR_WIDTH,C_M_AXI_DATA48_DATA_WIDTH,C_M_AXI_DATA48_AWUSER_WIDTH,C_M_AXI_DATA48_ARUSER_WIDTH,C_M_AXI_DATA48_WUSER_WIDTH,C_M_AXI_DATA48_RUSER_WIDTH,C_M_AXI_DATA48_BUSER_WIDTH,C_M_AXI_DATA48_USER_VALUE,C_M_AXI_DATA48_PROT_VALUE,C_M_AXI_DATA48_CACHE_VALUE>* moblie_net_data48_m_axi_U;
    moblie_net_data24_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA24_ID_WIDTH,C_M_AXI_DATA24_ADDR_WIDTH,C_M_AXI_DATA24_DATA_WIDTH,C_M_AXI_DATA24_AWUSER_WIDTH,C_M_AXI_DATA24_ARUSER_WIDTH,C_M_AXI_DATA24_WUSER_WIDTH,C_M_AXI_DATA24_RUSER_WIDTH,C_M_AXI_DATA24_BUSER_WIDTH,C_M_AXI_DATA24_USER_VALUE,C_M_AXI_DATA24_PROT_VALUE,C_M_AXI_DATA24_CACHE_VALUE>* moblie_net_data24_m_axi_U;
    moblie_net_data10_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA10_ID_WIDTH,C_M_AXI_DATA10_ADDR_WIDTH,C_M_AXI_DATA10_DATA_WIDTH,C_M_AXI_DATA10_AWUSER_WIDTH,C_M_AXI_DATA10_ARUSER_WIDTH,C_M_AXI_DATA10_WUSER_WIDTH,C_M_AXI_DATA10_RUSER_WIDTH,C_M_AXI_DATA10_BUSER_WIDTH,C_M_AXI_DATA10_USER_VALUE,C_M_AXI_DATA10_PROT_VALUE,C_M_AXI_DATA10_CACHE_VALUE>* moblie_net_data10_m_axi_U;
    moblie_net_data49_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA49_ID_WIDTH,C_M_AXI_DATA49_ADDR_WIDTH,C_M_AXI_DATA49_DATA_WIDTH,C_M_AXI_DATA49_AWUSER_WIDTH,C_M_AXI_DATA49_ARUSER_WIDTH,C_M_AXI_DATA49_WUSER_WIDTH,C_M_AXI_DATA49_RUSER_WIDTH,C_M_AXI_DATA49_BUSER_WIDTH,C_M_AXI_DATA49_USER_VALUE,C_M_AXI_DATA49_PROT_VALUE,C_M_AXI_DATA49_CACHE_VALUE>* moblie_net_data49_m_axi_U;
    moblie_net_data50_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA50_ID_WIDTH,C_M_AXI_DATA50_ADDR_WIDTH,C_M_AXI_DATA50_DATA_WIDTH,C_M_AXI_DATA50_AWUSER_WIDTH,C_M_AXI_DATA50_ARUSER_WIDTH,C_M_AXI_DATA50_WUSER_WIDTH,C_M_AXI_DATA50_RUSER_WIDTH,C_M_AXI_DATA50_BUSER_WIDTH,C_M_AXI_DATA50_USER_VALUE,C_M_AXI_DATA50_PROT_VALUE,C_M_AXI_DATA50_CACHE_VALUE>* moblie_net_data50_m_axi_U;
    moblie_net_data25_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA25_ID_WIDTH,C_M_AXI_DATA25_ADDR_WIDTH,C_M_AXI_DATA25_DATA_WIDTH,C_M_AXI_DATA25_AWUSER_WIDTH,C_M_AXI_DATA25_ARUSER_WIDTH,C_M_AXI_DATA25_WUSER_WIDTH,C_M_AXI_DATA25_RUSER_WIDTH,C_M_AXI_DATA25_BUSER_WIDTH,C_M_AXI_DATA25_USER_VALUE,C_M_AXI_DATA25_PROT_VALUE,C_M_AXI_DATA25_CACHE_VALUE>* moblie_net_data25_m_axi_U;
    moblie_net_data11_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA11_ID_WIDTH,C_M_AXI_DATA11_ADDR_WIDTH,C_M_AXI_DATA11_DATA_WIDTH,C_M_AXI_DATA11_AWUSER_WIDTH,C_M_AXI_DATA11_ARUSER_WIDTH,C_M_AXI_DATA11_WUSER_WIDTH,C_M_AXI_DATA11_RUSER_WIDTH,C_M_AXI_DATA11_BUSER_WIDTH,C_M_AXI_DATA11_USER_VALUE,C_M_AXI_DATA11_PROT_VALUE,C_M_AXI_DATA11_CACHE_VALUE>* moblie_net_data11_m_axi_U;
    moblie_net_data51_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA51_ID_WIDTH,C_M_AXI_DATA51_ADDR_WIDTH,C_M_AXI_DATA51_DATA_WIDTH,C_M_AXI_DATA51_AWUSER_WIDTH,C_M_AXI_DATA51_ARUSER_WIDTH,C_M_AXI_DATA51_WUSER_WIDTH,C_M_AXI_DATA51_RUSER_WIDTH,C_M_AXI_DATA51_BUSER_WIDTH,C_M_AXI_DATA51_USER_VALUE,C_M_AXI_DATA51_PROT_VALUE,C_M_AXI_DATA51_CACHE_VALUE>* moblie_net_data51_m_axi_U;
    moblie_net_data52_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA52_ID_WIDTH,C_M_AXI_DATA52_ADDR_WIDTH,C_M_AXI_DATA52_DATA_WIDTH,C_M_AXI_DATA52_AWUSER_WIDTH,C_M_AXI_DATA52_ARUSER_WIDTH,C_M_AXI_DATA52_WUSER_WIDTH,C_M_AXI_DATA52_RUSER_WIDTH,C_M_AXI_DATA52_BUSER_WIDTH,C_M_AXI_DATA52_USER_VALUE,C_M_AXI_DATA52_PROT_VALUE,C_M_AXI_DATA52_CACHE_VALUE>* moblie_net_data52_m_axi_U;
    moblie_net_data26_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA26_ID_WIDTH,C_M_AXI_DATA26_ADDR_WIDTH,C_M_AXI_DATA26_DATA_WIDTH,C_M_AXI_DATA26_AWUSER_WIDTH,C_M_AXI_DATA26_ARUSER_WIDTH,C_M_AXI_DATA26_WUSER_WIDTH,C_M_AXI_DATA26_RUSER_WIDTH,C_M_AXI_DATA26_BUSER_WIDTH,C_M_AXI_DATA26_USER_VALUE,C_M_AXI_DATA26_PROT_VALUE,C_M_AXI_DATA26_CACHE_VALUE>* moblie_net_data26_m_axi_U;
    moblie_net_data12_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA12_ID_WIDTH,C_M_AXI_DATA12_ADDR_WIDTH,C_M_AXI_DATA12_DATA_WIDTH,C_M_AXI_DATA12_AWUSER_WIDTH,C_M_AXI_DATA12_ARUSER_WIDTH,C_M_AXI_DATA12_WUSER_WIDTH,C_M_AXI_DATA12_RUSER_WIDTH,C_M_AXI_DATA12_BUSER_WIDTH,C_M_AXI_DATA12_USER_VALUE,C_M_AXI_DATA12_PROT_VALUE,C_M_AXI_DATA12_CACHE_VALUE>* moblie_net_data12_m_axi_U;
    moblie_net_data53_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA53_ID_WIDTH,C_M_AXI_DATA53_ADDR_WIDTH,C_M_AXI_DATA53_DATA_WIDTH,C_M_AXI_DATA53_AWUSER_WIDTH,C_M_AXI_DATA53_ARUSER_WIDTH,C_M_AXI_DATA53_WUSER_WIDTH,C_M_AXI_DATA53_RUSER_WIDTH,C_M_AXI_DATA53_BUSER_WIDTH,C_M_AXI_DATA53_USER_VALUE,C_M_AXI_DATA53_PROT_VALUE,C_M_AXI_DATA53_CACHE_VALUE>* moblie_net_data53_m_axi_U;
    moblie_net_data54_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA54_ID_WIDTH,C_M_AXI_DATA54_ADDR_WIDTH,C_M_AXI_DATA54_DATA_WIDTH,C_M_AXI_DATA54_AWUSER_WIDTH,C_M_AXI_DATA54_ARUSER_WIDTH,C_M_AXI_DATA54_WUSER_WIDTH,C_M_AXI_DATA54_RUSER_WIDTH,C_M_AXI_DATA54_BUSER_WIDTH,C_M_AXI_DATA54_USER_VALUE,C_M_AXI_DATA54_PROT_VALUE,C_M_AXI_DATA54_CACHE_VALUE>* moblie_net_data54_m_axi_U;
    moblie_net_data27_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA27_ID_WIDTH,C_M_AXI_DATA27_ADDR_WIDTH,C_M_AXI_DATA27_DATA_WIDTH,C_M_AXI_DATA27_AWUSER_WIDTH,C_M_AXI_DATA27_ARUSER_WIDTH,C_M_AXI_DATA27_WUSER_WIDTH,C_M_AXI_DATA27_RUSER_WIDTH,C_M_AXI_DATA27_BUSER_WIDTH,C_M_AXI_DATA27_USER_VALUE,C_M_AXI_DATA27_PROT_VALUE,C_M_AXI_DATA27_CACHE_VALUE>* moblie_net_data27_m_axi_U;
    moblie_net_data13_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA13_ID_WIDTH,C_M_AXI_DATA13_ADDR_WIDTH,C_M_AXI_DATA13_DATA_WIDTH,C_M_AXI_DATA13_AWUSER_WIDTH,C_M_AXI_DATA13_ARUSER_WIDTH,C_M_AXI_DATA13_WUSER_WIDTH,C_M_AXI_DATA13_RUSER_WIDTH,C_M_AXI_DATA13_BUSER_WIDTH,C_M_AXI_DATA13_USER_VALUE,C_M_AXI_DATA13_PROT_VALUE,C_M_AXI_DATA13_CACHE_VALUE>* moblie_net_data13_m_axi_U;
    moblie_net_data55_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA55_ID_WIDTH,C_M_AXI_DATA55_ADDR_WIDTH,C_M_AXI_DATA55_DATA_WIDTH,C_M_AXI_DATA55_AWUSER_WIDTH,C_M_AXI_DATA55_ARUSER_WIDTH,C_M_AXI_DATA55_WUSER_WIDTH,C_M_AXI_DATA55_RUSER_WIDTH,C_M_AXI_DATA55_BUSER_WIDTH,C_M_AXI_DATA55_USER_VALUE,C_M_AXI_DATA55_PROT_VALUE,C_M_AXI_DATA55_CACHE_VALUE>* moblie_net_data55_m_axi_U;
    moblie_net_data56_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA56_ID_WIDTH,C_M_AXI_DATA56_ADDR_WIDTH,C_M_AXI_DATA56_DATA_WIDTH,C_M_AXI_DATA56_AWUSER_WIDTH,C_M_AXI_DATA56_ARUSER_WIDTH,C_M_AXI_DATA56_WUSER_WIDTH,C_M_AXI_DATA56_RUSER_WIDTH,C_M_AXI_DATA56_BUSER_WIDTH,C_M_AXI_DATA56_USER_VALUE,C_M_AXI_DATA56_PROT_VALUE,C_M_AXI_DATA56_CACHE_VALUE>* moblie_net_data56_m_axi_U;
    moblie_net_data28_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA28_ID_WIDTH,C_M_AXI_DATA28_ADDR_WIDTH,C_M_AXI_DATA28_DATA_WIDTH,C_M_AXI_DATA28_AWUSER_WIDTH,C_M_AXI_DATA28_ARUSER_WIDTH,C_M_AXI_DATA28_WUSER_WIDTH,C_M_AXI_DATA28_RUSER_WIDTH,C_M_AXI_DATA28_BUSER_WIDTH,C_M_AXI_DATA28_USER_VALUE,C_M_AXI_DATA28_PROT_VALUE,C_M_AXI_DATA28_CACHE_VALUE>* moblie_net_data28_m_axi_U;
    moblie_net_data14_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA14_ID_WIDTH,C_M_AXI_DATA14_ADDR_WIDTH,C_M_AXI_DATA14_DATA_WIDTH,C_M_AXI_DATA14_AWUSER_WIDTH,C_M_AXI_DATA14_ARUSER_WIDTH,C_M_AXI_DATA14_WUSER_WIDTH,C_M_AXI_DATA14_RUSER_WIDTH,C_M_AXI_DATA14_BUSER_WIDTH,C_M_AXI_DATA14_USER_VALUE,C_M_AXI_DATA14_PROT_VALUE,C_M_AXI_DATA14_CACHE_VALUE>* moblie_net_data14_m_axi_U;
    moblie_net_data29_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA29_ID_WIDTH,C_M_AXI_DATA29_ADDR_WIDTH,C_M_AXI_DATA29_DATA_WIDTH,C_M_AXI_DATA29_AWUSER_WIDTH,C_M_AXI_DATA29_ARUSER_WIDTH,C_M_AXI_DATA29_WUSER_WIDTH,C_M_AXI_DATA29_RUSER_WIDTH,C_M_AXI_DATA29_BUSER_WIDTH,C_M_AXI_DATA29_USER_VALUE,C_M_AXI_DATA29_PROT_VALUE,C_M_AXI_DATA29_CACHE_VALUE>* moblie_net_data29_m_axi_U;
    moblie_net_data15_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA15_ID_WIDTH,C_M_AXI_DATA15_ADDR_WIDTH,C_M_AXI_DATA15_DATA_WIDTH,C_M_AXI_DATA15_AWUSER_WIDTH,C_M_AXI_DATA15_ARUSER_WIDTH,C_M_AXI_DATA15_WUSER_WIDTH,C_M_AXI_DATA15_RUSER_WIDTH,C_M_AXI_DATA15_BUSER_WIDTH,C_M_AXI_DATA15_USER_VALUE,C_M_AXI_DATA15_PROT_VALUE,C_M_AXI_DATA15_CACHE_VALUE>* moblie_net_data15_m_axi_U;
    moblie_net_data57_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA57_ID_WIDTH,C_M_AXI_DATA57_ADDR_WIDTH,C_M_AXI_DATA57_DATA_WIDTH,C_M_AXI_DATA57_AWUSER_WIDTH,C_M_AXI_DATA57_ARUSER_WIDTH,C_M_AXI_DATA57_WUSER_WIDTH,C_M_AXI_DATA57_RUSER_WIDTH,C_M_AXI_DATA57_BUSER_WIDTH,C_M_AXI_DATA57_USER_VALUE,C_M_AXI_DATA57_PROT_VALUE,C_M_AXI_DATA57_CACHE_VALUE>* moblie_net_data57_m_axi_U;
    moblie_net_data58_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA58_ID_WIDTH,C_M_AXI_DATA58_ADDR_WIDTH,C_M_AXI_DATA58_DATA_WIDTH,C_M_AXI_DATA58_AWUSER_WIDTH,C_M_AXI_DATA58_ARUSER_WIDTH,C_M_AXI_DATA58_WUSER_WIDTH,C_M_AXI_DATA58_RUSER_WIDTH,C_M_AXI_DATA58_BUSER_WIDTH,C_M_AXI_DATA58_USER_VALUE,C_M_AXI_DATA58_PROT_VALUE,C_M_AXI_DATA58_CACHE_VALUE>* moblie_net_data58_m_axi_U;
    moblie_net_data30_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA30_ID_WIDTH,C_M_AXI_DATA30_ADDR_WIDTH,C_M_AXI_DATA30_DATA_WIDTH,C_M_AXI_DATA30_AWUSER_WIDTH,C_M_AXI_DATA30_ARUSER_WIDTH,C_M_AXI_DATA30_WUSER_WIDTH,C_M_AXI_DATA30_RUSER_WIDTH,C_M_AXI_DATA30_BUSER_WIDTH,C_M_AXI_DATA30_USER_VALUE,C_M_AXI_DATA30_PROT_VALUE,C_M_AXI_DATA30_CACHE_VALUE>* moblie_net_data30_m_axi_U;
    first_layer173* first_layer173_U0;
    inter_layer_7* inter_layer_7_U0;
    inter_layer_2* inter_layer_2_U0;
    inter_layer_5* inter_layer_5_U0;
    inter_layer* inter_layer_U0;
    inter_layer_10* inter_layer_10_U0;
    inter_layer_4* inter_layer_4_U0;
    inter_layer_8* inter_layer_8_U0;
    inter_layer265* inter_layer265_U0;
    inter_layer_6* inter_layer_6_U0;
    inter_layer_1* inter_layer_1_U0;
    inter_layer_9* inter_layer_9_U0;
    inter_layer_3* inter_layer_3_U0;
    penult_layer* penult_layer_U0;
    last_layer* last_layer_U0;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* first_ready_V_U;
    fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* inputs2_c_U;
    fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* weights2_c_U;
    fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* betas2_c_U;
    fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* outputs2_c_U;
    fifo_w32_d3_A* inputs3_c_U;
    fifo_w32_d3_A* weights3_c_U;
    fifo_w32_d3_A* betas3_c_U;
    fifo_w32_d3_A* outputs3_c_U;
    fifo_w32_d4_A* inputs4_c_U;
    fifo_w32_d4_A* weights4_c_U;
    fifo_w32_d4_A* betas4_c_U;
    fifo_w32_d4_A* outputs4_c_U;
    fifo_w32_d5_A* inputs5_c_U;
    fifo_w32_d5_A* weights5_c_U;
    fifo_w32_d5_A* betas5_c_U;
    fifo_w32_d5_A* outputs5_c_U;
    fifo_w32_d6_A* inputs6_c_U;
    fifo_w32_d6_A* weights6_c_U;
    fifo_w32_d6_A* betas6_c_U;
    fifo_w32_d6_A* outputs6_c_U;
    fifo_w32_d7_A* inputs7_c_U;
    fifo_w32_d7_A* weights7_c_U;
    fifo_w32_d7_A* betas7_c_U;
    fifo_w32_d7_A* outputs7_c_U;
    fifo_w32_d8_A* inputs8_c_U;
    fifo_w32_d8_A* weights8_c_U;
    fifo_w32_d8_A* betas8_c_U;
    fifo_w32_d8_A* outputs8_c_U;
    fifo_w32_d9_A* inputs9_c_U;
    fifo_w32_d9_A* weights9_c_U;
    fifo_w32_d9_A* betas9_c_U;
    fifo_w32_d9_A* outputs9_c_U;
    fifo_w32_d10_A* inputs10_c_U;
    fifo_w32_d10_A* weights10_c_U;
    fifo_w32_d10_A* betas10_c_U;
    fifo_w32_d10_A* outputs10_c_U;
    fifo_w32_d11_A* inputs11_c_U;
    fifo_w32_d11_A* weights11_c_U;
    fifo_w32_d11_A* betas11_c_U;
    fifo_w32_d11_A* outputs11_c_U;
    fifo_w32_d12_A* inputs12_c_U;
    fifo_w32_d12_A* weights12_c_U;
    fifo_w32_d12_A* betas12_c_U;
    fifo_w32_d12_A* outputs12_c_U;
    fifo_w32_d13_A* inputs13_c_U;
    fifo_w32_d13_A* weights13_c_U;
    fifo_w32_d13_A* betas13_c_U;
    fifo_w32_d13_A* outputs13_c_U;
    fifo_w32_d14_A* inputs14_c_U;
    fifo_w32_d14_A* outputs14_c_U;
    fifo_w32_d15_A* inputs15_c_U;
    fifo_w32_d15_A* weights15_c_U;
    fifo_w32_d15_A* betas15_c_U;
    fifo_w32_d15_A* outputs15_c_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* second_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* third_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* fourth_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* fifth_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* sixth_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* seventh_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* eighth_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* ninth_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* tenth_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* eleventh_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* twelfth_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* thirteenth_ready_V_U;
    fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x* fourteenth_ready_V_U;
    sc_signal< sc_logic > data1_AWREADY;
    sc_signal< sc_logic > data1_WREADY;
    sc_signal< sc_logic > data1_ARREADY;
    sc_signal< sc_logic > data1_RVALID;
    sc_signal< sc_lv<16> > data1_RDATA;
    sc_signal< sc_logic > data1_RLAST;
    sc_signal< sc_lv<1> > data1_RID;
    sc_signal< sc_lv<1> > data1_RUSER;
    sc_signal< sc_lv<2> > data1_RRESP;
    sc_signal< sc_logic > data1_BVALID;
    sc_signal< sc_lv<2> > data1_BRESP;
    sc_signal< sc_lv<1> > data1_BID;
    sc_signal< sc_lv<1> > data1_BUSER;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > data31_AWREADY;
    sc_signal< sc_logic > data31_WREADY;
    sc_signal< sc_logic > data31_ARREADY;
    sc_signal< sc_logic > data31_RVALID;
    sc_signal< sc_lv<16> > data31_RDATA;
    sc_signal< sc_logic > data31_RLAST;
    sc_signal< sc_lv<1> > data31_RID;
    sc_signal< sc_lv<1> > data31_RUSER;
    sc_signal< sc_lv<2> > data31_RRESP;
    sc_signal< sc_logic > data31_BVALID;
    sc_signal< sc_lv<2> > data31_BRESP;
    sc_signal< sc_lv<1> > data31_BID;
    sc_signal< sc_lv<1> > data31_BUSER;
    sc_signal< sc_logic > data32_AWREADY;
    sc_signal< sc_logic > data32_WREADY;
    sc_signal< sc_logic > data32_ARREADY;
    sc_signal< sc_logic > data32_RVALID;
    sc_signal< sc_lv<16> > data32_RDATA;
    sc_signal< sc_logic > data32_RLAST;
    sc_signal< sc_lv<1> > data32_RID;
    sc_signal< sc_lv<1> > data32_RUSER;
    sc_signal< sc_lv<2> > data32_RRESP;
    sc_signal< sc_logic > data32_BVALID;
    sc_signal< sc_lv<2> > data32_BRESP;
    sc_signal< sc_lv<1> > data32_BID;
    sc_signal< sc_lv<1> > data32_BUSER;
    sc_signal< sc_logic > data16_AWREADY;
    sc_signal< sc_logic > data16_WREADY;
    sc_signal< sc_logic > data16_ARREADY;
    sc_signal< sc_logic > data16_RVALID;
    sc_signal< sc_lv<16> > data16_RDATA;
    sc_signal< sc_logic > data16_RLAST;
    sc_signal< sc_lv<1> > data16_RID;
    sc_signal< sc_lv<1> > data16_RUSER;
    sc_signal< sc_lv<2> > data16_RRESP;
    sc_signal< sc_logic > data16_BVALID;
    sc_signal< sc_lv<2> > data16_BRESP;
    sc_signal< sc_lv<1> > data16_BID;
    sc_signal< sc_lv<1> > data16_BUSER;
    sc_signal< sc_logic > data2_AWREADY;
    sc_signal< sc_logic > data2_WREADY;
    sc_signal< sc_logic > data2_ARREADY;
    sc_signal< sc_logic > data2_RVALID;
    sc_signal< sc_lv<16> > data2_RDATA;
    sc_signal< sc_logic > data2_RLAST;
    sc_signal< sc_lv<1> > data2_RID;
    sc_signal< sc_lv<1> > data2_RUSER;
    sc_signal< sc_lv<2> > data2_RRESP;
    sc_signal< sc_logic > data2_BVALID;
    sc_signal< sc_lv<2> > data2_BRESP;
    sc_signal< sc_lv<1> > data2_BID;
    sc_signal< sc_lv<1> > data2_BUSER;
    sc_signal< sc_logic > data33_AWREADY;
    sc_signal< sc_logic > data33_WREADY;
    sc_signal< sc_logic > data33_ARREADY;
    sc_signal< sc_logic > data33_RVALID;
    sc_signal< sc_lv<16> > data33_RDATA;
    sc_signal< sc_logic > data33_RLAST;
    sc_signal< sc_lv<1> > data33_RID;
    sc_signal< sc_lv<1> > data33_RUSER;
    sc_signal< sc_lv<2> > data33_RRESP;
    sc_signal< sc_logic > data33_BVALID;
    sc_signal< sc_lv<2> > data33_BRESP;
    sc_signal< sc_lv<1> > data33_BID;
    sc_signal< sc_lv<1> > data33_BUSER;
    sc_signal< sc_logic > data34_AWREADY;
    sc_signal< sc_logic > data34_WREADY;
    sc_signal< sc_logic > data34_ARREADY;
    sc_signal< sc_logic > data34_RVALID;
    sc_signal< sc_lv<16> > data34_RDATA;
    sc_signal< sc_logic > data34_RLAST;
    sc_signal< sc_lv<1> > data34_RID;
    sc_signal< sc_lv<1> > data34_RUSER;
    sc_signal< sc_lv<2> > data34_RRESP;
    sc_signal< sc_logic > data34_BVALID;
    sc_signal< sc_lv<2> > data34_BRESP;
    sc_signal< sc_lv<1> > data34_BID;
    sc_signal< sc_lv<1> > data34_BUSER;
    sc_signal< sc_logic > data17_AWREADY;
    sc_signal< sc_logic > data17_WREADY;
    sc_signal< sc_logic > data17_ARREADY;
    sc_signal< sc_logic > data17_RVALID;
    sc_signal< sc_lv<16> > data17_RDATA;
    sc_signal< sc_logic > data17_RLAST;
    sc_signal< sc_lv<1> > data17_RID;
    sc_signal< sc_lv<1> > data17_RUSER;
    sc_signal< sc_lv<2> > data17_RRESP;
    sc_signal< sc_logic > data17_BVALID;
    sc_signal< sc_lv<2> > data17_BRESP;
    sc_signal< sc_lv<1> > data17_BID;
    sc_signal< sc_lv<1> > data17_BUSER;
    sc_signal< sc_logic > data3_AWREADY;
    sc_signal< sc_logic > data3_WREADY;
    sc_signal< sc_logic > data3_ARREADY;
    sc_signal< sc_logic > data3_RVALID;
    sc_signal< sc_lv<16> > data3_RDATA;
    sc_signal< sc_logic > data3_RLAST;
    sc_signal< sc_lv<1> > data3_RID;
    sc_signal< sc_lv<1> > data3_RUSER;
    sc_signal< sc_lv<2> > data3_RRESP;
    sc_signal< sc_logic > data3_BVALID;
    sc_signal< sc_lv<2> > data3_BRESP;
    sc_signal< sc_lv<1> > data3_BID;
    sc_signal< sc_lv<1> > data3_BUSER;
    sc_signal< sc_logic > data35_AWREADY;
    sc_signal< sc_logic > data35_WREADY;
    sc_signal< sc_logic > data35_ARREADY;
    sc_signal< sc_logic > data35_RVALID;
    sc_signal< sc_lv<16> > data35_RDATA;
    sc_signal< sc_logic > data35_RLAST;
    sc_signal< sc_lv<1> > data35_RID;
    sc_signal< sc_lv<1> > data35_RUSER;
    sc_signal< sc_lv<2> > data35_RRESP;
    sc_signal< sc_logic > data35_BVALID;
    sc_signal< sc_lv<2> > data35_BRESP;
    sc_signal< sc_lv<1> > data35_BID;
    sc_signal< sc_lv<1> > data35_BUSER;
    sc_signal< sc_logic > data36_AWREADY;
    sc_signal< sc_logic > data36_WREADY;
    sc_signal< sc_logic > data36_ARREADY;
    sc_signal< sc_logic > data36_RVALID;
    sc_signal< sc_lv<16> > data36_RDATA;
    sc_signal< sc_logic > data36_RLAST;
    sc_signal< sc_lv<1> > data36_RID;
    sc_signal< sc_lv<1> > data36_RUSER;
    sc_signal< sc_lv<2> > data36_RRESP;
    sc_signal< sc_logic > data36_BVALID;
    sc_signal< sc_lv<2> > data36_BRESP;
    sc_signal< sc_lv<1> > data36_BID;
    sc_signal< sc_lv<1> > data36_BUSER;
    sc_signal< sc_logic > data18_AWREADY;
    sc_signal< sc_logic > data18_WREADY;
    sc_signal< sc_logic > data18_ARREADY;
    sc_signal< sc_logic > data18_RVALID;
    sc_signal< sc_lv<16> > data18_RDATA;
    sc_signal< sc_logic > data18_RLAST;
    sc_signal< sc_lv<1> > data18_RID;
    sc_signal< sc_lv<1> > data18_RUSER;
    sc_signal< sc_lv<2> > data18_RRESP;
    sc_signal< sc_logic > data18_BVALID;
    sc_signal< sc_lv<2> > data18_BRESP;
    sc_signal< sc_lv<1> > data18_BID;
    sc_signal< sc_lv<1> > data18_BUSER;
    sc_signal< sc_logic > data4_AWREADY;
    sc_signal< sc_logic > data4_WREADY;
    sc_signal< sc_logic > data4_ARREADY;
    sc_signal< sc_logic > data4_RVALID;
    sc_signal< sc_lv<16> > data4_RDATA;
    sc_signal< sc_logic > data4_RLAST;
    sc_signal< sc_lv<1> > data4_RID;
    sc_signal< sc_lv<1> > data4_RUSER;
    sc_signal< sc_lv<2> > data4_RRESP;
    sc_signal< sc_logic > data4_BVALID;
    sc_signal< sc_lv<2> > data4_BRESP;
    sc_signal< sc_lv<1> > data4_BID;
    sc_signal< sc_lv<1> > data4_BUSER;
    sc_signal< sc_logic > data37_AWREADY;
    sc_signal< sc_logic > data37_WREADY;
    sc_signal< sc_logic > data37_ARREADY;
    sc_signal< sc_logic > data37_RVALID;
    sc_signal< sc_lv<16> > data37_RDATA;
    sc_signal< sc_logic > data37_RLAST;
    sc_signal< sc_lv<1> > data37_RID;
    sc_signal< sc_lv<1> > data37_RUSER;
    sc_signal< sc_lv<2> > data37_RRESP;
    sc_signal< sc_logic > data37_BVALID;
    sc_signal< sc_lv<2> > data37_BRESP;
    sc_signal< sc_lv<1> > data37_BID;
    sc_signal< sc_lv<1> > data37_BUSER;
    sc_signal< sc_logic > data38_AWREADY;
    sc_signal< sc_logic > data38_WREADY;
    sc_signal< sc_logic > data38_ARREADY;
    sc_signal< sc_logic > data38_RVALID;
    sc_signal< sc_lv<16> > data38_RDATA;
    sc_signal< sc_logic > data38_RLAST;
    sc_signal< sc_lv<1> > data38_RID;
    sc_signal< sc_lv<1> > data38_RUSER;
    sc_signal< sc_lv<2> > data38_RRESP;
    sc_signal< sc_logic > data38_BVALID;
    sc_signal< sc_lv<2> > data38_BRESP;
    sc_signal< sc_lv<1> > data38_BID;
    sc_signal< sc_lv<1> > data38_BUSER;
    sc_signal< sc_logic > data19_AWREADY;
    sc_signal< sc_logic > data19_WREADY;
    sc_signal< sc_logic > data19_ARREADY;
    sc_signal< sc_logic > data19_RVALID;
    sc_signal< sc_lv<16> > data19_RDATA;
    sc_signal< sc_logic > data19_RLAST;
    sc_signal< sc_lv<1> > data19_RID;
    sc_signal< sc_lv<1> > data19_RUSER;
    sc_signal< sc_lv<2> > data19_RRESP;
    sc_signal< sc_logic > data19_BVALID;
    sc_signal< sc_lv<2> > data19_BRESP;
    sc_signal< sc_lv<1> > data19_BID;
    sc_signal< sc_lv<1> > data19_BUSER;
    sc_signal< sc_logic > data5_AWREADY;
    sc_signal< sc_logic > data5_WREADY;
    sc_signal< sc_logic > data5_ARREADY;
    sc_signal< sc_logic > data5_RVALID;
    sc_signal< sc_lv<16> > data5_RDATA;
    sc_signal< sc_logic > data5_RLAST;
    sc_signal< sc_lv<1> > data5_RID;
    sc_signal< sc_lv<1> > data5_RUSER;
    sc_signal< sc_lv<2> > data5_RRESP;
    sc_signal< sc_logic > data5_BVALID;
    sc_signal< sc_lv<2> > data5_BRESP;
    sc_signal< sc_lv<1> > data5_BID;
    sc_signal< sc_lv<1> > data5_BUSER;
    sc_signal< sc_logic > data39_AWREADY;
    sc_signal< sc_logic > data39_WREADY;
    sc_signal< sc_logic > data39_ARREADY;
    sc_signal< sc_logic > data39_RVALID;
    sc_signal< sc_lv<16> > data39_RDATA;
    sc_signal< sc_logic > data39_RLAST;
    sc_signal< sc_lv<1> > data39_RID;
    sc_signal< sc_lv<1> > data39_RUSER;
    sc_signal< sc_lv<2> > data39_RRESP;
    sc_signal< sc_logic > data39_BVALID;
    sc_signal< sc_lv<2> > data39_BRESP;
    sc_signal< sc_lv<1> > data39_BID;
    sc_signal< sc_lv<1> > data39_BUSER;
    sc_signal< sc_logic > data40_AWREADY;
    sc_signal< sc_logic > data40_WREADY;
    sc_signal< sc_logic > data40_ARREADY;
    sc_signal< sc_logic > data40_RVALID;
    sc_signal< sc_lv<16> > data40_RDATA;
    sc_signal< sc_logic > data40_RLAST;
    sc_signal< sc_lv<1> > data40_RID;
    sc_signal< sc_lv<1> > data40_RUSER;
    sc_signal< sc_lv<2> > data40_RRESP;
    sc_signal< sc_logic > data40_BVALID;
    sc_signal< sc_lv<2> > data40_BRESP;
    sc_signal< sc_lv<1> > data40_BID;
    sc_signal< sc_lv<1> > data40_BUSER;
    sc_signal< sc_logic > data20_AWREADY;
    sc_signal< sc_logic > data20_WREADY;
    sc_signal< sc_logic > data20_ARREADY;
    sc_signal< sc_logic > data20_RVALID;
    sc_signal< sc_lv<16> > data20_RDATA;
    sc_signal< sc_logic > data20_RLAST;
    sc_signal< sc_lv<1> > data20_RID;
    sc_signal< sc_lv<1> > data20_RUSER;
    sc_signal< sc_lv<2> > data20_RRESP;
    sc_signal< sc_logic > data20_BVALID;
    sc_signal< sc_lv<2> > data20_BRESP;
    sc_signal< sc_lv<1> > data20_BID;
    sc_signal< sc_lv<1> > data20_BUSER;
    sc_signal< sc_logic > data6_AWREADY;
    sc_signal< sc_logic > data6_WREADY;
    sc_signal< sc_logic > data6_ARREADY;
    sc_signal< sc_logic > data6_RVALID;
    sc_signal< sc_lv<16> > data6_RDATA;
    sc_signal< sc_logic > data6_RLAST;
    sc_signal< sc_lv<1> > data6_RID;
    sc_signal< sc_lv<1> > data6_RUSER;
    sc_signal< sc_lv<2> > data6_RRESP;
    sc_signal< sc_logic > data6_BVALID;
    sc_signal< sc_lv<2> > data6_BRESP;
    sc_signal< sc_lv<1> > data6_BID;
    sc_signal< sc_lv<1> > data6_BUSER;
    sc_signal< sc_logic > data41_AWREADY;
    sc_signal< sc_logic > data41_WREADY;
    sc_signal< sc_logic > data41_ARREADY;
    sc_signal< sc_logic > data41_RVALID;
    sc_signal< sc_lv<16> > data41_RDATA;
    sc_signal< sc_logic > data41_RLAST;
    sc_signal< sc_lv<1> > data41_RID;
    sc_signal< sc_lv<1> > data41_RUSER;
    sc_signal< sc_lv<2> > data41_RRESP;
    sc_signal< sc_logic > data41_BVALID;
    sc_signal< sc_lv<2> > data41_BRESP;
    sc_signal< sc_lv<1> > data41_BID;
    sc_signal< sc_lv<1> > data41_BUSER;
    sc_signal< sc_logic > data42_AWREADY;
    sc_signal< sc_logic > data42_WREADY;
    sc_signal< sc_logic > data42_ARREADY;
    sc_signal< sc_logic > data42_RVALID;
    sc_signal< sc_lv<16> > data42_RDATA;
    sc_signal< sc_logic > data42_RLAST;
    sc_signal< sc_lv<1> > data42_RID;
    sc_signal< sc_lv<1> > data42_RUSER;
    sc_signal< sc_lv<2> > data42_RRESP;
    sc_signal< sc_logic > data42_BVALID;
    sc_signal< sc_lv<2> > data42_BRESP;
    sc_signal< sc_lv<1> > data42_BID;
    sc_signal< sc_lv<1> > data42_BUSER;
    sc_signal< sc_logic > data21_AWREADY;
    sc_signal< sc_logic > data21_WREADY;
    sc_signal< sc_logic > data21_ARREADY;
    sc_signal< sc_logic > data21_RVALID;
    sc_signal< sc_lv<16> > data21_RDATA;
    sc_signal< sc_logic > data21_RLAST;
    sc_signal< sc_lv<1> > data21_RID;
    sc_signal< sc_lv<1> > data21_RUSER;
    sc_signal< sc_lv<2> > data21_RRESP;
    sc_signal< sc_logic > data21_BVALID;
    sc_signal< sc_lv<2> > data21_BRESP;
    sc_signal< sc_lv<1> > data21_BID;
    sc_signal< sc_lv<1> > data21_BUSER;
    sc_signal< sc_logic > data7_AWREADY;
    sc_signal< sc_logic > data7_WREADY;
    sc_signal< sc_logic > data7_ARREADY;
    sc_signal< sc_logic > data7_RVALID;
    sc_signal< sc_lv<16> > data7_RDATA;
    sc_signal< sc_logic > data7_RLAST;
    sc_signal< sc_lv<1> > data7_RID;
    sc_signal< sc_lv<1> > data7_RUSER;
    sc_signal< sc_lv<2> > data7_RRESP;
    sc_signal< sc_logic > data7_BVALID;
    sc_signal< sc_lv<2> > data7_BRESP;
    sc_signal< sc_lv<1> > data7_BID;
    sc_signal< sc_lv<1> > data7_BUSER;
    sc_signal< sc_logic > data43_AWREADY;
    sc_signal< sc_logic > data43_WREADY;
    sc_signal< sc_logic > data43_ARREADY;
    sc_signal< sc_logic > data43_RVALID;
    sc_signal< sc_lv<16> > data43_RDATA;
    sc_signal< sc_logic > data43_RLAST;
    sc_signal< sc_lv<1> > data43_RID;
    sc_signal< sc_lv<1> > data43_RUSER;
    sc_signal< sc_lv<2> > data43_RRESP;
    sc_signal< sc_logic > data43_BVALID;
    sc_signal< sc_lv<2> > data43_BRESP;
    sc_signal< sc_lv<1> > data43_BID;
    sc_signal< sc_lv<1> > data43_BUSER;
    sc_signal< sc_logic > data44_AWREADY;
    sc_signal< sc_logic > data44_WREADY;
    sc_signal< sc_logic > data44_ARREADY;
    sc_signal< sc_logic > data44_RVALID;
    sc_signal< sc_lv<16> > data44_RDATA;
    sc_signal< sc_logic > data44_RLAST;
    sc_signal< sc_lv<1> > data44_RID;
    sc_signal< sc_lv<1> > data44_RUSER;
    sc_signal< sc_lv<2> > data44_RRESP;
    sc_signal< sc_logic > data44_BVALID;
    sc_signal< sc_lv<2> > data44_BRESP;
    sc_signal< sc_lv<1> > data44_BID;
    sc_signal< sc_lv<1> > data44_BUSER;
    sc_signal< sc_logic > data22_AWREADY;
    sc_signal< sc_logic > data22_WREADY;
    sc_signal< sc_logic > data22_ARREADY;
    sc_signal< sc_logic > data22_RVALID;
    sc_signal< sc_lv<16> > data22_RDATA;
    sc_signal< sc_logic > data22_RLAST;
    sc_signal< sc_lv<1> > data22_RID;
    sc_signal< sc_lv<1> > data22_RUSER;
    sc_signal< sc_lv<2> > data22_RRESP;
    sc_signal< sc_logic > data22_BVALID;
    sc_signal< sc_lv<2> > data22_BRESP;
    sc_signal< sc_lv<1> > data22_BID;
    sc_signal< sc_lv<1> > data22_BUSER;
    sc_signal< sc_logic > data8_AWREADY;
    sc_signal< sc_logic > data8_WREADY;
    sc_signal< sc_logic > data8_ARREADY;
    sc_signal< sc_logic > data8_RVALID;
    sc_signal< sc_lv<16> > data8_RDATA;
    sc_signal< sc_logic > data8_RLAST;
    sc_signal< sc_lv<1> > data8_RID;
    sc_signal< sc_lv<1> > data8_RUSER;
    sc_signal< sc_lv<2> > data8_RRESP;
    sc_signal< sc_logic > data8_BVALID;
    sc_signal< sc_lv<2> > data8_BRESP;
    sc_signal< sc_lv<1> > data8_BID;
    sc_signal< sc_lv<1> > data8_BUSER;
    sc_signal< sc_logic > data45_AWREADY;
    sc_signal< sc_logic > data45_WREADY;
    sc_signal< sc_logic > data45_ARREADY;
    sc_signal< sc_logic > data45_RVALID;
    sc_signal< sc_lv<16> > data45_RDATA;
    sc_signal< sc_logic > data45_RLAST;
    sc_signal< sc_lv<1> > data45_RID;
    sc_signal< sc_lv<1> > data45_RUSER;
    sc_signal< sc_lv<2> > data45_RRESP;
    sc_signal< sc_logic > data45_BVALID;
    sc_signal< sc_lv<2> > data45_BRESP;
    sc_signal< sc_lv<1> > data45_BID;
    sc_signal< sc_lv<1> > data45_BUSER;
    sc_signal< sc_logic > data46_AWREADY;
    sc_signal< sc_logic > data46_WREADY;
    sc_signal< sc_logic > data46_ARREADY;
    sc_signal< sc_logic > data46_RVALID;
    sc_signal< sc_lv<16> > data46_RDATA;
    sc_signal< sc_logic > data46_RLAST;
    sc_signal< sc_lv<1> > data46_RID;
    sc_signal< sc_lv<1> > data46_RUSER;
    sc_signal< sc_lv<2> > data46_RRESP;
    sc_signal< sc_logic > data46_BVALID;
    sc_signal< sc_lv<2> > data46_BRESP;
    sc_signal< sc_lv<1> > data46_BID;
    sc_signal< sc_lv<1> > data46_BUSER;
    sc_signal< sc_logic > data23_AWREADY;
    sc_signal< sc_logic > data23_WREADY;
    sc_signal< sc_logic > data23_ARREADY;
    sc_signal< sc_logic > data23_RVALID;
    sc_signal< sc_lv<16> > data23_RDATA;
    sc_signal< sc_logic > data23_RLAST;
    sc_signal< sc_lv<1> > data23_RID;
    sc_signal< sc_lv<1> > data23_RUSER;
    sc_signal< sc_lv<2> > data23_RRESP;
    sc_signal< sc_logic > data23_BVALID;
    sc_signal< sc_lv<2> > data23_BRESP;
    sc_signal< sc_lv<1> > data23_BID;
    sc_signal< sc_lv<1> > data23_BUSER;
    sc_signal< sc_logic > data9_AWREADY;
    sc_signal< sc_logic > data9_WREADY;
    sc_signal< sc_logic > data9_ARREADY;
    sc_signal< sc_logic > data9_RVALID;
    sc_signal< sc_lv<16> > data9_RDATA;
    sc_signal< sc_logic > data9_RLAST;
    sc_signal< sc_lv<1> > data9_RID;
    sc_signal< sc_lv<1> > data9_RUSER;
    sc_signal< sc_lv<2> > data9_RRESP;
    sc_signal< sc_logic > data9_BVALID;
    sc_signal< sc_lv<2> > data9_BRESP;
    sc_signal< sc_lv<1> > data9_BID;
    sc_signal< sc_lv<1> > data9_BUSER;
    sc_signal< sc_logic > data47_AWREADY;
    sc_signal< sc_logic > data47_WREADY;
    sc_signal< sc_logic > data47_ARREADY;
    sc_signal< sc_logic > data47_RVALID;
    sc_signal< sc_lv<16> > data47_RDATA;
    sc_signal< sc_logic > data47_RLAST;
    sc_signal< sc_lv<1> > data47_RID;
    sc_signal< sc_lv<1> > data47_RUSER;
    sc_signal< sc_lv<2> > data47_RRESP;
    sc_signal< sc_logic > data47_BVALID;
    sc_signal< sc_lv<2> > data47_BRESP;
    sc_signal< sc_lv<1> > data47_BID;
    sc_signal< sc_lv<1> > data47_BUSER;
    sc_signal< sc_logic > data48_AWREADY;
    sc_signal< sc_logic > data48_WREADY;
    sc_signal< sc_logic > data48_ARREADY;
    sc_signal< sc_logic > data48_RVALID;
    sc_signal< sc_lv<16> > data48_RDATA;
    sc_signal< sc_logic > data48_RLAST;
    sc_signal< sc_lv<1> > data48_RID;
    sc_signal< sc_lv<1> > data48_RUSER;
    sc_signal< sc_lv<2> > data48_RRESP;
    sc_signal< sc_logic > data48_BVALID;
    sc_signal< sc_lv<2> > data48_BRESP;
    sc_signal< sc_lv<1> > data48_BID;
    sc_signal< sc_lv<1> > data48_BUSER;
    sc_signal< sc_logic > data24_AWREADY;
    sc_signal< sc_logic > data24_WREADY;
    sc_signal< sc_logic > data24_ARREADY;
    sc_signal< sc_logic > data24_RVALID;
    sc_signal< sc_lv<16> > data24_RDATA;
    sc_signal< sc_logic > data24_RLAST;
    sc_signal< sc_lv<1> > data24_RID;
    sc_signal< sc_lv<1> > data24_RUSER;
    sc_signal< sc_lv<2> > data24_RRESP;
    sc_signal< sc_logic > data24_BVALID;
    sc_signal< sc_lv<2> > data24_BRESP;
    sc_signal< sc_lv<1> > data24_BID;
    sc_signal< sc_lv<1> > data24_BUSER;
    sc_signal< sc_logic > data10_AWREADY;
    sc_signal< sc_logic > data10_WREADY;
    sc_signal< sc_logic > data10_ARREADY;
    sc_signal< sc_logic > data10_RVALID;
    sc_signal< sc_lv<16> > data10_RDATA;
    sc_signal< sc_logic > data10_RLAST;
    sc_signal< sc_lv<1> > data10_RID;
    sc_signal< sc_lv<1> > data10_RUSER;
    sc_signal< sc_lv<2> > data10_RRESP;
    sc_signal< sc_logic > data10_BVALID;
    sc_signal< sc_lv<2> > data10_BRESP;
    sc_signal< sc_lv<1> > data10_BID;
    sc_signal< sc_lv<1> > data10_BUSER;
    sc_signal< sc_logic > data49_AWREADY;
    sc_signal< sc_logic > data49_WREADY;
    sc_signal< sc_logic > data49_ARREADY;
    sc_signal< sc_logic > data49_RVALID;
    sc_signal< sc_lv<16> > data49_RDATA;
    sc_signal< sc_logic > data49_RLAST;
    sc_signal< sc_lv<1> > data49_RID;
    sc_signal< sc_lv<1> > data49_RUSER;
    sc_signal< sc_lv<2> > data49_RRESP;
    sc_signal< sc_logic > data49_BVALID;
    sc_signal< sc_lv<2> > data49_BRESP;
    sc_signal< sc_lv<1> > data49_BID;
    sc_signal< sc_lv<1> > data49_BUSER;
    sc_signal< sc_logic > data50_AWREADY;
    sc_signal< sc_logic > data50_WREADY;
    sc_signal< sc_logic > data50_ARREADY;
    sc_signal< sc_logic > data50_RVALID;
    sc_signal< sc_lv<16> > data50_RDATA;
    sc_signal< sc_logic > data50_RLAST;
    sc_signal< sc_lv<1> > data50_RID;
    sc_signal< sc_lv<1> > data50_RUSER;
    sc_signal< sc_lv<2> > data50_RRESP;
    sc_signal< sc_logic > data50_BVALID;
    sc_signal< sc_lv<2> > data50_BRESP;
    sc_signal< sc_lv<1> > data50_BID;
    sc_signal< sc_lv<1> > data50_BUSER;
    sc_signal< sc_logic > data25_AWREADY;
    sc_signal< sc_logic > data25_WREADY;
    sc_signal< sc_logic > data25_ARREADY;
    sc_signal< sc_logic > data25_RVALID;
    sc_signal< sc_lv<16> > data25_RDATA;
    sc_signal< sc_logic > data25_RLAST;
    sc_signal< sc_lv<1> > data25_RID;
    sc_signal< sc_lv<1> > data25_RUSER;
    sc_signal< sc_lv<2> > data25_RRESP;
    sc_signal< sc_logic > data25_BVALID;
    sc_signal< sc_lv<2> > data25_BRESP;
    sc_signal< sc_lv<1> > data25_BID;
    sc_signal< sc_lv<1> > data25_BUSER;
    sc_signal< sc_logic > data11_AWREADY;
    sc_signal< sc_logic > data11_WREADY;
    sc_signal< sc_logic > data11_ARREADY;
    sc_signal< sc_logic > data11_RVALID;
    sc_signal< sc_lv<16> > data11_RDATA;
    sc_signal< sc_logic > data11_RLAST;
    sc_signal< sc_lv<1> > data11_RID;
    sc_signal< sc_lv<1> > data11_RUSER;
    sc_signal< sc_lv<2> > data11_RRESP;
    sc_signal< sc_logic > data11_BVALID;
    sc_signal< sc_lv<2> > data11_BRESP;
    sc_signal< sc_lv<1> > data11_BID;
    sc_signal< sc_lv<1> > data11_BUSER;
    sc_signal< sc_logic > data51_AWREADY;
    sc_signal< sc_logic > data51_WREADY;
    sc_signal< sc_logic > data51_ARREADY;
    sc_signal< sc_logic > data51_RVALID;
    sc_signal< sc_lv<16> > data51_RDATA;
    sc_signal< sc_logic > data51_RLAST;
    sc_signal< sc_lv<1> > data51_RID;
    sc_signal< sc_lv<1> > data51_RUSER;
    sc_signal< sc_lv<2> > data51_RRESP;
    sc_signal< sc_logic > data51_BVALID;
    sc_signal< sc_lv<2> > data51_BRESP;
    sc_signal< sc_lv<1> > data51_BID;
    sc_signal< sc_lv<1> > data51_BUSER;
    sc_signal< sc_logic > data52_AWREADY;
    sc_signal< sc_logic > data52_WREADY;
    sc_signal< sc_logic > data52_ARREADY;
    sc_signal< sc_logic > data52_RVALID;
    sc_signal< sc_lv<16> > data52_RDATA;
    sc_signal< sc_logic > data52_RLAST;
    sc_signal< sc_lv<1> > data52_RID;
    sc_signal< sc_lv<1> > data52_RUSER;
    sc_signal< sc_lv<2> > data52_RRESP;
    sc_signal< sc_logic > data52_BVALID;
    sc_signal< sc_lv<2> > data52_BRESP;
    sc_signal< sc_lv<1> > data52_BID;
    sc_signal< sc_lv<1> > data52_BUSER;
    sc_signal< sc_logic > data26_AWREADY;
    sc_signal< sc_logic > data26_WREADY;
    sc_signal< sc_logic > data26_ARREADY;
    sc_signal< sc_logic > data26_RVALID;
    sc_signal< sc_lv<16> > data26_RDATA;
    sc_signal< sc_logic > data26_RLAST;
    sc_signal< sc_lv<1> > data26_RID;
    sc_signal< sc_lv<1> > data26_RUSER;
    sc_signal< sc_lv<2> > data26_RRESP;
    sc_signal< sc_logic > data26_BVALID;
    sc_signal< sc_lv<2> > data26_BRESP;
    sc_signal< sc_lv<1> > data26_BID;
    sc_signal< sc_lv<1> > data26_BUSER;
    sc_signal< sc_logic > data12_AWREADY;
    sc_signal< sc_logic > data12_WREADY;
    sc_signal< sc_logic > data12_ARREADY;
    sc_signal< sc_logic > data12_RVALID;
    sc_signal< sc_lv<16> > data12_RDATA;
    sc_signal< sc_logic > data12_RLAST;
    sc_signal< sc_lv<1> > data12_RID;
    sc_signal< sc_lv<1> > data12_RUSER;
    sc_signal< sc_lv<2> > data12_RRESP;
    sc_signal< sc_logic > data12_BVALID;
    sc_signal< sc_lv<2> > data12_BRESP;
    sc_signal< sc_lv<1> > data12_BID;
    sc_signal< sc_lv<1> > data12_BUSER;
    sc_signal< sc_logic > data53_AWREADY;
    sc_signal< sc_logic > data53_WREADY;
    sc_signal< sc_logic > data53_ARREADY;
    sc_signal< sc_logic > data53_RVALID;
    sc_signal< sc_lv<16> > data53_RDATA;
    sc_signal< sc_logic > data53_RLAST;
    sc_signal< sc_lv<1> > data53_RID;
    sc_signal< sc_lv<1> > data53_RUSER;
    sc_signal< sc_lv<2> > data53_RRESP;
    sc_signal< sc_logic > data53_BVALID;
    sc_signal< sc_lv<2> > data53_BRESP;
    sc_signal< sc_lv<1> > data53_BID;
    sc_signal< sc_lv<1> > data53_BUSER;
    sc_signal< sc_logic > data54_AWREADY;
    sc_signal< sc_logic > data54_WREADY;
    sc_signal< sc_logic > data54_ARREADY;
    sc_signal< sc_logic > data54_RVALID;
    sc_signal< sc_lv<16> > data54_RDATA;
    sc_signal< sc_logic > data54_RLAST;
    sc_signal< sc_lv<1> > data54_RID;
    sc_signal< sc_lv<1> > data54_RUSER;
    sc_signal< sc_lv<2> > data54_RRESP;
    sc_signal< sc_logic > data54_BVALID;
    sc_signal< sc_lv<2> > data54_BRESP;
    sc_signal< sc_lv<1> > data54_BID;
    sc_signal< sc_lv<1> > data54_BUSER;
    sc_signal< sc_logic > data27_AWREADY;
    sc_signal< sc_logic > data27_WREADY;
    sc_signal< sc_logic > data27_ARREADY;
    sc_signal< sc_logic > data27_RVALID;
    sc_signal< sc_lv<16> > data27_RDATA;
    sc_signal< sc_logic > data27_RLAST;
    sc_signal< sc_lv<1> > data27_RID;
    sc_signal< sc_lv<1> > data27_RUSER;
    sc_signal< sc_lv<2> > data27_RRESP;
    sc_signal< sc_logic > data27_BVALID;
    sc_signal< sc_lv<2> > data27_BRESP;
    sc_signal< sc_lv<1> > data27_BID;
    sc_signal< sc_lv<1> > data27_BUSER;
    sc_signal< sc_logic > data13_AWREADY;
    sc_signal< sc_logic > data13_WREADY;
    sc_signal< sc_logic > data13_ARREADY;
    sc_signal< sc_logic > data13_RVALID;
    sc_signal< sc_lv<16> > data13_RDATA;
    sc_signal< sc_logic > data13_RLAST;
    sc_signal< sc_lv<1> > data13_RID;
    sc_signal< sc_lv<1> > data13_RUSER;
    sc_signal< sc_lv<2> > data13_RRESP;
    sc_signal< sc_logic > data13_BVALID;
    sc_signal< sc_lv<2> > data13_BRESP;
    sc_signal< sc_lv<1> > data13_BID;
    sc_signal< sc_lv<1> > data13_BUSER;
    sc_signal< sc_logic > data55_AWREADY;
    sc_signal< sc_logic > data55_WREADY;
    sc_signal< sc_logic > data55_ARREADY;
    sc_signal< sc_logic > data55_RVALID;
    sc_signal< sc_lv<16> > data55_RDATA;
    sc_signal< sc_logic > data55_RLAST;
    sc_signal< sc_lv<1> > data55_RID;
    sc_signal< sc_lv<1> > data55_RUSER;
    sc_signal< sc_lv<2> > data55_RRESP;
    sc_signal< sc_logic > data55_BVALID;
    sc_signal< sc_lv<2> > data55_BRESP;
    sc_signal< sc_lv<1> > data55_BID;
    sc_signal< sc_lv<1> > data55_BUSER;
    sc_signal< sc_logic > data56_AWREADY;
    sc_signal< sc_logic > data56_WREADY;
    sc_signal< sc_logic > data56_ARREADY;
    sc_signal< sc_logic > data56_RVALID;
    sc_signal< sc_lv<16> > data56_RDATA;
    sc_signal< sc_logic > data56_RLAST;
    sc_signal< sc_lv<1> > data56_RID;
    sc_signal< sc_lv<1> > data56_RUSER;
    sc_signal< sc_lv<2> > data56_RRESP;
    sc_signal< sc_logic > data56_BVALID;
    sc_signal< sc_lv<2> > data56_BRESP;
    sc_signal< sc_lv<1> > data56_BID;
    sc_signal< sc_lv<1> > data56_BUSER;
    sc_signal< sc_logic > data28_AWREADY;
    sc_signal< sc_logic > data28_WREADY;
    sc_signal< sc_logic > data28_ARREADY;
    sc_signal< sc_logic > data28_RVALID;
    sc_signal< sc_lv<16> > data28_RDATA;
    sc_signal< sc_logic > data28_RLAST;
    sc_signal< sc_lv<1> > data28_RID;
    sc_signal< sc_lv<1> > data28_RUSER;
    sc_signal< sc_lv<2> > data28_RRESP;
    sc_signal< sc_logic > data28_BVALID;
    sc_signal< sc_lv<2> > data28_BRESP;
    sc_signal< sc_lv<1> > data28_BID;
    sc_signal< sc_lv<1> > data28_BUSER;
    sc_signal< sc_logic > data14_AWREADY;
    sc_signal< sc_logic > data14_WREADY;
    sc_signal< sc_logic > data14_ARREADY;
    sc_signal< sc_logic > data14_RVALID;
    sc_signal< sc_lv<16> > data14_RDATA;
    sc_signal< sc_logic > data14_RLAST;
    sc_signal< sc_lv<1> > data14_RID;
    sc_signal< sc_lv<1> > data14_RUSER;
    sc_signal< sc_lv<2> > data14_RRESP;
    sc_signal< sc_logic > data14_BVALID;
    sc_signal< sc_lv<2> > data14_BRESP;
    sc_signal< sc_lv<1> > data14_BID;
    sc_signal< sc_lv<1> > data14_BUSER;
    sc_signal< sc_logic > data29_AWREADY;
    sc_signal< sc_logic > data29_WREADY;
    sc_signal< sc_logic > data29_ARREADY;
    sc_signal< sc_logic > data29_RVALID;
    sc_signal< sc_lv<16> > data29_RDATA;
    sc_signal< sc_logic > data29_RLAST;
    sc_signal< sc_lv<1> > data29_RID;
    sc_signal< sc_lv<1> > data29_RUSER;
    sc_signal< sc_lv<2> > data29_RRESP;
    sc_signal< sc_logic > data29_BVALID;
    sc_signal< sc_lv<2> > data29_BRESP;
    sc_signal< sc_lv<1> > data29_BID;
    sc_signal< sc_lv<1> > data29_BUSER;
    sc_signal< sc_logic > data15_AWREADY;
    sc_signal< sc_logic > data15_WREADY;
    sc_signal< sc_logic > data15_ARREADY;
    sc_signal< sc_logic > data15_RVALID;
    sc_signal< sc_lv<16> > data15_RDATA;
    sc_signal< sc_logic > data15_RLAST;
    sc_signal< sc_lv<1> > data15_RID;
    sc_signal< sc_lv<1> > data15_RUSER;
    sc_signal< sc_lv<2> > data15_RRESP;
    sc_signal< sc_logic > data15_BVALID;
    sc_signal< sc_lv<2> > data15_BRESP;
    sc_signal< sc_lv<1> > data15_BID;
    sc_signal< sc_lv<1> > data15_BUSER;
    sc_signal< sc_logic > data57_AWREADY;
    sc_signal< sc_logic > data57_WREADY;
    sc_signal< sc_logic > data57_ARREADY;
    sc_signal< sc_logic > data57_RVALID;
    sc_signal< sc_lv<16> > data57_RDATA;
    sc_signal< sc_logic > data57_RLAST;
    sc_signal< sc_lv<1> > data57_RID;
    sc_signal< sc_lv<1> > data57_RUSER;
    sc_signal< sc_lv<2> > data57_RRESP;
    sc_signal< sc_logic > data57_BVALID;
    sc_signal< sc_lv<2> > data57_BRESP;
    sc_signal< sc_lv<1> > data57_BID;
    sc_signal< sc_lv<1> > data57_BUSER;
    sc_signal< sc_logic > data58_AWREADY;
    sc_signal< sc_logic > data58_WREADY;
    sc_signal< sc_logic > data58_ARREADY;
    sc_signal< sc_logic > data58_RVALID;
    sc_signal< sc_lv<16> > data58_RDATA;
    sc_signal< sc_logic > data58_RLAST;
    sc_signal< sc_lv<1> > data58_RID;
    sc_signal< sc_lv<1> > data58_RUSER;
    sc_signal< sc_lv<2> > data58_RRESP;
    sc_signal< sc_logic > data58_BVALID;
    sc_signal< sc_lv<2> > data58_BRESP;
    sc_signal< sc_lv<1> > data58_BID;
    sc_signal< sc_lv<1> > data58_BUSER;
    sc_signal< sc_logic > data30_AWREADY;
    sc_signal< sc_logic > data30_WREADY;
    sc_signal< sc_logic > data30_ARREADY;
    sc_signal< sc_logic > data30_RVALID;
    sc_signal< sc_lv<16> > data30_RDATA;
    sc_signal< sc_logic > data30_RLAST;
    sc_signal< sc_lv<1> > data30_RID;
    sc_signal< sc_lv<1> > data30_RUSER;
    sc_signal< sc_lv<2> > data30_RRESP;
    sc_signal< sc_logic > data30_BVALID;
    sc_signal< sc_lv<2> > data30_BRESP;
    sc_signal< sc_lv<1> > data30_BID;
    sc_signal< sc_lv<1> > data30_BUSER;
    sc_signal< sc_logic > first_layer173_U0_ap_start;
    sc_signal< sc_logic > first_layer173_U0_ap_done;
    sc_signal< sc_logic > first_layer173_U0_ap_continue;
    sc_signal< sc_logic > first_layer173_U0_ap_idle;
    sc_signal< sc_logic > first_layer173_U0_ap_ready;
    sc_signal< sc_logic > first_layer173_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > first_layer173_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > first_layer173_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > first_layer173_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > first_layer173_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > first_layer173_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > first_layer173_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > first_layer173_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > first_layer173_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > first_layer173_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > first_layer173_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > first_layer173_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > first_layer173_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > first_layer173_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > first_layer173_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > first_layer173_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > first_layer173_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > first_layer173_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > first_layer173_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > first_layer173_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > first_layer173_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > first_layer173_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > first_layer173_U0_nxt_ready_V_din;
    sc_signal< sc_logic > first_layer173_U0_nxt_ready_V_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs2_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs2_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights2_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights2_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas2_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas2_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs2_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs2_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs3_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs3_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights3_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights3_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas3_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas3_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs3_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs3_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs4_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs4_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights4_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights4_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas4_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas4_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs4_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs4_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs5_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs5_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights5_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights5_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas5_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas5_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs5_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs5_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs6_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs6_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights6_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights6_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas6_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas6_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs6_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs6_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs7_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs7_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights7_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights7_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas7_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas7_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs7_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs7_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs8_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs8_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights8_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights8_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas8_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas8_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs8_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs8_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs9_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs9_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights9_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights9_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas9_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas9_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs9_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs9_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs10_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs10_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights10_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights10_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas10_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas10_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs10_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs10_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs11_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs11_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights11_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights11_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas11_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas11_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs11_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs11_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs12_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs12_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights12_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights12_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas12_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas12_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs12_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs12_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs13_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs13_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights13_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights13_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas13_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas13_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs13_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs13_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs14_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs14_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs14_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs14_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_inputs15_out_din;
    sc_signal< sc_logic > first_layer173_U0_inputs15_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_weights15_out_din;
    sc_signal< sc_logic > first_layer173_U0_weights15_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_betas15_out_din;
    sc_signal< sc_logic > first_layer173_U0_betas15_out_write;
    sc_signal< sc_lv<32> > first_layer173_U0_outputs15_out_din;
    sc_signal< sc_logic > first_layer173_U0_outputs15_out_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > inter_layer_7_U0_ap_start;
    sc_signal< sc_logic > inter_layer_7_U0_ap_done;
    sc_signal< sc_logic > inter_layer_7_U0_ap_continue;
    sc_signal< sc_logic > inter_layer_7_U0_ap_idle;
    sc_signal< sc_logic > inter_layer_7_U0_ap_ready;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_7_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer_7_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer_7_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer_7_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer_7_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer_7_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_7_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_7_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_7_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_7_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_7_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_7_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer_7_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer_7_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer_7_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer_7_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer_7_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer_7_U0_nxt_ready_V_write;
    sc_signal< sc_logic > inter_layer_2_U0_ap_start;
    sc_signal< sc_logic > inter_layer_2_U0_ap_done;
    sc_signal< sc_logic > inter_layer_2_U0_ap_continue;
    sc_signal< sc_logic > inter_layer_2_U0_ap_idle;
    sc_signal< sc_logic > inter_layer_2_U0_ap_ready;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_2_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer_2_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer_2_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer_2_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer_2_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer_2_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_2_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_2_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_2_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_2_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_2_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_2_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer_2_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer_2_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer_2_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer_2_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer_2_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer_2_U0_nxt_ready_V_write;
    sc_signal< sc_logic > inter_layer_5_U0_ap_start;
    sc_signal< sc_logic > inter_layer_5_U0_ap_done;
    sc_signal< sc_logic > inter_layer_5_U0_ap_continue;
    sc_signal< sc_logic > inter_layer_5_U0_ap_idle;
    sc_signal< sc_logic > inter_layer_5_U0_ap_ready;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_5_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer_5_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer_5_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer_5_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer_5_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer_5_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_5_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_5_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_5_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_5_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_5_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_5_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer_5_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer_5_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer_5_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer_5_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer_5_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer_5_U0_nxt_ready_V_write;
    sc_signal< sc_logic > inter_layer_U0_ap_start;
    sc_signal< sc_logic > inter_layer_U0_ap_done;
    sc_signal< sc_logic > inter_layer_U0_ap_continue;
    sc_signal< sc_logic > inter_layer_U0_ap_idle;
    sc_signal< sc_logic > inter_layer_U0_ap_ready;
    sc_signal< sc_logic > inter_layer_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer_U0_nxt_ready_V_write;
    sc_signal< sc_logic > inter_layer_10_U0_ap_start;
    sc_signal< sc_logic > inter_layer_10_U0_ap_done;
    sc_signal< sc_logic > inter_layer_10_U0_ap_continue;
    sc_signal< sc_logic > inter_layer_10_U0_ap_idle;
    sc_signal< sc_logic > inter_layer_10_U0_ap_ready;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_10_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer_10_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer_10_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer_10_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer_10_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer_10_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_10_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_10_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_10_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_10_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_10_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_10_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer_10_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer_10_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer_10_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer_10_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer_10_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer_10_U0_nxt_ready_V_write;
    sc_signal< sc_logic > inter_layer_4_U0_ap_start;
    sc_signal< sc_logic > inter_layer_4_U0_ap_done;
    sc_signal< sc_logic > inter_layer_4_U0_ap_continue;
    sc_signal< sc_logic > inter_layer_4_U0_ap_idle;
    sc_signal< sc_logic > inter_layer_4_U0_ap_ready;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_4_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer_4_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer_4_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer_4_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer_4_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer_4_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_4_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_4_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_4_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_4_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_4_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_4_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer_4_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer_4_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer_4_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer_4_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer_4_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer_4_U0_nxt_ready_V_write;
    sc_signal< sc_logic > inter_layer_8_U0_ap_start;
    sc_signal< sc_logic > inter_layer_8_U0_ap_done;
    sc_signal< sc_logic > inter_layer_8_U0_ap_continue;
    sc_signal< sc_logic > inter_layer_8_U0_ap_idle;
    sc_signal< sc_logic > inter_layer_8_U0_ap_ready;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_8_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer_8_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer_8_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer_8_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer_8_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer_8_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_8_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_8_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_8_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_8_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_8_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_8_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer_8_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer_8_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer_8_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer_8_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer_8_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer_8_U0_nxt_ready_V_write;
    sc_signal< sc_logic > inter_layer265_U0_ap_start;
    sc_signal< sc_logic > inter_layer265_U0_ap_done;
    sc_signal< sc_logic > inter_layer265_U0_ap_continue;
    sc_signal< sc_logic > inter_layer265_U0_ap_idle;
    sc_signal< sc_logic > inter_layer265_U0_ap_ready;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer265_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer265_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer265_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer265_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer265_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer265_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer265_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer265_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer265_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer265_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer265_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer265_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer265_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer265_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer265_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer265_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer265_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer265_U0_nxt_ready_V_write;
    sc_signal< sc_logic > inter_layer_6_U0_ap_start;
    sc_signal< sc_logic > inter_layer_6_U0_ap_done;
    sc_signal< sc_logic > inter_layer_6_U0_ap_continue;
    sc_signal< sc_logic > inter_layer_6_U0_ap_idle;
    sc_signal< sc_logic > inter_layer_6_U0_ap_ready;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_6_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer_6_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer_6_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer_6_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer_6_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer_6_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_6_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_6_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_6_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_6_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_6_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_6_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer_6_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer_6_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer_6_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer_6_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer_6_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer_6_U0_nxt_ready_V_write;
    sc_signal< sc_logic > inter_layer_1_U0_ap_start;
    sc_signal< sc_logic > inter_layer_1_U0_ap_done;
    sc_signal< sc_logic > inter_layer_1_U0_ap_continue;
    sc_signal< sc_logic > inter_layer_1_U0_ap_idle;
    sc_signal< sc_logic > inter_layer_1_U0_ap_ready;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_1_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer_1_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer_1_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer_1_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer_1_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer_1_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_1_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_1_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_1_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_1_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_1_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_1_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer_1_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer_1_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer_1_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer_1_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer_1_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer_1_U0_nxt_ready_V_write;
    sc_signal< sc_logic > inter_layer_9_U0_ap_start;
    sc_signal< sc_logic > inter_layer_9_U0_ap_done;
    sc_signal< sc_logic > inter_layer_9_U0_ap_continue;
    sc_signal< sc_logic > inter_layer_9_U0_ap_idle;
    sc_signal< sc_logic > inter_layer_9_U0_ap_ready;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_9_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer_9_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer_9_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer_9_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer_9_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer_9_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_9_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_9_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_9_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_9_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_9_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_9_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer_9_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer_9_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer_9_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer_9_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer_9_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer_9_U0_nxt_ready_V_write;
    sc_signal< sc_logic > inter_layer_3_U0_ap_start;
    sc_signal< sc_logic > inter_layer_3_U0_ap_done;
    sc_signal< sc_logic > inter_layer_3_U0_ap_continue;
    sc_signal< sc_logic > inter_layer_3_U0_ap_idle;
    sc_signal< sc_logic > inter_layer_3_U0_ap_ready;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_3_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > inter_layer_3_U0_inputs_offset_read;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > inter_layer_3_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > inter_layer_3_U0_weights_offset_read;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > inter_layer_3_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > inter_layer_3_U0_betas_offset_read;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > inter_layer_3_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > inter_layer_3_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > inter_layer_3_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > inter_layer_3_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > inter_layer_3_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > inter_layer_3_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > inter_layer_3_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > inter_layer_3_U0_outputs_offset_read;
    sc_signal< sc_logic > inter_layer_3_U0_pre_ready_V_dout;
    sc_signal< sc_logic > inter_layer_3_U0_pre_ready_V_read;
    sc_signal< sc_logic > inter_layer_3_U0_nxt_ready_V_din;
    sc_signal< sc_logic > inter_layer_3_U0_nxt_ready_V_write;
    sc_signal< sc_logic > penult_layer_U0_ap_start;
    sc_signal< sc_logic > penult_layer_U0_ap_done;
    sc_signal< sc_logic > penult_layer_U0_ap_continue;
    sc_signal< sc_logic > penult_layer_U0_ap_idle;
    sc_signal< sc_logic > penult_layer_U0_ap_ready;
    sc_signal< sc_logic > penult_layer_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > penult_layer_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > penult_layer_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > penult_layer_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > penult_layer_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > penult_layer_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > penult_layer_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > penult_layer_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > penult_layer_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > penult_layer_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > penult_layer_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > penult_layer_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > penult_layer_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > penult_layer_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > penult_layer_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > penult_layer_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > penult_layer_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > penult_layer_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > penult_layer_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > penult_layer_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > penult_layer_U0_inputs_offset_read;
    sc_signal< sc_logic > penult_layer_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > penult_layer_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > penult_layer_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > penult_layer_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > penult_layer_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > penult_layer_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > penult_layer_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > penult_layer_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > penult_layer_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > penult_layer_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > penult_layer_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > penult_layer_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > penult_layer_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > penult_layer_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > penult_layer_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > penult_layer_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > penult_layer_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > penult_layer_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > penult_layer_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > penult_layer_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > penult_layer_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > penult_layer_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > penult_layer_U0_outputs_offset_read;
    sc_signal< sc_logic > penult_layer_U0_pre_ready_V_dout;
    sc_signal< sc_logic > penult_layer_U0_pre_ready_V_read;
    sc_signal< sc_logic > penult_layer_U0_nxt_ready_V_din;
    sc_signal< sc_logic > penult_layer_U0_nxt_ready_V_write;
    sc_signal< sc_logic > last_layer_U0_ap_start;
    sc_signal< sc_logic > last_layer_U0_ap_done;
    sc_signal< sc_logic > last_layer_U0_ap_continue;
    sc_signal< sc_logic > last_layer_U0_ap_idle;
    sc_signal< sc_logic > last_layer_U0_ap_ready;
    sc_signal< sc_logic > last_layer_U0_m_axi_inputs_AWVALID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_inputs_AWADDR;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_inputs_AWID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_inputs_AWLEN;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_inputs_AWSIZE;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_inputs_AWBURST;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_inputs_AWLOCK;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_inputs_AWCACHE;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_inputs_AWPROT;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_inputs_AWQOS;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_inputs_AWREGION;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_inputs_AWUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_inputs_WVALID;
    sc_signal< sc_lv<16> > last_layer_U0_m_axi_inputs_WDATA;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_inputs_WSTRB;
    sc_signal< sc_logic > last_layer_U0_m_axi_inputs_WLAST;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_inputs_WID;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_inputs_WUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_inputs_ARVALID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_inputs_ARADDR;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_inputs_ARID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_inputs_ARLEN;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_inputs_ARSIZE;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_inputs_ARBURST;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_inputs_ARLOCK;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_inputs_ARCACHE;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_inputs_ARPROT;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_inputs_ARQOS;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_inputs_ARREGION;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_inputs_ARUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_inputs_RREADY;
    sc_signal< sc_logic > last_layer_U0_m_axi_inputs_BREADY;
    sc_signal< sc_logic > last_layer_U0_inputs_offset_read;
    sc_signal< sc_logic > last_layer_U0_m_axi_weights_AWVALID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_weights_AWADDR;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_weights_AWID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_weights_AWLEN;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_weights_AWSIZE;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_weights_AWBURST;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_weights_AWLOCK;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_weights_AWCACHE;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_weights_AWPROT;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_weights_AWQOS;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_weights_AWREGION;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_weights_AWUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_weights_WVALID;
    sc_signal< sc_lv<16> > last_layer_U0_m_axi_weights_WDATA;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_weights_WSTRB;
    sc_signal< sc_logic > last_layer_U0_m_axi_weights_WLAST;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_weights_WID;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_weights_WUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_weights_ARVALID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_weights_ARADDR;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_weights_ARID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_weights_ARLEN;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_weights_ARSIZE;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_weights_ARBURST;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_weights_ARLOCK;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_weights_ARCACHE;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_weights_ARPROT;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_weights_ARQOS;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_weights_ARREGION;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_weights_ARUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_weights_RREADY;
    sc_signal< sc_logic > last_layer_U0_m_axi_weights_BREADY;
    sc_signal< sc_logic > last_layer_U0_weights_offset_read;
    sc_signal< sc_logic > last_layer_U0_m_axi_betas_AWVALID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_betas_AWADDR;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_betas_AWID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_betas_AWLEN;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_betas_AWSIZE;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_betas_AWBURST;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_betas_AWLOCK;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_betas_AWCACHE;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_betas_AWPROT;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_betas_AWQOS;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_betas_AWREGION;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_betas_AWUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_betas_WVALID;
    sc_signal< sc_lv<16> > last_layer_U0_m_axi_betas_WDATA;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_betas_WSTRB;
    sc_signal< sc_logic > last_layer_U0_m_axi_betas_WLAST;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_betas_WID;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_betas_WUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_betas_ARVALID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_betas_ARADDR;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_betas_ARID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_betas_ARLEN;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_betas_ARSIZE;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_betas_ARBURST;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_betas_ARLOCK;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_betas_ARCACHE;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_betas_ARPROT;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_betas_ARQOS;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_betas_ARREGION;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_betas_ARUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_betas_RREADY;
    sc_signal< sc_logic > last_layer_U0_m_axi_betas_BREADY;
    sc_signal< sc_logic > last_layer_U0_betas_offset_read;
    sc_signal< sc_logic > last_layer_U0_m_axi_outputs_AWVALID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_outputs_AWADDR;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_outputs_AWID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_outputs_AWLEN;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_outputs_AWSIZE;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_outputs_AWBURST;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_outputs_AWLOCK;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_outputs_AWCACHE;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_outputs_AWPROT;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_outputs_AWQOS;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_outputs_AWREGION;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_outputs_AWUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_outputs_WVALID;
    sc_signal< sc_lv<16> > last_layer_U0_m_axi_outputs_WDATA;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_outputs_WSTRB;
    sc_signal< sc_logic > last_layer_U0_m_axi_outputs_WLAST;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_outputs_WID;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_outputs_WUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_outputs_ARVALID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_outputs_ARADDR;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_outputs_ARID;
    sc_signal< sc_lv<32> > last_layer_U0_m_axi_outputs_ARLEN;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_outputs_ARSIZE;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_outputs_ARBURST;
    sc_signal< sc_lv<2> > last_layer_U0_m_axi_outputs_ARLOCK;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_outputs_ARCACHE;
    sc_signal< sc_lv<3> > last_layer_U0_m_axi_outputs_ARPROT;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_outputs_ARQOS;
    sc_signal< sc_lv<4> > last_layer_U0_m_axi_outputs_ARREGION;
    sc_signal< sc_lv<1> > last_layer_U0_m_axi_outputs_ARUSER;
    sc_signal< sc_logic > last_layer_U0_m_axi_outputs_RREADY;
    sc_signal< sc_logic > last_layer_U0_m_axi_outputs_BREADY;
    sc_signal< sc_logic > last_layer_U0_outputs_offset_read;
    sc_signal< sc_logic > last_layer_U0_pre_ready_V_dout;
    sc_signal< sc_logic > last_layer_U0_pre_ready_V_read;
    sc_signal< sc_lv<1> > first_ready_V_din;
    sc_signal< sc_logic > first_ready_V_full_n;
    sc_signal< sc_lv<1> > first_ready_V_dout;
    sc_signal< sc_logic > first_ready_V_empty_n;
    sc_signal< sc_logic > inputs2_c_full_n;
    sc_signal< sc_lv<32> > inputs2_c_dout;
    sc_signal< sc_logic > inputs2_c_empty_n;
    sc_signal< sc_logic > weights2_c_full_n;
    sc_signal< sc_lv<32> > weights2_c_dout;
    sc_signal< sc_logic > weights2_c_empty_n;
    sc_signal< sc_logic > betas2_c_full_n;
    sc_signal< sc_lv<32> > betas2_c_dout;
    sc_signal< sc_logic > betas2_c_empty_n;
    sc_signal< sc_logic > outputs2_c_full_n;
    sc_signal< sc_lv<32> > outputs2_c_dout;
    sc_signal< sc_logic > outputs2_c_empty_n;
    sc_signal< sc_logic > inputs3_c_full_n;
    sc_signal< sc_lv<32> > inputs3_c_dout;
    sc_signal< sc_logic > inputs3_c_empty_n;
    sc_signal< sc_logic > weights3_c_full_n;
    sc_signal< sc_lv<32> > weights3_c_dout;
    sc_signal< sc_logic > weights3_c_empty_n;
    sc_signal< sc_logic > betas3_c_full_n;
    sc_signal< sc_lv<32> > betas3_c_dout;
    sc_signal< sc_logic > betas3_c_empty_n;
    sc_signal< sc_logic > outputs3_c_full_n;
    sc_signal< sc_lv<32> > outputs3_c_dout;
    sc_signal< sc_logic > outputs3_c_empty_n;
    sc_signal< sc_logic > inputs4_c_full_n;
    sc_signal< sc_lv<32> > inputs4_c_dout;
    sc_signal< sc_logic > inputs4_c_empty_n;
    sc_signal< sc_logic > weights4_c_full_n;
    sc_signal< sc_lv<32> > weights4_c_dout;
    sc_signal< sc_logic > weights4_c_empty_n;
    sc_signal< sc_logic > betas4_c_full_n;
    sc_signal< sc_lv<32> > betas4_c_dout;
    sc_signal< sc_logic > betas4_c_empty_n;
    sc_signal< sc_logic > outputs4_c_full_n;
    sc_signal< sc_lv<32> > outputs4_c_dout;
    sc_signal< sc_logic > outputs4_c_empty_n;
    sc_signal< sc_logic > inputs5_c_full_n;
    sc_signal< sc_lv<32> > inputs5_c_dout;
    sc_signal< sc_logic > inputs5_c_empty_n;
    sc_signal< sc_logic > weights5_c_full_n;
    sc_signal< sc_lv<32> > weights5_c_dout;
    sc_signal< sc_logic > weights5_c_empty_n;
    sc_signal< sc_logic > betas5_c_full_n;
    sc_signal< sc_lv<32> > betas5_c_dout;
    sc_signal< sc_logic > betas5_c_empty_n;
    sc_signal< sc_logic > outputs5_c_full_n;
    sc_signal< sc_lv<32> > outputs5_c_dout;
    sc_signal< sc_logic > outputs5_c_empty_n;
    sc_signal< sc_logic > inputs6_c_full_n;
    sc_signal< sc_lv<32> > inputs6_c_dout;
    sc_signal< sc_logic > inputs6_c_empty_n;
    sc_signal< sc_logic > weights6_c_full_n;
    sc_signal< sc_lv<32> > weights6_c_dout;
    sc_signal< sc_logic > weights6_c_empty_n;
    sc_signal< sc_logic > betas6_c_full_n;
    sc_signal< sc_lv<32> > betas6_c_dout;
    sc_signal< sc_logic > betas6_c_empty_n;
    sc_signal< sc_logic > outputs6_c_full_n;
    sc_signal< sc_lv<32> > outputs6_c_dout;
    sc_signal< sc_logic > outputs6_c_empty_n;
    sc_signal< sc_logic > inputs7_c_full_n;
    sc_signal< sc_lv<32> > inputs7_c_dout;
    sc_signal< sc_logic > inputs7_c_empty_n;
    sc_signal< sc_logic > weights7_c_full_n;
    sc_signal< sc_lv<32> > weights7_c_dout;
    sc_signal< sc_logic > weights7_c_empty_n;
    sc_signal< sc_logic > betas7_c_full_n;
    sc_signal< sc_lv<32> > betas7_c_dout;
    sc_signal< sc_logic > betas7_c_empty_n;
    sc_signal< sc_logic > outputs7_c_full_n;
    sc_signal< sc_lv<32> > outputs7_c_dout;
    sc_signal< sc_logic > outputs7_c_empty_n;
    sc_signal< sc_logic > inputs8_c_full_n;
    sc_signal< sc_lv<32> > inputs8_c_dout;
    sc_signal< sc_logic > inputs8_c_empty_n;
    sc_signal< sc_logic > weights8_c_full_n;
    sc_signal< sc_lv<32> > weights8_c_dout;
    sc_signal< sc_logic > weights8_c_empty_n;
    sc_signal< sc_logic > betas8_c_full_n;
    sc_signal< sc_lv<32> > betas8_c_dout;
    sc_signal< sc_logic > betas8_c_empty_n;
    sc_signal< sc_logic > outputs8_c_full_n;
    sc_signal< sc_lv<32> > outputs8_c_dout;
    sc_signal< sc_logic > outputs8_c_empty_n;
    sc_signal< sc_logic > inputs9_c_full_n;
    sc_signal< sc_lv<32> > inputs9_c_dout;
    sc_signal< sc_logic > inputs9_c_empty_n;
    sc_signal< sc_logic > weights9_c_full_n;
    sc_signal< sc_lv<32> > weights9_c_dout;
    sc_signal< sc_logic > weights9_c_empty_n;
    sc_signal< sc_logic > betas9_c_full_n;
    sc_signal< sc_lv<32> > betas9_c_dout;
    sc_signal< sc_logic > betas9_c_empty_n;
    sc_signal< sc_logic > outputs9_c_full_n;
    sc_signal< sc_lv<32> > outputs9_c_dout;
    sc_signal< sc_logic > outputs9_c_empty_n;
    sc_signal< sc_logic > inputs10_c_full_n;
    sc_signal< sc_lv<32> > inputs10_c_dout;
    sc_signal< sc_logic > inputs10_c_empty_n;
    sc_signal< sc_logic > weights10_c_full_n;
    sc_signal< sc_lv<32> > weights10_c_dout;
    sc_signal< sc_logic > weights10_c_empty_n;
    sc_signal< sc_logic > betas10_c_full_n;
    sc_signal< sc_lv<32> > betas10_c_dout;
    sc_signal< sc_logic > betas10_c_empty_n;
    sc_signal< sc_logic > outputs10_c_full_n;
    sc_signal< sc_lv<32> > outputs10_c_dout;
    sc_signal< sc_logic > outputs10_c_empty_n;
    sc_signal< sc_logic > inputs11_c_full_n;
    sc_signal< sc_lv<32> > inputs11_c_dout;
    sc_signal< sc_logic > inputs11_c_empty_n;
    sc_signal< sc_logic > weights11_c_full_n;
    sc_signal< sc_lv<32> > weights11_c_dout;
    sc_signal< sc_logic > weights11_c_empty_n;
    sc_signal< sc_logic > betas11_c_full_n;
    sc_signal< sc_lv<32> > betas11_c_dout;
    sc_signal< sc_logic > betas11_c_empty_n;
    sc_signal< sc_logic > outputs11_c_full_n;
    sc_signal< sc_lv<32> > outputs11_c_dout;
    sc_signal< sc_logic > outputs11_c_empty_n;
    sc_signal< sc_logic > inputs12_c_full_n;
    sc_signal< sc_lv<32> > inputs12_c_dout;
    sc_signal< sc_logic > inputs12_c_empty_n;
    sc_signal< sc_logic > weights12_c_full_n;
    sc_signal< sc_lv<32> > weights12_c_dout;
    sc_signal< sc_logic > weights12_c_empty_n;
    sc_signal< sc_logic > betas12_c_full_n;
    sc_signal< sc_lv<32> > betas12_c_dout;
    sc_signal< sc_logic > betas12_c_empty_n;
    sc_signal< sc_logic > outputs12_c_full_n;
    sc_signal< sc_lv<32> > outputs12_c_dout;
    sc_signal< sc_logic > outputs12_c_empty_n;
    sc_signal< sc_logic > inputs13_c_full_n;
    sc_signal< sc_lv<32> > inputs13_c_dout;
    sc_signal< sc_logic > inputs13_c_empty_n;
    sc_signal< sc_logic > weights13_c_full_n;
    sc_signal< sc_lv<32> > weights13_c_dout;
    sc_signal< sc_logic > weights13_c_empty_n;
    sc_signal< sc_logic > betas13_c_full_n;
    sc_signal< sc_lv<32> > betas13_c_dout;
    sc_signal< sc_logic > betas13_c_empty_n;
    sc_signal< sc_logic > outputs13_c_full_n;
    sc_signal< sc_lv<32> > outputs13_c_dout;
    sc_signal< sc_logic > outputs13_c_empty_n;
    sc_signal< sc_logic > inputs14_c_full_n;
    sc_signal< sc_lv<32> > inputs14_c_dout;
    sc_signal< sc_logic > inputs14_c_empty_n;
    sc_signal< sc_logic > outputs14_c_full_n;
    sc_signal< sc_lv<32> > outputs14_c_dout;
    sc_signal< sc_logic > outputs14_c_empty_n;
    sc_signal< sc_logic > inputs15_c_full_n;
    sc_signal< sc_lv<32> > inputs15_c_dout;
    sc_signal< sc_logic > inputs15_c_empty_n;
    sc_signal< sc_logic > weights15_c_full_n;
    sc_signal< sc_lv<32> > weights15_c_dout;
    sc_signal< sc_logic > weights15_c_empty_n;
    sc_signal< sc_logic > betas15_c_full_n;
    sc_signal< sc_lv<32> > betas15_c_dout;
    sc_signal< sc_logic > betas15_c_empty_n;
    sc_signal< sc_logic > outputs15_c_full_n;
    sc_signal< sc_lv<32> > outputs15_c_dout;
    sc_signal< sc_logic > outputs15_c_empty_n;
    sc_signal< sc_lv<1> > second_ready_V_din;
    sc_signal< sc_logic > second_ready_V_full_n;
    sc_signal< sc_lv<1> > second_ready_V_dout;
    sc_signal< sc_logic > second_ready_V_empty_n;
    sc_signal< sc_lv<1> > third_ready_V_din;
    sc_signal< sc_logic > third_ready_V_full_n;
    sc_signal< sc_lv<1> > third_ready_V_dout;
    sc_signal< sc_logic > third_ready_V_empty_n;
    sc_signal< sc_lv<1> > fourth_ready_V_din;
    sc_signal< sc_logic > fourth_ready_V_full_n;
    sc_signal< sc_lv<1> > fourth_ready_V_dout;
    sc_signal< sc_logic > fourth_ready_V_empty_n;
    sc_signal< sc_lv<1> > fifth_ready_V_din;
    sc_signal< sc_logic > fifth_ready_V_full_n;
    sc_signal< sc_lv<1> > fifth_ready_V_dout;
    sc_signal< sc_logic > fifth_ready_V_empty_n;
    sc_signal< sc_lv<1> > sixth_ready_V_din;
    sc_signal< sc_logic > sixth_ready_V_full_n;
    sc_signal< sc_lv<1> > sixth_ready_V_dout;
    sc_signal< sc_logic > sixth_ready_V_empty_n;
    sc_signal< sc_lv<1> > seventh_ready_V_din;
    sc_signal< sc_logic > seventh_ready_V_full_n;
    sc_signal< sc_lv<1> > seventh_ready_V_dout;
    sc_signal< sc_logic > seventh_ready_V_empty_n;
    sc_signal< sc_lv<1> > eighth_ready_V_din;
    sc_signal< sc_logic > eighth_ready_V_full_n;
    sc_signal< sc_lv<1> > eighth_ready_V_dout;
    sc_signal< sc_logic > eighth_ready_V_empty_n;
    sc_signal< sc_lv<1> > ninth_ready_V_din;
    sc_signal< sc_logic > ninth_ready_V_full_n;
    sc_signal< sc_lv<1> > ninth_ready_V_dout;
    sc_signal< sc_logic > ninth_ready_V_empty_n;
    sc_signal< sc_lv<1> > tenth_ready_V_din;
    sc_signal< sc_logic > tenth_ready_V_full_n;
    sc_signal< sc_lv<1> > tenth_ready_V_dout;
    sc_signal< sc_logic > tenth_ready_V_empty_n;
    sc_signal< sc_lv<1> > eleventh_ready_V_din;
    sc_signal< sc_logic > eleventh_ready_V_full_n;
    sc_signal< sc_lv<1> > eleventh_ready_V_dout;
    sc_signal< sc_logic > eleventh_ready_V_empty_n;
    sc_signal< sc_lv<1> > twelfth_ready_V_din;
    sc_signal< sc_logic > twelfth_ready_V_full_n;
    sc_signal< sc_lv<1> > twelfth_ready_V_dout;
    sc_signal< sc_logic > twelfth_ready_V_empty_n;
    sc_signal< sc_lv<1> > thirteenth_ready_V_din;
    sc_signal< sc_logic > thirteenth_ready_V_full_n;
    sc_signal< sc_lv<1> > thirteenth_ready_V_dout;
    sc_signal< sc_logic > thirteenth_ready_V_empty_n;
    sc_signal< sc_lv<1> > fourteenth_ready_V_din;
    sc_signal< sc_logic > fourteenth_ready_V_full_n;
    sc_signal< sc_lv<1> > fourteenth_ready_V_dout;
    sc_signal< sc_logic > fourteenth_ready_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_first_layer173_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_first_layer173_U0_ap_ready;
    sc_signal< sc_lv<2> > first_layer173_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer_7_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer_7_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer_7_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer_2_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer_2_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer_2_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer_5_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer_5_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer_5_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer_10_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer_10_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer_10_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer_4_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer_4_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer_4_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer_8_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer_8_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer_8_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer265_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer265_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer265_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer_6_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer_6_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer_6_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer_1_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer_1_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer_9_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer_9_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer_9_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_inter_layer_3_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_inter_layer_3_U0_ap_ready;
    sc_signal< sc_lv<2> > inter_layer_3_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_penult_layer_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_penult_layer_U0_ap_ready;
    sc_signal< sc_lv<2> > penult_layer_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_last_layer_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_last_layer_U0_ap_ready;
    sc_signal< sc_lv<2> > last_layer_U0_ap_ready_count;
    sc_signal< sc_logic > first_layer173_U0_start_full_n;
    sc_signal< sc_logic > first_layer173_U0_start_write;
    sc_signal< sc_logic > inter_layer_7_U0_start_full_n;
    sc_signal< sc_logic > inter_layer_7_U0_start_write;
    sc_signal< sc_logic > inter_layer_2_U0_start_full_n;
    sc_signal< sc_logic > inter_layer_2_U0_start_write;
    sc_signal< sc_logic > inter_layer_5_U0_start_full_n;
    sc_signal< sc_logic > inter_layer_5_U0_start_write;
    sc_signal< sc_logic > inter_layer_U0_start_full_n;
    sc_signal< sc_logic > inter_layer_U0_start_write;
    sc_signal< sc_logic > inter_layer_10_U0_start_full_n;
    sc_signal< sc_logic > inter_layer_10_U0_start_write;
    sc_signal< sc_logic > inter_layer_4_U0_start_full_n;
    sc_signal< sc_logic > inter_layer_4_U0_start_write;
    sc_signal< sc_logic > inter_layer_8_U0_start_full_n;
    sc_signal< sc_logic > inter_layer_8_U0_start_write;
    sc_signal< sc_logic > inter_layer265_U0_start_full_n;
    sc_signal< sc_logic > inter_layer265_U0_start_write;
    sc_signal< sc_logic > inter_layer_6_U0_start_full_n;
    sc_signal< sc_logic > inter_layer_6_U0_start_write;
    sc_signal< sc_logic > inter_layer_1_U0_start_full_n;
    sc_signal< sc_logic > inter_layer_1_U0_start_write;
    sc_signal< sc_logic > inter_layer_9_U0_start_full_n;
    sc_signal< sc_logic > inter_layer_9_U0_start_write;
    sc_signal< sc_logic > inter_layer_3_U0_start_full_n;
    sc_signal< sc_logic > inter_layer_3_U0_start_write;
    sc_signal< sc_logic > penult_layer_U0_start_full_n;
    sc_signal< sc_logic > penult_layer_U0_start_write;
    sc_signal< sc_logic > last_layer_U0_start_full_n;
    sc_signal< sc_logic > last_layer_U0_start_write;
    static const int C_M_AXI_DATA1_USER_VALUE;
    static const int C_M_AXI_DATA1_PROT_VALUE;
    static const int C_M_AXI_DATA1_CACHE_VALUE;
    static const int C_M_AXI_ID_WIDTH;
    static const int C_M_AXI_ADDR_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_WSTRB_WIDTH;
    static const int C_M_AXI_AWUSER_WIDTH;
    static const int C_M_AXI_ARUSER_WIDTH;
    static const int C_M_AXI_WUSER_WIDTH;
    static const int C_M_AXI_RUSER_WIDTH;
    static const int C_M_AXI_BUSER_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const int C_M_AXI_DATA31_USER_VALUE;
    static const int C_M_AXI_DATA31_PROT_VALUE;
    static const int C_M_AXI_DATA31_CACHE_VALUE;
    static const int C_M_AXI_DATA32_USER_VALUE;
    static const int C_M_AXI_DATA32_PROT_VALUE;
    static const int C_M_AXI_DATA32_CACHE_VALUE;
    static const int C_M_AXI_DATA16_USER_VALUE;
    static const int C_M_AXI_DATA16_PROT_VALUE;
    static const int C_M_AXI_DATA16_CACHE_VALUE;
    static const int C_M_AXI_DATA2_USER_VALUE;
    static const int C_M_AXI_DATA2_PROT_VALUE;
    static const int C_M_AXI_DATA2_CACHE_VALUE;
    static const int C_M_AXI_DATA33_USER_VALUE;
    static const int C_M_AXI_DATA33_PROT_VALUE;
    static const int C_M_AXI_DATA33_CACHE_VALUE;
    static const int C_M_AXI_DATA34_USER_VALUE;
    static const int C_M_AXI_DATA34_PROT_VALUE;
    static const int C_M_AXI_DATA34_CACHE_VALUE;
    static const int C_M_AXI_DATA17_USER_VALUE;
    static const int C_M_AXI_DATA17_PROT_VALUE;
    static const int C_M_AXI_DATA17_CACHE_VALUE;
    static const int C_M_AXI_DATA3_USER_VALUE;
    static const int C_M_AXI_DATA3_PROT_VALUE;
    static const int C_M_AXI_DATA3_CACHE_VALUE;
    static const int C_M_AXI_DATA35_USER_VALUE;
    static const int C_M_AXI_DATA35_PROT_VALUE;
    static const int C_M_AXI_DATA35_CACHE_VALUE;
    static const int C_M_AXI_DATA36_USER_VALUE;
    static const int C_M_AXI_DATA36_PROT_VALUE;
    static const int C_M_AXI_DATA36_CACHE_VALUE;
    static const int C_M_AXI_DATA18_USER_VALUE;
    static const int C_M_AXI_DATA18_PROT_VALUE;
    static const int C_M_AXI_DATA18_CACHE_VALUE;
    static const int C_M_AXI_DATA4_USER_VALUE;
    static const int C_M_AXI_DATA4_PROT_VALUE;
    static const int C_M_AXI_DATA4_CACHE_VALUE;
    static const int C_M_AXI_DATA37_USER_VALUE;
    static const int C_M_AXI_DATA37_PROT_VALUE;
    static const int C_M_AXI_DATA37_CACHE_VALUE;
    static const int C_M_AXI_DATA38_USER_VALUE;
    static const int C_M_AXI_DATA38_PROT_VALUE;
    static const int C_M_AXI_DATA38_CACHE_VALUE;
    static const int C_M_AXI_DATA19_USER_VALUE;
    static const int C_M_AXI_DATA19_PROT_VALUE;
    static const int C_M_AXI_DATA19_CACHE_VALUE;
    static const int C_M_AXI_DATA5_USER_VALUE;
    static const int C_M_AXI_DATA5_PROT_VALUE;
    static const int C_M_AXI_DATA5_CACHE_VALUE;
    static const int C_M_AXI_DATA39_USER_VALUE;
    static const int C_M_AXI_DATA39_PROT_VALUE;
    static const int C_M_AXI_DATA39_CACHE_VALUE;
    static const int C_M_AXI_DATA40_USER_VALUE;
    static const int C_M_AXI_DATA40_PROT_VALUE;
    static const int C_M_AXI_DATA40_CACHE_VALUE;
    static const int C_M_AXI_DATA20_USER_VALUE;
    static const int C_M_AXI_DATA20_PROT_VALUE;
    static const int C_M_AXI_DATA20_CACHE_VALUE;
    static const int C_M_AXI_DATA6_USER_VALUE;
    static const int C_M_AXI_DATA6_PROT_VALUE;
    static const int C_M_AXI_DATA6_CACHE_VALUE;
    static const int C_M_AXI_DATA41_USER_VALUE;
    static const int C_M_AXI_DATA41_PROT_VALUE;
    static const int C_M_AXI_DATA41_CACHE_VALUE;
    static const int C_M_AXI_DATA42_USER_VALUE;
    static const int C_M_AXI_DATA42_PROT_VALUE;
    static const int C_M_AXI_DATA42_CACHE_VALUE;
    static const int C_M_AXI_DATA21_USER_VALUE;
    static const int C_M_AXI_DATA21_PROT_VALUE;
    static const int C_M_AXI_DATA21_CACHE_VALUE;
    static const int C_M_AXI_DATA7_USER_VALUE;
    static const int C_M_AXI_DATA7_PROT_VALUE;
    static const int C_M_AXI_DATA7_CACHE_VALUE;
    static const int C_M_AXI_DATA43_USER_VALUE;
    static const int C_M_AXI_DATA43_PROT_VALUE;
    static const int C_M_AXI_DATA43_CACHE_VALUE;
    static const int C_M_AXI_DATA44_USER_VALUE;
    static const int C_M_AXI_DATA44_PROT_VALUE;
    static const int C_M_AXI_DATA44_CACHE_VALUE;
    static const int C_M_AXI_DATA22_USER_VALUE;
    static const int C_M_AXI_DATA22_PROT_VALUE;
    static const int C_M_AXI_DATA22_CACHE_VALUE;
    static const int C_M_AXI_DATA8_USER_VALUE;
    static const int C_M_AXI_DATA8_PROT_VALUE;
    static const int C_M_AXI_DATA8_CACHE_VALUE;
    static const int C_M_AXI_DATA45_USER_VALUE;
    static const int C_M_AXI_DATA45_PROT_VALUE;
    static const int C_M_AXI_DATA45_CACHE_VALUE;
    static const int C_M_AXI_DATA46_USER_VALUE;
    static const int C_M_AXI_DATA46_PROT_VALUE;
    static const int C_M_AXI_DATA46_CACHE_VALUE;
    static const int C_M_AXI_DATA23_USER_VALUE;
    static const int C_M_AXI_DATA23_PROT_VALUE;
    static const int C_M_AXI_DATA23_CACHE_VALUE;
    static const int C_M_AXI_DATA9_USER_VALUE;
    static const int C_M_AXI_DATA9_PROT_VALUE;
    static const int C_M_AXI_DATA9_CACHE_VALUE;
    static const int C_M_AXI_DATA47_USER_VALUE;
    static const int C_M_AXI_DATA47_PROT_VALUE;
    static const int C_M_AXI_DATA47_CACHE_VALUE;
    static const int C_M_AXI_DATA48_USER_VALUE;
    static const int C_M_AXI_DATA48_PROT_VALUE;
    static const int C_M_AXI_DATA48_CACHE_VALUE;
    static const int C_M_AXI_DATA24_USER_VALUE;
    static const int C_M_AXI_DATA24_PROT_VALUE;
    static const int C_M_AXI_DATA24_CACHE_VALUE;
    static const int C_M_AXI_DATA10_USER_VALUE;
    static const int C_M_AXI_DATA10_PROT_VALUE;
    static const int C_M_AXI_DATA10_CACHE_VALUE;
    static const int C_M_AXI_DATA49_USER_VALUE;
    static const int C_M_AXI_DATA49_PROT_VALUE;
    static const int C_M_AXI_DATA49_CACHE_VALUE;
    static const int C_M_AXI_DATA50_USER_VALUE;
    static const int C_M_AXI_DATA50_PROT_VALUE;
    static const int C_M_AXI_DATA50_CACHE_VALUE;
    static const int C_M_AXI_DATA25_USER_VALUE;
    static const int C_M_AXI_DATA25_PROT_VALUE;
    static const int C_M_AXI_DATA25_CACHE_VALUE;
    static const int C_M_AXI_DATA11_USER_VALUE;
    static const int C_M_AXI_DATA11_PROT_VALUE;
    static const int C_M_AXI_DATA11_CACHE_VALUE;
    static const int C_M_AXI_DATA51_USER_VALUE;
    static const int C_M_AXI_DATA51_PROT_VALUE;
    static const int C_M_AXI_DATA51_CACHE_VALUE;
    static const int C_M_AXI_DATA52_USER_VALUE;
    static const int C_M_AXI_DATA52_PROT_VALUE;
    static const int C_M_AXI_DATA52_CACHE_VALUE;
    static const int C_M_AXI_DATA26_USER_VALUE;
    static const int C_M_AXI_DATA26_PROT_VALUE;
    static const int C_M_AXI_DATA26_CACHE_VALUE;
    static const int C_M_AXI_DATA12_USER_VALUE;
    static const int C_M_AXI_DATA12_PROT_VALUE;
    static const int C_M_AXI_DATA12_CACHE_VALUE;
    static const int C_M_AXI_DATA53_USER_VALUE;
    static const int C_M_AXI_DATA53_PROT_VALUE;
    static const int C_M_AXI_DATA53_CACHE_VALUE;
    static const int C_M_AXI_DATA54_USER_VALUE;
    static const int C_M_AXI_DATA54_PROT_VALUE;
    static const int C_M_AXI_DATA54_CACHE_VALUE;
    static const int C_M_AXI_DATA27_USER_VALUE;
    static const int C_M_AXI_DATA27_PROT_VALUE;
    static const int C_M_AXI_DATA27_CACHE_VALUE;
    static const int C_M_AXI_DATA13_USER_VALUE;
    static const int C_M_AXI_DATA13_PROT_VALUE;
    static const int C_M_AXI_DATA13_CACHE_VALUE;
    static const int C_M_AXI_DATA55_USER_VALUE;
    static const int C_M_AXI_DATA55_PROT_VALUE;
    static const int C_M_AXI_DATA55_CACHE_VALUE;
    static const int C_M_AXI_DATA56_USER_VALUE;
    static const int C_M_AXI_DATA56_PROT_VALUE;
    static const int C_M_AXI_DATA56_CACHE_VALUE;
    static const int C_M_AXI_DATA28_USER_VALUE;
    static const int C_M_AXI_DATA28_PROT_VALUE;
    static const int C_M_AXI_DATA28_CACHE_VALUE;
    static const int C_M_AXI_DATA14_USER_VALUE;
    static const int C_M_AXI_DATA14_PROT_VALUE;
    static const int C_M_AXI_DATA14_CACHE_VALUE;
    static const int C_M_AXI_DATA29_USER_VALUE;
    static const int C_M_AXI_DATA29_PROT_VALUE;
    static const int C_M_AXI_DATA29_CACHE_VALUE;
    static const int C_M_AXI_DATA15_USER_VALUE;
    static const int C_M_AXI_DATA15_PROT_VALUE;
    static const int C_M_AXI_DATA15_CACHE_VALUE;
    static const int C_M_AXI_DATA57_USER_VALUE;
    static const int C_M_AXI_DATA57_PROT_VALUE;
    static const int C_M_AXI_DATA57_CACHE_VALUE;
    static const int C_M_AXI_DATA58_USER_VALUE;
    static const int C_M_AXI_DATA58_PROT_VALUE;
    static const int C_M_AXI_DATA58_CACHE_VALUE;
    static const int C_M_AXI_DATA30_USER_VALUE;
    static const int C_M_AXI_DATA30_PROT_VALUE;
    static const int C_M_AXI_DATA30_CACHE_VALUE;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<16> ap_const_lv16_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_first_layer173_U0_ap_ready();
    void thread_ap_sync_inter_layer265_U0_ap_ready();
    void thread_ap_sync_inter_layer_10_U0_ap_ready();
    void thread_ap_sync_inter_layer_1_U0_ap_ready();
    void thread_ap_sync_inter_layer_2_U0_ap_ready();
    void thread_ap_sync_inter_layer_3_U0_ap_ready();
    void thread_ap_sync_inter_layer_4_U0_ap_ready();
    void thread_ap_sync_inter_layer_5_U0_ap_ready();
    void thread_ap_sync_inter_layer_6_U0_ap_ready();
    void thread_ap_sync_inter_layer_7_U0_ap_ready();
    void thread_ap_sync_inter_layer_8_U0_ap_ready();
    void thread_ap_sync_inter_layer_9_U0_ap_ready();
    void thread_ap_sync_inter_layer_U0_ap_ready();
    void thread_ap_sync_last_layer_U0_ap_ready();
    void thread_ap_sync_penult_layer_U0_ap_ready();
    void thread_ap_sync_ready();
    void thread_eighth_ready_V_din();
    void thread_eleventh_ready_V_din();
    void thread_fifth_ready_V_din();
    void thread_first_layer173_U0_ap_continue();
    void thread_first_layer173_U0_ap_start();
    void thread_first_layer173_U0_start_full_n();
    void thread_first_layer173_U0_start_write();
    void thread_first_ready_V_din();
    void thread_fourteenth_ready_V_din();
    void thread_fourth_ready_V_din();
    void thread_inter_layer265_U0_ap_continue();
    void thread_inter_layer265_U0_ap_start();
    void thread_inter_layer265_U0_pre_ready_V_dout();
    void thread_inter_layer265_U0_start_full_n();
    void thread_inter_layer265_U0_start_write();
    void thread_inter_layer_10_U0_ap_continue();
    void thread_inter_layer_10_U0_ap_start();
    void thread_inter_layer_10_U0_pre_ready_V_dout();
    void thread_inter_layer_10_U0_start_full_n();
    void thread_inter_layer_10_U0_start_write();
    void thread_inter_layer_1_U0_ap_continue();
    void thread_inter_layer_1_U0_ap_start();
    void thread_inter_layer_1_U0_pre_ready_V_dout();
    void thread_inter_layer_1_U0_start_full_n();
    void thread_inter_layer_1_U0_start_write();
    void thread_inter_layer_2_U0_ap_continue();
    void thread_inter_layer_2_U0_ap_start();
    void thread_inter_layer_2_U0_pre_ready_V_dout();
    void thread_inter_layer_2_U0_start_full_n();
    void thread_inter_layer_2_U0_start_write();
    void thread_inter_layer_3_U0_ap_continue();
    void thread_inter_layer_3_U0_ap_start();
    void thread_inter_layer_3_U0_pre_ready_V_dout();
    void thread_inter_layer_3_U0_start_full_n();
    void thread_inter_layer_3_U0_start_write();
    void thread_inter_layer_4_U0_ap_continue();
    void thread_inter_layer_4_U0_ap_start();
    void thread_inter_layer_4_U0_pre_ready_V_dout();
    void thread_inter_layer_4_U0_start_full_n();
    void thread_inter_layer_4_U0_start_write();
    void thread_inter_layer_5_U0_ap_continue();
    void thread_inter_layer_5_U0_ap_start();
    void thread_inter_layer_5_U0_pre_ready_V_dout();
    void thread_inter_layer_5_U0_start_full_n();
    void thread_inter_layer_5_U0_start_write();
    void thread_inter_layer_6_U0_ap_continue();
    void thread_inter_layer_6_U0_ap_start();
    void thread_inter_layer_6_U0_pre_ready_V_dout();
    void thread_inter_layer_6_U0_start_full_n();
    void thread_inter_layer_6_U0_start_write();
    void thread_inter_layer_7_U0_ap_continue();
    void thread_inter_layer_7_U0_ap_start();
    void thread_inter_layer_7_U0_pre_ready_V_dout();
    void thread_inter_layer_7_U0_start_full_n();
    void thread_inter_layer_7_U0_start_write();
    void thread_inter_layer_8_U0_ap_continue();
    void thread_inter_layer_8_U0_ap_start();
    void thread_inter_layer_8_U0_pre_ready_V_dout();
    void thread_inter_layer_8_U0_start_full_n();
    void thread_inter_layer_8_U0_start_write();
    void thread_inter_layer_9_U0_ap_continue();
    void thread_inter_layer_9_U0_ap_start();
    void thread_inter_layer_9_U0_pre_ready_V_dout();
    void thread_inter_layer_9_U0_start_full_n();
    void thread_inter_layer_9_U0_start_write();
    void thread_inter_layer_U0_ap_continue();
    void thread_inter_layer_U0_ap_start();
    void thread_inter_layer_U0_pre_ready_V_dout();
    void thread_inter_layer_U0_start_full_n();
    void thread_inter_layer_U0_start_write();
    void thread_last_layer_U0_ap_continue();
    void thread_last_layer_U0_ap_start();
    void thread_last_layer_U0_pre_ready_V_dout();
    void thread_last_layer_U0_start_full_n();
    void thread_last_layer_U0_start_write();
    void thread_ninth_ready_V_din();
    void thread_penult_layer_U0_ap_continue();
    void thread_penult_layer_U0_ap_start();
    void thread_penult_layer_U0_pre_ready_V_dout();
    void thread_penult_layer_U0_start_full_n();
    void thread_penult_layer_U0_start_write();
    void thread_second_ready_V_din();
    void thread_seventh_ready_V_din();
    void thread_sixth_ready_V_din();
    void thread_tenth_ready_V_din();
    void thread_third_ready_V_din();
    void thread_thirteenth_ready_V_din();
    void thread_twelfth_ready_V_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
