

================================================================
== Vivado HLS Report for 'acc_vadd_hls'
================================================================
* Date:           Fri Jun  5 13:27:23 2015

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        acc_vadd_hls
* Solution:       solution1
* Product family: kintex7 kintex7_fpv6 
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.38|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- add_Loop  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- sub_Loop  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|     390|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     199|
|Register         |        -|      -|     296|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     296|     589|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |grp_fu_149_p2     |     +    |      0|  0|  32|          32|           2|
    |i_2_fu_222_p2     |     +    |      0|  0|  32|          32|           1|
    |i_3_fu_209_p2     |     +    |      0|  0|  32|          32|           1|
    |tmp_6_fu_215_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_9_fu_202_p2   |     +    |      0|  0|  32|          32|          32|
    |ap_sig_bdd_100    |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_86     |    and   |      0|  0|   1|           1|           1|
    |tmp_10_fu_179_p2  |   icmp   |      0|  0|  38|          32|          32|
    |tmp_2_fu_163_p2   |   icmp   |      0|  0|  38|          32|           2|
    |tmp_3_fu_185_p2   |   icmp   |      0|  0|  38|          32|          32|
    |tmp_7_fu_196_p2   |   icmp   |      0|  0|  38|          32|          32|
    |tmp_8_fu_168_p2   |   icmp   |      0|  0|  38|          32|          32|
    |tmp_fu_158_p2     |   icmp   |      0|  0|  38|          32|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 390|         354|         201|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig       |  32|          3|   32|         96|
    |ap_NS_fsm           |   3|          7|    3|         21|
    |b_Addr_A_orig       |  32|          3|   32|         96|
    |i_1_reg_128         |  32|          2|   32|         64|
    |i_reg_138           |  32|          2|   32|         64|
    |result_Addr_A_orig  |  32|          3|   32|         96|
    |result_Din_A        |  32|          3|   32|         96|
    |result_WEN_A        |   4|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 199|         25|  199|        541|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_reg_ioackin_resp_TREADY  |   1|   0|    1|          0|
    |end_reg_234                 |  32|   0|   32|          0|
    |i_1_reg_128                 |  32|   0|   32|          0|
    |i_reg_138                   |  32|   0|   32|          0|
    |op_reg_228                  |  32|   0|   32|          0|
    |reg_154                     |  32|   0|   32|          0|
    |tmp_10_reg_273              |   1|   0|    1|          0|
    |tmp_2_reg_251               |   1|   0|    1|          0|
    |tmp_5_reg_280               |  64|   0|   64|          0|
    |tmp_7_reg_295               |   1|   0|    1|          0|
    |tmp_reg_247                 |   1|   0|    1|          0|
    |tmp_s_reg_258               |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 296|   0|  296|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+---------------+-----+-----+--------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none | acc_vadd_hls | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none | acc_vadd_hls | return value |
|cmd_TDATA      |  in |   32|     axis     |      cmd     |    pointer   |
|cmd_TVALID     |  in |    1|     axis     |      cmd     |    pointer   |
|cmd_TREADY     | out |    1|     axis     |      cmd     |    pointer   |
|resp_TDATA     | out |   32|     axis     |     resp     |    pointer   |
|resp_TVALID    | out |    1|     axis     |     resp     |    pointer   |
|resp_TREADY    |  in |    1|     axis     |     resp     |    pointer   |
|a_Addr_A       | out |   32|     bram     |       a      |     array    |
|a_EN_A         | out |    1|     bram     |       a      |     array    |
|a_WEN_A        | out |    4|     bram     |       a      |     array    |
|a_Din_A        | out |   32|     bram     |       a      |     array    |
|a_Dout_A       |  in |   32|     bram     |       a      |     array    |
|a_Clk_A        | out |    1|     bram     |       a      |     array    |
|a_Rst_A        | out |    1|     bram     |       a      |     array    |
|b_Addr_A       | out |   32|     bram     |       b      |     array    |
|b_EN_A         | out |    1|     bram     |       b      |     array    |
|b_WEN_A        | out |    4|     bram     |       b      |     array    |
|b_Din_A        | out |   32|     bram     |       b      |     array    |
|b_Dout_A       |  in |   32|     bram     |       b      |     array    |
|b_Clk_A        | out |    1|     bram     |       b      |     array    |
|b_Rst_A        | out |    1|     bram     |       b      |     array    |
|result_Addr_A  | out |   32|     bram     |    result    |     array    |
|result_EN_A    | out |    1|     bram     |    result    |     array    |
|result_WEN_A   | out |    4|     bram     |    result    |     array    |
|result_Din_A   | out |   32|     bram     |    result    |     array    |
|result_Dout_A  |  in |   32|     bram     |    result    |     array    |
|result_Clk_A   | out |    1|     bram     |    result    |     array    |
|result_Rst_A   | out |    1|     bram     |    result    |     array    |
+---------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!tmp & tmp_2 & tmp_8)
	6  / (tmp & tmp_3)
5 --> 
	4  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: op [1/1] 0.00ns
:15  %op = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %cmd) nounwind


 <State 2>: 0.00ns
ST_2: end [1/1] 0.00ns
:16  %end = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %cmd) nounwind


 <State 3>: 1.60ns
ST_3: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %cmd) nounwind, !map !0

ST_3: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %resp) nounwind, !map !6

ST_3: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %a) nounwind, !map !10

ST_3: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %b) nounwind, !map !16

ST_3: stg_13 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %result) nounwind, !map !20

ST_3: stg_14 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_3: stg_15 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_16 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %cmd, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_17 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %resp, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_18 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %a, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_19 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %b, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_20 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %result, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_21 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %a, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_22 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %b, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_23 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %result, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: i_5 [1/1] 0.00ns
:17  %i_5 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %cmd) nounwind

ST_3: tmp [1/1] 1.50ns
:18  %tmp = icmp eq i32 %op, 1

ST_3: stg_26 [1/1] 0.00ns
:19  br i1 %tmp, label %.preheader1.preheader, label %3

ST_3: tmp_2 [1/1] 1.50ns
:0  %tmp_2 = icmp eq i32 %op, 2

ST_3: stg_28 [1/1] 0.00ns
:1  br i1 %tmp_2, label %.preheader.preheader, label %.loopexit

ST_3: tmp_4 [1/1] 1.60ns
.preheader.preheader:0  %tmp_4 = add nsw i32 %end, -1

ST_3: stg_30 [1/1] 0.89ns
.preheader.preheader:1  br label %.preheader

ST_3: tmp_1 [1/1] 1.60ns
.preheader1.preheader:0  %tmp_1 = add nsw i32 %end, -1

ST_3: stg_32 [1/1] 0.89ns
.preheader1.preheader:1  br label %.preheader1


 <State 4>: 2.39ns
ST_4: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i32 [ %i_3, %._crit_edge3 ], [ %i_5, %.preheader.preheader ]

ST_4: tmp_8 [1/1] 1.50ns
.preheader:1  %tmp_8 = icmp slt i32 %i_1, %end

ST_4: stg_35 [1/1] 0.00ns
.preheader:2  br i1 %tmp_8, label %4, label %.loopexit

ST_4: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_1 to i64

ST_4: b_addr_1 [1/1] 0.00ns
:2  %b_addr_1 = getelementptr [4096 x i32]* %b, i64 0, i64 %tmp_s

ST_4: b_load_1 [2/2] 2.39ns
:3  %b_load_1 = load i32* %b_addr_1, align 4

ST_4: a_addr_1 [1/1] 0.00ns
:4  %a_addr_1 = getelementptr [4096 x i32]* %a, i64 0, i64 %tmp_s

ST_4: a_load_1 [2/2] 2.39ns
:5  %a_load_1 = load i32* %a_addr_1, align 4

ST_4: tmp_10 [1/1] 1.50ns
:9  %tmp_10 = icmp eq i32 %i_1, %tmp_4

ST_4: stg_42 [1/1] 0.00ns
.loopexit:0  br label %.loopexit2

ST_4: i [1/1] 0.00ns
.preheader1:0  %i = phi i32 [ %i_2, %._crit_edge ], [ %i_5, %.preheader1.preheader ]

ST_4: tmp_3 [1/1] 1.50ns
.preheader1:1  %tmp_3 = icmp slt i32 %i, %end

ST_4: stg_45 [1/1] 0.00ns
.preheader1:2  br i1 %tmp_3, label %1, label %.loopexit2

ST_4: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = sext i32 %i to i64

ST_4: a_addr [1/1] 0.00ns
:2  %a_addr = getelementptr [4096 x i32]* %a, i64 0, i64 %tmp_5

ST_4: a_load [2/2] 2.39ns
:3  %a_load = load i32* %a_addr, align 4

ST_4: b_addr [1/1] 0.00ns
:4  %b_addr = getelementptr [4096 x i32]* %b, i64 0, i64 %tmp_5

ST_4: b_load [2/2] 2.39ns
:5  %b_load = load i32* %b_addr, align 4

ST_4: tmp_7 [1/1] 1.50ns
:9  %tmp_7 = icmp eq i32 %i, %tmp_1

ST_4: stg_52 [1/1] 0.00ns
.loopexit2:0  ret void


 <State 5>: 6.38ns
ST_5: stg_53 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind

ST_5: b_load_1 [1/2] 2.39ns
:3  %b_load_1 = load i32* %b_addr_1, align 4

ST_5: a_load_1 [1/2] 2.39ns
:5  %a_load_1 = load i32* %a_addr_1, align 4

ST_5: tmp_9 [1/1] 1.60ns
:6  %tmp_9 = add nsw i32 %a_load_1, %b_load_1

ST_5: result_addr_1 [1/1] 0.00ns
:7  %result_addr_1 = getelementptr [4096 x i32]* %result, i64 0, i64 %tmp_s

ST_5: stg_58 [1/1] 2.39ns
:8  store i32 %tmp_9, i32* %result_addr_1, align 4

ST_5: stg_59 [1/1] 0.00ns
:10  br i1 %tmp_10, label %5, label %._crit_edge3

ST_5: stg_60 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %resp, i32 1) nounwind

ST_5: stg_61 [1/1] 0.00ns
:1  br label %._crit_edge3

ST_5: i_3 [1/1] 1.60ns
._crit_edge3:0  %i_3 = add nsw i32 %i_1, 1

ST_5: stg_63 [1/1] 0.00ns
._crit_edge3:1  br label %.preheader


 <State 6>: 6.38ns
ST_6: stg_64 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind

ST_6: a_load [1/2] 2.39ns
:3  %a_load = load i32* %a_addr, align 4

ST_6: b_load [1/2] 2.39ns
:5  %b_load = load i32* %b_addr, align 4

ST_6: tmp_6 [1/1] 1.60ns
:6  %tmp_6 = add nsw i32 %b_load, %a_load

ST_6: result_addr [1/1] 0.00ns
:7  %result_addr = getelementptr [4096 x i32]* %result, i64 0, i64 %tmp_5

ST_6: stg_69 [1/1] 2.39ns
:8  store i32 %tmp_6, i32* %result_addr, align 4

ST_6: stg_70 [1/1] 0.00ns
:10  br i1 %tmp_7, label %2, label %._crit_edge

ST_6: stg_71 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %resp, i32 1) nounwind

ST_6: stg_72 [1/1] 0.00ns
:1  br label %._crit_edge

ST_6: i_2 [1/1] 1.60ns
._crit_edge:0  %i_2 = add nsw i32 %i, 1

ST_6: stg_74 [1/1] 0.00ns
._crit_edge:1  br label %.preheader1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ cmd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3152f20; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ resp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3153fa0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x32c89e0; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x3320ae0; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x31a3530; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op            (read         ) [ 0011000]
end           (read         ) [ 0001111]
stg_9         (specbitsmap  ) [ 0000000]
stg_10        (specbitsmap  ) [ 0000000]
stg_11        (specbitsmap  ) [ 0000000]
stg_12        (specbitsmap  ) [ 0000000]
stg_13        (specbitsmap  ) [ 0000000]
stg_14        (spectopmodule) [ 0000000]
stg_15        (specinterface) [ 0000000]
stg_16        (specinterface) [ 0000000]
stg_17        (specinterface) [ 0000000]
stg_18        (specinterface) [ 0000000]
stg_19        (specinterface) [ 0000000]
stg_20        (specinterface) [ 0000000]
stg_21        (specmemcore  ) [ 0000000]
stg_22        (specmemcore  ) [ 0000000]
stg_23        (specmemcore  ) [ 0000000]
i_5           (read         ) [ 0001111]
tmp           (icmp         ) [ 0001111]
stg_26        (br           ) [ 0000000]
tmp_2         (icmp         ) [ 0001111]
stg_28        (br           ) [ 0000000]
tmp_4         (add          ) [ 0000111]
stg_30        (br           ) [ 0001111]
tmp_1         (add          ) [ 0000111]
stg_32        (br           ) [ 0001111]
i_1           (phi          ) [ 0000111]
tmp_8         (icmp         ) [ 0000111]
stg_35        (br           ) [ 0000000]
tmp_s         (sext         ) [ 0000010]
b_addr_1      (getelementptr) [ 0000010]
a_addr_1      (getelementptr) [ 0000010]
tmp_10        (icmp         ) [ 0000010]
stg_42        (br           ) [ 0000000]
i             (phi          ) [ 0000111]
tmp_3         (icmp         ) [ 0000111]
stg_45        (br           ) [ 0000000]
tmp_5         (sext         ) [ 0000001]
a_addr        (getelementptr) [ 0000001]
b_addr        (getelementptr) [ 0000001]
tmp_7         (icmp         ) [ 0000001]
stg_52        (ret          ) [ 0000000]
stg_53        (specloopname ) [ 0000000]
b_load_1      (load         ) [ 0000000]
a_load_1      (load         ) [ 0000000]
tmp_9         (add          ) [ 0000000]
result_addr_1 (getelementptr) [ 0000000]
stg_58        (store        ) [ 0000000]
stg_59        (br           ) [ 0000000]
stg_60        (write        ) [ 0000000]
stg_61        (br           ) [ 0000000]
i_3           (add          ) [ 0001111]
stg_63        (br           ) [ 0001111]
stg_64        (specloopname ) [ 0000000]
a_load        (load         ) [ 0000000]
b_load        (load         ) [ 0000000]
tmp_6         (add          ) [ 0000000]
result_addr   (getelementptr) [ 0000000]
stg_69        (store        ) [ 0000000]
stg_70        (br           ) [ 0000000]
stg_71        (write        ) [ 0000000]
stg_72        (br           ) [ 0000000]
i_2           (add          ) [ 0001111]
stg_74        (br           ) [ 0001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cmd">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmd"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="resp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op/1 end/2 i_5/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_60/5 stg_71/6 "/>
</bind>
</comp>

<comp id="68" class="1004" name="b_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="12" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_1/4 b_load/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="12" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/4 a_load/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="a_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="result_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="1"/>
<pin id="112" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_1/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/5 stg_69/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="result_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="1"/>
<pin id="124" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/6 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_1_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="32" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 tmp_1/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_8_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_10_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_3_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_5_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_7_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_9_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_6_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="228" class="1005" name="op_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2"/>
<pin id="230" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="op "/>
</bind>
</comp>

<comp id="234" class="1005" name="end_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="end "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_5_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_s_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="263" class="1005" name="b_addr_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="1"/>
<pin id="265" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="a_addr_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="1"/>
<pin id="270" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_10_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_5_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="285" class="1005" name="a_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="1"/>
<pin id="287" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="b_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="1"/>
<pin id="292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_7_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_3_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="i_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="50" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="38" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="44" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="137"><net_src comp="131" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="147"><net_src comp="141" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="149" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="131" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="131" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="183"><net_src comp="131" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="154" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="141" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="141" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="200"><net_src comp="141" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="154" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="87" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="75" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="213"><net_src comp="128" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="75" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="87" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="226"><net_src comp="138" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="54" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="237"><net_src comp="54" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="244"><net_src comp="54" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="250"><net_src comp="158" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="163" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="173" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="266"><net_src comp="68" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="271"><net_src comp="80" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="276"><net_src comp="179" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="190" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="288"><net_src comp="92" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="293"><net_src comp="100" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="298"><net_src comp="196" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="209" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="307"><net_src comp="222" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resp | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
		stg_26 : 1
		stg_28 : 1
	State 4
		tmp_8 : 1
		stg_35 : 2
		tmp_s : 1
		b_addr_1 : 2
		b_load_1 : 3
		a_addr_1 : 2
		a_load_1 : 3
		tmp_10 : 1
		tmp_3 : 1
		stg_45 : 2
		tmp_5 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
		tmp_7 : 1
	State 5
		tmp_9 : 1
		stg_58 : 2
	State 6
		tmp_6 : 1
		stg_69 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|          |    tmp_fu_158   |    0    |    38   |
|          |   tmp_2_fu_163  |    0    |    38   |
|   icmp   |   tmp_8_fu_168  |    0    |    38   |
|          |  tmp_10_fu_179  |    0    |    38   |
|          |   tmp_3_fu_185  |    0    |    38   |
|          |   tmp_7_fu_196  |    0    |    38   |
|----------|-----------------|---------|---------|
|          |    grp_fu_149   |    0    |    32   |
|          |   tmp_9_fu_202  |    0    |    32   |
|    add   |    i_3_fu_209   |    0    |    32   |
|          |   tmp_6_fu_215  |    0    |    32   |
|          |    i_2_fu_222   |    0    |    32   |
|----------|-----------------|---------|---------|
|   read   |  grp_read_fu_54 |    0    |    0    |
|----------|-----------------|---------|---------|
|   write  | grp_write_fu_60 |    0    |    0    |
|----------|-----------------|---------|---------|
|   sext   |   tmp_s_fu_173  |    0    |    0    |
|          |   tmp_5_fu_190  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |   388   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|a_addr_1_reg_268|   12   |
| a_addr_reg_285 |   12   |
|b_addr_1_reg_263|   12   |
| b_addr_reg_290 |   12   |
|   end_reg_234  |   32   |
|   i_1_reg_128  |   32   |
|   i_2_reg_304  |   32   |
|   i_3_reg_299  |   32   |
|   i_5_reg_241  |   32   |
|    i_reg_138   |   32   |
|   op_reg_228   |   32   |
|     reg_154    |   32   |
| tmp_10_reg_273 |    1   |
|  tmp_2_reg_251 |    1   |
|  tmp_5_reg_280 |   64   |
|  tmp_7_reg_295 |    1   |
|   tmp_reg_247  |    1   |
|  tmp_s_reg_258 |   64   |
+----------------+--------+
|      Total     |   436  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   4  |  12  |   48   ||    12   |
|  grp_access_fu_87 |  p0  |   4  |  12  |   48   ||    12   |
| grp_access_fu_115 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_115 |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   184  ||  3.568  ||    68   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   388  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   68   |
|  Register |    -   |   436  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   436  |   456  |
+-----------+--------+--------+--------+
