
---------- Begin Simulation Statistics ----------
final_tick                                83118025000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178424                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661256                       # Number of bytes of host memory used
host_op_rate                                   178774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   560.46                       # Real time elapsed on the host
host_tick_rate                              148302509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083118                       # Number of seconds simulated
sim_ticks                                 83118025000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.662360                       # CPI: cycles per instruction
system.cpu.discardedOps                        189371                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33600132                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.601554                       # IPC: instructions per cycle
system.cpu.numCycles                        166236050                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132635918                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381468                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          396                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       593986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4701                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1190521                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4701                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485860                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735555                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103793                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101798                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905171                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51412931                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51412931                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51413424                       # number of overall hits
system.cpu.dcache.overall_hits::total        51413424                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       651224                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         651224                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       659150                       # number of overall misses
system.cpu.dcache.overall_misses::total        659150                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23999028500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23999028500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23999028500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23999028500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064155                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072574                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012508                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012508                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012658                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012658                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36852.186805                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36852.186805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36409.054843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36409.054843                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       236084                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3333                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.832283                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512364                       # number of writebacks
system.cpu.dcache.writebacks::total            512364                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        63347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        63347                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63347                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       587877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       587877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       595799                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       595799                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21784303500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21784303500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22473194999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22473194999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011291                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011291                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011442                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011442                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37055.886691                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37055.886691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37719.423831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37719.423831                       # average overall mshr miss latency
system.cpu.dcache.replacements                 593751                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40798709                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40798709                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       316364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        316364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8350840500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8350840500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26396.304573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26396.304573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8013883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8013883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25393.255828                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25393.255828                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10614222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10614222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       334860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       334860                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15648188000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15648188000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46730.538135                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46730.538135                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13770420500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13770420500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50573.369545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50573.369545                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7926                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7926                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941442                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941442                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    688891499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    688891499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86959.290457                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86959.290457                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2012.137358                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52009299                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            595799                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.293364                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2012.137358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          549                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52668449                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52668449                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685816                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474933                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024807                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277785                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277785                       # number of overall hits
system.cpu.icache.overall_hits::total        10277785                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53979500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53979500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53979500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53979500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278523                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73142.953930                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73142.953930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73142.953930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73142.953930                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53241500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53241500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53241500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53241500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72142.953930                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72142.953930                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72142.953930                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72142.953930                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277785                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53979500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53979500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73142.953930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73142.953930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53241500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53241500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72142.953930                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72142.953930                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.502756                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13927.537940                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.502756                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.397952                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.397952                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279261                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83118025000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               389102                       # number of demand (read+write) hits
system.l2.demand_hits::total                   389174                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  72                       # number of overall hits
system.l2.overall_hits::.cpu.data              389102                       # number of overall hits
system.l2.overall_hits::total                  389174                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206697                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207363                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            206697                       # number of overall misses
system.l2.overall_misses::total                207363                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51358000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17431590500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17482948500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51358000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17431590500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17482948500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           595799                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596537                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          595799                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596537                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.902439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.346924                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.347611                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.902439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.346924                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.347611                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77114.114114                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84334.027586                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84310.838964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77114.114114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84334.027586                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84310.838964                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              113610                       # number of writebacks
system.l2.writebacks::total                    113610                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207357                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207357                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15364303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15409001500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15364303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15409001500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.346914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.347601                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.346914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.347601                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67114.114114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74334.651726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74311.460428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67114.114114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74334.651726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74311.460428                       # average overall mshr miss latency
system.l2.replacements                         175145                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       512364                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           512364                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       512364                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       512364                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          221                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3667                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3667                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            134901                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                134901                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          137414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              137414                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11921988500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11921988500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.504614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.504614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86759.635117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86759.635117                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       137414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         137414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10547848500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10547848500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.504614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.504614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76759.635117                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76759.635117                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51358000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51358000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.902439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.902439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77114.114114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77114.114114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67114.114114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67114.114114                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        254201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            254201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5509602000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5509602000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       323484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.214178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.214178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79523.144206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79523.144206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4816455000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4816455000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.214159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.214159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69524.589691                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69524.589691                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31891.311320                       # Cycle average of tags in use
system.l2.tags.total_refs                     1186452                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207913                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.706483                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     104.208706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        82.891767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31704.210847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973246                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16731                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2588163                       # Number of tag accesses
system.l2.tags.data_accesses                  2588163                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    113608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006138966500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6779                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6779                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              538873                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106960                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113610                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207357                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113610                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     73                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207357                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113610                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  145163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.574569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.871715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.027384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6641     97.96%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          128      1.89%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6779                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.754389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.724173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4319     63.71%     63.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.56%     64.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2201     32.47%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              212      3.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6779                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13270848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7271040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    159.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83110129500                       # Total gap between requests
system.mem_ctrls.avgGap                     258936.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13223552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7268992                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 512812.954831397918                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 159093674.326357007027                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 87453858.534295067191                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       206691                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       113610                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17414500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6844836750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1965846512500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26147.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33116.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17303463.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13228224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13270848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7271040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7271040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          666                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       206691                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         207357                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       113610                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        113610                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       512813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    159149884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        159662697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       512813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       512813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     87478498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        87478498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     87478498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       512813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    159149884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       247141195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               207284                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              113578                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7093                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7099                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7115                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2975676250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1036420000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6862251250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14355.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33105.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              141679                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              71942                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       107241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   191.486167                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   110.983491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   259.112307                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        71420     66.60%     66.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14146     13.19%     79.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2835      2.64%     82.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1250      1.17%     83.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9498      8.86%     92.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1092      1.02%     93.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          461      0.43%     93.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          335      0.31%     94.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6204      5.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       107241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13266176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7268992                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              159.606487                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               87.453859                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       386930880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       205658640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      743995140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     300254400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6560667360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22265851860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13167130560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43630488840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.922107                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34000718500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2775240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  46342066500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       378769860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       201320955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      736012620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     292622760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6560667360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21642106560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13692389760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43503889875                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   523.398984                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35369838500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2775240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44972946500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69943                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       113610                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60501                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137414                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69943                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       588825                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 588825                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20541888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20541888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207357                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207357    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207357                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           875429000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1116743500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            324222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       625974                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          142922                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272315                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272315                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323484                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1785349                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1787058                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     70922432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               70984576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          175145                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7271040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           771682                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006608                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081018                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 766583     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5099      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             771682                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83118025000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1107857500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         893701494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
