# AND & NAND LOGIC GATE
![Image](https://github.com/user-attachments/assets/84ff6674-942c-49f7-a481-f16781b2565a)

## AND 
 - Creating **Contacts** (INPUT_1; INPUT_2) and **Coil** (OUTPUT_1)

![Image](https://github.com/user-attachments/assets/2dc2a901-0a1b-4ef9-a21c-10fb0bbe602d)

 - Connexion and simulation
    * **1**

![Image](https://github.com/user-attachments/assets/68b3b91f-c825-4f08-b4f2-d430124956d3)
-  **2**

![Image](https://github.com/user-attachments/assets/5acc23df-0311-4c87-bbe7-76c6b783356c)

- **3**

![Image](https://github.com/user-attachments/assets/196e91a1-427a-4abb-8d58-b642c421f548)

- **4** 

![Image](https://github.com/user-attachments/assets/65512e53-442d-46fb-90cb-dfd903729002)


## NAND

![Image](https://github.com/user-attachments/assets/6facd90d-2698-4e18-b691-1525359d02cd)

![Image](https://github.com/user-attachments/assets/48e4401b-5bdc-4ea5-b932-55c2991a740a)

![Image](https://github.com/user-attachments/assets/811ff49c-9348-496c-975f-044907480c49)

![Image](https://github.com/user-attachments/assets/4be78f6f-537b-4a4f-986e-5aaa6b191783)

# End