INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NEEL/Downloads/verilog/memory circuit/LIFO_RAM/LIFO_RAM.srcs/sources_1/new/LIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LIFO_RAM
