#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000207a8c26960 .scope module, "clock_test" "clock_test" 2 3;
 .timescale -9 -12;
v00000207a8c26ef0_0 .var "i_clock", 0 0;
    .scope S_00000207a8c26960;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207a8c26ef0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000207a8c26960;
T_1 ;
    %delay 20000, 0;
    %load/vec4 v00000207a8c26ef0_0;
    %inv;
    %store/vec4 v00000207a8c26ef0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000207a8c26960;
T_2 ;
    %vpi_call 2 14 "$dumpfile", "clock_test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000207a8c26960 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "clock_test.v";
