// SPDX-License-Identifier: GPL-2.0
/*
 * Common Clock Framework support for exynosautov920 SoC.
 *
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 *        http://www.samsung.com/
 */

#include "../../../cmucal.h"
#include "cmucal-node.h"
#include "cmucal-sfr.h"

struct cmucal_pll_table v920_evt0_pll_aud_rate_table[] = {
	PLL_RATE_MPSK(740000000, 192, 5, 1, 0),
	PLL_RATE_MPSK(738000000, 192, 5, 1, 0),
	PLL_RATE_MPSK(590000000, 92, 3, 1, 0),
};

struct cmucal_pll_table v920_evt0_pll_shared1_rate_table[] = {
	PLL_RATE_MPSK(1866000000, 243, 5, 0, 0),
	PLL_RATE_MPSK(39000000, 287, 4, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_shared4_rate_table[] = {
	PLL_RATE_MPSK(1334000000, 139, 4, 0, 0),
	PLL_RATE_MPSK(1332999936, 139, 4, 0, 0),
	PLL_RATE_MPSK(39000000, 205, 4, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_shared3_rate_table[] = {
	PLL_RATE_MPSK(1600000000, 246, 4, 0, 0),
	PLL_RATE_MPSK(480000000, 75, 3, 1, 0),
	PLL_RATE_MPSK(480000000, 75, 3, 1, 0),
	PLL_RATE_MPSK(480000000, 75, 3, 1, 0),
};

struct cmucal_pll_table v920_evt0_pll_shared2_rate_table[] = {
	PLL_RATE_MPSK(1600000000, 125, 3, 0, 0),
	PLL_RATE_MPSK(39000000, 246, 4, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_shared0_rate_table[] = {
	PLL_RATE_MPSK(2132000000, 111, 2, 0, 0),
	PLL_RATE_MPSK(2132000000, 328, 4, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_shared5_rate_table[] = {
	PLL_RATE_MPSK(860000000, 179, 8, 0, 0),
	PLL_RATE_MPSK(38400000, 0, 0, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_mmc_rate_table[] = {
	PLL_RATE_MPSK(800000000, 125, 6, 0, 0),
	PLL_RATE_MPSK(618000000, 156, 5, 1, 0),
	PLL_RATE_MPSK(618000000, 156, 5, 1, 0),
	PLL_RATE_MPSK(38400000, 0, 0, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_cpucl0_rate_table[] = {
	PLL_RATE_MPSK(2300000000, 359, 6, 0, 0),
	PLL_RATE_MPSK(2000000000, 104, 2, 0, 0),
	PLL_RATE_MPSK(1550000000, 242, 6, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_cpucl1_rate_table[] = {
	PLL_RATE_MPSK(2300000000, 359, 6, 0, 0),
	PLL_RATE_MPSK(2000000000, 104, 2, 0, 0),
	PLL_RATE_MPSK(1550000000, 242, 6, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_cpucl2_rate_table[] = {
	PLL_RATE_MPSK(2300000000, 359, 6, 0, 0),
	PLL_RATE_MPSK(2000000000, 104, 2, 0, 0),
	PLL_RATE_MPSK(1550000000, 242, 6, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_g3d_rate_table[] = {
	PLL_RATE_MPSK(1500000000, 78, 2, 0, 0),
	PLL_RATE_MPSK(486000000, 177, 7, 1, 0),
	PLL_RATE_MPSK(486000000, 177, 7, 1, 0),
};

struct cmucal_pll_table v920_evt0_pll_eth_rate_table[] = {
	PLL_RATE_MPSK(39000000, 117, 3, 1, 0),
};

struct cmucal_pll_table v920_evt0_pll_mif_main_rate_table[] = {
	PLL_RATE_MPSK(7500000256, 195, 2, 0, 0),
	PLL_RATE_MPSK(4265999872, 111, 2, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_mif1_rate_table[] = {
	PLL_RATE_MPS(26000000, 0, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_mif2_rate_table[] = {
	PLL_RATE_MPS(26000000, 0, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_mif3_rate_table[] = {
	PLL_RATE_MPS(26000000, 0, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_mif_s2d_rate_table[] = {
	PLL_RATE_MPSK(400000000, 125, 3, 3, 0),
	PLL_RATE_MPSK(400000000, 400, 13, 0, 0),
};

struct cmucal_pll_table v920_evt0_pll_sfi_rate_table[] = {
	PLL_RATE_MPSK(1200000000, 125, 4, 0, 0),
	PLL_RATE_MPSK(800000000, 125, 6, 0, 0),
};

unsigned int v920_evt0_cmucal_pll_size = 16;
struct cmucal_pll v920_evt0_cmucal_pll_list[] = {
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_AUD, V920_EVT0_OSCCLK_AUD, V920_EVT0_PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_AUD_ENABLE, V920_EVT0_PLL_CON3_PLL_AUD_STABLE, V920_EVT0_PLL_CON3_PLL_AUD_DIV_P, V920_EVT0_PLL_CON3_PLL_AUD_DIV_M, V920_EVT0_PLL_CON3_PLL_AUD_DIV_S, V920_EVT0_PLL_CON9_PLL_AUD_K, V920_EVT0_PLL_CON8_PLL_AUD_F, v920_evt0_pll_aud_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_SHARED1, V920_EVT0_OSCCLK_CMU, V920_EVT0_PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_SHARED1_ENABLE, V920_EVT0_PLL_CON3_PLL_SHARED1_STABLE, V920_EVT0_PLL_CON3_PLL_SHARED1_DIV_P, V920_EVT0_PLL_CON3_PLL_SHARED1_DIV_M, V920_EVT0_PLL_CON3_PLL_SHARED1_DIV_S, V920_EVT0_PLL_CON9_PLL_SHARED1_K, V920_EVT0_PLL_CON8_PLL_SHARED1_F, v920_evt0_pll_shared1_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_SHARED4, V920_EVT0_OSCCLK_CMU, V920_EVT0_PLL_LOCKTIME_PLL_SHARED4_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_SHARED4_ENABLE, V920_EVT0_PLL_CON3_PLL_SHARED4_STABLE, V920_EVT0_PLL_CON3_PLL_SHARED4_DIV_P, V920_EVT0_PLL_CON3_PLL_SHARED4_DIV_M, V920_EVT0_PLL_CON3_PLL_SHARED4_DIV_S, V920_EVT0_PLL_CON9_PLL_SHARED4_K, V920_EVT0_PLL_CON8_PLL_SHARED4_F, v920_evt0_pll_shared4_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_SHARED3, V920_EVT0_OSCCLK_CMU, V920_EVT0_PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_SHARED3_ENABLE, V920_EVT0_PLL_CON3_PLL_SHARED3_STABLE, V920_EVT0_PLL_CON3_PLL_SHARED3_DIV_P, V920_EVT0_PLL_CON3_PLL_SHARED3_DIV_M, V920_EVT0_PLL_CON3_PLL_SHARED3_DIV_S, V920_EVT0_PLL_CON9_PLL_SHARED3_K, V920_EVT0_PLL_CON8_PLL_SHARED3_F, v920_evt0_pll_shared3_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_SHARED2, V920_EVT0_OSCCLK_CMU, V920_EVT0_PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_SHARED2_ENABLE, V920_EVT0_PLL_CON3_PLL_SHARED2_STABLE, V920_EVT0_PLL_CON3_PLL_SHARED2_DIV_P, V920_EVT0_PLL_CON3_PLL_SHARED2_DIV_M, V920_EVT0_PLL_CON3_PLL_SHARED2_DIV_S, V920_EVT0_PLL_CON9_PLL_SHARED2_K, V920_EVT0_PLL_CON8_PLL_SHARED2_F, v920_evt0_pll_shared2_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_SHARED0, V920_EVT0_OSCCLK_CMU, V920_EVT0_PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_SHARED0_ENABLE, V920_EVT0_PLL_CON3_PLL_SHARED0_STABLE, V920_EVT0_PLL_CON3_PLL_SHARED0_DIV_P, V920_EVT0_PLL_CON3_PLL_SHARED0_DIV_M, V920_EVT0_PLL_CON3_PLL_SHARED0_DIV_S, V920_EVT0_PLL_CON9_PLL_SHARED0_K, V920_EVT0_PLL_CON8_PLL_SHARED0_F, v920_evt0_pll_shared0_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_SHARED5, V920_EVT0_OSCCLK_CMU, V920_EVT0_PLL_LOCKTIME_PLL_SHARED5_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_SHARED5_ENABLE, V920_EVT0_PLL_CON3_PLL_SHARED5_STABLE, V920_EVT0_PLL_CON3_PLL_SHARED5_DIV_P, V920_EVT0_PLL_CON3_PLL_SHARED5_DIV_M, V920_EVT0_PLL_CON3_PLL_SHARED5_DIV_S, V920_EVT0_PLL_CON9_PLL_SHARED5_K, V920_EVT0_PLL_CON8_PLL_SHARED5_F, v920_evt0_pll_shared5_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_MMC, V920_EVT0_OSCCLK_CMU, V920_EVT0_PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_MMC_ENABLE, V920_EVT0_PLL_CON3_PLL_MMC_STABLE, V920_EVT0_PLL_CON3_PLL_MMC_DIV_P, V920_EVT0_PLL_CON3_PLL_MMC_DIV_M, V920_EVT0_PLL_CON3_PLL_MMC_DIV_S, V920_EVT0_PLL_CON9_PLL_MMC_K, V920_EVT0_PLL_CON8_PLL_MMC_F, v920_evt0_pll_mmc_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_CPUCL0, V920_EVT0_OSCCLK_CPUCL0, V920_EVT0_PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_CPUCL0_ENABLE, V920_EVT0_PLL_CON3_PLL_CPUCL0_STABLE, V920_EVT0_PLL_CON3_PLL_CPUCL0_DIV_P, V920_EVT0_PLL_CON3_PLL_CPUCL0_DIV_M, V920_EVT0_PLL_CON3_PLL_CPUCL0_DIV_S, V920_EVT0_PLL_CON9_PLL_CPUCL0_K, V920_EVT0_PLL_CON8_PLL_CPUCL0_F, v920_evt0_pll_cpucl0_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_CPUCL1, V920_EVT0_OSCCLK_CPUCL1, V920_EVT0_PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_CPUCL1_ENABLE, V920_EVT0_PLL_CON3_PLL_CPUCL1_STABLE, V920_EVT0_PLL_CON3_PLL_CPUCL1_DIV_P, V920_EVT0_PLL_CON3_PLL_CPUCL1_DIV_M, V920_EVT0_PLL_CON3_PLL_CPUCL1_DIV_S, V920_EVT0_PLL_CON9_PLL_CPUCL1_K, V920_EVT0_PLL_CON8_PLL_CPUCL1_F, v920_evt0_pll_cpucl1_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_CPUCL2, V920_EVT0_OSCCLK_CPUCL2, V920_EVT0_PLL_LOCKTIME_PLL_CPUCL2_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_CPUCL2_ENABLE, V920_EVT0_PLL_CON3_PLL_CPUCL2_STABLE, V920_EVT0_PLL_CON3_PLL_CPUCL2_DIV_P, V920_EVT0_PLL_CON3_PLL_CPUCL2_DIV_M, V920_EVT0_PLL_CON3_PLL_CPUCL2_DIV_S, V920_EVT0_PLL_CON9_PLL_CPUCL2_K, V920_EVT0_PLL_CON8_PLL_CPUCL2_F, v920_evt0_pll_cpucl2_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_G3D, V920_EVT0_OSCCLK_G3D, V920_EVT0_PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_G3D_ENABLE, V920_EVT0_PLL_CON3_PLL_G3D_STABLE, V920_EVT0_PLL_CON3_PLL_G3D_DIV_P, V920_EVT0_PLL_CON3_PLL_G3D_DIV_M, V920_EVT0_PLL_CON3_PLL_G3D_DIV_S, V920_EVT0_PLL_CON9_PLL_G3D_K, V920_EVT0_PLL_CON8_PLL_G3D_F, v920_evt0_pll_g3d_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_ETH, V920_EVT0_OSCCLK_HSI2, V920_EVT0_PLL_LOCKTIME_PLL_ETH_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_ETH_ENABLE, V920_EVT0_PLL_CON3_PLL_ETH_STABLE, V920_EVT0_PLL_CON3_PLL_ETH_DIV_P, V920_EVT0_PLL_CON3_PLL_ETH_DIV_M, V920_EVT0_PLL_CON3_PLL_ETH_DIV_S, V920_EVT0_PLL_CON9_PLL_ETH_K, V920_EVT0_PLL_CON8_PLL_ETH_F, v920_evt0_pll_eth_rate_table, 0, 0),
	CLK_RPLL(pll_a0535x, V920_EVT0_PLL_MIF_MAIN, V920_EVT0_OSCCLK_MIF, V920_EVT0_PLL_LOCKTIME_PLL_MIF_MAIN_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_MIF_MAIN_ENABLE, V920_EVT0_PLL_CON3_PLL_MIF_MAIN_STABLE, V920_EVT0_PLL_CON3_PLL_MIF_MAIN_DIV_P, V920_EVT0_PLL_CON3_PLL_MIF_MAIN_DIV_M, V920_EVT0_PLL_CON3_PLL_MIF_MAIN_DIV_S, EMPTY_CAL_ID, EMPTY_CAL_ID, v920_evt0_pll_mif_main_rate_table, 0, 0),
//	CLK_PLL(pll_0821x, V920_EVT0_PLL_MIF1, V920_EVT0_OSCCLK_MIF1, V920_EVT0_PLL_LOCKTIME_PLL_MIF1_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_MIF1_ENABLE, V920_EVT0_PLL_CON3_PLL_MIF1_STABLE, V920_EVT0_PLL_CON3_PLL_MIF1_DIV_P, V920_EVT0_PLL_CON3_PLL_MIF1_DIV_M, V920_EVT0_PLL_CON3_PLL_MIF1_DIV_S, EMPTY_CAL_ID, EMPTY_CAL_ID, v920_evt0_pll_mif1_rate_table, 0, 0),
//	CLK_PLL(pll_0821x, V920_EVT0_PLL_MIF2, V920_EVT0_OSCCLK_MIF2, V920_EVT0_PLL_LOCKTIME_PLL_MIF2_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_MIF2_ENABLE, V920_EVT0_PLL_CON3_PLL_MIF2_STABLE, V920_EVT0_PLL_CON3_PLL_MIF2_DIV_P, V920_EVT0_PLL_CON3_PLL_MIF2_DIV_M, V920_EVT0_PLL_CON3_PLL_MIF2_DIV_S, EMPTY_CAL_ID, EMPTY_CAL_ID, v920_evt0_pll_mif2_rate_table, 0, 0),
//	CLK_PLL(pll_0821x, V920_EVT0_PLL_MIF3, V920_EVT0_OSCCLK_MIF3, V920_EVT0_PLL_LOCKTIME_PLL_MIF3_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_MIF3_ENABLE, V920_EVT0_PLL_CON3_PLL_MIF3_STABLE, V920_EVT0_PLL_CON3_PLL_MIF3_DIV_P, V920_EVT0_PLL_CON3_PLL_MIF3_DIV_M, V920_EVT0_PLL_CON3_PLL_MIF3_DIV_S, EMPTY_CAL_ID, EMPTY_CAL_ID, v920_evt0_pll_mif3_rate_table, 0, 0),
	CLK_RPLL(pll_a0535x, V920_EVT0_PLL_MIF_S2D, V920_EVT0_OSCCLK_S2D, V920_EVT0_PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_MIF_S2D_ENABLE, V920_EVT0_PLL_CON3_PLL_MIF_S2D_STABLE, V920_EVT0_PLL_CON3_PLL_MIF_S2D_DIV_P, V920_EVT0_PLL_CON3_PLL_MIF_S2D_DIV_M, V920_EVT0_PLL_CON3_PLL_MIF_S2D_DIV_S, EMPTY_CAL_ID, EMPTY_CAL_ID, v920_evt0_pll_mif_s2d_rate_table, 0, 0),
	CLK_RPLL(frd_5311_apll, V920_EVT0_PLL_SFI, V920_EVT0_OSCCLK_SFI, V920_EVT0_PLL_LOCKTIME_PLL_SFI_PLL_LOCK_TIME, V920_EVT0_PLL_CON3_PLL_SFI_ENABLE, V920_EVT0_PLL_CON3_PLL_SFI_STABLE, V920_EVT0_PLL_CON3_PLL_SFI_DIV_P, V920_EVT0_PLL_CON3_PLL_SFI_DIV_M, V920_EVT0_PLL_CON3_PLL_SFI_DIV_S, V920_EVT0_PLL_CON9_PLL_SFI_K, V920_EVT0_PLL_CON8_PLL_SFI_F, v920_evt0_pll_sfi_rate_table, 0, 0),
};

enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_apm_noc_parents[] = {
	V920_EVT0_MUX_CLKMUX_APM_RCO_USER,
	V920_EVT0_MUX_CLKCMU_APM_NOC_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_apm_timer_parents[] = {
	V920_EVT0_OSCCLK_RCO_APM,
	V920_EVT0_OSCCLK_APM,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_apm_spmi_parents[] = {
	V920_EVT0_MUX_CLKMUX_APM_RCO_USER,
	V920_EVT0_MUX_CLKCMU_APM_NOC_USER,
	V920_EVT0_MUX_CLK_RCO_SPMI_PMIC,
	V920_EVT0_OSCCLK_RCO_APM,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_uaif3_parents[] = {
	V920_EVT0_DIV_CLK_AUD_UAIF3,
	V920_EVT0_CLKIO_AUD_UAIF3,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_uaif2_parents[] = {
	V920_EVT0_DIV_CLK_AUD_UAIF2,
	V920_EVT0_CLKIO_AUD_UAIF2,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_uaif1_parents[] = {
	V920_EVT0_DIV_CLK_AUD_UAIF1,
	V920_EVT0_CLKIO_AUD_UAIF1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_uaif0_parents[] = {
	V920_EVT0_DIV_CLK_AUD_UAIF0,
	V920_EVT0_CLKIO_AUD_UAIF0,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_cpu_parents[] = {
	V920_EVT0_DIV_CLK_AUD_CPU,
	V920_EVT0_MUX_CLKCMU_AUD_CPU_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_hchgen_clk_aud_cpu_parents[] = {
	V920_EVT0_MUX_CLK_AUD_CPU,
	V920_EVT0_DIV_HCHGEN_CLK_AUD_CPU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_uaif4_parents[] = {
	V920_EVT0_DIV_CLK_AUD_UAIF4,
	V920_EVT0_CLKIO_AUD_UAIF4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_uaif5_parents[] = {
	V920_EVT0_DIV_CLK_AUD_UAIF5,
	V920_EVT0_CLKIO_AUD_UAIF5,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_uaif6_parents[] = {
	V920_EVT0_DIV_CLK_AUD_UAIF6,
	V920_EVT0_CLKIO_AUD_UAIF6,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_noc_parents[] = {
	V920_EVT0_DIV_CLK_AUD_NOC,
	V920_EVT0_MUX_CLKCMU_AUD_NOC_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_avb_parents[] = {
	V920_EVT0_PLL_AVB,
	V920_EVT0_IOCLK_EXTPLL_AVB,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_audif_parents[] = {
	V920_EVT0_DIV_CLK_AUD_AUDIF,
	V920_EVT0_MUX_CLK_AUD_AVB,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_avb_eth_parents[] = {
	V920_EVT0_DIV_CLK_AUD_AUDIF,
	V920_EVT0_MUX_CLK_AUD_AVB,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_uaif7_parents[] = {
	V920_EVT0_DIV_CLK_AUD_UAIF7,
	V920_EVT0_CLKIO_AUD_UAIF7,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_uaif8_parents[] = {
	V920_EVT0_DIV_CLK_AUD_UAIF8,
	V920_EVT0_CLKIO_AUD_UAIF8,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_uaif9_parents[] = {
	V920_EVT0_DIV_CLK_AUD_UAIF9,
	V920_EVT0_CLKIO_AUD_UAIF9,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_aud_uaifs_parents[] = {
	V920_EVT0_DIV_CLK_AUD_UAIFS,
	V920_EVT0_CLKIO_AUD_UAIFS,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_pll_avb_fin_parents[] = {
	V920_EVT0_OSCCLK_AUD,
	V920_EVT0_I_PLL_AVB_FREF_FROM_HSI2,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mfc_mfc_parents[] = {
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_nocl2_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED5_D1,
	V920_EVT0_PLL_SHARED3_D1,
	V920_EVT0_OSCCLK_CMU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dpuf0_noc_parents[] = {
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
	V920_EVT0_PLL_SHARED3_D1,
	V920_EVT0_OSCCLK_CMU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl0_switch_parents[] = {
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED4_D2,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_nocl0_noc_parents[] = {
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED3_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mif_switch_parents[] = {
	V920_EVT0_PLL_SHARED0_D1,
	V920_EVT0_PLL_SHARED1_D1,
	V920_EVT0_PLL_SHARED2_D1,
	V920_EVT0_PLL_SHARED4_D1,
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED5_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_taa_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED5_D1,
	V920_EVT0_PLL_SHARED3_D1,
	V920_EVT0_OSCCLK_CMU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_acc_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED5_D1,
	V920_EVT0_PLL_SHARED3_D1,
	V920_EVT0_OSCCLK_CMU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_isp_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED5_D1,
	V920_EVT0_PLL_SHARED3_D1,
	V920_EVT0_OSCCLK_CMU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_aud_cpu_parents[] = {
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED4_D3,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl0_dbg_parents[] = {
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi0_noc_parents[] = {
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi1_usbdrd_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_cmu_cmuref_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_DIV_CLKCMU_CMU_BOOST,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_peric0_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_peric1_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_apm_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi1_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mfc_wfd_parents[] = {
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mif_nocp_parents[] = {
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_peric0_ip_parents[] = {
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_peric1_ip_parents[] = {
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_gnpu_noc_parents[] = {
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED5_D1,
	V920_EVT0_PLL_SHARED3_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dpub_noc_parents[] = {
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
	V920_EVT0_PLL_SHARED3_D1,
	V920_EVT0_OSCCLK_CMU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl0_cluster_parents[] = {
	V920_EVT0_PLL_SHARED2_D1,
	V920_EVT0_PLL_SHARED4_D1,
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED3_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cmu_boost_parents[] = {
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi1_mmc_card_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_MMC_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_cmu_pllclkout_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED3_D2,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED5_D2,
	V920_EVT0_PLL_MMC_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dptx_noc_parents[] = {
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_g3d_switch_parents[] = {
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED4_D2,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dpuf1_noc_parents[] = {
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
	V920_EVT0_PLL_SHARED3_D1,
	V920_EVT0_OSCCLK_CMU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dptx_dpgtc_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_aud_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl1_cluster_parents[] = {
	V920_EVT0_PLL_SHARED2_D1,
	V920_EVT0_PLL_SHARED4_D1,
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED3_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl1_switch_parents[] = {
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED4_D2,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_nocl1_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED5_D1,
	V920_EVT0_PLL_SHARED3_D1,
	V920_EVT0_OSCCLK_CMU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi2_noc_ufs_parents[] = {
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D2,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi2_ufs_embd_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi2_ethernet_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED1_D3,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dnc_noc_parents[] = {
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED3_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_snw_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED5_D1,
	V920_EVT0_PLL_SHARED3_D1,
	V920_EVT0_OSCCLK_CMU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl2_cluster_parents[] = {
	V920_EVT0_PLL_SHARED2_D1,
	V920_EVT0_PLL_SHARED4_D1,
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED3_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl2_switch_parents[] = {
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED4_D2,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dsp_noc_parents[] = {
	V920_EVT0_PLL_SHARED0_D2,
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED5_D1,
	V920_EVT0_PLL_SHARED3_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_sdma_noc_parents[] = {
	V920_EVT0_PLL_SHARED1_D2,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED3_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dpuf2_noc_parents[] = {
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
	V920_EVT0_PLL_SHARED3_D1,
	V920_EVT0_OSCCLK_CMU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mfd_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED1_D3,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED5_D1,
	V920_EVT0_PLL_SHARED3_D1,
	V920_EVT0_OSCCLK_CMU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_misc_noc_parents[] = {
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_ssp_noc_parents[] = {
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D2,
	V920_EVT0_PLL_SHARED4_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_m2m_noc_parents[] = {
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_m2m_jpeg_parents[] = {
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dpub_dsim_parents[] = {
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi2_noc_parents[] = {
	V920_EVT0_PLL_SHARED4_D2,
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_cmu_nocp_parents[] = {
	V920_EVT0_PLL_SHARED0_D3,
	V920_EVT0_PLL_SHARED2_D3,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cis_mclk0_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cis_mclk1_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cis_mclk2_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cis_mclk3_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dptx_dposc_parents[] = {
	V920_EVT0_OSCCLK_CMU,
	V920_EVT0_PLL_SHARED2_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_g3d_nocp_parents[] = {
	V920_EVT0_PLL_SHARED2_D3,
	V920_EVT0_PLL_SHARED1_D4,
	V920_EVT0_PLL_SHARED2_D4,
	V920_EVT0_PLL_SHARED4_D4,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_cpucl0_core_parents[] = {
	V920_EVT0_PLL_CPUCL0_D1,
	V920_EVT0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	V920_EVT0_OSCCLK_CPUCL0,
	V920_EVT0_MUX_CLKCMU_CPUCL0_CLUSTER_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_cpucl0_cmuref_parents[] = {
	V920_EVT0_OSCCLK_CPUCL0,
	V920_EVT0_CLKCMU_CMU_CPUCL0_BOOST,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_cpucl0_cluster_parents[] = {
	V920_EVT0_MUX_CLKCMU_CPUCL0_CLUSTER_USER,
	V920_EVT0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	V920_EVT0_OSCCLK_CPUCL0,
	V920_EVT0_PLL_CPUCL0_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_cpucl1_core_parents[] = {
	V920_EVT0_PLL_CPUCL1_D1,
	V920_EVT0_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	V920_EVT0_OSCCLK_CPUCL1,
	V920_EVT0_MUX_CLKCMU_CPUCL1_CLUSTER_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_cpucl1_cmuref_parents[] = {
	V920_EVT0_OSCCLK_CPUCL1,
	V920_EVT0_CLKCMU_CMU_CPUCL1_BOOST,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_cpucl1_cluster_parents[] = {
	V920_EVT0_MUX_CLKCMU_CPUCL1_CLUSTER_USER,
	V920_EVT0_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	V920_EVT0_OSCCLK_CPUCL1,
	V920_EVT0_PLL_CPUCL1_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_cpucl2_cmuref_parents[] = {
	V920_EVT0_OSCCLK_CPUCL2,
	V920_EVT0_CLKCMU_CMU_CPUCL2_BOOST,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_cpucl2_cluster_parents[] = {
	V920_EVT0_MUX_CLKCMU_CPUCL2_CLUSTER_USER,
	V920_EVT0_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	V920_EVT0_OSCCLK_CPUCL2,
	V920_EVT0_PLL_CPUCL2_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_cpucl2_core_parents[] = {
	V920_EVT0_PLL_CPUCL2_D1,
	V920_EVT0_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	V920_EVT0_OSCCLK_CPUCL2,
	V920_EVT0_MUX_CLKCMU_CPUCL2_CLUSTER_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_g3d_noc_parents[] = {
	V920_EVT0_PLL_G3D_D1,
	V920_EVT0_MUX_CLKCMU_G3D_SWITCH_USER,
	V920_EVT0_OSCCLK_G3D,
	V920_EVT0_OSCCLK_G3D,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_hsi1_usbdrd_parents[] = {
	V920_EVT0_TCXO_DIV2,
	V920_EVT0_MUX_CLKCMU_HSI1_USBDRD_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_hsi2_ethernet_parents[] = {
	V920_EVT0_PLL_ETH_D1,
	V920_EVT0_MUX_CLKCMU_HSI2_ETHERNET_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_mif_cmuref_parents[] = {
	V920_EVT0_OSCCLK_MIF,
	V920_EVT0_CLKCMU_CMU_MIF_BOOST,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_mif1_cmuref_parents[] = {
	V920_EVT0_OSCCLK_MIF1,
	V920_EVT0_CLKCMU_CMU_MIF_BOOST,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_mif2_cmuref_parents[] = {
	V920_EVT0_OSCCLK_MIF2,
	V920_EVT0_CLKCMU_CMU_MIF_BOOST,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_mif3_cmuref_parents[] = {
	V920_EVT0_OSCCLK_MIF3,
	V920_EVT0_CLKCMU_CMU_MIF_BOOST,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_nocl0_cmuref_parents[] = {
	V920_EVT0_OSCCLK_NOCL0,
	V920_EVT0_CLKCMU_CMU_NOCL0_BOOST,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_nocl1_cmuref_parents[] = {
	V920_EVT0_OSCCLK_NOCL1,
	V920_EVT0_CLKCMU_CMU_NOCL1_BOOST,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_nocl2_cmuref_parents[] = {
	V920_EVT0_OSCCLK_NOCL2,
	V920_EVT0_CLKCMU_CMU_NOCL2_BOOST,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric0_usi00_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric0_usi01_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric0_usi02_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric0_usi03_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric0_usi04_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric0_usi05_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric0_usi_i2c_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric0_i3c_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric0_usi06_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric0_usi07_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric0_usi08_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric1_usi_i2c_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric1_usi09_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric1_usi10_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric1_usi11_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric1_usi12_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric1_usi13_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric1_usi14_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric1_usi15_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric1_usi16_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric1_usi17_usi_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_peric1_i3c_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_s2d_core_parents[] = {
	V920_EVT0_OSCCLK_S2D,
	V920_EVT0_CLK_MIF_NOCD_S2D,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_sfi_pllclkout_parents[] = {
	V920_EVT0_OSCCLK_SFI,
	V920_EVT0_RTCCLK_SFI,
	V920_EVT0_PLL_SFI_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_sfi_usi18_parents[] = {
	V920_EVT0_OSCCLK_SFI,
	V920_EVT0_PLL_SFI_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_sfi_usi19_parents[] = {
	V920_EVT0_OSCCLK_SFI,
	V920_EVT0_PLL_SFI_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_sfi_usi20_parents[] = {
	V920_EVT0_OSCCLK_SFI,
	V920_EVT0_PLL_SFI_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_sfi_usi21_parents[] = {
	V920_EVT0_OSCCLK_SFI,
	V920_EVT0_PLL_SFI_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_sfi_xspi_parents[] = {
	V920_EVT0_OSCCLK_SFI,
	V920_EVT0_PLL_SFI_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_sfi_can0_parents[] = {
	V920_EVT0_OSCCLK_SFI,
	V920_EVT0_PLL_SFI_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_sfi_can1_parents[] = {
	V920_EVT0_OSCCLK_SFI,
	V920_EVT0_PLL_SFI_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_acc_noc_user_parents[] = {
	V920_EVT0_OSCCLK_ACC,
	V920_EVT0_CLKCMU_ACC_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_apm_noc_user_parents[] = {
	V920_EVT0_OSCCLK_RCO_APM,
	V920_EVT0_CLKCMU_APM_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkmux_apm_rco_user_parents[] = {
	V920_EVT0_OSCCLK_RCO_APM,
	V920_EVT0_CLK_RCO_APM,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clk_rco_spmi_pmic_parents[] = {
	V920_EVT0_OSCCLK_RCO_APM,
	V920_EVT0_CLK_RCO_SPMI_PMIC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_aud_cpu_user_parents[] = {
	V920_EVT0_OSCCLK_AUD,
	V920_EVT0_CLKCMU_AUD_CPU,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_aud_noc_user_parents[] = {
	V920_EVT0_OSCCLK_AUD,
	V920_EVT0_CLKCMU_AUD_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_pll_avb_parents[] = {
	V920_EVT0_OSCCLK_AUD,
	V920_EVT0_PLL_AVB_CLK_KITT,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl0_switch_user_parents[] = {
	V920_EVT0_OSCCLK_CPUCL0,
	V920_EVT0_CLKCMU_CPUCL0_SWITCH,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl0_dbg_user_parents[] = {
	V920_EVT0_OSCCLK_CPUCL0,
	V920_EVT0_CLKCMU_CPUCL0_DBG,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl0_cluster_user_parents[] = {
	V920_EVT0_OSCCLK_CPUCL0,
	V920_EVT0_CLKCMU_CPUCL0_CLUSTER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl1_switch_user_parents[] = {
	V920_EVT0_OSCCLK_CPUCL1,
	V920_EVT0_CLKCMU_CPUCL1_SWITCH,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl1_cluster_user_parents[] = {
	V920_EVT0_OSCCLK_CPUCL1,
	V920_EVT0_CLKCMU_CPUCL1_CLUSTER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl2_switch_user_parents[] = {
	V920_EVT0_OSCCLK_CPUCL2,
	V920_EVT0_CLKCMU_CPUCL2_SWITCH,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_cpucl2_cluster_user_parents[] = {
	V920_EVT0_OSCCLK_CPUCL2,
	V920_EVT0_CLKCMU_CPUCL2_CLUSTER,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dnc_noc_user_parents[] = {
	V920_EVT0_OSCCLK_DNC,
	V920_EVT0_CLKCMU_DNC_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dptx_noc_user_parents[] = {
	V920_EVT0_OSCCLK_DPTX,
	V920_EVT0_CLKCMU_DPTX_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dptx_dpgtc_user_parents[] = {
	V920_EVT0_OSCCLK_DPTX,
	V920_EVT0_CLKCMU_DPTX_DPGTC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dptx_dposc_user_parents[] = {
	V920_EVT0_OSCCLK_DPTX,
	V920_EVT0_CLKCMU_DPTX_DPOSC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dpub_noc_user_parents[] = {
	V920_EVT0_OSCCLK_DPUB,
	V920_EVT0_CLKCMU_DPUB_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dpub_dsim_user_parents[] = {
	V920_EVT0_OSCCLK_DPUB,
	V920_EVT0_CLKCMU_DPUB_DSIM,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dpuf_noc_user_parents[] = {
	V920_EVT0_OSCCLK_DPUF,
	V920_EVT0_CLKCMU_DPUF0_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dpuf1_noc_user_parents[] = {
	V920_EVT0_OSCCLK_DPUF1,
	V920_EVT0_CLKCMU_DPUF1_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dpuf2_noc_user_parents[] = {
	V920_EVT0_OSCCLK_DPUF2,
	V920_EVT0_CLKCMU_DPUF2_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_dsp_noc_user_parents[] = {
	V920_EVT0_OSCCLK_DSP,
	V920_EVT0_CLKCMU_DSP_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_g3d_switch_user_parents[] = {
	V920_EVT0_OSCCLK_G3D,
	V920_EVT0_CLKCMU_G3D_SWITCH,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_g3d_nocp_user_parents[] = {
	V920_EVT0_OSCCLK_G3D,
	V920_EVT0_CLKCMU_G3D_NOCP,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_gnpu_noc_user_parents[] = {
	V920_EVT0_OSCCLK_GNPU,
	V920_EVT0_CLKCMU_GNPU_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_gnpu1_noc_user_parents[] = {
	V920_EVT0_OSCCLK_GNPU1,
	V920_EVT0_CLKCMU_GNPU_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi0_noc_user_parents[] = {
	V920_EVT0_OSCCLK_HSI0,
	V920_EVT0_CLKCMU_HSI0_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi1_noc_user_parents[] = {
	V920_EVT0_OSCCLK_HSI1,
	V920_EVT0_CLKCMU_HSI1_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi1_mmc_card_user_parents[] = {
	V920_EVT0_OSCCLK_HSI1,
	V920_EVT0_CLKCMU_HSI1_MMC_CARD,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi1_usbdrd_user_parents[] = {
	V920_EVT0_OSCCLK_HSI1,
	V920_EVT0_CLKCMU_HSI1_USBDRD,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi2_ufs_embd_user_parents[] = {
	V920_EVT0_OSCCLK_HSI2,
	V920_EVT0_CLKCMU_HSI2_UFS_EMBD,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi2_ethernet_user_parents[] = {
	V920_EVT0_OSCCLK_HSI2,
	V920_EVT0_CLKCMU_HSI2_ETHERNET,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi2_noc_ufs_user_parents[] = {
	V920_EVT0_OSCCLK_HSI2,
	V920_EVT0_CLKCMU_HSI2_NOC_UFS,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_hsi2_noc_user_parents[] = {
	V920_EVT0_OSCCLK_HSI2,
	V920_EVT0_CLKCMU_HSI2_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_isp_noc_user_parents[] = {
	V920_EVT0_OSCCLK_ISP,
	V920_EVT0_CLKCMU_ISP_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_m2m_noc_user_parents[] = {
	V920_EVT0_OSCCLK_M2M,
	V920_EVT0_CLKCMU_M2M_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_m2m_jpeg_user_parents[] = {
	V920_EVT0_OSCCLK_M2M,
	V920_EVT0_CLKCMU_M2M_JPEG,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mfc_mfc_user_parents[] = {
	V920_EVT0_OSCCLK_MFC,
	V920_EVT0_CLKCMU_MFC_MFC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mfc_wfd_user_parents[] = {
	V920_EVT0_OSCCLK_MFC,
	V920_EVT0_CLKCMU_MFC_WFD,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mfd_noc_user_parents[] = {
	V920_EVT0_OSCCLK_MFD,
	V920_EVT0_CLKCMU_MFD_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mif_nocp_user_parents[] = {
	V920_EVT0_OSCCLK_MIF,
	V920_EVT0_CLKCMU_MIF_NOCP,
};
enum v920_evt0_clk_id cmucal_v920_evt0_clkmux_mif_ddrphy2x_parents[] = {
	V920_EVT0_OSCCLK_MIF,
	V920_EVT0_CLKCMU_MIF_SWITCH,
	V920_EVT0_PLL_MIF_MAIN_D1,
	V920_EVT0_OSCCLK_MIF,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mif1_nocp_user_parents[] = {
	V920_EVT0_OSCCLK_MIF1,
	V920_EVT0_CLKCMU_MIF_NOCP,
};
enum v920_evt0_clk_id cmucal_v920_evt0_clkmux_mif1_ddrphy2x_parents[] = {
	V920_EVT0_OSCCLK_MIF1,
	V920_EVT0_CLKCMU_MIF_SWITCH,
	V920_EVT0_PLL_MIF1_D1,
	V920_EVT0_PLL_MIF1_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mif2_nocp_user_parents[] = {
	V920_EVT0_OSCCLK_MIF2,
	V920_EVT0_CLKCMU_MIF_NOCP,
};
enum v920_evt0_clk_id cmucal_v920_evt0_clkmux_mif2_ddrphy2x_parents[] = {
	V920_EVT0_OSCCLK_MIF2,
	V920_EVT0_CLKCMU_MIF_SWITCH,
	V920_EVT0_PLL_MIF2_D1,
	V920_EVT0_PLL_MIF2_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_mif3_nocp_user_parents[] = {
	V920_EVT0_OSCCLK_MIF3,
	V920_EVT0_CLKCMU_MIF_NOCP,
};
enum v920_evt0_clk_id cmucal_v920_evt0_clkmux_mif3_ddrphy2x_parents[] = {
	V920_EVT0_OSCCLK_MIF3,
	V920_EVT0_CLKCMU_MIF_SWITCH,
	V920_EVT0_PLL_MIF3_D1,
	V920_EVT0_PLL_MIF3_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_misc_noc_user_parents[] = {
	V920_EVT0_OSCCLK_MISC,
	V920_EVT0_CLKCMU_MISC_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_nocl0_noc_user_parents[] = {
	V920_EVT0_OSCCLK_NOCL0,
	V920_EVT0_CLKCMU_NOCL0_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_nocl1_noc_user_parents[] = {
	V920_EVT0_OSCCLK_NOCL1,
	V920_EVT0_CLKCMU_NOCL1_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_nocl2_noc_user_parents[] = {
	V920_EVT0_OSCCLK_NOCL2,
	V920_EVT0_CLKCMU_NOCL2_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_peric0_noc_user_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_CLKCMU_PERIC0_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_peric0_ip_user_parents[] = {
	V920_EVT0_OSCCLK_PERIC0,
	V920_EVT0_CLKCMU_PERIC0_IP,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_peric1_noc_user_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_CLKCMU_PERIC1_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_peric1_ip_user_parents[] = {
	V920_EVT0_OSCCLK_PERIC1,
	V920_EVT0_CLKCMU_PERIC1_IP,
};
enum v920_evt0_clk_id cmucal_v920_evt0_clkcmu_mif_ddrphy2x_s2d_parents[] = {
	V920_EVT0_OSCCLK_S2D,
	V920_EVT0_PLL_MIF_S2D_D1,
	V920_EVT0_PLL_MIF_S2D_D1,
	V920_EVT0_PLL_MIF_S2D_D1,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_sdma_noc_user_parents[] = {
	V920_EVT0_OSCCLK_SDMA,
	V920_EVT0_CLKCMU_SDMA_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_snw_noc_user_parents[] = {
	V920_EVT0_OSCCLK_SNW,
	V920_EVT0_CLKCMU_SNW_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_ssp_noc_user_parents[] = {
	V920_EVT0_OSCCLK_SSP,
	V920_EVT0_CLKCMU_SSP_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_clkcmu_taa_noc_user_parents[] = {
	V920_EVT0_OSCCLK_TAA,
	V920_EVT0_CLKCMU_TAA_NOC,
};
enum v920_evt0_clk_id cmucal_v920_evt0_mux_hchgen_clk_sfi_cpu_parents[] = {
	V920_EVT0_PLL_SFI_D1,
	V920_EVT0_OSCCLK_SFI,
};
unsigned int v920_evt0_cmucal_mux_size = 236;
struct cmucal_mux v920_evt0_cmucal_mux_list[] = {
	CLK_MUX(V920_EVT0_MUX_CLK_APM_NOC, cmucal_v920_evt0_mux_clk_apm_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_APM_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_APM_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_APM_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_APM_TIMER, cmucal_v920_evt0_mux_clk_apm_timer_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_APM_TIMER_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_APM_TIMER_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_APM_TIMER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_APM_SPMI, cmucal_v920_evt0_mux_clk_apm_spmi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_APM_SPMI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_APM_SPMI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_APM_SPMI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_UAIF3, cmucal_v920_evt0_mux_clk_aud_uaif3_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_UAIF2, cmucal_v920_evt0_mux_clk_aud_uaif2_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_UAIF1, cmucal_v920_evt0_mux_clk_aud_uaif1_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_UAIF0, cmucal_v920_evt0_mux_clk_aud_uaif0_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_CPU, cmucal_v920_evt0_mux_clk_aud_cpu_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_HCHGEN_CLK_AUD_CPU, cmucal_v920_evt0_mux_hchgen_clk_aud_cpu_parents, V920_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_SELECT, V920_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_BUSY, V920_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_UAIF4, cmucal_v920_evt0_mux_clk_aud_uaif4_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF4_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF4_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_UAIF5, cmucal_v920_evt0_mux_clk_aud_uaif5_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF5_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF5_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_UAIF6, cmucal_v920_evt0_mux_clk_aud_uaif6_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF6_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF6_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_NOC, cmucal_v920_evt0_mux_clk_aud_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_AVB, cmucal_v920_evt0_mux_clk_aud_avb_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_AUDIF, cmucal_v920_evt0_mux_clk_aud_audif_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AUDIF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AUDIF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_AVB_ETH, cmucal_v920_evt0_mux_clk_aud_avb_eth_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_UAIF7, cmucal_v920_evt0_mux_clk_aud_uaif7_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF7_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF7_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_UAIF8, cmucal_v920_evt0_mux_clk_aud_uaif8_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF8_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF8_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_UAIF9, cmucal_v920_evt0_mux_clk_aud_uaif9_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF9_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF9_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_AUD_UAIFS, cmucal_v920_evt0_mux_clk_aud_uaifs_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIFS_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIFS_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIFS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_PLL_AVB_FIN, cmucal_v920_evt0_mux_pll_avb_fin_parents, V920_EVT0_CLK_CON_MUX_MUX_PLL_AVB_FIN_SELECT, V920_EVT0_CLK_CON_MUX_MUX_PLL_AVB_FIN_BUSY, V920_EVT0_CLK_CON_MUX_MUX_PLL_AVB_FIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MFC_MFC, cmucal_v920_evt0_mux_clkcmu_mfc_mfc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_NOCL2_NOC, cmucal_v920_evt0_mux_clkcmu_nocl2_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPUF0_NOC, cmucal_v920_evt0_mux_clkcmu_dpuf0_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL0_SWITCH, cmucal_v920_evt0_mux_clkcmu_cpucl0_switch_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_NOCL0_NOC, cmucal_v920_evt0_mux_clkcmu_nocl0_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MIF_SWITCH, cmucal_v920_evt0_mux_clkcmu_mif_switch_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_TAA_NOC, cmucal_v920_evt0_mux_clkcmu_taa_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_ACC_NOC, cmucal_v920_evt0_mux_clkcmu_acc_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_ISP_NOC, cmucal_v920_evt0_mux_clkcmu_isp_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_AUD_CPU, cmucal_v920_evt0_mux_clkcmu_aud_cpu_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL0_DBG, cmucal_v920_evt0_mux_clkcmu_cpucl0_dbg_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI0_NOC, cmucal_v920_evt0_mux_clkcmu_hsi0_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI1_USBDRD, cmucal_v920_evt0_mux_clkcmu_hsi1_usbdrd_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CMU_CMUREF, cmucal_v920_evt0_mux_cmu_cmuref_parents, V920_EVT0_CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_PERIC0_NOC, cmucal_v920_evt0_mux_clkcmu_peric0_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_PERIC1_NOC, cmucal_v920_evt0_mux_clkcmu_peric1_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_APM_NOC, cmucal_v920_evt0_mux_clkcmu_apm_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_APM_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_APM_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_APM_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI1_NOC, cmucal_v920_evt0_mux_clkcmu_hsi1_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MFC_WFD, cmucal_v920_evt0_mux_clkcmu_mfc_wfd_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MIF_NOCP, cmucal_v920_evt0_mux_clkcmu_mif_nocp_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_PERIC0_IP, cmucal_v920_evt0_mux_clkcmu_peric0_ip_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_PERIC1_IP, cmucal_v920_evt0_mux_clkcmu_peric1_ip_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_GNPU_NOC, cmucal_v920_evt0_mux_clkcmu_gnpu_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPUB_NOC, cmucal_v920_evt0_mux_clkcmu_dpub_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL0_CLUSTER, cmucal_v920_evt0_mux_clkcmu_cpucl0_cluster_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CMU_BOOST, cmucal_v920_evt0_mux_clkcmu_cmu_boost_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI1_MMC_CARD, cmucal_v920_evt0_mux_clkcmu_hsi1_mmc_card_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_CMU_PLLCLKOUT, cmucal_v920_evt0_mux_clk_cmu_pllclkout_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPTX_NOC, cmucal_v920_evt0_mux_clkcmu_dptx_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_G3D_SWITCH, cmucal_v920_evt0_mux_clkcmu_g3d_switch_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPUF1_NOC, cmucal_v920_evt0_mux_clkcmu_dpuf1_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPTX_DPGTC, cmucal_v920_evt0_mux_clkcmu_dptx_dpgtc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_AUD_NOC, cmucal_v920_evt0_mux_clkcmu_aud_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL1_CLUSTER, cmucal_v920_evt0_mux_clkcmu_cpucl1_cluster_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL1_SWITCH, cmucal_v920_evt0_mux_clkcmu_cpucl1_switch_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_NOCL1_NOC, cmucal_v920_evt0_mux_clkcmu_nocl1_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS, cmucal_v920_evt0_mux_clkcmu_hsi2_noc_ufs_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI2_UFS_EMBD, cmucal_v920_evt0_mux_clkcmu_hsi2_ufs_embd_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI2_ETHERNET, cmucal_v920_evt0_mux_clkcmu_hsi2_ethernet_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DNC_NOC, cmucal_v920_evt0_mux_clkcmu_dnc_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_SNW_NOC, cmucal_v920_evt0_mux_clkcmu_snw_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL2_CLUSTER, cmucal_v920_evt0_mux_clkcmu_cpucl2_cluster_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL2_SWITCH, cmucal_v920_evt0_mux_clkcmu_cpucl2_switch_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DSP_NOC, cmucal_v920_evt0_mux_clkcmu_dsp_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_SDMA_NOC, cmucal_v920_evt0_mux_clkcmu_sdma_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPUF2_NOC, cmucal_v920_evt0_mux_clkcmu_dpuf2_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF2_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF2_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MFD_NOC, cmucal_v920_evt0_mux_clkcmu_mfd_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFD_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFD_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFD_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MISC_NOC, cmucal_v920_evt0_mux_clkcmu_misc_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_SSP_NOC, cmucal_v920_evt0_mux_clkcmu_ssp_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_M2M_NOC, cmucal_v920_evt0_mux_clkcmu_m2m_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_M2M_JPEG, cmucal_v920_evt0_mux_clkcmu_m2m_jpeg_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPUB_DSIM, cmucal_v920_evt0_mux_clkcmu_dpub_dsim_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI2_NOC, cmucal_v920_evt0_mux_clkcmu_hsi2_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_CMU_NOCP, cmucal_v920_evt0_mux_clk_cmu_nocp_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_CMU_NOCP_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_CMU_NOCP_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_CMU_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CIS_MCLK0, cmucal_v920_evt0_mux_clkcmu_cis_mclk0_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CIS_MCLK1, cmucal_v920_evt0_mux_clkcmu_cis_mclk1_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CIS_MCLK2, cmucal_v920_evt0_mux_clkcmu_cis_mclk2_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CIS_MCLK3, cmucal_v920_evt0_mux_clkcmu_cis_mclk3_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPTX_DPOSC, cmucal_v920_evt0_mux_clkcmu_dptx_dposc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_G3D_NOCP, cmucal_v920_evt0_mux_clkcmu_g3d_nocp_parents, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_CPUCL0_CORE, cmucal_v920_evt0_mux_clk_cpucl0_core_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CPUCL0_CMUREF, cmucal_v920_evt0_mux_cpucl0_cmuref_parents, V920_EVT0_CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_CPUCL0_CLUSTER, cmucal_v920_evt0_mux_clk_cpucl0_cluster_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_CPUCL1_CORE, cmucal_v920_evt0_mux_clk_cpucl1_core_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CPUCL1_CMUREF, cmucal_v920_evt0_mux_cpucl1_cmuref_parents, V920_EVT0_CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_CPUCL1_CLUSTER, cmucal_v920_evt0_mux_clk_cpucl1_cluster_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CPUCL2_CMUREF, cmucal_v920_evt0_mux_cpucl2_cmuref_parents, V920_EVT0_CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_CPUCL2_CLUSTER, cmucal_v920_evt0_mux_clk_cpucl2_cluster_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_CPUCL2_CORE, cmucal_v920_evt0_mux_clk_cpucl2_core_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_G3D_NOC, cmucal_v920_evt0_mux_clk_g3d_noc_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_G3D_NOC_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_G3D_NOC_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_G3D_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_HSI1_USBDRD, cmucal_v920_evt0_mux_clk_hsi1_usbdrd_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_HSI2_ETHERNET, cmucal_v920_evt0_mux_clk_hsi2_ethernet_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_MIF_CMUREF, cmucal_v920_evt0_mux_mif_cmuref_parents, V920_EVT0_CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_MIF1_CMUREF, cmucal_v920_evt0_mux_mif1_cmuref_parents, V920_EVT0_CLK_CON_MUX_MUX_MIF1_CMUREF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_MIF1_CMUREF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_MIF1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_MIF2_CMUREF, cmucal_v920_evt0_mux_mif2_cmuref_parents, V920_EVT0_CLK_CON_MUX_MUX_MIF2_CMUREF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_MIF2_CMUREF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_MIF2_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_MIF3_CMUREF, cmucal_v920_evt0_mux_mif3_cmuref_parents, V920_EVT0_CLK_CON_MUX_MUX_MIF3_CMUREF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_MIF3_CMUREF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_MIF3_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_NOCL0_CMUREF, cmucal_v920_evt0_mux_nocl0_cmuref_parents, V920_EVT0_CLK_CON_MUX_MUX_NOCL0_CMUREF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_NOCL0_CMUREF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_NOCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_NOCL1_CMUREF, cmucal_v920_evt0_mux_nocl1_cmuref_parents, V920_EVT0_CLK_CON_MUX_MUX_NOCL1_CMUREF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_NOCL1_CMUREF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_NOCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_NOCL2_CMUREF, cmucal_v920_evt0_mux_nocl2_cmuref_parents, V920_EVT0_CLK_CON_MUX_MUX_NOCL2_CMUREF_SELECT, V920_EVT0_CLK_CON_MUX_MUX_NOCL2_CMUREF_BUSY, V920_EVT0_CLK_CON_MUX_MUX_NOCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC0_USI00_USI, cmucal_v920_evt0_mux_clk_peric0_usi00_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC0_USI01_USI, cmucal_v920_evt0_mux_clk_peric0_usi01_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC0_USI02_USI, cmucal_v920_evt0_mux_clk_peric0_usi02_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC0_USI03_USI, cmucal_v920_evt0_mux_clk_peric0_usi03_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC0_USI04_USI, cmucal_v920_evt0_mux_clk_peric0_usi04_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC0_USI05_USI, cmucal_v920_evt0_mux_clk_peric0_usi05_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC0_USI_I2C, cmucal_v920_evt0_mux_clk_peric0_usi_i2c_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC0_I3C, cmucal_v920_evt0_mux_clk_peric0_i3c_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_I3C_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_I3C_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC0_USI06_USI, cmucal_v920_evt0_mux_clk_peric0_usi06_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI06_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI06_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI06_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC0_USI07_USI, cmucal_v920_evt0_mux_clk_peric0_usi07_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC0_USI08_USI, cmucal_v920_evt0_mux_clk_peric0_usi08_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI08_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI08_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI08_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC1_USI_I2C, cmucal_v920_evt0_mux_clk_peric1_usi_i2c_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC1_USI09_USI, cmucal_v920_evt0_mux_clk_peric1_usi09_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC1_USI10_USI, cmucal_v920_evt0_mux_clk_peric1_usi10_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC1_USI11_USI, cmucal_v920_evt0_mux_clk_peric1_usi11_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC1_USI12_USI, cmucal_v920_evt0_mux_clk_peric1_usi12_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC1_USI13_USI, cmucal_v920_evt0_mux_clk_peric1_usi13_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC1_USI14_USI, cmucal_v920_evt0_mux_clk_peric1_usi14_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC1_USI15_USI, cmucal_v920_evt0_mux_clk_peric1_usi15_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC1_USI16_USI, cmucal_v920_evt0_mux_clk_peric1_usi16_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC1_USI17_USI, cmucal_v920_evt0_mux_clk_peric1_usi17_usi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_PERIC1_I3C, cmucal_v920_evt0_mux_clk_peric1_i3c_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_I3C_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_I3C_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_S2D_CORE, cmucal_v920_evt0_mux_clk_s2d_core_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_SFI_PLLCLKOUT, cmucal_v920_evt0_mux_clk_sfi_pllclkout_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_SFI_USI18, cmucal_v920_evt0_mux_clk_sfi_usi18_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI18_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI18_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI18_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_SFI_USI19, cmucal_v920_evt0_mux_clk_sfi_usi19_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI19_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI19_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI19_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_SFI_USI20, cmucal_v920_evt0_mux_clk_sfi_usi20_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI20_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI20_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI20_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_SFI_USI21, cmucal_v920_evt0_mux_clk_sfi_usi21_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI21_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI21_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI21_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_SFI_XSPI, cmucal_v920_evt0_mux_clk_sfi_xspi_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_XSPI_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_XSPI_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_XSPI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_SFI_CAN0, cmucal_v920_evt0_mux_clk_sfi_can0_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN0_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN0_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_SFI_CAN1, cmucal_v920_evt0_mux_clk_sfi_can1_parents, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN1_SELECT, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN1_BUSY, V920_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_ACC_CMU_ACC_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_APM_CMU_APM_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_AUD_CMU_AUD_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_CMU_CMU_TOP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_CMU_CMU_TOP_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_CPUCL0_CMU_CPUCL0_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_CPUCL1_CMU_CPUCL1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_CPUCL1_EMBEDDED_CMU_CPUCL1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_CPUCL2_CMU_CPUCL2_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_CPUCL2_EMBEDDED_CMU_CPUCL2_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_DNC_CMU_DNC_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_DPTX_CMU_DPTX_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_DPUB_CMU_DPUB_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_DPUF_CMU_DPUF_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_DSP_CMU_DSP_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_G3D_CMU_G3D_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_GNPU_CMU_GNPU_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_HSI0_CMU_HSI0_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_HSI1_CMU_HSI1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_HSI2_CMU_HSI2_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_ISP_CMU_ISP_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_M2M_CMU_M2M_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_MFC_CMU_MFC_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_MFD_CMU_MFD_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_MIF_CMU_MIF_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_MIF1_CMU_MIF1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_MIF2_CMU_MIF2_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_MIF3_CMU_MIF3_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_MISC_CMU_MISC_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_NOCL0_CMU_NOCL0_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_NOCL1_CMU_NOCL1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_NOCL2_CMU_NOCL2_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_PERIC0_CMU_PERIC0_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_PERIC1_CMU_PERIC1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_SDMA_CMU_SDMA_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_SFI_CMU_SFI_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_SNW_CMU_SNW_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_SSP_CMU_SSP_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_STRONG_CMU_STRONG_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_TAA_CMU_TAA_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, cmucal_v920_evt0_mux_clkcmu_acc_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_ACC_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_ACC_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_ACC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_APM_NOC_USER, cmucal_v920_evt0_mux_clkcmu_apm_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_APM_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_APM_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_APM_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKMUX_APM_RCO_USER, cmucal_v920_evt0_mux_clkmux_apm_rco_user_parents, V920_EVT0_PLL_CON0_MUX_CLKMUX_APM_RCO_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKMUX_APM_RCO_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKMUX_APM_RCO_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLK_RCO_SPMI_PMIC, cmucal_v920_evt0_mux_clk_rco_spmi_pmic_parents, V920_EVT0_PLL_CON0_MUX_CLK_RCO_SPMI_PMIC_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLK_RCO_SPMI_PMIC_BUSY, V920_EVT0_PLL_CON1_MUX_CLK_RCO_SPMI_PMIC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_AUD_CPU_USER, cmucal_v920_evt0_mux_clkcmu_aud_cpu_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_AUD_NOC_USER, cmucal_v920_evt0_mux_clkcmu_aud_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_PLL_AVB, cmucal_v920_evt0_pll_avb_parents, V920_EVT0_PLL_CON0_PLL_AVB_MUX_SEL, V920_EVT0_PLL_CON0_PLL_AVB_BUSY, V920_EVT0_PLL_CON1_PLL_AVB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL0_SWITCH_USER, cmucal_v920_evt0_mux_clkcmu_cpucl0_switch_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, cmucal_v920_evt0_mux_clkcmu_cpucl0_dbg_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL0_CLUSTER_USER, cmucal_v920_evt0_mux_clkcmu_cpucl0_cluster_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL1_SWITCH_USER, cmucal_v920_evt0_mux_clkcmu_cpucl1_switch_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL1_CLUSTER_USER, cmucal_v920_evt0_mux_clkcmu_cpucl1_cluster_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL1_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL2_SWITCH_USER, cmucal_v920_evt0_mux_clkcmu_cpucl2_switch_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_CPUCL2_CLUSTER_USER, cmucal_v920_evt0_mux_clkcmu_cpucl2_cluster_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL2_CLUSTER_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL2_CLUSTER_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL2_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, cmucal_v920_evt0_mux_clkcmu_dnc_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_DNC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, cmucal_v920_evt0_mux_clkcmu_dptx_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_DPTX_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPTX_DPGTC_USER, cmucal_v920_evt0_mux_clkcmu_dptx_dpgtc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPTX_DPOSC_USER, cmucal_v920_evt0_mux_clkcmu_dptx_dposc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_DPOSC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_DPOSC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_DPTX_DPOSC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPUB_NOC_USER, cmucal_v920_evt0_mux_clkcmu_dpub_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPUB_DSIM_USER, cmucal_v920_evt0_mux_clkcmu_dpub_dsim_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_DPUB_DSIM_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, cmucal_v920_evt0_mux_clkcmu_dpuf_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPUF_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPUF_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_DPUF_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPUF1_NOC_USER, cmucal_v920_evt0_mux_clkcmu_dpuf1_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DPUF2_NOC_USER, cmucal_v920_evt0_mux_clkcmu_dpuf2_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPUF2_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_DPUF2_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_DPUF2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_DSP_NOC_USER, cmucal_v920_evt0_mux_clkcmu_dsp_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_DSP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_G3D_SWITCH_USER, cmucal_v920_evt0_mux_clkcmu_g3d_switch_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, cmucal_v920_evt0_mux_clkcmu_g3d_nocp_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_G3D_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, cmucal_v920_evt0_mux_clkcmu_gnpu_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_GNPU1_NOC_USER, cmucal_v920_evt0_mux_clkcmu_gnpu1_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_GNPU1_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_GNPU1_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_GNPU1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, cmucal_v920_evt0_mux_clkcmu_hsi0_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, cmucal_v920_evt0_mux_clkcmu_hsi1_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI1_MMC_CARD_USER, cmucal_v920_evt0_mux_clkcmu_hsi1_mmc_card_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI1_USBDRD_USER, cmucal_v920_evt0_mux_clkcmu_hsi1_usbdrd_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_HSI1_USBDRD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI2_UFS_EMBD_USER, cmucal_v920_evt0_mux_clkcmu_hsi2_ufs_embd_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI2_ETHERNET_USER, cmucal_v920_evt0_mux_clkcmu_hsi2_ethernet_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_ETHERNET_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_ETHERNET_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_ETHERNET_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, cmucal_v920_evt0_mux_clkcmu_hsi2_noc_ufs_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_NOC_UFS_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_NOC_UFS_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_NOC_UFS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, cmucal_v920_evt0_mux_clkcmu_hsi2_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, cmucal_v920_evt0_mux_clkcmu_isp_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_ISP_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_ISP_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_ISP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, cmucal_v920_evt0_mux_clkcmu_m2m_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_M2M_JPEG_USER, cmucal_v920_evt0_mux_clkcmu_m2m_jpeg_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, cmucal_v920_evt0_mux_clkcmu_mfc_mfc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MFC_WFD_USER, cmucal_v920_evt0_mux_clkcmu_mfc_wfd_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_MFC_WFD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, cmucal_v920_evt0_mux_clkcmu_mfd_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_MFD_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_MFD_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_MFD_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, cmucal_v920_evt0_mux_clkcmu_mif_nocp_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_CLKMUX_MIF_DDRPHY2X, cmucal_v920_evt0_clkmux_mif_ddrphy2x_parents, V920_EVT0_PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL, V920_EVT0_PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY, V920_EVT0_PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, cmucal_v920_evt0_mux_clkcmu_mif1_nocp_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_MIF1_NOCP_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_MIF1_NOCP_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_MIF1_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_CLKMUX_MIF1_DDRPHY2X, cmucal_v920_evt0_clkmux_mif1_ddrphy2x_parents, V920_EVT0_PLL_CON0_CLKMUX_MIF1_DDRPHY2X_MUX_SEL, V920_EVT0_PLL_CON0_CLKMUX_MIF1_DDRPHY2X_BUSY, V920_EVT0_PLL_CON1_CLKMUX_MIF1_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, cmucal_v920_evt0_mux_clkcmu_mif2_nocp_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_MIF2_NOCP_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_MIF2_NOCP_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_MIF2_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_CLKMUX_MIF2_DDRPHY2X, cmucal_v920_evt0_clkmux_mif2_ddrphy2x_parents, V920_EVT0_PLL_CON0_CLKMUX_MIF2_DDRPHY2X_MUX_SEL, V920_EVT0_PLL_CON0_CLKMUX_MIF2_DDRPHY2X_BUSY, V920_EVT0_PLL_CON1_CLKMUX_MIF2_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, cmucal_v920_evt0_mux_clkcmu_mif3_nocp_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_MIF3_NOCP_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_MIF3_NOCP_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_MIF3_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_CLKMUX_MIF3_DDRPHY2X, cmucal_v920_evt0_clkmux_mif3_ddrphy2x_parents, V920_EVT0_PLL_CON0_CLKMUX_MIF3_DDRPHY2X_MUX_SEL, V920_EVT0_PLL_CON0_CLKMUX_MIF3_DDRPHY2X_BUSY, V920_EVT0_PLL_CON1_CLKMUX_MIF3_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, cmucal_v920_evt0_mux_clkcmu_misc_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_MISC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, cmucal_v920_evt0_mux_clkcmu_nocl0_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, cmucal_v920_evt0_mux_clkcmu_nocl1_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_NOCL1_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_NOCL1_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_NOCL1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, cmucal_v920_evt0_mux_clkcmu_nocl2_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_NOCL2_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_NOCL2_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_NOCL2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, cmucal_v920_evt0_mux_clkcmu_peric0_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_PERIC0_IP_USER, cmucal_v920_evt0_mux_clkcmu_peric0_ip_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, cmucal_v920_evt0_mux_clkcmu_peric1_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_PERIC1_IP_USER, cmucal_v920_evt0_mux_clkcmu_peric1_ip_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_CLKCMU_MIF_DDRPHY2X_S2D, cmucal_v920_evt0_clkcmu_mif_ddrphy2x_s2d_parents, V920_EVT0_PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL, V920_EVT0_PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, V920_EVT0_PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, cmucal_v920_evt0_mux_clkcmu_sdma_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_SDMA_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, cmucal_v920_evt0_mux_clkcmu_snw_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_SNW_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_SNW_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_SNW_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, cmucal_v920_evt0_mux_clkcmu_ssp_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_SSP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, cmucal_v920_evt0_mux_clkcmu_taa_noc_user_parents, V920_EVT0_PLL_CON0_MUX_CLKCMU_TAA_NOC_USER_MUX_SEL, V920_EVT0_PLL_CON0_MUX_CLKCMU_TAA_NOC_USER_BUSY, V920_EVT0_PLL_CON1_MUX_CLKCMU_TAA_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(V920_EVT0_MUX_HCHGEN_CLK_SFI_CPU, cmucal_v920_evt0_mux_hchgen_clk_sfi_cpu_parents, EMPTY_CAL_ID, V920_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_BUSY, V920_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int v920_evt0_cmucal_div_size = 162;
struct cmucal_div v920_evt0_cmucal_div_list[] = {
	CLK_DIV(V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_ACC_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_ACC_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_ACC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_APM_SPMI, V920_EVT0_MUX_CLK_APM_SPMI, V920_EVT0_CLK_CON_DIV_DIV_CLK_APM_SPMI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_APM_SPMI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_APM_SPMI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_CPU, V920_EVT0_PLL_AUD, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CPU_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CPU_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_AUDIF, V920_EVT0_PLL_AUD, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_UAIF0, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_UAIF1, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_UAIF2, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_UAIF3, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_NOC, V920_EVT0_PLL_AUD, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOC_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_CNT, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CNT_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CNT_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_MCLK, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_MCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_MCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_UAIF6, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF6_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF6_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_UAIF5, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF5_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF5_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_UAIF4, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF4_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF4_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_HCHGEN_CLK_AUD_CPU, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_BUSY, V920_EVT0_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLK_AUD_AVB_ETH, V920_EVT0_GATE_CLK_AUD_AVB_ETH, V920_EVT0_CLK_CON_DIV_CLK_AUD_AVB_ETH_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLK_AUD_AVB_ETH_BUSY, V920_EVT0_CLK_CON_DIV_CLK_AUD_AVB_ETH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_UAIF7, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF7_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF7_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_UAIF8, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF8_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF8_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_UAIF9, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF9_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF9_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_AUD_UAIFS, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIFS_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIFS_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIFS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_APM_NOC, V920_EVT0_GATE_CLKCMU_APM_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_APM_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_APM_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_APM_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_PERIC0_NOC, V920_EVT0_GATE_CLKCMU_PERIC0_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_HSI0_NOC, V920_EVT0_GATE_CLKCMU_HSI0_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI0_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI0_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_DPUB_NOC, V920_EVT0_GATE_CLKCMU_DPUB_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUB_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUB_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_MFC_MFC, V920_EVT0_GATE_CLKCMU_MFC_MFC, V920_EVT0_CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_HSI1_NOC, V920_EVT0_GATE_CLKCMU_HSI1_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI1_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI1_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_DPUF0_NOC, V920_EVT0_GATE_CLKCMU_DPUF0_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUF0_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUF0_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_PERIC1_NOC, V920_EVT0_GATE_CLKCMU_PERIC1_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_NOCL2_NOC, V920_EVT0_GATE_CLKCMU_NOCL2_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_NOCL2_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_NOCL2_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_NOCL2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_CPUCL0_SWITCH, V920_EVT0_GATE_CLKCMU_CPUCL0_SWITCH, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_NOCL0_NOC, V920_EVT0_GATE_CLKCMU_NOCL0_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_NOCL0_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_NOCL0_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_TAA_NOC, V920_EVT0_GATE_CLKCMU_TAA_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_TAA_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_TAA_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_TAA_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_ACC_NOC, V920_EVT0_GATE_CLKCMU_ACC_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_ACC_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_ACC_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_ACC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_ISP_NOC, V920_EVT0_GATE_CLKCMU_ISP_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_ISP_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_ISP_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_ISP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_AUD_CPU, V920_EVT0_GATE_CLKCMU_AUD_CPU, V920_EVT0_CLK_CON_DIV_CLKCMU_AUD_CPU_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_AUD_CPU_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_CPUCL0_DBG, V920_EVT0_GATE_CLKCMU_CPUCL0_DBG, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_HSI1_USBDRD, V920_EVT0_GATE_CLKCMU_HSI1_USBDRD, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI1_USBDRD_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI1_USBDRD_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLKCMU_CMU_BOOST, V920_EVT0_GATE_CLKCMU_CMU_BOOST, V920_EVT0_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_MFC_WFD, V920_EVT0_GATE_CLKCMU_MFC_WFD, V920_EVT0_CLK_CON_DIV_CLKCMU_MFC_WFD_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_MFC_WFD_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_MIF_NOCP, V920_EVT0_GATE_CLKCMU_MIF_NOCP, V920_EVT0_CLK_CON_DIV_CLKCMU_MIF_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_MIF_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_PERIC0_IP, V920_EVT0_GATE_CLKCMU_PERIC0_IP, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_PERIC1_IP, V920_EVT0_GATE_CLKCMU_PERIC1_IP, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_GNPU_NOC, V920_EVT0_GATE_CLKCMU_GNPU_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_GNPU_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_GNPU_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_GNPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_CPUCL0_CLUSTER, V920_EVT0_GATE_CLKCMU_CPUCL0_CLUSTER, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_G3D_SWITCH, V920_EVT0_GATE_CLKCMU_G3D_SWITCH, V920_EVT0_CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLK_CMU_PLLCLKOUT, V920_EVT0_GATE_CLK_CMU_PLLCLKOUT, V920_EVT0_CLK_CON_DIV_CLK_CMU_PLLCLKOUT_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLK_CMU_PLLCLKOUT_BUSY, V920_EVT0_CLK_CON_DIV_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_DPTX_NOC, V920_EVT0_GATE_CLKCMU_DPTX_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_DPTX_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_DPTX_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_DPTX_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_DPUF1_NOC, V920_EVT0_GATE_CLKCMU_DPUF1_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUF1_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUF1_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_DPTX_DPGTC, V920_EVT0_GATE_CLKCMU_DPTX_DPGTC, V920_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPGTC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPGTC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_AUD_NOC, V920_EVT0_GATE_CLKCMU_AUD_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_AUD_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_AUD_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_CPUCL1_CLUSTER, V920_EVT0_GATE_CLKCMU_CPUCL1_CLUSTER, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_CPUCL1_SWITCH, V920_EVT0_GATE_CLKCMU_CPUCL1_SWITCH, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_NOCL1_NOC, V920_EVT0_GATE_CLKCMU_NOCL1_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_NOCL1_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_NOCL1_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_NOCL1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_HSI2_NOC_UFS, V920_EVT0_GATE_CLKCMU_HSI2_NOC_UFS, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_HSI2_UFS_EMBD, V920_EVT0_GATE_CLKCMU_HSI2_UFS_EMBD, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_HSI2_ETHERNET, V920_EVT0_GATE_CLKCMU_HSI2_ETHERNET, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_DNC_NOC, V920_EVT0_GATE_CLKCMU_DNC_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_DNC_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_DNC_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_DNC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_SNW_NOC, V920_EVT0_GATE_CLKCMU_SNW_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_SNW_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_SNW_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_SNW_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_CPUCL2_SWITCH, V920_EVT0_GATE_CLKCMU_CPUCL2_SWITCH, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_CPUCL2_CLUSTER, V920_EVT0_GATE_CLKCMU_CPUCL2_CLUSTER, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_DSP_NOC, V920_EVT0_GATE_CLKCMU_DSP_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_DSP_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_DSP_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_DSP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_SDMA_NOC, V920_EVT0_GATE_CLKCMU_SDMA_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_SDMA_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_SDMA_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_SDMA_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_DPUF2_NOC, V920_EVT0_GATE_CLKCMU_DPUF2_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUF2_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUF2_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUF2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_MFD_NOC, V920_EVT0_GATE_CLKCMU_MFD_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_MFD_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_MFD_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_MFD_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_MISC_NOC, V920_EVT0_GATE_CLKCMU_MISC_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_MISC_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_MISC_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_SSP_NOC, V920_EVT0_GATE_CLKCMU_SSP_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_SSP_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_SSP_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_SSP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_M2M_NOC, V920_EVT0_GATE_CLKCMU_M2M_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_M2M_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_M2M_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_M2M_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_M2M_JPEG, V920_EVT0_GATE_CLKCMU_M2M_JPEG, V920_EVT0_CLK_CON_DIV_CLKCMU_M2M_JPEG_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_M2M_JPEG_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_M2M_JPEG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_DPUB_DSIM, V920_EVT0_GATE_CLKCMU_DPUB_DSIM, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUB_DSIM_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUB_DSIM_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_HSI1_MMC_CARD, V920_EVT0_GATE_CLKCMU_HSI1_MMC_CARD, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_HSI2_NOC, V920_EVT0_GATE_CLKCMU_HSI2_NOC, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLK_ADD_CH_CLK, V920_EVT0_GATE_CLK_ADD_CH_CLK, V920_EVT0_CLK_CON_DIV_CLK_ADD_CH_CLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLK_ADD_CH_CLK_BUSY, V920_EVT0_CLK_CON_DIV_CLK_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CMU_NOCP, V920_EVT0_GATE_CLK_CMU_NOCP, V920_EVT0_CLK_CON_DIV_DIV_CLK_CMU_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CMU_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CMU_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_CIS_MCLK3, V920_EVT0_GATE_CLKCMU_CIS_MCLK3, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK3_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK3_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_CIS_MCLK0, V920_EVT0_GATE_CLKCMU_CIS_MCLK0, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK0_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK0_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_CIS_MCLK1, V920_EVT0_GATE_CLKCMU_CIS_MCLK1, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK1_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK1_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_CIS_MCLK2, V920_EVT0_GATE_CLKCMU_CIS_MCLK2, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK2_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK2_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_DPTX_DPOSC, V920_EVT0_GATE_CLKCMU_DPTX_DPOSC, V920_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPOSC_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPOSC_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPOSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLKCMU_G3D_NOCP, V920_EVT0_GATE_CLKCMU_G3D_NOCP, V920_EVT0_CLK_CON_DIV_CLKCMU_G3D_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLKCMU_G3D_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_CLKCMU_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CPUCL0_SHORTSTOP, V920_EVT0_MUX_CLK_CPUCL0_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER0_ACLK, V920_EVT0_MUX_CLK_CPUCL0_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER0_ATCLK, V920_EVT0_MUX_CLK_CPUCL0_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER0_PERIPHCLK, V920_EVT0_MUX_CLK_CPUCL0_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CPUCL0_DBG_PCLKDBG, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_MUX_CLK_CPUCL0_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CPUCL0_DBG_NOC, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER0_PCLK, V920_EVT0_MUX_CLK_CPUCL0_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER0_MPCLK, V920_EVT0_MUX_CLK_CPUCL0_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CPUCL1_SHORTSTOP, V920_EVT0_MUX_CLK_CPUCL1_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER1_ACLK, V920_EVT0_GATE_CLK_CPUCL1_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER1_ATCLK, V920_EVT0_GATE_CLK_CPUCL1_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER1_PERIPHCLK, V920_EVT0_GATE_CLK_CPUCL1_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CPUCL1_NOCP, V920_EVT0_MUX_CLK_CPUCL1_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL1_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL1_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL1_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER1_PCLK, V920_EVT0_MUX_CLK_CPUCL1_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER1_MPCLK, V920_EVT0_GATE_CLK_CPUCL1_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_MPCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_MPCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER1_MPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER2_PCLK, V920_EVT0_MUX_CLK_CPUCL2_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CPUCL2_NOCP, V920_EVT0_MUX_CLK_CPUCL2_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CPUCL2_SHORTSTOP, V920_EVT0_MUX_CLK_CPUCL2_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER2_PERIPHCLK, V920_EVT0_GATE_CLK_CPUCL2_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER2_ACLK, V920_EVT0_GATE_CLK_CPUCL2_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER2_ATCLK, V920_EVT0_GATE_CLK_CPUCL2_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_CLUSTER2_MPCLK, V920_EVT0_GATE_CLK_CPUCL2_CLUSTER, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_DNC_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_DNC_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_DNC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_DPUB_NOCP, V920_EVT0_MUX_CLKCMU_DPUB_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUB_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUB_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUB_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUF_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUF_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUF_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_DPUF1_NOCP, V920_EVT0_MUX_CLKCMU_DPUF1_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_DPUF2_NOCP, V920_EVT0_MUX_CLKCMU_DPUF2_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUF2_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUF2_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_DPUF2_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_DSP_NOCP, V920_EVT0_MUX_CLKCMU_DSP_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_DSP_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_DSP_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_DSP_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_GNPU_NOCP, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_GNPU_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_GNPU_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_GNPU_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_GNPU1_NOCP, V920_EVT0_MUX_CLKCMU_GNPU1_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_GNPU1_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_GNPU1_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_GNPU1_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_HSI0_PCIE_APB, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_HSI2_ETHERNET, V920_EVT0_MUX_CLK_HSI2_ETHERNET, V920_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_HSI2_ETHERNET_PTP, V920_EVT0_MUX_CLK_HSI2_ETHERNET, V920_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_ISP_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_ISP_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_ISP_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_M2M_NOCP, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_M2M_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_M2M_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_M2M_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_MFC_NOCP, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_MFC_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_MFC_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_MFC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_MFD_NOCP, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_MFD_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_MFD_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_MFD_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_MISC_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_MISC_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_MISC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC0_USI00_USI, V920_EVT0_MUX_CLK_PERIC0_USI00_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC0_USI01_USI, V920_EVT0_MUX_CLK_PERIC0_USI01_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC0_USI02_USI, V920_EVT0_MUX_CLK_PERIC0_USI02_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC0_USI03_USI, V920_EVT0_MUX_CLK_PERIC0_USI03_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC0_USI04_USI, V920_EVT0_MUX_CLK_PERIC0_USI04_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC0_USI05_USI, V920_EVT0_MUX_CLK_PERIC0_USI05_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC0_USI_I2C, V920_EVT0_MUX_CLK_PERIC0_USI_I2C, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC0_I3C, V920_EVT0_MUX_CLK_PERIC0_I3C, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_I3C_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_I3C_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC0_USI06_USI, V920_EVT0_MUX_CLK_PERIC0_USI06_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI06_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI06_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI06_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC0_USI07_USI, V920_EVT0_MUX_CLK_PERIC0_USI07_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC0_USI08_USI, V920_EVT0_MUX_CLK_PERIC0_USI08_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI08_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI08_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI08_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC1_USI_I2C, V920_EVT0_MUX_CLK_PERIC1_USI_I2C, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC1_USI09_USI, V920_EVT0_MUX_CLK_PERIC1_USI09_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC1_USI10_USI, V920_EVT0_MUX_CLK_PERIC1_USI10_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC1_USI11_USI, V920_EVT0_MUX_CLK_PERIC1_USI11_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC1_USI12_USI, V920_EVT0_MUX_CLK_PERIC1_USI12_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC1_USI13_USI, V920_EVT0_MUX_CLK_PERIC1_USI13_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC1_USI14_USI, V920_EVT0_MUX_CLK_PERIC1_USI14_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC1_USI15_USI, V920_EVT0_MUX_CLK_PERIC1_USI15_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC1_USI16_USI, V920_EVT0_MUX_CLK_PERIC1_USI16_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC1_USI17_USI, V920_EVT0_MUX_CLK_PERIC1_USI17_USI, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_PERIC1_I3C, V920_EVT0_MUX_CLK_PERIC1_I3C, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_I3C_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_I3C_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SDMA_NOCP, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_SDMA_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SDMA_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SDMA_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_CLK_SFI_PLLCLKOUT, V920_EVT0_GATE_CLK_SFI_PLLCLKOUT, V920_EVT0_CLK_CON_DIV_CLK_SFI_PLLCLKOUT_DIVRATIO, V920_EVT0_CLK_CON_DIV_CLK_SFI_PLLCLKOUT_BUSY, V920_EVT0_CLK_CON_DIV_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_USI18, V920_EVT0_MUX_CLK_SFI_USI18, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI18_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI18_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI18_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_USI20, V920_EVT0_MUX_CLK_SFI_USI20, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI20_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI20_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI20_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_USI19, V920_EVT0_MUX_CLK_SFI_USI19, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI19_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI19_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI19_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_PLL_SFI, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCD_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCD_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_CPU_ACLK, V920_EVT0_MUX_HCHGEN_CLK_SFI_CPU, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_CPU_ATCLK, V920_EVT0_MUX_HCHGEN_CLK_SFI_CPU, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_CPU_PCLKDBG, V920_EVT0_MUX_HCHGEN_CLK_SFI_CPU, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_CPU_CNTCLK, V920_EVT0_MUX_HCHGEN_CLK_SFI_CPU, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_XSPI, V920_EVT0_MUX_CLK_SFI_XSPI, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_XSPI_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_XSPI_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_XSPI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_USI21, V920_EVT0_MUX_CLK_SFI_USI21, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI21_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI21_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI21_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_CAN0, V920_EVT0_MUX_CLK_SFI_CAN0, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN0_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN0_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SFI_CAN1, V920_EVT0_MUX_CLK_SFI_CAN1, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN1_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN1_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_SNW_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SNW_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SNW_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_SSP_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_SSP_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_SSP_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_DIV_DIV_CLK_TAA_NOCP_DIVRATIO, V920_EVT0_CLK_CON_DIV_DIV_CLK_TAA_NOCP_BUSY, V920_EVT0_CLK_CON_DIV_DIV_CLK_TAA_NOCP_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int v920_evt0_cmucal_gate_size = 1808;
struct cmucal_gate v920_evt0_cmucal_gate_list[] = {
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_LH_AXI_SI_D0_ACC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D0_ACC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D0_ACC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D0_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_PPMU_D0_ACC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D0_ACC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D0_ACC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D0_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_PPMU_D0_ACC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D0_ACC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D0_ACC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D0_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_QE_VOTF0_ISPPRE_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VOTF0_ISPPRE_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VOTF0_ISPPRE_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VOTF0_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_LH_AXI_SI_D1_ACC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D1_ACC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D1_ACC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D1_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ACC_UID_QE_VOTF0_ISPPRE_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VOTF0_ISPPRE_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VOTF0_ISPPRE_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VOTF0_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_VGEN_LITE_VOTF_ISPPRE_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_VOTF_ISPPRE_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_VOTF_ISPPRE_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_VOTF_ISPPRE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_PPMU_D1_ACC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_PPMU_D1_ACC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_PPMU_D1_ACC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_PPMU_D1_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_PPMU_D1_ACC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_PPMU_D1_ACC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_PPMU_D1_ACC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_PPMU_D1_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_SYSMMU_S0_PMMU1_ACC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_PMMU1_ACC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_PMMU1_ACC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_PMMU1_ACC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_QE_VOTF1_ISPPRE_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF1_ISPPRE_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF1_ISPPRE_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF1_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_QE_VOTF1_ISPPRE_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF1_ISPPRE_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF1_ISPPRE_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF1_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_QE_VOTF2_ISPPRE_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF2_ISPPRE_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF2_ISPPRE_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF2_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_QE_VOTF2_ISPPRE_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF2_ISPPRE_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF2_ISPPRE_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF2_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_QE_VOTF3_ISPPRE_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF3_ISPPRE_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF3_ISPPRE_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF3_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_QE_VOTF3_ISPPRE_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF3_ISPPRE_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF3_ISPPRE_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_VOTF3_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_C2CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_C2CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_C2CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_C2CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_C2CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_C2CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS, V920_EVT0_DIV_CLK_ACC_CSIS, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK, V920_EVT0_DIV_CLK_ACC_CSIS, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK, V920_EVT0_DIV_CLK_ACC_CSIS, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK, V920_EVT0_DIV_CLK_ACC_CSIS, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_ACLK, V920_EVT0_DIV_CLK_ACC_CSIS, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS3_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_ACLK, V920_EVT0_DIV_CLK_ACC_CSIS, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS4_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_ACLK, V920_EVT0_DIV_CLK_ACC_CSIS, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS5_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_ACC_CSIS, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ACC_UID_SENSOR_VSYNC_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_ACC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SENSOR_VSYNC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SENSOR_VSYNC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SENSOR_VSYNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK, V920_EVT0_OSCCLK_RCO_APM, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_LH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK, V920_EVT0_DIV_CLK_APM_SPMI, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_APM_SPMI, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_APM_TIMER, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK, V920_EVT0_OSCCLK_RCO_APM, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_APM_SPMI, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK, V920_EVT0_MUX_CLK_APM_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, V920_EVT0_MUX_CLK_AUD_UAIF0, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, V920_EVT0_MUX_CLK_AUD_UAIF1, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, V920_EVT0_MUX_CLK_AUD_UAIF3, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_GPIO_AUD0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_AUD, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_UAIF0, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_UAIF1, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_UAIF2, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_UAIF3, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, V920_EVT0_MUX_CLK_AUD_UAIF2, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_DFTMUX_AUD0_IPCLKPORT_AUD_CODEC_MCLK, V920_EVT0_DIV_CLK_AUD_MCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD0_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD0_IPCLKPORT_AUD_CODEC_MCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD0_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, V920_EVT0_DIV_CLK_AUD_CNT, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_AUD_CNT, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, V920_EVT0_MUX_CLK_AUD_UAIF4, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, V920_EVT0_MUX_CLK_AUD_UAIF5, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, V920_EVT0_MUX_CLK_AUD_UAIF6, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5, V920_EVT0_MUX_HCHGEN_CLK_AUD_CPU, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_UAIF4, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_UAIF5, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_UAIF6, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK, V920_EVT0_MUX_HCHGEN_CLK_AUD_CPU, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK, V920_EVT0_MUX_HCHGEN_CLK_AUD_CPU, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK, V920_EVT0_MUX_HCHGEN_CLK_AUD_CPU, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK, V920_EVT0_MUX_HCHGEN_CLK_AUD_CPU, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_AUD, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLK_AUD_AVB_ETH, V920_EVT0_MUX_CLK_AUD_AVB_ETH, V920_EVT0_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7, V920_EVT0_MUX_CLK_AUD_UAIF7, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8, V920_EVT0_MUX_CLK_AUD_UAIF8, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9, V920_EVT0_MUX_CLK_AUD_UAIF9, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_UAIF7, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_UAIF8, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_UAIF9, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_GPIO_AUD1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_GPIO_AUD1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_GPIO_AUD1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_GPIO_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS, V920_EVT0_MUX_CLK_AUD_UAIFS, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_UAIFS, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_AUD_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1, V920_EVT0_OSCCLK_AUD, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0, V920_EVT0_OSCCLK_AUD, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10, V920_EVT0_PLL_AUD, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_AUD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0, V920_EVT0_OSCCLK_AUD, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1, V920_EVT0_OSCCLK_AUD, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00, V920_EVT0_PLL_AVB, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10, V920_EVT0_MUX_CLK_AUD_AUDIF, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00, V920_EVT0_PLL_AUD, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_APM_NOC, V920_EVT0_MUX_CLKCMU_APM_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_APM_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_APM_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_APM_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_HSI0_NOC, V920_EVT0_MUX_CLKCMU_HSI0_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLKCMU_MIF_SWITCH, V920_EVT0_MUX_CLKCMU_MIF_SWITCH, V920_EVT0_CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, V920_EVT0_CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, V920_EVT0_CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_MFC_MFC, V920_EVT0_MUX_CLKCMU_MFC_MFC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_HSI1_NOC, V920_EVT0_MUX_CLKCMU_HSI1_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_HSI1_MMC_CARD, V920_EVT0_MUX_CLKCMU_HSI1_MMC_CARD, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_DPUB_NOC, V920_EVT0_MUX_CLKCMU_DPUB_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_DPUF0_NOC, V920_EVT0_MUX_CLKCMU_DPUF0_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_PERIC0_NOC, V920_EVT0_MUX_CLKCMU_PERIC0_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_PERIC1_NOC, V920_EVT0_MUX_CLKCMU_PERIC1_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_NOCL2_NOC, V920_EVT0_MUX_CLKCMU_NOCL2_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CPUCL0_SWITCH, V920_EVT0_MUX_CLKCMU_CPUCL0_SWITCH, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_NOCL0_NOC, V920_EVT0_MUX_CLKCMU_NOCL0_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_TAA_NOC, V920_EVT0_MUX_CLKCMU_TAA_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_ACC_NOC, V920_EVT0_MUX_CLKCMU_ACC_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_ISP_NOC, V920_EVT0_MUX_CLKCMU_ISP_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_AUD_CPU, V920_EVT0_MUX_CLKCMU_AUD_CPU, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CPUCL0_DBG, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_HSI1_USBDRD, V920_EVT0_MUX_CLKCMU_HSI1_USBDRD, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_MFC_WFD, V920_EVT0_MUX_CLKCMU_MFC_WFD, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_MIF_NOCP, V920_EVT0_MUX_CLKCMU_MIF_NOCP, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_PERIC0_IP, V920_EVT0_MUX_CLKCMU_PERIC0_IP, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_PERIC1_IP, V920_EVT0_MUX_CLKCMU_PERIC1_IP, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_GNPU_NOC, V920_EVT0_MUX_CLKCMU_GNPU_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CPUCL0_CLUSTER, V920_EVT0_MUX_CLKCMU_CPUCL0_CLUSTER, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_G3D_SWITCH, V920_EVT0_MUX_CLKCMU_G3D_SWITCH, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLK_CMU_PLLCLKOUT, V920_EVT0_MUX_CLK_CMU_PLLCLKOUT, V920_EVT0_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_DPTX_NOC, V920_EVT0_MUX_CLKCMU_DPTX_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_DPUF1_NOC, V920_EVT0_MUX_CLKCMU_DPUF1_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_DPTX_DPGTC, V920_EVT0_MUX_CLKCMU_DPTX_DPGTC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_AUD_NOC, V920_EVT0_MUX_CLKCMU_AUD_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CPUCL1_CLUSTER, V920_EVT0_MUX_CLKCMU_CPUCL1_CLUSTER, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CPUCL1_SWITCH, V920_EVT0_MUX_CLKCMU_CPUCL1_SWITCH, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CMU_BOOST, V920_EVT0_MUX_CLKCMU_CMU_BOOST, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLKCMU_CMU_CPUCL0_BOOST, V920_EVT0_DIV_CLKCMU_CMU_BOOST, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_CG_VAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_MANUAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLKCMU_CMU_CPUCL1_BOOST, V920_EVT0_DIV_CLKCMU_CMU_BOOST, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_CG_VAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_MANUAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLKCMU_CMU_NOCL0_BOOST, V920_EVT0_DIV_CLKCMU_CMU_BOOST, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST_CG_VAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST_MANUAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLKCMU_CMU_NOCL2_BOOST, V920_EVT0_DIV_CLKCMU_CMU_BOOST, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST_CG_VAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST_MANUAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLKCMU_CMU_MIF_BOOST, V920_EVT0_DIV_CLKCMU_CMU_BOOST, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_CG_VAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_MANUAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_NOCL1_NOC, V920_EVT0_MUX_CLKCMU_NOCL1_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLKCMU_CMU_NOCL1_BOOST, V920_EVT0_DIV_CLKCMU_CMU_BOOST, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST_CG_VAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST_MANUAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_HSI2_NOC_UFS, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_HSI2_UFS_EMBD, V920_EVT0_MUX_CLKCMU_HSI2_UFS_EMBD, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_HSI2_ETHERNET, V920_EVT0_MUX_CLKCMU_HSI2_ETHERNET, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_DNC_NOC, V920_EVT0_MUX_CLKCMU_DNC_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_SNW_NOC, V920_EVT0_MUX_CLKCMU_SNW_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CPUCL2_SWITCH, V920_EVT0_MUX_CLKCMU_CPUCL2_SWITCH, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CPUCL2_CLUSTER, V920_EVT0_MUX_CLKCMU_CPUCL2_CLUSTER, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_DSP_NOC, V920_EVT0_MUX_CLKCMU_DSP_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_SDMA_NOC, V920_EVT0_MUX_CLKCMU_SDMA_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_DPUF2_NOC, V920_EVT0_MUX_CLKCMU_DPUF2_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF2_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF2_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_MFD_NOC, V920_EVT0_MUX_CLKCMU_MFD_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFD_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFD_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFD_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_MISC_NOC, V920_EVT0_MUX_CLKCMU_MISC_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_SSP_NOC, V920_EVT0_MUX_CLKCMU_SSP_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLKCMU_CMU_CPUCL2_BOOST, V920_EVT0_DIV_CLKCMU_CMU_BOOST, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST_CG_VAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST_MANUAL, V920_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_M2M_NOC, V920_EVT0_MUX_CLKCMU_M2M_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_M2M_JPEG, V920_EVT0_MUX_CLKCMU_M2M_JPEG, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_DPUB_DSIM, V920_EVT0_MUX_CLKCMU_DPUB_DSIM, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_HSI2_NOC, V920_EVT0_MUX_CLKCMU_HSI2_NOC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK, V920_EVT0_CLK_ADD_CH_CLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLK_ADD_CH_CLK, V920_EVT0_OSCCLK_CMU, V920_EVT0_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLK_CMU_NOCP, V920_EVT0_MUX_CLK_CMU_NOCP, V920_EVT0_CLK_CON_GAT_GATE_CLK_CMU_NOCP_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CMU_NOCP_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CMU_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CMU_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CMU_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CMU_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CMU_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0, V920_EVT0_OSCCLK_CMU, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1, V920_EVT0_OSCCLK_CMU, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00, V920_EVT0_PLL_SHARED0, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10, V920_EVT0_PLL_SHARED0, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01, V920_EVT0_PLL_SHARED1, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11, V920_EVT0_PLL_SHARED1, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02, V920_EVT0_PLL_SHARED2, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12, V920_EVT0_PLL_SHARED2, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03, V920_EVT0_PLL_SHARED3, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13, V920_EVT0_PLL_SHARED3, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CMU_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0, V920_EVT0_OSCCLK_CMU, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1, V920_EVT0_OSCCLK_CMU, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00, V920_EVT0_PLL_SHARED4, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10, V920_EVT0_PLL_SHARED4, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01, V920_EVT0_PLL_SHARED5, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11, V920_EVT0_PLL_SHARED5, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02, V920_EVT0_OSCCLK_CMU, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12, V920_EVT0_OSCCLK_CMU, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03, V920_EVT0_OSCCLK_CMU, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13, V920_EVT0_OSCCLK_CMU, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CMU_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CMU_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_CMU, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CIS_MCLK0, V920_EVT0_MUX_CLKCMU_CIS_MCLK0, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CIS_MCLK1, V920_EVT0_MUX_CLKCMU_CIS_MCLK1, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CIS_MCLK2, V920_EVT0_MUX_CLKCMU_CIS_MCLK2, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_CIS_MCLK3, V920_EVT0_MUX_CLKCMU_CIS_MCLK3, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_DPTX_DPOSC, V920_EVT0_MUX_CLKCMU_DPTX_DPOSC, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLKCMU_G3D_NOCP, V920_EVT0_MUX_CLKCMU_G3D_NOCP, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_CPUCL0, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG, V920_EVT0_DIV_CLK_CPUCL0_DBG_PCLKDBG, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CPUCL0_DBG_PCLKDBG, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ACLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ACLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK, V920_EVT0_DIV_CLK_CLUSTER0_PERIPHCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK, V920_EVT0_MUX_CLK_CPUCL0_CLUSTER, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CPUCL0_DBG_PCLKDBG, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CPUCL0_DBG_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_CPUCL0_DBG_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CPUCL0_DBG_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CPUCL0_DBG_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, V920_EVT0_DIV_CLK_CPUCL0_DBG_PCLKDBG, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CPUCL0_DBG_NOC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK, V920_EVT0_DIV_CLK_CLUSTER0_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLK_CPUCL0_CORE, V920_EVT0_MUX_CLK_CPUCL0_CORE, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, V920_EVT0_DIV_CLK_CLUSTER0_PCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CLUSTER0_PCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER0_PCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_CLUSTER0_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK, V920_EVT0_DIV_CLK_CLUSTER0_PERIPHCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CPUCL0_DBG_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER0_MPCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK, V920_EVT0_DIV_CLK_CLUSTER0_MPCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0, V920_EVT0_OSCCLK_CPUCL0, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1, V920_EVT0_OSCCLK_CPUCL0, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00, V920_EVT0_PLL_CPUCL0, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10, V920_EVT0_PLL_CPUCL0, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CPUCL0_DBG_PCLKDBG, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CPUCL0_DBG_PCLKDBG, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER0_MPCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CPUCL0_DBG_PCLKDBG, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER0_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CPUCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLK_CPUCL1_CORE, V920_EVT0_MUX_CLK_CPUCL1_CORE, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL1_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT3_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT2_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT1_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_ATB_SI_LT0_CPUCL1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_LH_CHI_SI_D_CLUSTER1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ACLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_CHI_SI_D_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_CHI_SI_D_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LH_CHI_SI_D_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_SLH_AXI_MI_P_CPUCL1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CPUCL1_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SLH_AXI_MI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SLH_AXI_MI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SLH_AXI_MI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL1_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_CPUCL1, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CPUCL1_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ACLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK, V920_EVT0_DIV_CLK_CLUSTER1_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK, V920_EVT0_DIV_CLK_CLUSTER1_PERIPHCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLK_CPUCL1_CLUSTER, V920_EVT0_MUX_CLK_CPUCL1_CLUSTER, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK, V920_EVT0_GATE_CLK_CPUCL1_CLUSTER, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM, V920_EVT0_DIV_CLK_CLUSTER1_PCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CLUSTER1_PCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER1_PCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_CLUSTER1_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_CPUCL1_CON_IPCLKPORT_I_PERIPHCLK, V920_EVT0_DIV_CLK_CLUSTER1_PERIPHCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CON_IPCLKPORT_I_PERIPHCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_LH_AST_MI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_MI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_MI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_MI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_PPMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_LH_AST_SI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_SI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_SI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AST_SI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_SLH_AXI_SI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER1_MPCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SLH_AXI_SI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SLH_AXI_SI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_SLH_AXI_SI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER1_MPCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PERIPHCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER1_PERIPHCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PERIPHCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PERIPHCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK0, V920_EVT0_OSCCLK_CPUCL1, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK1, V920_EVT0_OSCCLK_CPUCL1, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK00, V920_EVT0_PLL_CPUCL1, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK00_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK00_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK10, V920_EVT0_PLL_CPUCL1, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK10_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK10_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLKMON_PLL_CPUCL1_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_QOS_OVERR_D_CPUCL1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_QOS_OVERR_D_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_QOS_OVERR_D_CPUCL1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_QOS_OVERR_D_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CPUCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER1_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER1_MPCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CLUSTER1_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLK_CPUCL2_CORE, V920_EVT0_MUX_CLK_CPUCL2_CORE, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLK_CPUCL2_CLUSTER, V920_EVT0_MUX_CLK_CPUCL2_CLUSTER, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM, V920_EVT0_DIV_CLK_CLUSTER2_PCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_CLUSTER2_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CPUCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK, V920_EVT0_DIV_CLK_CLUSTER2_PERIPHCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER2_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER2_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER2_MPCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER2_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER2_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER2_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK, V920_EVT0_GATE_CLK_CPUCL2_CLUSTER, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK, V920_EVT0_DIV_CLK_CLUSTER2_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK, V920_EVT0_DIV_CLK_CLUSTER2_PERIPHCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CLUSTER2_PCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER2_PCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER2_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CPUCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CPUCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_CPUCL2, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER2_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER2_MPCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER2_PERIPHCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_CPUCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0, V920_EVT0_OSCCLK_CPUCL2, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1, V920_EVT0_OSCCLK_CPUCL2, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00, V920_EVT0_PLL_CPUCL2, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10, V920_EVT0_PLL_CPUCL2, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER2_MPCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER2_ATCLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_CLUSTER2_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_CLUSTER2_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_RQ_GNPU0_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_RQ_GNPU0_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_RQ_GNPU0_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_RQ_GNPU0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD6_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD6_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD6_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD6_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD7_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD7_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD7_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD7_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_SI_LD0_DNC_GNPU0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD0_DNC_GNPU0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD0_DNC_GNPU0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD0_DNC_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_SI_LD1_DNC_GNPU1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD1_DNC_GNPU1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD1_DNC_GNPU1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD1_DNC_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_SI_LD1_DNC_GNPU0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD1_DNC_GNPU0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD1_DNC_GNPU0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD1_DNC_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_IP_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_IP_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_IP_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_IP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_DNC, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_SLH_AXI_MI_LD_CACHE_DSP_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_LD_CACHE_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_LD_CACHE_DSP_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_LD_CACHE_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD0_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD0_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD0_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD0_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD4_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD4_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD4_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD4_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD5_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD5_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD5_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD5_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_SFR_DSP_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_SFR_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_SFR_DSP_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_SFR_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_PPMU_D0_SDMA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_SDMA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_SDMA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_PPMU_D1_SDMA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_SDMA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_SDMA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_PPMU_D2_SDMA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_SDMA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_SDMA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_PPMU_D3_SDMA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_SDMA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_SDMA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_PPMU_D4_IPDNC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPDNC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPDNC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPDNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_LH_AXI_SI_IP_DNC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_IP_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_IP_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_IP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_AXI_SI_LD_SFR_DNC_DSP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_SFR_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_SFR_DNC_DSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_SFR_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_AXI_SI_LD_DMA_DNC_DSP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_DMA_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_DMA_DNC_DSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_DMA_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_AXI_MI_LD_RQ_GNPU1_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_RQ_GNPU1_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_RQ_GNPU1_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_RQ_GNPU1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SLH_AXI_MI_LD_CMDQ_GNPU0_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_MI_LD_CMDQ_GNPU0_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_MI_LD_CMDQ_GNPU0_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_MI_LD_CMDQ_GNPU0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_AS_APB_SYSMMU_S0_DNC_S1_NS_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_SYSMMU_S0_DNC_S1_NS_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_SYSMMU_S0_DNC_S1_NS_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_SYSMMU_S0_DNC_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_DSP_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_DSP_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_GNPU0_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_GNPU0_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_GNPU0_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_GNPU0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_GNPU1_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_GNPU1_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_GNPU1_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_SHMEM_GNPU1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_DNC, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_PPMU_D0_SDMA_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_SDMA_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_SDMA_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_SDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_PPMU_D1_SDMA_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_SDMA_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_SDMA_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_SDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_PPMU_D2_SDMA_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_SDMA_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_SDMA_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_SDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_PPMU_D3_SDMA_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_SDMA_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_SDMA_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_SDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_PPMU_D4_IPDNC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_IPDNC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_IPDNC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_IPDNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SLH_AXI_MI_LD_CMDQ_GNPU1_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_MI_LD_CMDQ_GNPU1_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_MI_LD_CMDQ_GNPU1_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_MI_LD_CMDQ_GNPU1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_AXI_SI_LD0_DNC_GNPU1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD0_DNC_GNPU1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD0_DNC_GNPU1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD0_DNC_GNPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK, V920_EVT0_DIV_CLK_DNC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DNC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_DPTX, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK, V920_EVT0_MUX_CLKCMU_DPTX_DPGTC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_PCLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_GTC_CLK, V920_EVT0_MUX_CLKCMU_DPTX_DPGTC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_GTC_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_DPTX, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPTX_DPGTC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_USBC31_DP_CTRL_PCLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_USBC31_DP_CTRL_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_USBC31_DP_CTRL_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_USBC31_DP_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_TCA_APB_CLK, V920_EVT0_MUX_CLKCMU_DPTX_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_TCA_APB_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_TCA_APB_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_IPCLKPORT_TCA_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK, V920_EVT0_MUX_CLKCMU_DPTX_DPOSC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_OSC_CLK, V920_EVT0_MUX_CLKCMU_DPTX_DPOSC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_OSC_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_OSC_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK1_IPCLKPORT_I_DP_OSC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUB_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUB_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_DPUB_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPUB_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_DPUB_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUB_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_DPUB, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPUB_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_DPUB_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_DPUB_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0, V920_EVT0_MUX_CLKCMU_DPUB_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0, V920_EVT0_OSCCLK_DPUB, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0, V920_EVT0_OSCCLK_DPUB, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1, V920_EVT0_OSCCLK_DPUB, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1, V920_EVT0_OSCCLK_DPUB, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0, V920_EVT0_MUX_CLKCMU_DPUB_DSIM_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0, V920_EVT0_MUX_CLKCMU_DPUB_DSIM_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1, V920_EVT0_MUX_CLKCMU_DPUB_DSIM_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1, V920_EVT0_MUX_CLKCMU_DPUB_DSIM_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1, V920_EVT0_MUX_CLKCMU_DPUB_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB2, V920_EVT0_MUX_CLKCMU_DPUB_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB2_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB2_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_DPUB, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_DPUB_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_SYSMMU_S1_PMMU1_DPUF_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S1_PMMU1_DPUF_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S1_PMMU1_DPUF_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S1_PMMU1_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_SYSMMU_S1_PMMU0_DPUF_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S1_PMMU0_DPUF_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S1_PMMU0_DPUF_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S1_PMMU0_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF_UID_SYSMMU_S1_DPUF_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DPUF_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S1_DPUF_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S1_DPUF_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S1_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_DPUF_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUF1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DPUF2_UID_DPUF2_CMU_DPUF2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DPUF2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF2_UID_DPUF2_CMU_DPUF2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF2_UID_DPUF2_CMU_DPUF2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DPUF2_UID_DPUF2_CMU_DPUF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SFR_DNC_DSP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SFR_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SFR_DNC_DSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SFR_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_LH_AXI_MI_LD_DMA_DNC_DSP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_DMA_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_DMA_DNC_DSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_DMA_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_LH_AST_MI_LD_SDMA_DSP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_MI_LD_SDMA_DSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_MI_LD_SDMA_DSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_MI_LD_SDMA_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_DSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_SLH_AXI_SI_LD_CACHE_DSP_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_SI_LD_CACHE_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_SI_LD_CACHE_DSP_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_SI_LD_CACHE_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_LH_AXI_SI_LD_SFR_DSP_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_SFR_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_SFR_DSP_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_SFR_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_LH_AXI_SI_LD_SHMEM_DSP_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_DSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_SHMEM_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_SHMEM_DSP_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_SHMEM_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_DSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_DSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_DSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_DSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_G3D, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_G3D_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3, V920_EVT0_MUX_CLKCMU_G3D_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_G3D_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_CORE_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_G3D_NOC, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_CORE_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_CORE_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_GNPU_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_GNPU_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_GNPU_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_GNPU_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD0_DNC_GNPU_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD0_DNC_GNPU_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD0_DNC_GNPU_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD0_DNC_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_SLH_AXI_SI_LD_CMDQ_GNPU_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_SI_LD_CMDQ_GNPU_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_SI_LD_CMDQ_GNPU_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_SI_LD_CMDQ_GNPU_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_SHMEM_GNPU_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_SHMEM_GNPU_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_SHMEM_GNPU_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_SHMEM_GNPU_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_GNPU_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_RQ_GNPU_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_RQ_GNPU_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_RQ_GNPU_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_RQ_GNPU_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_SRAM, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_SRAM_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_SRAM_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_SRAM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD1_DNC_GNPU_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD1_DNC_GNPU_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD1_DNC_GNPU_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD1_DNC_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_GNPU_UID_XIU_D0_GNPU_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_XIU_D0_GNPU_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_XIU_D0_GNPU_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_XIU_D0_GNPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_GNPU_UID_XIU_D1_GNPU_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_XIU_D1_GNPU_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_XIU_D1_GNPU_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_XIU_D1_GNPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_GNPU_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA, V920_EVT0_MUX_CLKCMU_GNPU_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_GNPU1_UID_GNPU1_CMU_GNPU1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_GNPU1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU1_UID_GNPU1_CMU_GNPU1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU1_UID_GNPU1_CMU_GNPU1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_GNPU1_UID_GNPU1_CMU_GNPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_HSI0, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_HSI0, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK, V920_EVT0_DIV_CLK_HSI0_PCIE_APB, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK, V920_EVT0_MUX_CLKCMU_HSI0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK, V920_EVT0_DIV_CLK_HSI0_PCIE_APB, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK, V920_EVT0_DIV_CLK_HSI0_PCIE_APB, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK, V920_EVT0_DIV_CLK_HSI0_PCIE_APB, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK, V920_EVT0_DIV_CLK_HSI0_PCIE_APB, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK, V920_EVT0_DIV_CLK_HSI0_PCIE_APB, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_HSI0_PCIE_APB, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_HSI0_PCIE_APB, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM, V920_EVT0_DIV_CLK_HSI0_PCIE_APB, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN, V920_EVT0_MUX_CLKCMU_HSI1_MMC_CARD_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_HSI1, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_BUS_CLK_EARLY, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_BUS_CLK_EARLY_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_ACLK_PHYCTRL, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_ACLK_PHYCTRL_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_HSI1, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK, V920_EVT0_MUX_CLKCMU_HSI1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK, V920_EVT0_OSCCLK_HSI1, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK, V920_EVT0_OSCCLK_HSI1, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK, V920_EVT0_OSCCLK_HSI1, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_ALIVE_CLK, V920_EVT0_OSCCLK_HSI1, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_ALIVE_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_ALIVE_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_ALIVE_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_HSI1_USBDRD, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK, V920_EVT0_MUX_CLK_HSI1_USBDRD, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK, V920_EVT0_MUX_CLK_HSI1_USBDRD, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK, V920_EVT0_MUX_CLK_HSI1_USBDRD, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK, V920_EVT0_MUX_CLK_HSI1_USBDRD, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK, V920_EVT0_MUX_CLK_HSI1_USBDRD, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_REF_CLK, V920_EVT0_MUX_CLK_HSI1_USBDRD, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_REF_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_REF_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_2_IPCLKPORT_I_USB20DRD_REF_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK, V920_EVT0_DIV_CLK_HSI2_ETHERNET, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK, V920_EVT0_DIV_CLK_HSI2_ETHERNET, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_HSI2, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO, V920_EVT0_MUX_CLKCMU_HSI2_UFS_EMBD_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO, V920_EVT0_MUX_CLKCMU_HSI2_UFS_EMBD_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_HSI2, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD1_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0, V920_EVT0_OSCCLK_HSI2, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1, V920_EVT0_OSCCLK_HSI2, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00, V920_EVT0_PLL_ETH, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10, V920_EVT0_PLL_ETH, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP, V920_EVT0_DIV_CLK_HSI2_ETHERNET_PTP, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP, V920_EVT0_DIV_CLK_HSI2_ETHERNET_PTP, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_HSI2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_ISP_UID_VGEN_LITE_D_ISP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_LITE_D_ISP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_LITE_D_ISP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_LITE_D_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_PPMU_ISP_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_ISP_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_ISP_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_PPMU_ISP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_ISP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_ISP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_QE_D1_ISP_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D1_ISP_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D1_ISP_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D1_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_QE_D1_ISP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D1_ISP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D1_ISP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D1_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_QE_D2_ISP_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D2_ISP_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D2_ISP_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D2_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_QE_D2_ISP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D2_ISP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D2_ISP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D2_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_QE_D3_ISP_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D3_ISP_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D3_ISP_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D3_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_QE_D3_ISP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D3_ISP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D3_ISP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D3_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_LH_AST_MI_L_TAA_ISP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L_TAA_ISP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L_TAA_ISP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L_TAA_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_LH_AST_SI_L_ISP_SNW_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L_ISP_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L_ISP_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L_ISP_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_ISP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_ISP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_M2M_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_M2M_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_M2M_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_M2M_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_M2M_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU1_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_M2M_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_QE_JPEG_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_JPEG_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_JPEG_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_QE_JPEG_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_M2M_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_JPEG_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_JPEG_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_JPEG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_QE_M2M_D0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_M2M_D0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_M2M_D0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_M2M_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_QE_M2M_D0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_M2M_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_M2M_D0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_M2M_D0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_M2M_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK, V920_EVT0_MUX_CLKCMU_M2M_JPEG_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_M2M_JPEG_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_LH_ACEL_SI_D1_M2M_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D1_M2M_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D1_M2M_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D1_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_M2M_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_M2M_JPEG_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_M2M_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_M2M_JPEG_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_M2M_JPEG_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_2X1, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_2X1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_2X1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_2X1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_VOTF, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_VOTF_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_VOTF_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D1_IPCLKPORT_ACLK_VOTF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF, V920_EVT0_MUX_CLKCMU_M2M_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MFC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MFC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_MFC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MFC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MFC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_MFC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MFC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_WFD_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_MFC_WFD_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MFC_WFD_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_WFD_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_WFD_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MFC_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_WFD_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_MFC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_WFD_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MFC_MFC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFC_WFD_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_MFD_CMU_MFD_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MFD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_CMU_MFD_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_CMU_MFD_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_CMU_MFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_MFD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MFD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_MFD_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_MFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MFD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MFD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MFD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_MFD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_ADM_APB_MFCMFD_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MFD_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_MFD_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_MIF, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK, V920_EVT0_CLK_MIF_BUSD_0, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK, V920_EVT0_CLK_MIF_BUSD_0, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK, V920_EVT0_CLK_MIF_BUSD_1, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK, V920_EVT0_CLK_MIF_BUSD_1, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF_UID_SFMPU_MIF_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_MIF_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_MIF_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK, V920_EVT0_CLK_MIF_BUSD_0, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK, V920_EVT0_CLK_MIF_BUSD_1, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_SPMPU_MIF_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_MIF_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_MIF_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_APBBR_DDRPHY_1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY_1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY_1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_APBBR_DMC_1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC_1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC_1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_APBBR_DMCTZ_1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ_1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ_1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_DDRPHY_1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY_1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY_1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_DMC_1_IPCLKPORT_PCLK1, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC_1_IPCLKPORT_PCLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC_1_IPCLKPORT_PCLK1_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC_1_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_DMC_1_IPCLKPORT_PCLK2, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC_1_IPCLKPORT_PCLK2_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC_1_IPCLKPORT_PCLK2_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC_1_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK, V920_EVT0_OSCCLK_MIF1, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK, V920_EVT0_CLK_MIF1_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF1_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF1_UID_DMC_1_IPCLKPORT_SOC_CLK, V920_EVT0_CLK_MIF1_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC_1_IPCLKPORT_SOC_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC_1_IPCLKPORT_SOC_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC_1_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK, V920_EVT0_CLK_MIF1_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK, V920_EVT0_CLK_MIF1_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF1_UID_DMC_1_IPCLKPORT_SOC_MPACE_CLK, V920_EVT0_CLK_MIF1_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC_1_IPCLKPORT_SOC_MPACE_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC_1_IPCLKPORT_SOC_MPACE_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC_1_IPCLKPORT_SOC_MPACE_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK, V920_EVT0_OSCCLK_MIF2, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK, V920_EVT0_CLK_MIF2_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK, V920_EVT0_CLK_MIF2_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK, V920_EVT0_CLK_MIF2_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF2_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK, V920_EVT0_CLK_MIF2_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_MPACE_CLK, V920_EVT0_CLK_MIF2_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_MPACE_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_MPACE_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_MPACE_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK, V920_EVT0_OSCCLK_MIF3, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_MIF3_NOCP_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK, V920_EVT0_CLK_MIF3_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK, V920_EVT0_CLK_MIF3_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK, V920_EVT0_CLK_MIF3_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK, V920_EVT0_CLK_MIF3_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_MPACE_CLK, V920_EVT0_CLK_MIF3_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_MPACE_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_MPACE_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_MPACE_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_LH_AXI_SI_D_MISC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_D_MISC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_D_MISC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_PDMA2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_PDMA2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_PDMA3_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA3_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA3_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_PDMA3_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_PDMA4_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA4_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA4_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA4_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_PDMA4_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA4_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA4_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_VGEN_PDMA0_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_VGEN_PDMA1_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_VGEN_PDMA2_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA2_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA2_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_VGEN_PDMA3_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA3_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA3_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_VGEN_PDMA4_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA4_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA4_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_PDMA4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_VGEN_SPDMA0_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_SPDMA0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_SPDMA0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_SPDMA0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_VGEN_SPDMA1_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_SPDMA1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_SPDMA1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_SPDMA1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_MISC, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_MISC, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER1_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_GIC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_GIC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_GIC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_GIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_QE_GIC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_GIC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_GIC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_GIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_VGEN_GIC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_GIC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_GIC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_TMU_SUB0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_TMU_SUB1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_SUB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_MISC_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_MISC_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, V920_EVT0_DIV_CLK_MISC_OSC_DIV2, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK, V920_EVT0_DIV_CLK_MISC_OSC_DIV2, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, V920_EVT0_DIV_CLK_MISC_OSC_DIV2, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D4_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D4_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D4_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D4_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D5_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D5_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D5_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D5_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D6_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D6_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D6_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D6_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D7_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D7_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D7_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D7_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D4_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D4_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D4_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D4_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D5_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D5_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D5_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D5_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D6_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D6_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D6_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D6_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D7_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D7_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D7_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D7_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D4_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D5_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D6_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D7_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM, V920_EVT0_DIV_CLK_NOCL0_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_NOCL1, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_ALIVE_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_ALIVE_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_ALIVE_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_ALIVE_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_ALIVE_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_CSSYS_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_CSSYS_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_CSSYS_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_CSSYS_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_CSSYS_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_CSSYS_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_CSSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_G3DMMU_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G3DMMU_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G3DMMU_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G3DMMU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_G3DMMU_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G3DMMU_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G3DMMU_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G3DMMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S0_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S0_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S0_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S1_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S1_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S1_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S3_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S3_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S3_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S3_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL1_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_NOCL1_S3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF2_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_ACC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_ACC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_ACC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF2_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_ACC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_ACC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_ACC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_MISC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_MISC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_MISC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_NOCL2, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF2_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D1_M2M_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D1_M2M_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D1_M2M_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D1_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_NOCL2_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_NOCL2_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_PERIC0, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_USI00_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_USI_I2C, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_USI01_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_USI02_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_USI03_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_USI04_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_USI05_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI00_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI01_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI02_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI03_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI04_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI05_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI05_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI06_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI06_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI07_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI08_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC0_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI08_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_SCLK, V920_EVT0_DIV_CLK_PERIC0_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C0_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK, V920_EVT0_DIV_CLK_PERIC0_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK, V920_EVT0_DIV_CLK_PERIC0_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK, V920_EVT0_DIV_CLK_PERIC0_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI06_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_USI06_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI06_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI06_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI06_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_USI07_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI08_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_USI08_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI08_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI08_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI08_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0, V920_EVT0_MUX_CLKCMU_PERIC0_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_PERIC0, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC0_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_PERIC1, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_USI09_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_USI10_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_USI11_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_USI12_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_USI13_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_USI_I2C, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_USI14_USI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI09_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI10_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI11_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI12_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI13_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI14_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI15_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI16_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI17_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_PERIC1_USI_I2C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK, V920_EVT0_DIV_CLK_PERIC1_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK, V920_EVT0_DIV_CLK_PERIC1_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK, V920_EVT0_DIV_CLK_PERIC1_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_USI15_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_USI16_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_USI17_USI, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK, V920_EVT0_DIV_CLK_PERIC1_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_PERIC1_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_PERIC1, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_PERIC1_I3C, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, V920_EVT0_MUX_CLK_S2D_CORE, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_S2D_CORE, V920_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_S2D_CORE, V920_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, V920_EVT0_I_SCLK_S2D, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLK_S2D_CORE, V920_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK, V920_EVT0_I_SCLK_S2D, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, V920_EVT0_MUX_CLK_S2D_CORE, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SDMA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SDMA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD4_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD4_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD4_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD4_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD5_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD5_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD5_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD5_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD6_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD6_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD6_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD6_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD7_SDMA_DNC_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD7_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD7_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD7_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SDMA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SDMA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SDMA_DSP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SDMA_DSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SDMA_DSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SDMA_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SDMA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SDMA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SDMA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_USI18, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GATE_CLK_SFI_PLLCLKOUT, V920_EVT0_MUX_CLK_SFI_PLLCLKOUT, V920_EVT0_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_CG_VAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_MANUAL, V920_EVT0_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_USI19, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_SFI_USI19, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_SFI_USI18, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_USI20, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_SFI_USI20, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK, V920_EVT0_MUX_HCHGEN_CLK_SFI_CPU, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK, V920_EVT0_MUX_HCHGEN_CLK_SFI_CPU, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_GPIO_SFI0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_XSPI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK, V920_EVT0_DIV_CLK_SFI_XSPI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ACLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ATCLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK, V920_EVT0_DIV_CLK_SFI_USI21, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_USI21, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN, V920_EVT0_MUX_HCHGEN_CLK_SFI_CPU, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_XIU_P1_SFI_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_SFI_CPU_ACLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P1_SFI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P1_SFI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P1_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ACLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ACLK, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_MAILBOX_APM_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_APM_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_APM_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1, V920_EVT0_RTCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1, V920_EVT0_RTCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU_SFI_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU_SFI_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU_SFI_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_XIU_D_SFI_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D_SFI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D_SFI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK, V920_EVT0_DIV_CLK_SFI_CAN0, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK, V920_EVT0_DIV_CLK_SFI_CAN1, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM, V920_EVT0_DIV_CLK_SFI_CPU_PCLKDBG, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK, V920_EVT0_DIV_CLK_SFI_CPU_PCLKDBG, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM, V920_EVT0_DIV_CLK_SFI_CPU_PCLKDBG, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_GPIO_SFI1_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_GPIO_SFI1_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_GPIO_SFI1_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_GPIO_SFI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SFI_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00, V920_EVT0_PLL_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10, V920_EVT0_MUX_HCHGEN_CLK_SFI_CPU, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0, V920_EVT0_RTCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10, V920_EVT0_DIV_CLK_SFI_XSPI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK, V920_EVT0_RTCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_CPU_PCLKDBG, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SFI_CPU_ACLK, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU, V920_EVT0_OSCCLK_SFI, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK, V920_EVT0_DIV_CLK_SFI_NOCD, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_VGEN_LITE_D0_SNW_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_LITE_D0_SNW_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_LITE_D0_SNW_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_LITE_D0_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_VGEN_LITE_D1_SNW_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_LITE_D1_SNW_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_LITE_D1_SNW_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_LITE_D1_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_VGEN_LITE_D2_SNW_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_LITE_D2_SNW_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_LITE_D2_SNW_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_LITE_D2_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_SNW_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_LH_AST_MI_L_ISP_SNW_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ISP_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ISP_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ISP_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_AS_APB_SNW_SNW0_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNW0_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNW0_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNW0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D1_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF0_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF0_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF0_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF0_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D4_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D4_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D4_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D4_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D4_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D4_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D4_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D4_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D5_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D5_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D5_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D5_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D5_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D5_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D5_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D5_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D6_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D6_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D6_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D6_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D6_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D6_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D6_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D6_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D7_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D7_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D7_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D7_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D7_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D7_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D7_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D7_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF1_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF1_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF1_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF1_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF1_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF1_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF1_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF1_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D8_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D8_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D8_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D8_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D8_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D8_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D8_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D8_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D9_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D9_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D9_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D9_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D9_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D9_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D9_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D9_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D10_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D10_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D10_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D10_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D10_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D10_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D10_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D10_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D11_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D11_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D11_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D11_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_D11_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D11_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D11_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D11_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF2_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF2_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF2_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF2_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF2_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF2_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF2_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF2_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF4_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF4_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF4_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF4_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF4_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF4_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF4_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF4_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF3_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF3_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF3_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF3_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF3_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF3_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF3_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF3_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF5_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF5_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF5_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF5_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF5_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF5_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF5_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF5_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF6_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF6_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF6_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF6_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF6_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF6_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF6_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF6_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF7_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF7_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF7_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF7_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF7_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF7_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF7_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF7_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_SYSMMU_S1_PMMU0_SNW_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S1_PMMU0_SNW_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S1_PMMU0_SNW_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S1_PMMU0_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_SYSMMU_S1_SNW_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SNW_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S1_SNW_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S1_SNW_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S1_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SNW_UID_QE_VOTF0_SNW_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SNW_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF0_SNW_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF0_SNW_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_VOTF0_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK, V920_EVT0_OSCCLK_SSP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_BAAW_SC_IPCLKPORT_I_PCLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_SC_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_SC_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_SC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_QE_STRONG_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_STRONG_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_STRONG_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_STRONG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_QE_STRONG_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_STRONG_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_STRONG_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_STRONG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_QE_SC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_SC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_SC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_SC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_QE_SC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_SC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_SC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_SC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_SSP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_SSP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_QE_RTIC_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_QE_RTIC_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_SSP_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_SSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK, V920_EVT0_OSCCLK_SSP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK, V920_EVT0_OSCCLK_SSP, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_SSP_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK, V920_EVT0_OSCCLK_STRONG, V920_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_STRONG_OSC_DIV2, V920_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK, V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_LH_AST_SI_L_TAA_ISP_IPCLKPORT_I_CLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L_TAA_ISP_IPCLKPORT_I_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L_TAA_ISP_IPCLKPORT_I_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L_TAA_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK, V920_EVT0_OSCCLK_TAA, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_QE_D1_TAA_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D1_TAA_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D1_TAA_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D1_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_QE_D1_TAA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D1_TAA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D1_TAA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D1_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_QE_D2_TAA_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D2_TAA_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D2_TAA_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D2_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_QE_D2_TAA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D2_TAA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D2_TAA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D2_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_QE_D3_TAA_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D3_TAA_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D3_TAA_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D3_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_QE_D3_TAA_IPCLKPORT_PCLK, V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D3_TAA_IPCLKPORT_PCLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D3_TAA_IPCLKPORT_PCLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D3_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_VGEN_LITE_D_TAA_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_LITE_D_TAA_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_LITE_D_TAA_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_LITE_D_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK, V920_EVT0_DIV_CLK_TAA_NOCP, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(V920_EVT0_CLK_BLK_TAA_UID_XIU_D1_TAA_IPCLKPORT_ACLK, V920_EVT0_MUX_CLKCMU_TAA_NOC_USER, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D1_TAA_IPCLKPORT_ACLK_CG_VAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D1_TAA_IPCLKPORT_ACLK_MANUAL, V920_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D1_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int v920_evt0_cmucal_fixed_rate_size = 61;
struct cmucal_clk_fixed_rate v920_evt0_cmucal_fixed_rate_list[] = {
	FIXEDRATE(V920_EVT0_OSCCLK_ACC, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_RCO_APM, 60000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_APM, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLK_RCO_APM, 60000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLK_RCO_SPMI_PMIC, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_AUD, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLKIO_AUD_UAIF0, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLKIO_AUD_UAIF1, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLKIO_AUD_UAIF2, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLKIO_AUD_UAIF3, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLKIO_AUD_UAIF6, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLKIO_AUD_UAIF5, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLKIO_AUD_UAIF4, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_PLL_AVB_CLK_KITT, 75000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_I_PLL_AVB_FREF_FROM_HSI2, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_IOCLK_EXTPLL_AVB, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLKIO_AUD_UAIF7, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLKIO_AUD_UAIF8, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLKIO_AUD_UAIF9, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_CLKIO_AUD_UAIFS, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_CMU, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_CPUCL0, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_CPUCL1, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_CPUCL2, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_DNC, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_DPTX, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_DPUB, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_DPUF, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_DPUF1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_DPUF2, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_DSP, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_G3D, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_GNPU, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_GNPU1, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_HSI0, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_HSI1, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_TCXO_DIV2, 19200000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_HSI2, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_ISP, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_M2M, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_MFC, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_MFD, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_MIF, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_MIF1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_MIF2, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_MIF3, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_MISC, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_NOCL0, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_NOCL1, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_NOCL2, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_PERIC0, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_PERIC1, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_S2D, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_I_SCLK_S2D, 20000000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_SDMA, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_SFI, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_RTCCLK_SFI, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_SNW, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_SSP, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_STRONG, 38400000, EMPTY_CAL_ID),
	FIXEDRATE(V920_EVT0_OSCCLK_TAA, 38400000, EMPTY_CAL_ID),
};

unsigned int v920_evt0_cmucal_fixed_factor_size = 32;
struct cmucal_clk_fixed_factor v920_evt0_cmucal_fixed_factor_list[] = {
	FIXEDFACTOR(V920_EVT0_DIV_CLK_ACC_CSIS, V920_EVT0_MUX_CLKCMU_ACC_NOC_USER, 1, V920_EVT0_CLK_CON_DIV_DIV_CLK_ACC_CSIS_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(V920_EVT0_CLK_MIF_BUSD_0, V920_EVT0_CLKMUX_MIF_DDRPHY2X, 3, V920_EVT0_CLK_CON_DIV_CLK_MIF_BUSD_0_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(V920_EVT0_CLK_MIF_BUSD_1, V920_EVT0_CLKMUX_MIF_DDRPHY2X, 3, V920_EVT0_CLK_CON_DIV_CLK_MIF_BUSD_1_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(V920_EVT0_CLK_MIF1_NOCD, V920_EVT0_CLKMUX_MIF1_DDRPHY2X, 3, V920_EVT0_CLK_CON_DIV_CLK_MIF1_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(V920_EVT0_CLK_MIF2_NOCD, V920_EVT0_CLKMUX_MIF2_DDRPHY2X, 3, V920_EVT0_CLK_CON_DIV_CLK_MIF2_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(V920_EVT0_CLK_MIF3_NOCD, V920_EVT0_CLKMUX_MIF3_DDRPHY2X, 3, V920_EVT0_CLK_CON_DIV_CLK_MIF3_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(V920_EVT0_CLKCMU_OTP, V920_EVT0_OSCCLK_MISC, 9, V920_EVT0_CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(V920_EVT0_DIV_CLK_MISC_OSC_DIV2, V920_EVT0_OSCCLK_MISC, 1, V920_EVT0_CLK_CON_DIV_DIV_CLK_MISC_OSC_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(V920_EVT0_CLK_MIF_NOCD_S2D, V920_EVT0_CLKCMU_MIF_DDRPHY2X_S2D, 3, V920_EVT0_CLK_CON_DIV_CLK_MIF_NOCD_S2D_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(V920_EVT0_DIV_CLK_STRONG_OSC_DIV2, V920_EVT0_OSCCLK_STRONG, 1, V920_EVT0_CLK_CON_DIV_DIV_CLK_STRONG_OSC_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED0_D1, V920_EVT0_PLL_SHARED0, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED0_D2, V920_EVT0_PLL_SHARED0, 1, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED0_D3, V920_EVT0_PLL_SHARED0, 2, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED0_D4, V920_EVT0_PLL_SHARED0, 3, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED1_D1, V920_EVT0_PLL_SHARED1, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED1_D2, V920_EVT0_PLL_SHARED1, 1, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED1_D3, V920_EVT0_PLL_SHARED1, 2, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED1_D4, V920_EVT0_PLL_SHARED1, 3, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED2_D1, V920_EVT0_PLL_SHARED2, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED2_D2, V920_EVT0_PLL_SHARED2, 1, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED2_D3, V920_EVT0_PLL_SHARED2, 2, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED2_D4, V920_EVT0_PLL_SHARED2, 3, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED3_D1, V920_EVT0_PLL_SHARED3, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED3_D2, V920_EVT0_PLL_SHARED3, 1, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED3_D3, V920_EVT0_PLL_SHARED3, 2, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED3_D4, V920_EVT0_PLL_SHARED3, 3, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED4_D1, V920_EVT0_PLL_SHARED4, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED4_D2, V920_EVT0_PLL_SHARED4, 1, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED4_D3, V920_EVT0_PLL_SHARED4, 2, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED4_D4, V920_EVT0_PLL_SHARED4, 3, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED5_D1, V920_EVT0_PLL_SHARED5, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SHARED5_D2, V920_EVT0_PLL_SHARED5, 1, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_CPUCL0_D1, V920_EVT0_PLL_CPUCL0, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_CPUCL1_D1, V920_EVT0_PLL_CPUCL1, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_CPUCL2_D1, V920_EVT0_PLL_CPUCL2, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_MIF_MAIN_D1, V920_EVT0_PLL_MIF_MAIN, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_MIF1_D1, V920_EVT0_PLL_MIF1, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_MIF2_D1, V920_EVT0_PLL_MIF2, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_MIF3_D1, V920_EVT0_PLL_MIF3, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_MIF_S2D_D1, V920_EVT0_PLL_MIF_S2D, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_G3D_D1, V920_EVT0_PLL_G3D, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_MMC_D1, V920_EVT0_PLL_MMC, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_ETH_D1, V920_EVT0_PLL_ETH, 0, EMPTY_CAL_ID),
	FIXEDFACTOR(V920_EVT0_PLL_SFI_D1, V920_EVT0_PLL_SFI, 0, EMPTY_CAL_ID),
};

