[SCL] 12/16/2025 16:56:25 PID:18058 Client:nanodc.iitgn.ac.in Authorization failed Synopsys-Release 2022.03
[SCL] 12/16/2025 16:56:27 PID:18058 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded Design-Compiler 2022.03
[SCL] 12/16/2025 16:56:27 Checking status for feature Design-Compiler
[SCL] 12/16/2025 16:56:27 PID:18058 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded Design-Compiler 2022.03
[SCL] 12/16/2025 16:56:27 PID:18058 Client:nanodc.iitgn.ac.in Authorization failed Synopsys 2022.03
[SCL] 12/16/2025 16:56:27 PID:18058 Client:nanodc.iitgn.ac.in Authorization failed DC-Debug 2022.03
[SCL] 12/16/2025 16:56:27 PID:18058 Client:nanodc.iitgn.ac.in Authorization failed DC-NXT-DPX-Beta 2022.03

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP5 for linux64 - Oct 11, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
[SCL] 12/16/2025 16:56:28 PID:18058 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DC-Expert 2022.03
Initializing gui preferences from file  /home/sshekhar/.synopsys_dc_gui/preferences.tcl
# ========================================================================
# Synopsys DC Synthesis Script for vsdcaravel
# Modified to blackbox RAM128 and RAM256 modules
# Based on golden TCL with minimal modifications
# ========================================================================
# ========================================================================
# Load Technology Libraries
# ========================================================================
read_db "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db"
Loading db file '/home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/gtech.db'
Loading db file '/home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db'
Loaded 0 designs.
read_db "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db'
Loaded 0 designs.
# ========================================================================
# Set Library Variables
# ========================================================================
set target_library "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
set link_library "* /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
* /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
set_app_var target_library $target_library
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
set_app_var link_library $link_library
* /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
# ========================================================================
# Define Directory Paths
# ========================================================================
set root_dir "/home/sshekhar/vsdRiscvScl180"
/home/sshekhar/vsdRiscvScl180
set io_lib "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero
set verilog_files "$root_dir/rtl"
/home/sshekhar/vsdRiscvScl180/rtl
set top_module "vsdcaravel"
vsdcaravel
set output_file "$root_dir/synthesis/output/vsdcaravel_synthesis.v"
/home/sshekhar/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v
set report_dir "$root_dir/synthesis/report"
/home/sshekhar/vsdRiscvScl180/synthesis/report
# ========================================================================
# Configure Blackbox Handling for Memory Modules
# ========================================================================
puts "INFO: Configuring blackbox handling for RAM modules..."
INFO: Configuring blackbox handling for RAM modules...
set_app_var hdlin_infer_multibit default_none
default_none
set_app_var hdlin_auto_save_templates false
false
# ========================================================================
# Create Blackbox Stub File for RAM Modules
# ========================================================================
set blackbox_file "$root_dir/synthesis/memory_blackbox_stubs.v"
/home/sshekhar/vsdRiscvScl180/synthesis/memory_blackbox_stubs.v
set fp [open $blackbox_file w]
file14
puts $fp "// Blackbox definitions for memory modules"
puts $fp "// Auto-generated by synthesis script"
puts $fp ""
puts $fp "(* blackbox *)"
puts $fp "module RAM128(CLK, EN0, VGND, VPWR, A0, Di0, Do0, WE0);"
puts $fp "  input CLK, EN0, VGND, VPWR;"
puts $fp "  input \[6:0\] A0;"
puts $fp "  input \[31:0\] Di0;"
puts $fp "  input \[3:0\] WE0;"
puts $fp "  output \[31:0\] Do0;"
puts $fp "endmodule"
puts $fp ""
puts $fp "(* blackbox *)"
puts $fp "module RAM256(VPWR, VGND, CLK, WE0, EN0, A0, Di0, Do0);"
puts $fp "  input CLK, EN0;"
puts $fp "  inout VPWR, VGND;"
puts $fp "  input \[7:0\] A0;"
puts $fp "  input \[31:0\] Di0;"
puts $fp "  input \[3:0\] WE0;"
puts $fp "  output \[31:0\] Do0;"
puts $fp "endmodule"
puts $fp ""
close $fp
puts "INFO: Created blackbox stub file: $blackbox_file"
INFO: Created blackbox stub file: /home/sshekhar/vsdRiscvScl180/synthesis/memory_blackbox_stubs.v
# ========================================================================
# Read Design Files
# ========================================================================
# Read defines first (as in golden script)
puts "INFO: Reading defines.v..."
INFO: Reading defines.v...
read_file $verilog_files/defines.v
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/sshekhar/vsdRiscvScl180/rtl/defines.v'
Detecting input file type automatically (-rtl or -netlist).
[SCL] 12/16/2025 16:56:28 Checking status for feature HDL-Compiler
[SCL] 12/16/2025 16:56:28 PID:18058 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded HDL-Compiler 2022.03
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/sshekhar/vsdRiscvScl180/rtl/defines.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
# Read blackbox stubs before any RTL
puts "INFO: Reading memory blackbox stubs..."
INFO: Reading memory blackbox stubs...
read_file $blackbox_file -format verilog
Loading verilog file '/home/sshekhar/vsdRiscvScl180/synthesis/memory_blackbox_stubs.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/sshekhar/vsdRiscvScl180/synthesis/memory_blackbox_stubs.v
Presto compilation completed successfully.
Current design is now '/home/sshekhar/vsdRiscvScl180/synthesis/RAM128.db:RAM128'
Loaded 2 designs.
Current design is 'RAM128'.
RAM128 RAM256
# Read IO library with autoread (as in golden script)
puts "INFO: Reading IO library..."
INFO: Reading IO library...
read_file $io_lib -autoread -define USE_POWER_PINS -format verilog
Error: Required argument '-top' was not found (CMD-007)
# Read scl180_wrapper with autoread (as in golden script)
puts "INFO: Reading scl180_wrapper..."
INFO: Reading scl180_wrapper...
read_file $verilog_files/scl180_wrapper -autoread -define USE_POWER_PINS -format verilog
Error: Required argument '-top' was not found (CMD-007)
# ========================================================================
# Read Main RTL Files (Excluding RAM modules)
# ========================================================================
puts "INFO: Building RTL file list (excluding RAM128.v and RAM256.v)..."
INFO: Building RTL file list (excluding RAM128.v and RAM256.v)...
# Get all verilog files from rtl directory
set all_rtl_files [glob -nocomplain ${verilog_files}/*.v]
/home/sshekhar/vsdRiscvScl180/rtl/ring_osc2x13.v /home/sshekhar/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v /home/sshekhar/vsdRiscvScl180/rtl/caravel_openframe.v /home/sshekhar/vsdRiscvScl180/rtl/open_source.v /home/sshekhar/vsdRiscvScl180/rtl/caravel_logo.v /home/sshekhar/vsdRiscvScl180/rtl/digital_pll_controller.v /home/sshekhar/vsdRiscvScl180/rtl/xres_buf.v /home/sshekhar/vsdRiscvScl180/rtl/buff_flash_clkrst.v /home/sshekhar/vsdRiscvScl180/rtl/housekeeping_spi.v /home/sshekhar/vsdRiscvScl180/rtl/copyright_block.v /home/sshekhar/vsdRiscvScl180/rtl/clock_div.v /home/sshekhar/vsdRiscvScl180/rtl/picorv32.v /home/sshekhar/vsdRiscvScl180/rtl/ibex_all.v /home/sshekhar/vsdRiscvScl180/rtl/dummy_schmittbuf.v /home/sshekhar/vsdRiscvScl180/rtl/primitives.v /home/sshekhar/vsdRiscvScl180/rtl/gpio_signal_buffering.v /home/sshekhar/vsdRiscvScl180/rtl/scl180_macro_sparecell.v /home/sshekhar/vsdRiscvScl180/rtl/__openframe_project_wrapper.v /home/sshekhar/vsdRiscvScl180/rtl/RAM256.v /home/sshekhar/vsdRiscvScl180/rtl/mgmt_protect_hv.v /home/sshekhar/vsdRiscvScl180/rtl/caravel_core.v /home/sshekhar/vsdRiscvScl180/rtl/spare_logic_block.v /home/sshekhar/vsdRiscvScl180/rtl/user_id_textblock.v /home/sshekhar/vsdRiscvScl180/rtl/pads.v /home/sshekhar/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v /home/sshekhar/vsdRiscvScl180/rtl/gpio_defaults_block.v /home/sshekhar/vsdRiscvScl180/rtl/__user_project_gpio_example.v /home/sshekhar/vsdRiscvScl180/rtl/__user_analog_project_wrapper.v /home/sshekhar/vsdRiscvScl180/rtl/mprj_io_buffer.v /home/sshekhar/vsdRiscvScl180/rtl/user_id_programming.v /home/sshekhar/vsdRiscvScl180/rtl/manual_power_connections.v /home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v /home/sshekhar/vsdRiscvScl180/rtl/caravel_clocking.v /home/sshekhar/vsdRiscvScl180/rtl/caravel_netlists.v /home/sshekhar/vsdRiscvScl180/rtl/__user_project_wrapper.v /home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v /home/sshekhar/vsdRiscvScl180/rtl/user_defines.v /home/sshekhar/vsdRiscvScl180/rtl/gpio_control_block.v /home/sshekhar/vsdRiscvScl180/rtl/caravel.v /home/sshekhar/vsdRiscvScl180/rtl/caravel_power_routing.v /home/sshekhar/vsdRiscvScl180/rtl/debug_regs.v /home/sshekhar/vsdRiscvScl180/rtl/mprj_io.v /home/sshekhar/vsdRiscvScl180/rtl/mprj_logic_high.v /home/sshekhar/vsdRiscvScl180/rtl/mgmt_protect.v /home/sshekhar/vsdRiscvScl180/rtl/empty_macro.v /home/sshekhar/vsdRiscvScl180/rtl/chip_io.v /home/sshekhar/vsdRiscvScl180/rtl/__uprj_netlists.v /home/sshekhar/vsdRiscvScl180/rtl/RAM128.v /home/sshekhar/vsdRiscvScl180/rtl/copyright_block_a.v /home/sshekhar/vsdRiscvScl180/rtl/gpio_logic_high.v /home/sshekhar/vsdRiscvScl180/rtl/digital_pll.v /home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v /home/sshekhar/vsdRiscvScl180/rtl/mprj2_logic_high.v /home/sshekhar/vsdRiscvScl180/rtl/spiflash.v /home/sshekhar/vsdRiscvScl180/rtl/constant_block.v /home/sshekhar/vsdRiscvScl180/rtl/caravel_motto.v /home/sshekhar/vsdRiscvScl180/rtl/mgmt_core_wrapper.v /home/sshekhar/vsdRiscvScl180/rtl/defines.v /home/sshekhar/vsdRiscvScl180/rtl/__user_project_la_example.v /home/sshekhar/vsdRiscvScl180/rtl/vsdcaravel.v /home/sshekhar/vsdRiscvScl180/rtl/pc3d21.v
# Define files to exclude
set exclude_files [list \
    "${verilog_files}/RAM128.v" \
    "${verilog_files}/RAM256.v" \
    "${verilog_files}/defines.v" \
]
/home/sshekhar/vsdRiscvScl180/rtl/RAM128.v /home/sshekhar/vsdRiscvScl180/rtl/RAM256.v /home/sshekhar/vsdRiscvScl180/rtl/defines.v
# Build list of files to read (excluding RAM modules and defines which was already read)
set rtl_to_read [list]
foreach file $all_rtl_files {
    set excluded 0
    foreach excl_file $exclude_files {
        if {[string equal $file $excl_file]} {
            set excluded 1
            if {[string match "*RAM*.v" $file]} {
                puts "INFO: Excluding $file (using blackbox instead)"
            }
            break
        }
    }
    if {!$excluded} {
        lappend rtl_to_read $file
    }
}
INFO: Excluding /home/sshekhar/vsdRiscvScl180/rtl/RAM256.v (using blackbox instead)
INFO: Excluding /home/sshekhar/vsdRiscvScl180/rtl/RAM128.v (using blackbox instead)
puts "INFO: Reading [llength $rtl_to_read] RTL files..."
INFO: Reading 58 RTL files...
read_file $rtl_to_read -define USE_POWER_PINS -format verilog
Loading verilog files: '/home/sshekhar/vsdRiscvScl180/rtl/ring_osc2x13.v' '/home/sshekhar/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v' '/home/sshekhar/vsdRiscvScl180/rtl/caravel_openframe.v' '/home/sshekhar/vsdRiscvScl180/rtl/open_source.v' '/home/sshekhar/vsdRiscvScl180/rtl/caravel_logo.v' '/home/sshekhar/vsdRiscvScl180/rtl/digital_pll_controller.v' '/home/sshekhar/vsdRiscvScl180/rtl/xres_buf.v' '/home/sshekhar/vsdRiscvScl180/rtl/buff_flash_clkrst.v' '/home/sshekhar/vsdRiscvScl180/rtl/housekeeping_spi.v' '/home/sshekhar/vsdRiscvScl180/rtl/copyright_block.v' '/home/sshekhar/vsdRiscvScl180/rtl/clock_div.v' '/home/sshekhar/vsdRiscvScl180/rtl/picorv32.v' '/home/sshekhar/vsdRiscvScl180/rtl/ibex_all.v' '/home/sshekhar/vsdRiscvScl180/rtl/dummy_schmittbuf.v' '/home/sshekhar/vsdRiscvScl180/rtl/primitives.v' '/home/sshekhar/vsdRiscvScl180/rtl/gpio_signal_buffering.v' '/home/sshekhar/vsdRiscvScl180/rtl/scl180_macro_sparecell.v' '/home/sshekhar/vsdRiscvScl180/rtl/__openframe_project_wrapper.v' '/home/sshekhar/vsdRiscvScl180/rtl/mgmt_protect_hv.v' '/home/sshekhar/vsdRiscvScl180/rtl/caravel_core.v' '/home/sshekhar/vsdRiscvScl180/rtl/spare_logic_block.v' '/home/sshekhar/vsdRiscvScl180/rtl/user_id_textblock.v' '/home/sshekhar/vsdRiscvScl180/rtl/pads.v' '/home/sshekhar/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v' '/home/sshekhar/vsdRiscvScl180/rtl/gpio_defaults_block.v' '/home/sshekhar/vsdRiscvScl180/rtl/__user_project_gpio_example.v' '/home/sshekhar/vsdRiscvScl180/rtl/__user_analog_project_wrapper.v' '/home/sshekhar/vsdRiscvScl180/rtl/mprj_io_buffer.v' '/home/sshekhar/vsdRiscvScl180/rtl/user_id_programming.v' '/home/sshekhar/vsdRiscvScl180/rtl/manual_power_connections.v' '/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v' '/home/sshekhar/vsdRiscvScl180/rtl/caravel_clocking.v' '/home/sshekhar/vsdRiscvScl180/rtl/caravel_netlists.v' '/home/sshekhar/vsdRiscvScl180/rtl/__user_project_wrapper.v' '/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v' '/home/sshekhar/vsdRiscvScl180/rtl/user_defines.v' '/home/sshekhar/vsdRiscvScl180/rtl/gpio_control_block.v' '/home/sshekhar/vsdRiscvScl180/rtl/caravel.v' '/home/sshekhar/vsdRiscvScl180/rtl/caravel_power_routing.v' '/home/sshekhar/vsdRiscvScl180/rtl/debug_regs.v' '/home/sshekhar/vsdRiscvScl180/rtl/mprj_io.v' '/home/sshekhar/vsdRiscvScl180/rtl/mprj_logic_high.v' '/home/sshekhar/vsdRiscvScl180/rtl/mgmt_protect.v' '/home/sshekhar/vsdRiscvScl180/rtl/empty_macro.v' '/home/sshekhar/vsdRiscvScl180/rtl/chip_io.v' '/home/sshekhar/vsdRiscvScl180/rtl/__uprj_netlists.v' '/home/sshekhar/vsdRiscvScl180/rtl/copyright_block_a.v' '/home/sshekhar/vsdRiscvScl180/rtl/gpio_logic_high.v' '/home/sshekhar/vsdRiscvScl180/rtl/digital_pll.v' '/home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v' '/home/sshekhar/vsdRiscvScl180/rtl/mprj2_logic_high.v' '/home/sshekhar/vsdRiscvScl180/rtl/spiflash.v' '/home/sshekhar/vsdRiscvScl180/rtl/constant_block.v' '/home/sshekhar/vsdRiscvScl180/rtl/caravel_motto.v' '/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core_wrapper.v' '/home/sshekhar/vsdRiscvScl180/rtl/__user_project_la_example.v' '/home/sshekhar/vsdRiscvScl180/rtl/vsdcaravel.v' '/home/sshekhar/vsdRiscvScl180/rtl/pc3d21.v' 
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/sshekhar/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/sshekhar/vsdRiscvScl180/rtl/ring_osc2x13.v
Opening include file /home/sshekhar/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v
Compiling source file /home/sshekhar/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v
Compiling source file /home/sshekhar/vsdRiscvScl180/rtl/caravel_openframe.v
Error:  /home/sshekhar/vsdRiscvScl180/rtl/caravel_openframe.v:96: The macro 'OPENFRAME_IO_PADS' has not been defined. (VER-913)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'verilog' files '/home/sshekhar/vsdRiscvScl180/rtl/ring_osc2x13.v', '/home/sshekhar/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v', '/home/sshekhar/vsdRiscvScl180/rtl/caravel_openframe.v', '/home/sshekhar/vsdRiscvScl180/rtl/open_source.v', '/home/sshekhar/vsdRiscvScl180/rtl/caravel_logo.v', '/home/sshekhar/vsdRiscvScl180/rtl/digital_pll_controller.v', '/home/sshekhar/vsdRiscvScl180/rtl/xres_buf.v', '/home/sshekhar/vsdRiscvScl180/rtl/buff_flash_clkrst.v', '/home/sshekhar/vsdRiscvScl180/rtl/housekeeping_spi.v', '/home/sshekhar/vsdRiscvScl180/rtl/copyright_block.v', '/home/sshekhar/vsdRiscvScl180/rtl/clock_div.v', '/home/sshekhar/vsdRiscvScl180/rtl/picorv32.v', '/home/sshekhar/vsdRiscvScl180/rtl/ibex_all.v', '/home/sshekhar/vsdRiscvScl180/rtl/dummy_schmittbuf.v', '/home/sshekhar/vsdRiscvScl180/rtl/primitives.v', '/home/sshekhar/vsdRiscvScl180/rtl/gpio_signal_buffering.v', '/home/sshekhar/vsdRiscvScl180/rtl/scl180_macro_sparecell.v', '/home/sshekhar/vsdRiscvScl180/rtl/__openframe_project_wrapper.v', '/home/sshekhar/vsdRiscvScl180/rtl/mgmt_protect_hv.v', '/home/sshekhar/vsdRiscvScl180/rtl/caravel_core.v', '/home/sshekhar/vsdRiscvScl180/rtl/spare_logic_block.v', '/home/sshekhar/vsdRiscvScl180/rtl/user_id_textblock.v', '/home/sshekhar/vsdRiscvScl180/rtl/pads.v', '/home/sshekhar/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v', '/home/sshekhar/vsdRiscvScl180/rtl/gpio_defaults_block.v', '/home/sshekhar/vsdRiscvScl180/rtl/__user_project_gpio_example.v', '/home/sshekhar/vsdRiscvScl180/rtl/__user_analog_project_wrapper.v', '/home/sshekhar/vsdRiscvScl180/rtl/mprj_io_buffer.v', '/home/sshekhar/vsdRiscvScl180/rtl/user_id_programming.v', '/home/sshekhar/vsdRiscvScl180/rtl/manual_power_connections.v', '/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v', '/home/sshekhar/vsdRiscvScl180/rtl/caravel_clocking.v', '/home/sshekhar/vsdRiscvScl180/rtl/caravel_netlists.v', '/home/sshekhar/vsdRiscvScl180/rtl/__user_project_wrapper.v', '/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v', '/home/sshekhar/vsdRiscvScl180/rtl/user_defines.v', '/home/sshekhar/vsdRiscvScl180/rtl/gpio_control_block.v', '/home/sshekhar/vsdRiscvScl180/rtl/caravel.v', '/home/sshekhar/vsdRiscvScl180/rtl/caravel_power_routing.v', '/home/sshekhar/vsdRiscvScl180/rtl/debug_regs.v', '/home/sshekhar/vsdRiscvScl180/rtl/mprj_io.v', '/home/sshekhar/vsdRiscvScl180/rtl/mprj_logic_high.v', '/home/sshekhar/vsdRiscvScl180/rtl/mgmt_protect.v', '/home/sshekhar/vsdRiscvScl180/rtl/empty_macro.v', '/home/sshekhar/vsdRiscvScl180/rtl/chip_io.v', '/home/sshekhar/vsdRiscvScl180/rtl/__uprj_netlists.v', '/home/sshekhar/vsdRiscvScl180/rtl/copyright_block_a.v', '/home/sshekhar/vsdRiscvScl180/rtl/gpio_logic_high.v', '/home/sshekhar/vsdRiscvScl180/rtl/digital_pll.v', '/home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v', '/home/sshekhar/vsdRiscvScl180/rtl/mprj2_logic_high.v', '/home/sshekhar/vsdRiscvScl180/rtl/spiflash.v', '/home/sshekhar/vsdRiscvScl180/rtl/constant_block.v', '/home/sshekhar/vsdRiscvScl180/rtl/caravel_motto.v', '/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core_wrapper.v', '/home/sshekhar/vsdRiscvScl180/rtl/__user_project_la_example.v', '/home/sshekhar/vsdRiscvScl180/rtl/vsdcaravel.v', '/home/sshekhar/vsdRiscvScl180/rtl/pc3d21.v'. (UID-9)
No designs were read
# ========================================================================
# Read Timing Constraints
# ========================================================================
puts "INFO: Reading timing constraints..."
INFO: Reading timing constraints...
read_sdc "$root_dir/synthesis/vsdcaravel.sdc"

Reading SDC version 2.1...
[INFO]: IO[4] is set as: SCK
[INFO]: GPIOs mode is set as: OUT
Warning: Can't find port 'clock' in design 'RAM128'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
[INFO]: System clock period: 25
Warning: Can't find object 'chip_core/housekeeping/serial_clock' in design 'RAM128'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find object 'chip_core/housekeeping/serial_load' in design 'RAM128'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find clock 'hk_serial_clk' in design 'RAM128'. (UID-95)
Warning: Can't find clock 'hk_serial_load' in design 'RAM128'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find clock 'hk_serial_clk' in design 'RAM128'. (UID-95)
Warning: Can't find clock 'hk_serial_load' in design 'RAM128'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
[INFO]: Clock transition range: 1 : 1.5
Warning: Can't find port 'clock' in design 'RAM128'. (UID-95)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'clock' in design 'RAM128'. (UID-95)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[3]' in design 'RAM128'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[4]' in design 'RAM128'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Can't find clock 'hkspi_clk' in design 'RAM128'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'hkspi_clk' in design 'RAM128'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find clock 'hk_serial_clk' in design 'RAM128'. (UID-95)
Warning: Can't find clock 'hk_serial_load' in design 'RAM128'. (UID-95)
Warning: Can't find clock 'hkspi_clk' in design 'RAM128'. (UID-95)
Error: Value for list '-group' must have 1 elements. (CMD-036)
[INFO]: Setting input delay to: 4
[INFO]: Setting output delay to: 4
[INFO]: Input transition range: 1 : 4
[INFO]: Cap load range: 4 : 7
Warning: Can't find ports matching 'mprj_io[*]' in design 'RAM128'. (UID-95)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
Warning: Can't find ports matching 'mprj_io[*]' in design 'RAM128'. (UID-95)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[0]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[5]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[6]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[7]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[8]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[9]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[10]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[11]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[12]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[13]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[14]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[15]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[16]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[17]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[18]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[19]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[20]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[21]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[22]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[23]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[24]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[25]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[26]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[27]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[28]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[29]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[30]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[31]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[32]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[33]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[34]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[35]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[36]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[37]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'hkspi_clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[1]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'hkspi_clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[2]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'hkspi_clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[3]' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[2]' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[2]' in design 'RAM128'. (UID-95)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[3]' in design 'RAM128'. (UID-95)
Warning: Can't find port 'mprj_io[3]' in design 'RAM128'. (UID-95)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[0]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[5]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[6]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[7]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[8]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[9]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[10]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[11]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[12]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[13]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[14]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[15]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[16]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[17]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[18]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[19]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[20]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[21]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[22]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[23]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[24]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[25]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[26]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[27]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[28]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[29]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[30]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[31]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[32]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[33]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[34]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[35]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[36]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
Warning: Can't find port 'mprj_io[37]' in design 'RAM128'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
[INFO]: Flash interface transition range: 4 : 6
Warning: Can't find port 'flash_io1' in design 'RAM128'. (UID-95)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'flash_io1' in design 'RAM128'. (UID-95)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
[INFO]: Flash interface cap load range: 6 : 8
Warning: Can't find port 'flash_csb' in design 'RAM128'. (UID-95)
Warning: Can't find port 'flash_clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'flash_io0' in design 'RAM128'. (UID-95)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
Warning: Can't find port 'flash_csb' in design 'RAM128'. (UID-95)
Warning: Can't find port 'flash_clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'flash_io0' in design 'RAM128'. (UID-95)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
[INFO]: Flash interface delay: input 4 output 4
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'flash_csb' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'flash_clk' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'flash_io0' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'flash_io1' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'gpio' in design 'RAM128'. (UID-95)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Warning: Can't find port 'gpio' in design 'RAM128'. (UID-95)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
Warning: Can't find clock 'clk' in design 'RAM128'. (UID-95)
Warning: Can't find port 'gpio' in design 'RAM128'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Current design is 'RAM128'.
Warning: Can't find port 'resetb' in design 'RAM128'. (UID-95)
Error: Value for list '-from' must have 1 elements. (CMD-036)
Warning: Can't find port 'gpio' in design 'RAM128'. (UID-95)
Error: Value for list '-from' must have 1 elements. (CMD-036)
[INFO]: Setting derate factor to: 3.75 %
1
update_timing
Information: Updating design information... (UID-85)
1
# ========================================================================
# Elaborate Design
# ========================================================================
puts "INFO: Elaborating design..."
INFO: Elaborating design...
elaborate $top_module
Running PRESTO HDLC
Presto compilation completed successfully. (vsdcaravel)
Elaborated 1 design.
Current design is now 'vsdcaravel'.
Information: Building the design 'chip_io'. (HDL-193)
Warning:  /home/sshekhar/vsdRiscvScl180/rtl/chip_io.v:884: Net vddio or a directly connected net may be driven by more than one process or block. (ELAB-405)
Presto compilation completed successfully. (chip_io)
Information: Building the design 'caravel_core'. (HDL-193)
Presto compilation completed successfully. (caravel_core)
Information: Building the design 'copyright_block'. (HDL-193)
Presto compilation completed successfully. (copyright_block)
Information: Building the design 'caravel_logo'. (HDL-193)
Presto compilation completed successfully. (caravel_logo)
Information: Building the design 'caravel_motto'. (HDL-193)
Presto compilation completed successfully. (caravel_motto)
Information: Building the design 'open_source'. (HDL-193)
Presto compilation completed successfully. (open_source)
Information: Building the design 'user_id_textblock'. (HDL-193)
Presto compilation completed successfully. (user_id_textblock)
Information: Building the design 'constant_block'. (HDL-193)
Presto compilation completed successfully. (constant_block)
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Warning: Cannot find the design 'pc3d01_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Warning: Cannot find the design 'pc3b03ed_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Warning: Cannot find the design 'pt3b02_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'mprj_io'. (HDL-193)
Presto compilation completed successfully. (mprj_io)
Information: Building the design 'mgmt_core_wrapper'. (HDL-193)
Presto compilation completed successfully. (mgmt_core_wrapper)
Information: Building the design 'mgmt_protect'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Presto compilation completed successfully. (user_project_wrapper)
Information: Building the design 'caravel_clocking'. (HDL-193)

Inferred memory devices in process
	in routine caravel_clocking line 57 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/caravel_clocking.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  use_pll_second_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ext_clk_syncd_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   use_pll_first_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ext_clk_syncd_pre_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine caravel_clocking line 106 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/caravel_clocking.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reset_delay_reg   | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (caravel_clocking)
Information: Building the design 'digital_pll'. (HDL-193)
Presto compilation completed successfully. (digital_pll)
Information: Building the design 'housekeeping'. (HDL-193)
Warning:  /home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v:931: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v:945: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v:972: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v:970: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 641 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           651            |     no/auto      |
|           502            |     auto/no      |
===============================================

Statistics for case statements in always block at line 923 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           943            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1028 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           345            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1034 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1097           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine housekeeping line 641 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wbbd_sck_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wb_ack_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wbbd_data_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_addr_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_busy_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_write_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wb_dat_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping line 923 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   serial_clock_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    serial_load_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|      serial_busy_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_2_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_1_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_count_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_state_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   serial_resetn_pre_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine housekeeping line 1034 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/housekeeping.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   irq_2_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    serial_xfer_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mgmt_gpio_data_reg   | Flip-flop |  38   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_enable_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mgmt_gpio_data_buf_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_clock_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   serial_bb_load_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pwr_ctrl_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_resetn_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   hkspi_disable_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  117  |  Y  | N  | N  | Y  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  377  |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |  25   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    pll_dco_ena_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_ena_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pll_bypass_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      irq_spi_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     reset_reg_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk1_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk2_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  trap_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   irq_1_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (housekeeping)
Information: Building the design 'mprj_io_buffer'. (HDL-193)
Presto compilation completed successfully. (mprj_io_buffer)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h1803". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_1803)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0403". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0403)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0801". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0801)
Information: Building the design 'gpio_control_block'. (HDL-193)

Inferred memory devices in process
	in routine gpio_control_block line 143 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/gpio_control_block.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| serial_data_out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio_control_block line 165 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/gpio_control_block.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| shift_register_reg  | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio_control_block line 175 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/gpio_control_block.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   gpio_ana_sel_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     gpio_dm_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   gpio_ana_en_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   gpio_ana_pol_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmt_ena_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_holdover_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_slow_sel_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_vtrip_sel_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| gpio_ib_mode_sel_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    gpio_inenb_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   gpio_outenb_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (gpio_control_block)
Information: Building the design 'user_id_programming' instantiated from design 'caravel_core' with
	the parameters "USER_PROJECT_ID=32'h00000000". (HDL-193)
Presto compilation completed successfully. (user_id_programming_00000000)
Information: Building the design 'xres_buf'. (HDL-193)
Warning:  /home/sshekhar/vsdRiscvScl180/rtl/xres_buf.v:21: Port number 7 of 'xres_buf' was named 'Port7'. (VER-441)
Presto compilation completed successfully. (xres_buf)
Information: Building the design 'spare_logic_block'. (HDL-193)
Presto compilation completed successfully. (spare_logic_block)
Information: Building the design 'empty_macro'. (HDL-193)
Presto compilation completed successfully. (empty_macro)
Information: Building the design 'manual_power_connections'. (HDL-193)
Presto compilation completed successfully. (manual_power_connections)
Information: Building the design 'mgmt_core'. (HDL-193)

Statistics for case statements in always block at line 1890 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1892           |     no/auto      |
===============================================

Statistics for case statements in always block at line 1914 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1917           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1942 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1944           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1958 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1960           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1972 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1974           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1991 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1993           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2007 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2009           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2026 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2028           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2042 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2044           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2061 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2063           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2075 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2077           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2199 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2201           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2210 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2212           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2221 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2223           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2231 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2233           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2242 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2244           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2253 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2255           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2264 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2266           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2275 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2277           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2286 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2297 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2299           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2307 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2309           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2318 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2320           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2328 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2330           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2338 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2340           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2348 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2350           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2358 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2360           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2368 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2370           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2378 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2380           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2388 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2390           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2400 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2403           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2459 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2461           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2483 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2485           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2510 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2512           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2536 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2538           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2562 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2586 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2588           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2612 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2614           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2638 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2640           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2665 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2667           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2692 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2694           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2719 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2721           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2748 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2750           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2786 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2788           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2815 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2817           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2842 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2844           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2903 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2906           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2931 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2933           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2948 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2950           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2965 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2967           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2982 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2984           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2998 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3000           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3012 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3014           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3030 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3032           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3046 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3048           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3063 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3066           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3081 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3083           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3097 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3099           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3112 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3114           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3126 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3128           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3141 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3143           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3151 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3153           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3164 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3166           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3177 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3179           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3193 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3196           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3211 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3213           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3223 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3225           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3235 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3237           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3249 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3251           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3263 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3265           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3273 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3275           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3286 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3413 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3415           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3431 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3434           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3449 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3451           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3463 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3465           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3478 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3480           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3493 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3495           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3503 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3505           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3516 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3518           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3529 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3531           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3545 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3547           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3561 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3579 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3581           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3593 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3595           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3605 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3607           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3617 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3619           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3631 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3633           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3641 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3643           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3654 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3656           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3667 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3670           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3730 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3732           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3759 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3788 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3790           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3809 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3811           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3830 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3832           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3858 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3860           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3879 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3881           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3907 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3909           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3929 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3931           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3951 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3953           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3973 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3975           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3995 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3997           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4025 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4027           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4055 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4057           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4086 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4088           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4117 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4119           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4137 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4139           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4162 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4164           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4182 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4184           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4207 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4209           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4745 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4748           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4759 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4769 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4771           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4779 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4781           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4789 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4791           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4801 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4803           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6439 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6441           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6453 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6455           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6467 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6469           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6481 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6483           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6495 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6497           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6509 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6511           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6523 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6525           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6537 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6539           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6551 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6553           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6736 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6813           |     no/auto      |
|           6829           |     no/auto      |
|           6868           |    auto/auto     |
|           7140           |     no/auto      |
|           7185           |     no/auto      |
|           7208           |     no/auto      |
|           7220           |     no/auto      |
|           7232           |     no/auto      |
|           7265           |     no/auto      |
|           7277           |     no/auto      |
|           7321           |    auto/auto     |
|           7414           |     no/auto      |
|           7426           |     no/auto      |
|           7438           |     no/auto      |
|           7486           |    auto/auto     |
|           7541           |    auto/auto     |
|           7583           |     no/auto      |
|           7595           |     no/auto      |
|           7636           |     no/auto      |
|           7677           |     no/auto      |
|           7718           |     no/auto      |
|           7759           |     no/auto      |
|           7800           |     no/auto      |
|           7841           |     no/auto      |
===============================================
Warning:  /home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v:8430: Net mgmtsoc_vexriscv connected to instance VexRiscv is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine mgmt_core line 6725 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_rst_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 6729 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|           flash_clk_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         flash_io0_oeb_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          flash_io0_do_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_litespisdrphycore_dq_i_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==============================================================================================

Inferred memory devices in process
	in routine mgmt_core line 6736 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'.
===========================================================================================================
|                  Register Name                  |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================================
|            multiregimpl30_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             debug_mode_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface2_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|              debug_oeb_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl30_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface3_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mgmtsoc_litespimmap_storage_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_master_cs_storage_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_master_phyconfig_storage_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface4_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_storage_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface5_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             gpio_mode1_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpio_mode0_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_ien_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               gpio_oe_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_out_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface6_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               la_ien_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|                la_oe_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|               la_out_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|          interface7_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mprj_wb_iena_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface8_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             spi_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface9_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_control_storage_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_control_re_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_mosi_storage_reg           | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_cs_storage_reg            | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_loopback_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              spimaster_storage_reg              | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface10_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_load_storage_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_reload_storage_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_en_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_update_value_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_update_value_re_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface11_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_r_reg                | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             uart_enable_storage_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface12_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface13_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin0_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin0_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface14_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin1_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin1_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface15_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin2_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin2_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface16_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin3_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin3_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface17_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin4_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin4_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface18_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin5_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin5_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface19_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            user_irq_ena_storage_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_zero_trigger_d_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                mgmtsoc_value_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_litespisdrphycore_posedge_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_mosi_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            spi_master_miso_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_tx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_rx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin0_gpioin0_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin1_gpioin1_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin2_gpioin2_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin3_gpioin3_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin4_gpioin4_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin5_gpioin5_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_bus_errors_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_debug_bus_dat_r_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_debug_reset_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_transfer_wait_for_ack_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_i_cmd_payload_data_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_i_cmd_payload_address_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_i_cmd_payload_wr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_i_cmd_valid_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_vexriscv_transfer_in_progress_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_transfer_complete_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_vexriscv_debug_bus_ack_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_reset_debug_logic_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_ibus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_dbus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_value_status_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_zero_pending_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 dff_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dff2_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_sr_in_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_litespisdrphycore_posedge_reg2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_cnt_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_clk_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_count_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              litespiphy_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_cnt_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_grant_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_litespimmap_count_reg          | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_state_reg                | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_cs_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_adr_reg        | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_mask_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_tx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  mgmtsoc_master_tx_fifo_source_payload_len_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_width_reg | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_rx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_rx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_clk_divider1_reg           | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|                   spi_clk_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_cs_n_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             spi_master_mosi_sel_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_mosi_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spi_master_miso_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spimaster_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              spi_master_count_reg               | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phytx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                 sys_uart_tx_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phyrx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_tx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               uart_rx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_tx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_rx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phytx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_dbg_uart_tx_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phyrx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          uartwishbonebridge_state_reg           | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_bytes_count_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_words_count_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_cmd_reg                 | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_length_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_address_reg               | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_incr_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_data_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_count_reg                | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         gpioin0_gpioin0_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_gpioin0_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin1_gpioin1_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_gpioin1_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin2_gpioin2_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_gpioin2_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin3_gpioin3_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_gpioin3_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin4_gpioin4_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_gpioin4_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin5_gpioin5_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_gpioin5_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    state_reg                    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    grant_reg                    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                 slave_sel_r_reg                 | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|                    count_reg                    | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface0_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_reset_storage_reg            | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_reset_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_scratch_storage_reg           | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface1_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===========================================================================================================

Inferred memory devices in process
	in routine mgmt_core line 8399 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     storage_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8405 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_1_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8416 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    storage_1_reg    | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8422 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_3_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  mgmt_core/8407  |   16   |    8    |      4       |
|  mgmt_core/8424  |   16   |    8    |      4       |
======================================================
Presto compilation completed successfully. (mgmt_core)
Information: Building the design 'mprj_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj_logic_high)
Information: Building the design 'mprj2_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj2_logic_high)
Information: Building the design 'mgmt_protect_hv'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect_hv)
Information: Building the design 'debug_regs'. (HDL-193)

Inferred memory devices in process
	in routine debug_regs line 19 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/debug_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   debug_reg_1_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbs_ack_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wbs_dat_o_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   debug_reg_2_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (debug_regs)
Information: Building the design 'clock_div' instantiated from design 'caravel_clocking' with
	the parameters "SIZE=3". (HDL-193)

Inferred memory devices in process
	in routine clock_div_SIZE3 line 45 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     syncNp_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     syncNp_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (clock_div_SIZE3)
Information: Building the design 'ring_osc2x13'. (HDL-193)
Warning:  File /home/sshekhar/vsdRiscvScl180/synthesis/ring_osc2x13-verilog.pvl not found, or does not contain a usable description of ring_osc2x13. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'digital_pll_controller'. (HDL-193)

Inferred memory devices in process
	in routine digital_pll_controller line 100 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/digital_pll_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      prep_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count1_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count0_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     oscbuf_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      tval_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (digital_pll_controller)
Information: Building the design 'housekeeping_spi'. (HDL-193)

Inferred memory devices in process
	in routine housekeeping_spi line 129 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/housekeeping_spi.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wrstb_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sdoenb_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ldata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping_spi line 172 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/housekeeping_spi.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|       readmode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        fixed_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_user_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_mgmt_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_user_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_user_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      writemode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_mgmt_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_mgmt_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        count_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|         addr_reg         | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        rdstb_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       predata_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|        state_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully. (housekeeping_spi)
Information: Building the design 'dummy_scl180_conb_1'. (HDL-193)
Warning:  File /home/sshekhar/vsdRiscvScl180/synthesis/dummy_scl180_conb_1-verilog.pvl not found, or does not contain a usable description of dummy_scl180_conb_1. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'VexRiscv'. (HDL-193)
Warning:  /home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v:1090: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v:1091: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 2097 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2099           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2298 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2304           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2469 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2471           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2563 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2579 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2580           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2622 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2624           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2690 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2691           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2762 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2763           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2776 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2777           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2790 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2791           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2855 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2856           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2885 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2886           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2986 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2987           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3003 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3004           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3083 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3084           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3205 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3207           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3216 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3218           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3297 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3300           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3334 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3335           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3353 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3356           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3380 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3383           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3508 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3510           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3630 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3631           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3660 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3865           |    auto/auto     |
|           3876           |    auto/auto     |
|           3905           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3962 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4013           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4237 in file
	'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4254           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine VexRiscv line 1246 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| _zz_RegFilePlugin_regFile_port0_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================================

Inferred memory devices in process
	in routine VexRiscv line 1252 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| _zz_RegFilePlugin_regFile_port1_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================================

Inferred memory devices in process
	in routine VexRiscv line 1258 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| RegFilePlugin_regFile_reg | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine VexRiscv line 3660 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
==========================================================================================================================
|                         Register Name                          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================================================
|                     _zz_iBus_rsp_valid_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MSIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MTIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     CsrPlugin_mie_MEIE_reg                     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          HazardSimplePlugin_writeBackBuffer_valid_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MPP_reg                    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            execute_LightShifterPlugin_isActive_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                IBusCachedPlugin_fetchPc_inc_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                           _zz_2_reg                            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    _zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              IBusCachedPlugin_fetchPc_booted_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               IBusCachedPlugin_fetchPc_pcReg_reg               | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                      dBus_cmd_rValid_reg                       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       IBusCachedPlugin_injector_nextPcCalc_valids_0_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       IBusCachedPlugin_injector_nextPcCalc_valids_1_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 CsrPlugin_interrupt_valid_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_2_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_hadException_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           _zz_CsrPlugin_csrMapping_readDataInit_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MIE_reg                    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_mstatus_MPIE_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_0_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               writeBack_arbitration_isValid_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           CsrPlugin_pipelineLiberator_pcValids_1_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    switch_Fetcher_l362_reg                     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_arbitration_isValid_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    _zz_iBusWishbone_ADR_reg                    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|                 memory_arbitration_isValid_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==========================================================================================================================

Inferred memory devices in process
	in routine VexRiscv line 3962 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
============================================================================================================================
|                          Register Name                           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================================================================
|                     CsrPlugin_mtvec_base_reg                     | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_4032_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_3008_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_835_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_834_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_772_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_768_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             memory_to_writeBack_MEMORY_READ_DATA_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_BRANCH_CALC_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                 execute_to_memory_BRANCH_DO_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            memory_to_writeBack_REGFILE_WRITE_DATA_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             execute_to_memory_REGFILE_WRITE_DATA_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            memory_to_writeBack_MEMORY_ADDRESS_LOW_reg            | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|             execute_to_memory_MEMORY_ADDRESS_LOW_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              execute_to_memory_ALIGNEMENT_FAULT_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_DO_EBREAK_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_CSR_WRITE_OPCODE_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_SRC2_FORCE_ZERO_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    decode_to_execute_RS2_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    decode_to_execute_RS1_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                 memory_to_writeBack_ENV_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_to_memory_ENV_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  decode_to_execute_ENV_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                   decode_to_execute_IS_CSR_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_BRANCH_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SHIFT_CTRL_reg                 | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_ALU_BITWISE_CTRL_reg              | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|             decode_to_execute_SRC_LESS_UNSIGNED_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_MEMORY_STORE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_MEMORY_STORE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           memory_to_writeBack_REGFILE_WRITE_VALID_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            execute_to_memory_REGFILE_WRITE_VALID_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            decode_to_execute_REGFILE_WRITE_VALID_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SRC2_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                  decode_to_execute_ALU_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              memory_to_writeBack_MEMORY_ENABLE_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               execute_to_memory_MEMORY_ENABLE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               decode_to_execute_MEMORY_ENABLE_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              decode_to_execute_SRC_USE_SUB_LESS_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 decode_to_execute_SRC1_CTRL_reg                  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|               memory_to_writeBack_INSTRUCTION_reg                | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|                execute_to_memory_INSTRUCTION_reg                 | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|                decode_to_execute_INSTRUCTION_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    memory_to_writeBack_PC_reg                    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                     execute_to_memory_PC_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                     decode_to_execute_PC_reg                     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                externalInterruptArray_regNext_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                CsrPlugin_mcause_exceptionCode_reg                | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                  CsrPlugin_mcause_interrupt_reg                  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                       CsrPlugin_mtval_reg                        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                        CsrPlugin_mepc_reg                        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             CsrPlugin_interrupt_targetPrivilege_reg              | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                   CsrPlugin_interrupt_code_reg                   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                     dBus_cmd_rData_data_reg                      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MSIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MTIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      CsrPlugin_mip_MEIP_reg                      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      HazardSimplePlugin_writeBackBuffer_payload_address_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|           execute_LightShifterPlugin_amplitudeReg_reg            | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|            IBusCachedPlugin_s2_tightlyCoupledHit_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_833_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_773_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                      dBus_cmd_rData_wr_reg                       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                    dBus_cmd_rData_address_reg                    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                  execute_CsrPlugin_csr_836_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                     dBus_cmd_rData_size_reg                      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            IBusCachedPlugin_s1_tightlyCoupledHit_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                iBusWishbone_DAT_MISO_regNext_reg                 | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
============================================================================================================================

Inferred memory devices in process
	in routine VexRiscv line 4220 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
|  _zz_when_DebugPlugin_l244_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_busReadDataReg_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_resetIt_regNext_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_isPipBusy_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
	in routine VexRiscv line 4237 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
|    DebugPlugin_resetIt_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   DebugPlugin_debugUsed_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_disableEbreak_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| DebugPlugin_haltedByBreak_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_godmode_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_stepIt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    DebugPlugin_haltIt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=========================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  VexRiscv/1248   |   32   |   32    |      5       |
|  VexRiscv/1254   |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully. (VexRiscv)
Information: Building the design 'even'. (HDL-193)

Inferred memory devices in process
	in routine even line 194 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (even)
Information: Building the design 'odd'. (HDL-193)

Inferred memory devices in process
	in routine odd line 87 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 112 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  out_counter2_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 150 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rst_pulse_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 163 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      old_N_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (odd)
Information: Building the design 'gpio_logic_high'. (HDL-193)
Presto compilation completed successfully. (gpio_logic_high)
Information: Building the design 'scl180_marco_sparecell'. (HDL-193)
Presto compilation completed successfully. (scl180_marco_sparecell)
Information: Building the design 'InstructionCache'. (HDL-193)

Inferred memory devices in process
	in routine InstructionCache line 4417 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     banks_0_reg     | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine InstructionCache line 4423 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| _zz_banks_0_port1_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4429 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ways_0_tags_reg   | Flip-flop |  56   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine InstructionCache line 4435 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| _zz_ways_0_tags_port1_reg | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4532 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|    lineLoader_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  lineLoader_wordIndex_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   lineLoader_cmdSent_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| lineLoader_flushPending_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   lineLoader_hadError_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine InstructionCache line 4570 in file
		'/home/sshekhar/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
|       decodeStage_hit_valid_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  decodeStage_mmuRsp_allowExecute_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_exception_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_isPaging_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| decodeStage_mmuRsp_physicalAddress_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    decodeStage_mmuRsp_refilling_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   io_cpu_fetch_data_regNextWhen_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   _zz_when_InstructionCache_l342_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         lineLoader_address_reg         | Flip-flop |  27   |  Y  | N  | N  | N  | N  | N  | N  |
|       decodeStage_hit_error_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      lineLoader_flushCounter_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| InstructionCache/4425 |   16   |   32    |      4       |
===========================================================
Presto compilation completed successfully. (InstructionCache)
Warning: Design 'vsdcaravel' has '17' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Verify current design context
if {[current_design] != $top_module} {
    puts "WARNING: Current design is [current_design], switching to $top_module..."
    current_design $top_module
}
Current design is 'vsdcaravel'.
Current design is 'vsdcaravel'.
WARNING: Current design is _sel3, switching to vsdcaravel...
Current design is 'vsdcaravel'.
{vsdcaravel}
# ========================================================================
# Set Blackbox Attributes for RAM Modules
# ========================================================================
puts "INFO: Setting blackbox attributes for RAM modules..."
INFO: Setting blackbox attributes for RAM modules...
# Mark RAM128 as blackbox
if {[sizeof_collection [get_designs -quiet RAM128]] > 0} {
    set_attribute [get_designs RAM128] is_black_box true -quiet
    set_dont_touch [get_designs RAM128]
    puts "INFO: RAM128 marked as blackbox and protected"
} else {
    puts "WARNING: RAM128 design not found"
}
Warning: Design 'vsdcaravel' has '17' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Creating new attribute 'is_black_box' on design 'RAM128'. (UID-96)
Warning: Design 'vsdcaravel' has '17' unresolved references. For more detailed information, use the "link" command. (UID-341)
INFO: RAM128 marked as blackbox and protected
# Mark RAM256 as blackbox
if {[sizeof_collection [get_designs -quiet RAM256]] > 0} {
    set_attribute [get_designs RAM256] is_black_box true -quiet
    set_dont_touch [get_designs RAM256]
    puts "INFO: RAM256 marked as blackbox and protected"
} else {
    puts "WARNING: RAM256 design not found"
}
Warning: Design 'vsdcaravel' has '17' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '17' unresolved references. For more detailed information, use the "link" command. (UID-341)
INFO: RAM256 marked as blackbox and protected
# Protect all instances of RAM modules from optimization
puts "INFO: Protecting RAM module instances from optimization..."
INFO: Protecting RAM module instances from optimization...
foreach blackbox_ref {"RAM128" "RAM256"} {
    set instances [get_cells -quiet -hierarchical -filter "ref_name == $blackbox_ref"]
    if {[sizeof_collection $instances] > 0} {
        set_dont_touch $instances
        set inst_count [sizeof_collection $instances]
        puts "INFO: Protected $inst_count instance(s) of $blackbox_ref"
    } else {
        puts "INFO: No instances of $blackbox_ref found in design"
    }
}
Warning: Design 'vsdcaravel' has '17' unresolved references. For more detailed information, use the "link" command. (UID-341)
INFO: Protected 1 instance(s) of RAM128
Warning: Design 'vsdcaravel' has '17' unresolved references. For more detailed information, use the "link" command. (UID-341)
INFO: Protected 1 instance(s) of RAM256
# ========================================================================
# Link Design
# ========================================================================
puts "INFO: Linking design..."
INFO: Linking design...
link

  Linking design 'vsdcaravel'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (42 designs)              /home/sshekhar/vsdRiscvScl180/synthesis/vsdcaravel.db, etc
  tsl18cio250_min (library)   /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db
  tsl18fs120_scl_ff (library) /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db

Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Warning: Cannot find the design 'pc3d01_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Warning: Cannot find the design 'pc3b03ed_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Warning: Cannot find the design 'pt3b02_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'dummy_scl180_conb_1'. (HDL-193)
Warning:  File /home/sshekhar/vsdRiscvScl180/synthesis/dummy_scl180_conb_1-verilog.pvl not found, or does not contain a usable description of dummy_scl180_conb_1. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'ring_osc2x13'. (HDL-193)
Warning:  File /home/sshekhar/vsdRiscvScl180/synthesis/ring_osc2x13-verilog.pvl not found, or does not contain a usable description of ring_osc2x13. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'constant_block'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
Warning: Unable to resolve reference 'ring_osc2x13' in 'digital_pll'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_control_block'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_logic_high'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'scl180_marco_sparecell'. (LINK-5)
0
# ========================================================================
# Uniquify and Flatten (Optional - Currently Commented Out)
# ========================================================================
# Note: These were commented out in the golden script
# Uncomment if needed for your design
#set_uniquify_design false
#set_flatten false
# ========================================================================
# Compile Design
# ========================================================================
puts "INFO: Starting compilation with compile_ultra -incremental..."
INFO: Starting compilation with compile_ultra -incremental...
compile_ultra -incremental
Loading db file '/home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Warning: Cannot find the design 'pc3d01_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Warning: Cannot find the design 'pc3b03ed_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Warning: Cannot find the design 'pt3b02_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'dummy_scl180_conb_1'. (HDL-193)
Warning:  File /home/sshekhar/vsdRiscvScl180/synthesis/dummy_scl180_conb_1-verilog.pvl not found, or does not contain a usable description of dummy_scl180_conb_1. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'ring_osc2x13'. (HDL-193)
Warning:  File /home/sshekhar/vsdRiscvScl180/synthesis/ring_osc2x13-verilog.pvl not found, or does not contain a usable description of ring_osc2x13. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'constant_block'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
Warning: Unable to resolve reference 'ring_osc2x13' in 'digital_pll'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_control_block'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_logic_high'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'scl180_marco_sparecell'. (LINK-5)
[SCL] 12/16/2025 16:56:31 Checking status for feature DC-Expert
[SCL] 12/16/2025 16:56:31 PID:18058 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DC-Expert 2022.03
[SCL] 12/16/2025 16:56:31 Checking status for feature DC-Ultra-Opt
[SCL] 12/16/2025 16:56:31 PID:18058 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DC-Ultra-Opt 2022.03
[SCL] 12/16/2025 16:56:31 Checking status for feature DC-Ultra-Features
[SCL] 12/16/2025 16:56:31 PID:18058 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DC-Ultra-Features 2022.03
[SCL] 12/16/2025 16:56:31 PID:18058 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DesignWare 2022.03
[SCL] 12/16/2025 16:56:32 Checking status for feature DesignWare
[SCL] 12/16/2025 16:56:32 PID:18058 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DesignWare 2022.03
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
[SCL] 12/16/2025 16:56:32 PID:18058 Client:nanodc.iitgn.ac.in Authorization failed DesignWare-Foundation-Ultra 2022.03
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.4 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.4 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Comand Line  | compile_ultra -incremental                                                        |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 25635                                  |
| Number of User Hierarchies                              | 190                                    |
| Sequential Cell Count                                   | 7297                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 4944                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 2                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 2960 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: IO pad 'pc3d00' is unusable: unknown logic function.  (OPT-1022)
Loaded alib file './alib-52/tsl18cio250_min.db.alib' (placeholder)
Loaded alib file './alib-52/tsl18fs120_scl_ff.db.alib'
Warning: Operating condition tsl18cio250_min set on design vsdcaravel has different process,
voltage and temperatures parameters than the parameters at which target library 
tsl18fs120_scl_ff is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'gpio_control_block_0'
  Processing 'housekeeping_spi'
Information: Added key list 'DesignWare' to design 'housekeeping_spi'. (DDB-72)
  Processing 'housekeeping'
Information: Added key list 'DesignWare' to design 'housekeeping'. (DDB-72)
Information: The register 'wbbd_addr_reg[7]' is a constant and will be removed. (OPT-1206)
  Processing 'digital_pll_controller'
  Processing 'digital_pll'
Information: Cell 'C1/U1' (*GEN*259) cannot be exactly translated 1 for 1 into target library. (TRANS-9)
  Processing 'odd_0'
Information: Added key list 'DesignWare' to design 'odd_0'. (DDB-72)
  Processing 'even_0'
Information: Added key list 'DesignWare' to design 'even_0'. (DDB-72)
  Processing 'clock_div_SIZE3_0'
  Processing 'caravel_clocking'
  Processing 'debug_regs'
  Processing 'user_project_wrapper'
  Processing 'mgmt_protect'
  Processing 'InstructionCache'
Information: Added key list 'DesignWare' to design 'InstructionCache'. (DDB-72)
  Processing 'VexRiscv'
Information: Added key list 'DesignWare' to design 'VexRiscv'. (DDB-72)
Information: The register 'IBusCachedPlugin_s1_tightlyCoupledHit_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_code_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_code_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_targetPrivilege_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'CsrPlugin_interrupt_targetPrivilege_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'execute_to_memory_BRANCH_CALC_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'mgmt_core'
Information: Added key list 'DesignWare' to design 'mgmt_core'. (DDB-72)
Information: The register 'interface2_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface2_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface4_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface5_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface7_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface8_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface9_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface11_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface12_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface13_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface14_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface15_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface16_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface17_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface18_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface19_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'interface1_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mgmtsoc_vexriscv_i_cmd_payload_address_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mgmtsoc_vexriscv_i_cmd_payload_address_reg[1]' is a constant and will be removed. (OPT-1206)
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Warning: Cannot find the design 'pc3d01_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Warning: Cannot find the design 'pc3b03ed_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Warning: Cannot find the design 'pt3b02_wrapper' in the library 'WORK'. (LBR-1)
Information: Building the design 'dummy_scl180_conb_1'. (HDL-193)
Warning:  File /home/sshekhar/vsdRiscvScl180/synthesis/dummy_scl180_conb_1-verilog.pvl not found, or does not contain a usable description of dummy_scl180_conb_1. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'ring_osc2x13'. (HDL-193)
Warning:  File /home/sshekhar/vsdRiscvScl180/synthesis/ring_osc2x13-verilog.pvl not found, or does not contain a usable description of ring_osc2x13. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'constant_block_0'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
Warning: Unable to resolve reference 'ring_osc2x13' in 'digital_pll'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_1803_0'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0403_0'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_defaults_block_0801'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_control_block_0'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'user_id_programming_00000000'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'spare_logic_block_0'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj_logic_high'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mprj2_logic_high'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'mgmt_protect_hv'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'gpio_logic_high_0'. (LINK-5)
Warning: Unable to resolve reference 'dummy_scl180_conb_1' in 'scl180_marco_sparecell_0'. (LINK-5)
Warning: Design 'vsdcaravel' has '17' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	chip_core/clock_ctrl/divider/syncN_reg[1]/CP chip_core/clock_ctrl/divider/syncN_reg[1]/Q chip_core/clock_ctrl/divider/U7/A1 chip_core/clock_ctrl/divider/U7/ZN chip_core/clock_ctrl/divider/U6/A1 chip_core/clock_ctrl/divider/U6/ZN chip_core/clock_ctrl/divider/U4/A2 chip_core/clock_ctrl/divider/U4/Z 
Information: Timing loop detected. (OPT-150)
	chip_core/clock_ctrl/divider/syncN_reg[2]/CP chip_core/clock_ctrl/divider/syncN_reg[2]/Q chip_core/clock_ctrl/divider/U7/A2 chip_core/clock_ctrl/divider/U7/ZN chip_core/clock_ctrl/divider/U6/A1 chip_core/clock_ctrl/divider/U6/ZN chip_core/clock_ctrl/divider/U4/A2 chip_core/clock_ctrl/divider/U4/Z 
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/hkspi_disable_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/gpio_configure_reg[3][3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Information: Removing unused design 'scl180_marco_sparecell_0'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_36'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_35'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_34'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_33'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_32'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_31'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_30'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_29'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_28'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_27'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_26'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_25'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_24'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_23'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_22'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_21'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_20'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_19'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_18'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_17'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_16'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_15'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_14'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_13'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_12'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_11'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_10'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_9'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_8'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_7'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_6'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_5'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_4'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_3'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_2'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_1'. (OPT-1055)
Information: Removing unused design 'scl180_marco_sparecell_37'. (OPT-1055)
Information: Removing unused design 'constant_block_6'. (OPT-1055)
Information: Removing unused design 'constant_block_0'. (OPT-1055)
Information: Removing unused design 'constant_block_1'. (OPT-1055)
Information: Removing unused design 'constant_block_2'. (OPT-1055)
Information: Removing unused design 'constant_block_3'. (OPT-1055)
Information: Removing unused design 'constant_block_4'. (OPT-1055)
Information: Removing unused design 'constant_block_5'. (OPT-1055)
  Mapping 'housekeeping_DW_decode_en_0'
  Mapping 'housekeeping_DW_decode_en_1'
  Mapping 'housekeeping_DW_decode_en_2'
  Mapping 'housekeeping_DW01_inc_0'
  Mapping 'housekeeping_DW01_dec_0'
  Mapping 'housekeeping_spi_DW01_inc_0'
  Mapping 'digital_pll_controller_DP_OP_20_122_7403_0'
  Mapping 'digital_pll_controller_DW01_inc_0'
  Mapping 'digital_pll_controller_DW_cmp_0'
  Mapping 'digital_pll_controller_DW_cmp_1'
  Mapping 'mgmt_core_DP_OP_1017_127_5950_0'
  Mapping 'mgmt_core_DP_OP_1016_126_7230_0'
  Mapping 'mgmt_core_DP_OP_1015_125_4494_0'
  Mapping 'mgmt_core_DP_OP_1014_124_2453_0'
  Mapping 'mgmt_core_DW_cmp_0'
  Mapping 'mgmt_core_DW01_dec_0'
  Mapping 'mgmt_core_DW01_dec_1'
  Mapping 'mgmt_core_DW01_add_0'
  Mapping 'mgmt_core_DW01_add_1'
  Mapping 'mgmt_core_DW01_dec_2'
  Mapping 'mgmt_core_DW01_inc_0'
  Mapping 'mgmt_core_DW01_dec_3'
  Mapping 'mgmt_core_DW01_inc_1'
  Mapping 'mgmt_core_DW01_add_2'
  Mapping 'mgmt_core_DW01_add_3'
  Mapping 'mgmt_core_DW01_inc_2'
  Mapping 'mgmt_core_DW01_dec_4'
  Mapping 'mgmt_core_DW01_inc_3'
  Mapping 'mgmt_core_DW_cmp_1'
  Mapping 'DW_leftsh'
  Mapping 'mgmt_core_DW01_sub_0'
  Mapping 'mgmt_core_DW01_dec_5'
  Mapping 'mgmt_core_DW01_inc_4'
  Mapping 'mgmt_core_DW01_add_4'
  Mapping 'mgmt_core_DW01_inc_5'
  Mapping 'mgmt_core_DW01_inc_6'
  Mapping 'mgmt_core_DW01_sub_1'
  Mapping 'mgmt_core_DW01_sub_2'
  Mapping 'VexRiscv_DP_OP_472_123_8766_0'
  Mapping 'VexRiscv_DW01_dec_0'
  Mapping 'VexRiscv_DW01_add_0'
  Mapping 'VexRiscv_DW01_add_1'
  Mapping 'digital_pll_controller_DP_OP_19_128_3538_0'
  Mapping 'digital_pll_controller_DP_OP_13_130_9663_0'
  Mapping 'digital_pll_controller_DP_OP_12_129_9663_0'
  Processing 'mselector_n2_m7'

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:26  716932.1      0.00       0.0 1172734.1                           1035911.9375
    0:00:26  716932.1      0.00       0.0 1172734.1                           1035911.9375
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_17'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_37'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_17'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_37'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_18'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_0'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_18'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_0'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_19'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_36'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_19'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_36'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_1'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_35'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_1'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_35'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_2'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_34'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_2'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_34'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_3'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_33'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_3'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_33'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_4'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_32'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_4'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_32'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_5'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_31'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_5'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_31'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_6'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_30'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_6'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_30'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_7'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_29'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_7'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_29'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_8'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_28'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_8'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_28'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_9'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_27'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_9'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_27'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_10'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_26'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_10'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_26'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_11'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_25'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_11'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_25'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_12'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_24'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_12'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_24'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_13'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_23'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_13'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_23'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_14'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_22'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_14'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_22'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_15'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_21'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_15'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_21'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_16'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'gpio_control_block_20'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_16'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock_out' in design 'gpio_control_block_20'.
	 The new name of the port is 'serial_clock_out_BAR'. (OPT-319)
Information: Complementing port 'serial_clock' in design 'housekeeping'.
	 The new name of the port is 'serial_clock_BAR'. (OPT-319)
Information: Complementing port 'ext_clk_sel' in design 'caravel_clocking'.
	 The new name of the port is 'ext_clk_sel_BAR'. (OPT-319)
Information: Complementing port 'pll_bypass' in design 'housekeeping'.
	 The new name of the port is 'pll_bypass_BAR'. (OPT-319)
Information: Complementing port 'io_cpu_fetch_isStuck' in design 'InstructionCache'.
	 The new name of the port is 'io_cpu_fetch_isStuck_BAR'. (OPT-319)
Information: Complementing port 'io_cpu_decode_isStuck' in design 'InstructionCache'.
	 The new name of the port is 'io_cpu_decode_isStuck_BAR'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------
Information: Added key list 'DesignWare' to design 'digital_pll_controller'. (DDB-72)

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations in 'chip_core/housekeeping'
  Selecting implementations in 'chip_core/soc/core'
  Selecting implementations in 'chip_core/pll/pll_control'
  Selecting implementations in 'chip_core/housekeeping/hkspi'
  Selecting implementations in 'chip_core/soc/core/VexRiscv'
    0:00:29  725621.2      0.00       0.0 1301495.9                           1046963.9375

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:29  725621.2      0.00       0.0 1301495.9                           1046963.9375
Information: The register 'chip_core/soc/core/VexRiscv/CsrPlugin_mip_MTIP_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/externalInterruptArray_regNext_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl5_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl5_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl20_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl20_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl19_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl19_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl18_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl18_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl17_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl17_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl16_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl16_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl15_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl15_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl3_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl3_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl14_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl14_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl13_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl13_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl23_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl23_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl24_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl24_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl8_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl8_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl4_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl4_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl7_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl7_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl6_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl6_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl12_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl12_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl11_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl11_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl10_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl10_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl9_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl9_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl27_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl27_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl25_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl25_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl26_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl26_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl29_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl29_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl28_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl28_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl21_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl21_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl22_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl22_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl132_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl132_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl133_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl133_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl131_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl131_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl130_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl130_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl129_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl129_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl128_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl128_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl127_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl127_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl126_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl126_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl125_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl125_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl124_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl124_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl123_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl123_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl121_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl121_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl122_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl122_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl120_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl120_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl119_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl119_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl118_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl118_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl115_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl115_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl117_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl117_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl116_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl116_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl114_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl114_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl113_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl113_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl112_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl112_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl111_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl111_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl110_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl110_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl109_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl109_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl108_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl108_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl107_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl107_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl106_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl106_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl105_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl105_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl104_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl104_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl103_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl103_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl102_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl102_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl101_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl101_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl100_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl100_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl99_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl99_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl98_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl98_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl97_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl97_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl96_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl96_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl95_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl95_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl94_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl94_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl93_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl93_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl92_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl92_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl91_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl91_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl90_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl90_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl89_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl89_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl88_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl88_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl87_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl87_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl86_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl86_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl83_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl83_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl84_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl84_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl85_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl85_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl80_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl80_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl81_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl81_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl82_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl82_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl79_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl79_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl78_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl78_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl77_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl77_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl76_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl76_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl75_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl75_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl74_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl74_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl73_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl73_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl72_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl72_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl71_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl71_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl70_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl70_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl69_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl69_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl68_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl68_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl67_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl67_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl64_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl64_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl66_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl66_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl62_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl62_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl63_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl63_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl65_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl65_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl61_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl61_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl60_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl60_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl59_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl59_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl58_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl58_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl55_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl55_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl56_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl56_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl57_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl57_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl54_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl54_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl53_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl53_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl52_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl52_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl51_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl51_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl50_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl50_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl48_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl48_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl46_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl46_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl47_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl47_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl45_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl45_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl49_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl49_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl44_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl44_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl43_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl43_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl42_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl42_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl41_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl41_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl40_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl40_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl38_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl38_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl39_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl39_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl37_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl37_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl32_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl32_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl33_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl33_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl34_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl34_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl35_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl35_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl36_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl36_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl31_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl31_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl30_regs0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/multiregimpl30_regs1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/gpioin2_gpioin2_in_pads_n_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/gpioin1_gpioin1_in_pads_n_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/gpioin0_gpioin0_in_pads_n_d_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_ways_0_tags_port1_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_s2_tightlyCoupledHit_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/decode_to_execute_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_rx_phase_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/uart_phy_tx_phase_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[31]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[24]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[7]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[26]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[17]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[21]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[27]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[23]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[16]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[19]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[28]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[22]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[18]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[15]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[0]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[1]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[2]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[3]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[4]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[5]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[6]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[20]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[29]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]'. (OPT-1215)
Information: In design 'vsdcaravel', the register 'chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[30]' is removed because it is merged to 'chip_core/soc/core/VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]'. (OPT-1215)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_reg' will be removed. (OPT-1207)
Information: The register 'chip_core/soc/core/VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_reg' will be removed. (OPT-1207)
    0:00:31  740477.8      0.00       0.0  226041.5                           1133884.5000
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125

  Beginning Delay Optimization
  ----------------------------
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:31  702483.4      0.00       0.0  225838.3                           1013705.3125
    0:00:32  711232.9      0.00       0.0   15176.5 chip_core/soc/core/n1169  1028486.8125
    0:00:33  712233.3      0.00       0.0    3532.2 chip_core/housekeeping/n858 1029811.4375
    0:00:34  712656.6      0.00       0.0    1194.6 chip_core/housekeeping/n113 1030514.1875
    0:00:34  712672.2      0.00       0.0    1007.3                           1030548.6250
    0:00:34  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:34  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:34  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:34  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:34  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:34  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:34  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:34  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:34  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:34  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:35  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:35  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:35  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:35  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:35  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:35  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:35  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:35  711963.3      0.00       0.0    1007.3                           1029729.1250
    0:00:35  711963.3      0.00       0.0    1007.3                           1029729.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:35  741483.3      0.00       0.0    1007.3                           1029709.4375
    0:00:35  741483.3      0.00       0.0    1007.3                           1029709.4375
    0:00:37  734448.1      0.00       0.0    1007.3                           1019171.0625
    0:00:38  729119.3      0.00       0.0     363.2 chip_core/housekeeping/n136 1010578.4375
    0:00:38  728934.5      0.00       0.0       0.7                           1010430.2500
    0:00:38  728934.5      0.00       0.0       0.7                           1010430.2500
    0:00:38  728934.5      0.00       0.0       0.7                           1010430.2500
    0:00:38  728934.5      0.00       0.0       0.7                           1010430.2500
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db'
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[SCL] 12/16/2025 16:57:12 PID:18058 Client:nanodc.iitgn.ac.in checkin electromigration_drc 
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
1
# ========================================================================
# Generate Reports
# ========================================================================
puts "INFO: Generating synthesis reports..."
INFO: Generating synthesis reports...
# Original reports from golden script
report_qor > "$report_dir/qor_post_synth.rpt"
report_area > "$report_dir/area_post_synth.rpt"
report_power > "$report_dir/power_post_synth.rpt"
# Additional reports
report_timing -max_paths 10 > "$report_dir/timing_post_synth.rpt"
report_constraint -all_violators > "$report_dir/constraints_post_synth.rpt"
# Blackbox modules report
puts "INFO: Generating blackbox module report..."
INFO: Generating blackbox module report...
set bb_report [open "$report_dir/blackbox_modules.rpt" w]
file15
puts $bb_report "========================================"
puts $bb_report "Blackbox Modules Report"
puts $bb_report "========================================"
puts $bb_report ""
puts $bb_report "Date: [date]"
puts $bb_report "Design: $top_module"
puts $bb_report ""
foreach bb_module {"RAM128" "RAM256"} {
    puts $bb_report "----------------------------------------"
    puts $bb_report "Module: $bb_module"
    puts $bb_report "----------------------------------------"
    
    # Check if design exists
    set design_exists [sizeof_collection [get_designs -quiet $bb_module]]
    if {$design_exists > 0} {
        puts $bb_report "  Design Status: PRESENT (blackbox)"
        
        # Check for instances
        set instances [get_cells -quiet -hierarchical -filter "ref_name == $bb_module"]
        set inst_count [sizeof_collection $instances]
        
        if {$inst_count > 0} {
            puts $bb_report "  Instance Count: $inst_count"
            puts $bb_report "  Instances:"
            foreach_in_collection inst $instances {
                puts $bb_report "    - [get_object_name $inst]"
            }
        } else {
            puts $bb_report "  Instance Count: 0 (not instantiated)"
        }
    } else {
        puts $bb_report "  Design Status: NOT FOUND"
        puts $bb_report "  Instance Count: N/A"
    }
    puts $bb_report ""
}
puts $bb_report "========================================"
puts $bb_report "End of Blackbox Report"
puts $bb_report "========================================"
close $bb_report
puts "INFO: Blackbox report written to: $report_dir/blackbox_modules.rpt"
INFO: Blackbox report written to: /home/sshekhar/vsdRiscvScl180/synthesis/report/blackbox_modules.rpt
# ========================================================================
# Write Output Files
# ========================================================================
puts "INFO: Writing output files..."
INFO: Writing output files...
# Write Verilog netlist (as in golden script)
write -format verilog -hierarchy -output $output_file
Warning: Design 'vsdcaravel' has '118' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/sshekhar/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 35 nets to module VexRiscv using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 10 nets to module mgmt_core using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module mgmt_core_wrapper using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 390 nets to module mgmt_protect using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4053 nets to module housekeeping using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 303 nets to module caravel_core using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
puts "INFO: Netlist written to: $output_file"
INFO: Netlist written to: /home/sshekhar/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v
# Write DDC format for place-and-route
write -format ddc -hierarchy -output "$root_dir/synthesis/output/vsdcaravel_synthesis.ddc"
Warning: Design 'vsdcaravel' has '118' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file '/home/sshekhar/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.ddc'.
1
puts "INFO: DDC written to: $root_dir/synthesis/output/vsdcaravel_synthesis.ddc"
INFO: DDC written to: /home/sshekhar/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.ddc
# Write SDC with actual timing constraints
write_sdc "$root_dir/synthesis/output/vsdcaravel_synthesis.sdc"
Warning: Design 'vsdcaravel' has '118' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
puts "INFO: SDC written to: $root_dir/synthesis/output/vsdcaravel_synthesis.sdc"
INFO: SDC written to: /home/sshekhar/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.sdc
# ========================================================================
# Summary
# ========================================================================
puts ""

puts "========================================"
========================================
puts "Synthesis Complete!"
Synthesis Complete!
puts "========================================"
========================================
puts "Output netlist: $output_file"
Output netlist: /home/sshekhar/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v
puts "DDC file: $root_dir/synthesis/output/vsdcaravel_synthesis.ddc"
DDC file: /home/sshekhar/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.ddc
puts "SDC file: $root_dir/synthesis/output/vsdcaravel_synthesis.sdc"
SDC file: /home/sshekhar/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.sdc
puts "Reports directory: $report_dir"
Reports directory: /home/sshekhar/vsdRiscvScl180/synthesis/report
puts "Blackbox stub file: $blackbox_file"
Blackbox stub file: /home/sshekhar/vsdRiscvScl180/synthesis/memory_blackbox_stubs.v
puts ""

puts "NOTE: The following modules are preserved as blackboxes:"
NOTE: The following modules are preserved as blackboxes:
puts "  - RAM128 (Memory macro)"
  - RAM128 (Memory macro)
puts "  - RAM256 (Memory macro)"
  - RAM256 (Memory macro)
puts "These modules must be replaced with actual macros during P&R"
These modules must be replaced with actual macros during P&R
puts "========================================"
========================================
puts ""

# Uncomment to exit dc_shell automatically
# exit
dc_shell> gui_show
[SCL] 12/16/2025 16:57:43 PID:18058 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded Design-Vision 2022.03
[SCL] 12/16/2025 16:57:43 Checking status for feature Design-Vision
[SCL] 12/16/2025 16:57:43 PID:18058 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded Design-Vision 2022.03
dc_shell> Current design is 'vsdcaravel'.
dc_shell> Current design is 'vsdcaravel'.
dc_shell> Warning: Design 'vsdcaravel' has '118' unresolved references. For more detailed information, use the "link" command. (UID-341)
dc_shell> Warning: Design 'vsdcaravel' has '118' unresolved references. For more detailed information, use the "link" command. (UID-341)
dc_shell> Warning: Design 'vsdcaravel' has '118' unresolved references. For more detailed information, use the "link" command. (UID-341)
dc_shell> Warning: Design 'vsdcaravel' has '118' unresolved references. For more detailed information, use the "link" command. (UID-341)
dc_shell> Warning: Design 'vsdcaravel' has '118' unresolved references. For more detailed information, use the "link" command. (UID-341)
dc_shell> 