\doxysection{dmadrv.\+h}
\hypertarget{dmadrv_8h_source}{}\label{dmadrv_8h_source}\index{gecko\_sdk\_4.4.4/platform/emdrv/dmadrv/inc/dmadrv.h@{gecko\_sdk\_4.4.4/platform/emdrv/dmadrv/inc/dmadrv.h}}
\mbox{\hyperlink{dmadrv_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#ifndef\ \_\_SILICON\_LABS\_DMADRV\_H\_\_}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#define\ \_\_SILICON\_LABS\_DMADRV\_H\_\_}}
\DoxyCodeLine{00033\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{em__device_8h}{em\_device.h}}"{}}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{ecode_8h}{ecode.h}}"{}}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#include\ "{}sl\_enum.h"{}}}
\DoxyCodeLine{00037\ }
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#if\ defined(DMA\_PRESENT)\ \&\&\ (DMA\_COUNT\ ==\ 1)}}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#define\ EMDRV\_DMADRV\_UDMA}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#define\ EMDRV\_DMADRV\_DMA\_PRESENT}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{em__dma_8h}{em\_dma.h}}"{}}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#elif\ defined(LDMA\_PRESENT)\ \&\&\ (LDMA\_COUNT\ ==\ 1)}}
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#if\ (\_SILICON\_LABS\_32B\_SERIES\ >\ 2)}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#define\ EMDRV\_DMADRV\_LDMA\_S3}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#include\ "{}sl\_peripheral\_ldma.h"{}}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ EMDRV\_DMADRV\_DMA\_PRESENT}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ EMDRV\_DMADRV\_LDMA}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#include\ "{}em\_ldma.h"{}}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00052\ }
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#error\ "{}No\ valid\ DMA\ engine\ defined."{}}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00056\ }
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#include\ "{}dmadrv\_config.h"{}}}
\DoxyCodeLine{00058\ }
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00060\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00062\ }
\DoxyCodeLine{00063\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00068\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ ECODE\_EMDRV\_DMADRV\_OK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ECODE\_OK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ ECODE\_EMDRV\_DMADRV\_PARAM\_ERROR\ \ \ \ \ \ \ \ \ (ECODE\_EMDRV\_DMADRV\_BASE\ |\ 0x00000001)\ \ \ }}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ ECODE\_EMDRV\_DMADRV\_NOT\_INITIALIZED\ \ \ \ \ (ECODE\_EMDRV\_DMADRV\_BASE\ |\ 0x00000002)\ \ \ }}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ ECODE\_EMDRV\_DMADRV\_ALREADY\_INITIALIZED\ (ECODE\_EMDRV\_DMADRV\_BASE\ |\ 0x00000003)\ \ \ }}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ ECODE\_EMDRV\_DMADRV\_CHANNELS\_EXHAUSTED\ \ (ECODE\_EMDRV\_DMADRV\_BASE\ |\ 0x00000004)\ \ \ }}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ ECODE\_EMDRV\_DMADRV\_IN\_USE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ECODE\_EMDRV\_DMADRV\_BASE\ |\ 0x00000005)\ \ \ }}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ ECODE\_EMDRV\_DMADRV\_ALREADY\_FREED\ \ \ \ \ \ \ (ECODE\_EMDRV\_DMADRV\_BASE\ |\ 0x00000006)\ \ \ }}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ ECODE\_EMDRV\_DMADRV\_CH\_NOT\_ALLOCATED\ \ \ \ (ECODE\_EMDRV\_DMADRV\_BASE\ |\ 0x00000007)\ \ \ }}
\DoxyCodeLine{00081\ }
\DoxyCodeLine{00083\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00104\ \textcolor{keyword}{typedef}\ bool\ (*\mbox{\hyperlink{group__dmadrv_gab478bc82d26f7d79f11a63a3c90943ae}{DMADRV\_Callback\_t}})(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ channel,}
\DoxyCodeLine{00105\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ sequenceNo,}
\DoxyCodeLine{00106\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ *userParam);}
\DoxyCodeLine{00107\ }
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#if\ defined(DMA\_PRESENT)\ \&\&\ (DMA\_COUNT\ ==\ 1)}}
\DoxyCodeLine{00109\ }
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#define\ DMADRV\_MAX\_XFER\_COUNT\ ((int)((\_DMA\_CTRL\_N\_MINUS\_1\_MASK\ >>\ \_DMA\_CTRL\_N\_MINUS\_1\_SHIFT)\ +\ 1))}}
\DoxyCodeLine{00112\ }
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#ifdef\ DOXY\_DOC\_ONLY}}
\DoxyCodeLine{00115\ SL\_ENUM\_GENERIC(DMADRV\_Peripheralsignal\_t,\ uint32\_t)\ \{}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00117\ SL\_ENUM\_GENERIC(DMADRV\_PeripheralSignal\_t,\ uint32\_t)\ \{}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00119\ \ \ dmadrvPeripheralSignal\_NONE\ =\ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_ADC0\_SCAN)}}
\DoxyCodeLine{00121\ \ \ dmadrvPeripheralSignal\_ADC0\_SCAN\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga382fe0aad0b343c412f9cd12a6878814}{DMAREQ\_ADC0\_SCAN}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_ADC0\_SINGLE)}}
\DoxyCodeLine{00124\ \ \ dmadrvPeripheralSignal\_ADC0\_SINGLE\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga7a314dbb89fafd035bbe1f2e9563f4d2}{DMAREQ\_ADC0\_SINGLE}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_AES\_DATARD)}}
\DoxyCodeLine{00127\ \ \ dmadrvPeripheralSignal\_AES\_DATARD\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gaa83dea04f5d50d6a41d3dfa58bc5060a}{DMAREQ\_AES\_DATARD}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_AES\_DATAWR)}}
\DoxyCodeLine{00130\ \ \ dmadrvPeripheralSignal\_AES\_DATAWR\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga49554dc54e96a2e5664702bb066731f2}{DMAREQ\_AES\_DATAWR}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_AES\_KEYWR)}}
\DoxyCodeLine{00133\ \ \ dmadrvPeripheralSignal\_AES\_KEYWR\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gaab8fef4467c7837716431b45fe57abd9}{DMAREQ\_AES\_KEYWR}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_AES\_XORDATAWR)}}
\DoxyCodeLine{00136\ \ \ dmadrvPeripheralSignal\_AES\_XORDATAWR\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga5adb3bea7449897773725688d984c22d}{DMAREQ\_AES\_XORDATAWR}},\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_DAC0\_CH0)}}
\DoxyCodeLine{00139\ \ \ dmadrvPeripheralSignal\_DAC0\_CH0\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga8d7f29c2cf1a0f512ec06d7978521969}{DMAREQ\_DAC0\_CH0}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_DAC0\_CH1)}}
\DoxyCodeLine{00142\ \ \ dmadrvPeripheralSignal\_DAC0\_CH1\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gaa0a857845fdbf8e4c08440bd0e7cda85}{DMAREQ\_DAC0\_CH1}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_EBI\_DDEMPTY)}}
\DoxyCodeLine{00145\ \ \ dmadrvPeripheralSignal\_EBI\_DDEMPTY\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga7873b5cacec05d2d07db27f81b5b29d0}{DMAREQ\_EBI\_DDEMPTY}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_EBI\_PXL0EMPTY)}}
\DoxyCodeLine{00148\ \ \ dmadrvPeripheralSignal\_EBI\_PXL0EMPTY\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga932cbab8f34e94c8b2a2b03138f3dc53}{DMAREQ\_EBI\_PXL0EMPTY}},\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_EBI\_PXL1EMPTY)}}
\DoxyCodeLine{00151\ \ \ dmadrvPeripheralSignal\_EBI\_PXL1EMPTY\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga25191c0decec237491cd7364f0e221ec}{DMAREQ\_EBI\_PXL1EMPTY}},\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_EBI\_PXLFULL)}}
\DoxyCodeLine{00154\ \ \ dmadrvPeripheralSignal\_EBI\_PXLFULL\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga0894ccde27be54ebafa2702f5a5bee63}{DMAREQ\_EBI\_PXLFULL}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_I2C0\_RXDATAV)}}
\DoxyCodeLine{00157\ \ \ dmadrvPeripheralSignal\_I2C0\_RXDATAV\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga90635672a48bfa2711867840c72977f8}{DMAREQ\_I2C0\_RXDATAV}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_I2C0\_TXBL)}}
\DoxyCodeLine{00160\ \ \ dmadrvPeripheralSignal\_I2C0\_TXBL\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gae00538b35a37fcc7ef880dc00df3dd3c}{DMAREQ\_I2C0\_TXBL}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_I2C1\_RXDATAV)}}
\DoxyCodeLine{00163\ \ \ dmadrvPeripheralSignal\_I2C1\_RXDATAV\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga2dadd23e23fc9d4810d5b465bd655f2e}{DMAREQ\_I2C1\_RXDATAV}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_I2C1\_TXBL)}}
\DoxyCodeLine{00166\ \ \ dmadrvPeripheralSignal\_I2C1\_TXBL\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gabb6d2ad125f76bb8be330e96a5875e54}{DMAREQ\_I2C1\_TXBL}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_LESENSE\_BUFDATAV)}}
\DoxyCodeLine{00169\ \ \ dmadrvPeripheralSignal\_LESENSE\_BUFDATAV\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga663e512700995734e53d4cfd674c0e2f}{DMAREQ\_LESENSE\_BUFDATAV}},\ \ \ \ \ \ }
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_LEUART0\_RXDATAV)}}
\DoxyCodeLine{00172\ \ \ dmadrvPeripheralSignal\_LEUART0\_RXDATAV\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga5f2ebf8a8cb381076528cba67515ba60}{DMAREQ\_LEUART0\_RXDATAV}},\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_LEUART0\_TXBL)}}
\DoxyCodeLine{00175\ \ \ dmadrvPeripheralSignal\_LEUART0\_TXBL\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga996b5d07c29c5863f660fb42c4f33661}{DMAREQ\_LEUART0\_TXBL}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_LEUART0\_TXEMPTY)}}
\DoxyCodeLine{00178\ \ \ dmadrvPeripheralSignal\_LEUART0\_TXEMPTY\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gada50f43c2bbbec9c5b35a377ac007f16}{DMAREQ\_LEUART0\_TXEMPTY}},\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_LEUART1\_RXDATAV)}}
\DoxyCodeLine{00181\ \ \ dmadrvPeripheralSignal\_LEUART1\_RXDATAV\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga7140dedaa062386645738bf09b1c9a2b}{DMAREQ\_LEUART1\_RXDATAV}},\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_LEUART1\_TXBL)}}
\DoxyCodeLine{00184\ \ \ dmadrvPeripheralSignal\_LEUART1\_TXBL\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga162ceaf9887fc93a6c36c21d3e10bd0c}{DMAREQ\_LEUART1\_TXBL}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_LEUART1\_TXEMPTY)}}
\DoxyCodeLine{00187\ \ \ dmadrvPeripheralSignal\_LEUART1\_TXEMPTY\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga981b523350cdc3848c3d5f4f040d22b2}{DMAREQ\_LEUART1\_TXEMPTY}},\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_MSC\_WDATA)}}
\DoxyCodeLine{00190\ \ \ dmadrvPeripheralSignal\_MSC\_WDATA\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga7ad9da50a2bb4676354cecc4bd70e939}{DMAREQ\_MSC\_WDATA}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER0\_CC0)}}
\DoxyCodeLine{00193\ \ \ dmadrvPeripheralSignal\_TIMER0\_CC0\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga418689fee4bf32f159ee37ed169e8a33}{DMAREQ\_TIMER0\_CC0}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER0\_CC1)}}
\DoxyCodeLine{00196\ \ \ dmadrvPeripheralSignal\_TIMER0\_CC1\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga125f8b73a2abbbbdd880223789629167}{DMAREQ\_TIMER0\_CC1}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER0\_CC2)}}
\DoxyCodeLine{00199\ \ \ dmadrvPeripheralSignal\_TIMER0\_CC2\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga172010c8e4f96d011bf1e92318f1dbd6}{DMAREQ\_TIMER0\_CC2}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER0\_UFOF)}}
\DoxyCodeLine{00202\ \ \ dmadrvPeripheralSignal\_TIMER0\_UFOF\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gaad72a418660d745b8d35cff8bd095fbd}{DMAREQ\_TIMER0\_UFOF}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER1\_CC0)}}
\DoxyCodeLine{00205\ \ \ dmadrvPeripheralSignal\_TIMER1\_CC0\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gaddb1bbf34786790c153cce4df19e637e}{DMAREQ\_TIMER1\_CC0}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER1\_CC1)}}
\DoxyCodeLine{00208\ \ \ dmadrvPeripheralSignal\_TIMER1\_CC1\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga97a0af524b58c6b48b6f67bc2231109e}{DMAREQ\_TIMER1\_CC1}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER1\_CC2)}}
\DoxyCodeLine{00211\ \ \ dmadrvPeripheralSignal\_TIMER1\_CC2\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga1fa8a5eeabb104cd811b79c01b64267d}{DMAREQ\_TIMER1\_CC2}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER1\_UFOF)}}
\DoxyCodeLine{00214\ \ \ dmadrvPeripheralSignal\_TIMER1\_UFOF\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga66217f81973bdd358395fef407fef362}{DMAREQ\_TIMER1\_UFOF}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER2\_CC0)}}
\DoxyCodeLine{00217\ \ \ dmadrvPeripheralSignal\_TIMER2\_CC0\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga8d3e55a342e572f5974064d3947a01c1}{DMAREQ\_TIMER2\_CC0}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER2\_CC1)}}
\DoxyCodeLine{00220\ \ \ dmadrvPeripheralSignal\_TIMER2\_CC1\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga604bf87966f8a4159f496a34ee37dc5b}{DMAREQ\_TIMER2\_CC1}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER2\_CC2)}}
\DoxyCodeLine{00223\ \ \ dmadrvPeripheralSignal\_TIMER2\_CC2\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gac70da58bb753f8399567dbcf743aef9b}{DMAREQ\_TIMER2\_CC2}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER2\_UFOF)}}
\DoxyCodeLine{00226\ \ \ dmadrvPeripheralSignal\_TIMER2\_UFOF\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gaaf9e0788b6b77492842d37e0b5816e89}{DMAREQ\_TIMER2\_UFOF}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER3\_CC0)}}
\DoxyCodeLine{00229\ \ \ dmadrvPeripheralSignal\_TIMER3\_CC0\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga3b4269ebb9cda4c538392537918062ca}{DMAREQ\_TIMER3\_CC0}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER3\_CC1)}}
\DoxyCodeLine{00232\ \ \ dmadrvPeripheralSignal\_TIMER3\_CC1\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gaf98bb0dca6a0d6765ea8281d3ac319a9}{DMAREQ\_TIMER3\_CC1}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER3\_CC2)}}
\DoxyCodeLine{00235\ \ \ dmadrvPeripheralSignal\_TIMER3\_CC2\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga083c087e5401a9ed1a48ae23841d2d79}{DMAREQ\_TIMER3\_CC2}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_TIMER3\_UFOF)}}
\DoxyCodeLine{00238\ \ \ dmadrvPeripheralSignal\_TIMER3\_UFOF\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga7a2c5ebbc64d535eb9a81d7ce11819b9}{DMAREQ\_TIMER3\_UFOF}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_UART0\_RXDATAV)}}
\DoxyCodeLine{00241\ \ \ dmadrvPeripheralSignal\_UART0\_RXDATAV\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gad903211a393d876f0855e2ba5193d8ea}{DMAREQ\_UART0\_RXDATAV}},\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_UART0\_TXBL)}}
\DoxyCodeLine{00244\ \ \ dmadrvPeripheralSignal\_UART0\_TXBL\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gaf339cc46dbd72e39b90f6a2a91259a73}{DMAREQ\_UART0\_TXBL}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_UART0\_TXEMPTY)}}
\DoxyCodeLine{00247\ \ \ dmadrvPeripheralSignal\_UART0\_TXEMPTY\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gafe592c4954a03818a9cee4264b3ea731}{DMAREQ\_UART0\_TXEMPTY}},\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_UART1\_RXDATAV)}}
\DoxyCodeLine{00250\ \ \ dmadrvPeripheralSignal\_UART1\_RXDATAV\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga7f99a96b85ccf85c8d5e1e9c9c94a030}{DMAREQ\_UART1\_RXDATAV}},\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_UART1\_TXBL)}}
\DoxyCodeLine{00253\ \ \ dmadrvPeripheralSignal\_UART1\_TXBL\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga8216aae4017d0bc4a75f3b03c3beb7bd}{DMAREQ\_UART1\_TXBL}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_UART1\_TXEMPTY)}}
\DoxyCodeLine{00256\ \ \ dmadrvPeripheralSignal\_UART1\_TXEMPTY\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga593b80a8eb08c3f75068b3525a45cdf0}{DMAREQ\_UART1\_TXEMPTY}},\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART0\_RXDATAV)}}
\DoxyCodeLine{00259\ \ \ dmadrvPeripheralSignal\_USART0\_RXDATAV\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gaf9134d70a0fe8673997431d9b9d7005c}{DMAREQ\_USART0\_RXDATAV}},\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART0\_TXBL)}}
\DoxyCodeLine{00262\ \ \ dmadrvPeripheralSignal\_USART0\_TXBL\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gafc88e6501bbfd7e444db51b5a81aa4cb}{DMAREQ\_USART0\_TXBL}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART0\_TXEMPTY)}}
\DoxyCodeLine{00265\ \ \ dmadrvPeripheralSignal\_USART0\_TXEMPTY\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gad03d47b4141f5782545779a48c8ca4e5}{DMAREQ\_USART0\_TXEMPTY}},\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USARTRF0\_RXDATAV)}}
\DoxyCodeLine{00268\ \ \ dmadrvPeripheralSignal\_USARTRF0\_RXDATAV\ =\ DMAREQ\_USARTRF0\_RXDATAV,\ \ \ \ \ \ }
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USARTRF0\_TXBL)}}
\DoxyCodeLine{00271\ \ \ dmadrvPeripheralSignal\_USARTRF0\_TXBL\ =\ DMAREQ\_USARTRF0\_TXBL,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USARTRF0\_TXEMPTY)}}
\DoxyCodeLine{00274\ \ \ dmadrvPeripheralSignal\_USARTRF0\_TXEMPTY\ =\ DMAREQ\_USARTRF0\_TXEMPTY,\ \ \ \ \ \ }
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USARTRF1\_RXDATAV)}}
\DoxyCodeLine{00277\ \ \ dmadrvPeripheralSignal\_USARTRF1\_RXDATAV\ =\ DMAREQ\_USARTRF1\_RXDATAV,\ \ \ \ \ \ }
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USARTRF1\_TXBL)}}
\DoxyCodeLine{00280\ \ \ dmadrvPeripheralSignal\_USARTRF1\_TXBL\ =\ DMAREQ\_USARTRF1\_TXBL,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USARTRF1\_TXEMPTY)}}
\DoxyCodeLine{00283\ \ \ dmadrvPeripheralSignal\_USARTRF1\_TXEMPTY\ =\ DMAREQ\_USARTRF1\_TXEMPTY,\ \ \ \ \ \ }
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART1\_RXDATAV)}}
\DoxyCodeLine{00286\ \ \ dmadrvPeripheralSignal\_USART1\_RXDATAV\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_gae9784a2d9a2133acf02c3a33b694c3ec}{DMAREQ\_USART1\_RXDATAV}},\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART1\_RXDATAVRIGHT)}}
\DoxyCodeLine{00289\ \ \ dmadrvPeripheralSignal\_USART1\_RXDATAVRIGHT\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga7059cafb5f6283ddd17b9edd0fe94ade}{DMAREQ\_USART1\_RXDATAVRIGHT}},}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART1\_TXBL)}}
\DoxyCodeLine{00292\ \ \ dmadrvPeripheralSignal\_USART1\_TXBL\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga32c06d4bbdf33ded2d055d34dcdb0641}{DMAREQ\_USART1\_TXBL}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART1\_TXBLRIGHT)}}
\DoxyCodeLine{00295\ \ \ dmadrvPeripheralSignal\_USART1\_TXBLRIGHT\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga0cd3697177b7daa495c9fe2ad6419b44}{DMAREQ\_USART1\_TXBLRIGHT}},\ \ \ \ \ \ }
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART1\_TXEMPTY)}}
\DoxyCodeLine{00298\ \ \ dmadrvPeripheralSignal\_USART1\_TXEMPTY\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga74b8fcf3b507dd002e067cfd3ef0b69f}{DMAREQ\_USART1\_TXEMPTY}},\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART2\_RXDATAV)}}
\DoxyCodeLine{00301\ \ \ dmadrvPeripheralSignal\_USART2\_RXDATAV\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga3007f3a27fc289a38a002d432fba444f}{DMAREQ\_USART2\_RXDATAV}},\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART2\_RXDATAVRIGHT)}}
\DoxyCodeLine{00304\ \ \ dmadrvPeripheralSignal\_USART2\_RXDATAVRIGHT\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga965019c8bab26c1599a155f9dc37a839}{DMAREQ\_USART2\_RXDATAVRIGHT}},}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART2\_TXBL)}}
\DoxyCodeLine{00307\ \ \ dmadrvPeripheralSignal\_USART2\_TXBL\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga1b7469d33369b4bd5ac9f3545c75df2e}{DMAREQ\_USART2\_TXBL}},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART2\_TXBLRIGHT)}}
\DoxyCodeLine{00310\ \ \ dmadrvPeripheralSignal\_USART2\_TXBLRIGHT\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga5208c2619ee4c7f4d243e06733e6e4d6}{DMAREQ\_USART2\_TXBLRIGHT}},\ \ \ \ \ \ }
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\ \ \#if\ defined(DMAREQ\_USART2\_TXEMPTY)}}
\DoxyCodeLine{00313\ \ \ dmadrvPeripheralSignal\_USART2\_TXEMPTY\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a_r_e_q___bit_fields_ga00ed81674c99cfd9e119eceefd2797eb}{DMAREQ\_USART2\_TXEMPTY}},\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00315\ \};}
\DoxyCodeLine{00316\ }
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#ifdef\ DOXY\_DOC\_ONLY}}
\DoxyCodeLine{00319\ SL\_ENUM(DMADRV\_Datasize\_t)\ \{}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00321\ SL\_ENUM(DMADRV\_DataSize\_t)\ \{}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00323\ \ \ dmadrvDataSize1\ =\ dmaDataSize1,\ \ \ \ \ }
\DoxyCodeLine{00324\ \ \ dmadrvDataSize2\ =\ dmaDataSize2,\ \ \ \ \ }
\DoxyCodeLine{00325\ \ \ dmadrvDataSize4\ =\ dmaDataSize4\ \ \ \ \ \ }
\DoxyCodeLine{00326\ \};}
\DoxyCodeLine{00327\ }
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{//\ defined(\ DMA\_PRESENT\ )\ \&\&\ (\ DMA\_COUNT\ ==\ 1\ )}}
\DoxyCodeLine{00329\ }
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#if\ defined(LDMA\_PRESENT)\ \&\&\ (LDMA\_COUNT\ ==\ 1)}}
\DoxyCodeLine{00331\ }
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#define\ DMADRV\_MAX\_XFER\_COUNT\ ((int)((\_LDMA\_CH\_CTRL\_XFERCNT\_MASK\ >>\ \_LDMA\_CH\_CTRL\_XFERCNT\_SHIFT)\ +\ 1))}}
\DoxyCodeLine{00334\ }
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#if\ defined(LDMAXBAR\_COUNT)\ \&\&\ (LDMAXBAR\_COUNT\ >\ 0)}}
\DoxyCodeLine{00337\ \textcolor{comment}{//\ TODO\ CM\ see\ if\ need\ to\ add\ stuff\ for\ Rainier\ XBAR}}
\DoxyCodeLine{00338\ SL\_ENUM\_GENERIC(DMADRV\_PeripheralSignal\_t,\ uint32\_t)\ \{}
\DoxyCodeLine{00339\ \ \ dmadrvPeripheralSignal\_NONE\ =\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_NONE,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER0CC0}}
\DoxyCodeLine{00341\ \ \ dmadrvPeripheralSignal\_TIMER0\_CC0\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER0CC0\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER0,}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER0CC1}}
\DoxyCodeLine{00344\ \ \ dmadrvPeripheralSignal\_TIMER0\_CC1\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER0CC1\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER0,}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER0CC2}}
\DoxyCodeLine{00347\ \ \ dmadrvPeripheralSignal\_TIMER0\_CC2\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER0CC2\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER0,}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER0UFOF}}
\DoxyCodeLine{00350\ \ \ dmadrvPeripheralSignal\_TIMER0\_UFOF\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER0UFOF\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER0,}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER1CC0}}
\DoxyCodeLine{00353\ \ \ dmadrvPeripheralSignal\_TIMER1\_CC0\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER1CC0\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER1,}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER1CC1}}
\DoxyCodeLine{00356\ \ \ dmadrvPeripheralSignal\_TIMER1\_CC1\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER1CC1\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER1,}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER1CC2}}
\DoxyCodeLine{00359\ \ \ dmadrvPeripheralSignal\_TIMER1\_CC2\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER1CC2\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER1,}
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER1UFOF}}
\DoxyCodeLine{00362\ \ \ dmadrvPeripheralSignal\_TIMER1\_UFOF\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER1UFOF\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER1,}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART0RXDATAV}}
\DoxyCodeLine{00365\ \ \ dmadrvPeripheralSignal\_USART0\_RXDATAV\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART0RXDATAV\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART0,}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART0RXDATAVRIGHT}}
\DoxyCodeLine{00368\ \ \ dmadrvPeripheralSignal\_USART0\_RXDATAVRIGHT\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART0RXDATAVRIGHT\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART0,}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART0TXBL}}
\DoxyCodeLine{00371\ \ \ dmadrvPeripheralSignal\_USART0\_TXBL\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART0TXBL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART0,}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART0TXBLRIGHT}}
\DoxyCodeLine{00374\ \ \ dmadrvPeripheralSignal\_USART0\_TXBLRIGHT\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART0TXBLRIGHT\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART0,}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART0TXEMPTY}}
\DoxyCodeLine{00377\ \ \ dmadrvPeripheralSignal\_USART0\_TXEMPTY\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART0TXEMPTY\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART0,}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART1RXDATAV}}
\DoxyCodeLine{00380\ \ \ dmadrvPeripheralSignal\_USART1\_RXDATAV\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART1RXDATAV\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART1,}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART1RXDATAVRIGHT}}
\DoxyCodeLine{00383\ \ \ dmadrvPeripheralSignal\_USART1\_RXDATAVRIGHT\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART1RXDATAVRIGHT\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART1,}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART1TXBL}}
\DoxyCodeLine{00386\ \ \ dmadrvPeripheralSignal\_USART1\_TXBL\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART1TXBL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART1,}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART1TXBLRIGHT}}
\DoxyCodeLine{00389\ \ \ dmadrvPeripheralSignal\_USART1\_TXBLRIGHT\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART1TXBLRIGHT\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART1,}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART1TXEMPTY}}
\DoxyCodeLine{00392\ \ \ dmadrvPeripheralSignal\_USART1\_TXEMPTY\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART1TXEMPTY\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART1,}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART2RXDATAV}}
\DoxyCodeLine{00395\ \ \ dmadrvPeripheralSignal\_USART2\_RXDATAV\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART2RXDATAV\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART2,}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART2RXDATAVRIGHT}}
\DoxyCodeLine{00398\ \ \ dmadrvPeripheralSignal\_USART2\_RXDATAVRIGHT\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART2RXDATAVRIGHT\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART2,}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART2TXBL}}
\DoxyCodeLine{00401\ \ \ dmadrvPeripheralSignal\_USART2\_TXBL\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART2TXBL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART2,}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART2TXBLRIGHT}}
\DoxyCodeLine{00404\ \ \ dmadrvPeripheralSignal\_USART2\_TXBLRIGHT\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART2TXBLRIGHT\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART2,}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART2TXEMPTY}}
\DoxyCodeLine{00407\ \ \ dmadrvPeripheralSignal\_USART2\_TXEMPTY\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_USART2TXEMPTY\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_USART2,}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_I2C0RXDATAV}}
\DoxyCodeLine{00410\ \ \ dmadrvPeripheralSignal\_I2C0\_RXDATAV\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_I2C0RXDATAV\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_I2C0,}
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_I2C0TXBL}}
\DoxyCodeLine{00413\ \ \ dmadrvPeripheralSignal\_I2C0\_TXBL\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_I2C0TXBL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_I2C0,}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_I2C1RXDATAV}}
\DoxyCodeLine{00416\ \ \ dmadrvPeripheralSignal\_I2C1\_RXDATAV\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_I2C1RXDATAV\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_I2C1,}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_I2C1TXBL}}
\DoxyCodeLine{00419\ \ \ dmadrvPeripheralSignal\_I2C1\_TXBL\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_I2C1TXBL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_I2C1,}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_AGCRSSI}}
\DoxyCodeLine{00422\ \ \ dmadrvPeripheralSignal\_AGC\_RSSI\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_AGCRSSI\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_AGC,}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERBOF}}
\DoxyCodeLine{00425\ \ \ dmadrvPeripheralSignal\_PROTIMER\_BOF\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERBOF\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_PROTIMER,}
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERCC0}}
\DoxyCodeLine{00428\ \ \ dmadrvPeripheralSignal\_PROTIMER\_CC0\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERCC0\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_PROTIMER,}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERCC1}}
\DoxyCodeLine{00431\ \ \ dmadrvPeripheralSignal\_PROTIMER\_CC1\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERCC1\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_PROTIMER,}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERCC2}}
\DoxyCodeLine{00434\ \ \ dmadrvPeripheralSignal\_PROTIMER\_CC2\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERCC2\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_PROTIMER,}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERCC3}}
\DoxyCodeLine{00437\ \ \ dmadrvPeripheralSignal\_PROTIMER\_CC3\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERCC3\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_PROTIMER,}
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERCC4}}
\DoxyCodeLine{00440\ \ \ dmadrvPeripheralSignal\_PROTIMER\_CC4\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERCC4\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_PROTIMER,}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERPOF}}
\DoxyCodeLine{00443\ \ \ dmadrvPeripheralSignal\_PROTIMER\_POF\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERPOF\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_PROTIMER,}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERWOF}}
\DoxyCodeLine{00446\ \ \ dmadrvPeripheralSignal\_PROTIMER\_WOF\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_PROTIMERWOF\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_PROTIMER,}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_MODEMDEBUG}}
\DoxyCodeLine{00449\ \ \ dmadrvPeripheralSignal\_MODEM\_DEBUG\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_MODEMDEBUG\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_MODEM,}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_IADC0IADC\_SCAN}}
\DoxyCodeLine{00452\ \ \ dmadrvPeripheralSignal\_IADC0\_IADC\_SCAN\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_IADC0IADC\_SCAN\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_IADC0,}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_IADC0IADC\_SINGLE}}
\DoxyCodeLine{00455\ \ \ dmadrvPeripheralSignal\_IADC0\_IADC\_SINGLE\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_IADC0IADC\_SINGLE\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_IADC0,}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_IMEMWDATA}}
\DoxyCodeLine{00458\ \ \ dmadrvPeripheralSignal\_IMEM\_WDATA\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_IMEMWDATA\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_IMEM,}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER2CC0}}
\DoxyCodeLine{00461\ \ \ dmadrvPeripheralSignal\_TIMER2\_CC0\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER2CC0\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER2,}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER2CC1}}
\DoxyCodeLine{00464\ \ \ dmadrvPeripheralSignal\_TIMER2\_CC1\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER2CC1\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER2,}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER2CC2}}
\DoxyCodeLine{00467\ \ \ dmadrvPeripheralSignal\_TIMER2\_CC2\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER2CC2\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER2,}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER2UFOF}}
\DoxyCodeLine{00470\ \ \ dmadrvPeripheralSignal\_TIMER2\_UFOF\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER2UFOF\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER2,}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER3CC0}}
\DoxyCodeLine{00473\ \ \ dmadrvPeripheralSignal\_TIMER3\_CC0\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER3CC0\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER3,}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER3CC1}}
\DoxyCodeLine{00476\ \ \ dmadrvPeripheralSignal\_TIMER3\_CC1\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER3CC1\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER3,}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER3CC2}}
\DoxyCodeLine{00479\ \ \ dmadrvPeripheralSignal\_TIMER3\_CC2\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER3CC2\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER3,}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00481\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER3UFOF}}
\DoxyCodeLine{00482\ \ \ dmadrvPeripheralSignal\_TIMER3\_UFOF\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_TIMER3UFOF\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_TIMER3,}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUART0TXFL}}
\DoxyCodeLine{00485\ \ \ dmadrvPeripheralSignal\_EUART0\_TXBL\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUART0TXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUART0,\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUART0RXFL}}
\DoxyCodeLine{00488\ \ \ dmadrvPeripheralSignal\_EUART0\_RXDATAV\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUART0RXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUART0,\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART0TXFL}}
\DoxyCodeLine{00491\ \ \ dmadrvPeripheralSignal\_EUSART0\_TXBL\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART0TXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUSART0,\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART0RXFL}}
\DoxyCodeLine{00494\ \ \ dmadrvPeripheralSignal\_EUSART0\_RXDATAV\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART0RXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUSART0,\ \ \ \ \ \ \ }
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART1TXFL}}
\DoxyCodeLine{00497\ \ \ dmadrvPeripheralSignal\_EUSART1\_TXBL\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART1TXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUSART1,\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART1RXFL}}
\DoxyCodeLine{00500\ \ \ dmadrvPeripheralSignal\_EUSART1\_RXDATAV\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART1RXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUSART1,\ \ \ \ \ \ \ }
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART2TXFL}}
\DoxyCodeLine{00503\ \ \ dmadrvPeripheralSignal\_EUSART2\_TXBL\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART2TXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUSART2,\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART2RXFL}}
\DoxyCodeLine{00506\ \ \ dmadrvPeripheralSignal\_EUSART2\_RXDATAV\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART2RXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUSART2,\ \ \ \ \ \ \ }
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART3TXFL}}
\DoxyCodeLine{00509\ \ \ dmadrvPeripheralSignal\_EUSART3\_TXBL\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART3TXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUSART3,\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART3RXFL}}
\DoxyCodeLine{00512\ \ \ dmadrvPeripheralSignal\_EUSART3\_RXDATAV\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART3RXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUSART3,\ \ \ \ \ \ \ }
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART4TXFL}}
\DoxyCodeLine{00515\ \ \ dmadrvPeripheralSignal\_EUSART4\_TXBL\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART4TXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUSART4,\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00516\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\ \ \#if\ defined\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART4RXFL}}
\DoxyCodeLine{00518\ \ \ dmadrvPeripheralSignal\_EUSART4\_RXDATAV\ =\ LDMAXBAR\_CH\_REQSEL\_SIGSEL\_EUSART4RXFL\ |\ LDMAXBAR\_CH\_REQSEL\_SOURCESEL\_EUSART4,\ \ \ \ \ \ \ }
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00520\ \};}
\DoxyCodeLine{00521\ }
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00524\ SL\_ENUM\_GENERIC(DMADRV\_PeripheralSignal\_t,\ uint32\_t)\ \{}
\DoxyCodeLine{00525\ \ \ dmadrvPeripheralSignal\_NONE\ =\ LDMA\_CH\_REQSEL\_SOURCESEL\_NONE,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_ADC0SCAN)}}
\DoxyCodeLine{00527\ \ \ dmadrvPeripheralSignal\_ADC0\_SCAN\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_ADC0SCAN\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_ADC0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_ADC0SINGLE)}}
\DoxyCodeLine{00530\ \ \ dmadrvPeripheralSignal\_ADC0\_SINGLE\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_ADC0SINGLE\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_ADC0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_ADC1SCAN)}}
\DoxyCodeLine{00533\ \ \ dmadrvPeripheralSignal\_ADC1\_SCAN\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_ADC1SCAN\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_ADC1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_ADC1SINGLE)}}
\DoxyCodeLine{00536\ \ \ dmadrvPeripheralSignal\_ADC1\_SINGLE\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_ADC1SINGLE\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_ADC1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00538\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_VDAC0CH0)}}
\DoxyCodeLine{00539\ \ \ dmadrvPeripheralSignal\_VDAC0\_CH0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_VDAC0CH0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_VDAC0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_VDAC0CH1)}}
\DoxyCodeLine{00542\ \ \ dmadrvPeripheralSignal\_VDAC0\_CH1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_VDAC0CH1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_VDAC0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_AGCRSSI)}}
\DoxyCodeLine{00545\ \ \ dmadrvPeripheralSignal\_AGC\_RSSI\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_AGCRSSI\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_AGC,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTODATA0RD)}}
\DoxyCodeLine{00548\ \ \ dmadrvPeripheralSignal\_CRYPTO\_DATA0RD\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTODATA0RD\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTODATA0WR)}}
\DoxyCodeLine{00551\ \ \ dmadrvPeripheralSignal\_CRYPTO\_DATA0WR\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTODATA0WR\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00552\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTODATA0XWR)}}
\DoxyCodeLine{00554\ \ \ dmadrvPeripheralSignal\_CRYPTO\_DATA0XWR\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTODATA0XWR\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO,\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTODATA1RD)}}
\DoxyCodeLine{00557\ \ \ dmadrvPeripheralSignal\_CRYPTO\_DATA1RD\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTODATA1RD\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00559\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTODATA1WR)}}
\DoxyCodeLine{00560\ \ \ dmadrvPeripheralSignal\_CRYPTO\_DATA1WR\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTODATA1WR\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00562\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO0DATA0RD)}}
\DoxyCodeLine{00563\ \ \ dmadrvPeripheralSignal\_CRYPTO0\_DATA0RD\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO0DATA0RD\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO0,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00564\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO0DATA0WR)}}
\DoxyCodeLine{00566\ \ \ dmadrvPeripheralSignal\_CRYPTO0\_DATA0WR\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO0DATA0WR\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO0,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO0DATA0XWR)}}
\DoxyCodeLine{00569\ \ \ dmadrvPeripheralSignal\_CRYPTO0\_DATA0XWR\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO0DATA0XWR\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO0,\ \ \ \ \ \ \ }
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO0DATA1RD)}}
\DoxyCodeLine{00572\ \ \ dmadrvPeripheralSignal\_CRYPTO0\_DATA1RD\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO0DATA1RD\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO0,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO0DATA1WR)}}
\DoxyCodeLine{00575\ \ \ dmadrvPeripheralSignal\_CRYPTO0\_DATA1WR\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO0DATA1WR\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO0,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO1DATA0RD)}}
\DoxyCodeLine{00578\ \ \ dmadrvPeripheralSignal\_CRYPTO1\_DATA0RD\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO1DATA0RD\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO1,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO1DATA0WR)}}
\DoxyCodeLine{00581\ \ \ dmadrvPeripheralSignal\_CRYPTO1\_DATA0WR\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO1DATA0WR\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO1,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO1DATA0XWR)}}
\DoxyCodeLine{00584\ \ \ dmadrvPeripheralSignal\_CRYPTO1\_DATA0XWR\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO1DATA0XWR\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO1,\ \ \ \ \ \ \ }
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO1DATA1RD)}}
\DoxyCodeLine{00587\ \ \ dmadrvPeripheralSignal\_CRYPTO1\_DATA1RD\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO1DATA1RD\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO1,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO1DATA1WR)}}
\DoxyCodeLine{00590\ \ \ dmadrvPeripheralSignal\_CRYPTO1\_DATA1WR\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CRYPTO1DATA1WR\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CRYPTO1,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_EBIPXL0EMPTY)}}
\DoxyCodeLine{00593\ \ \ dmadrvPeripheralSignal\_EBI\_PXL0EMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_EBIPXL0EMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_EBI,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_EBIPXL1EMPTY)}}
\DoxyCodeLine{00596\ \ \ dmadrvPeripheralSignal\_EBI\_PXL1EMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_EBIPXL1EMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_EBI,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_EBIPXLFULL)}}
\DoxyCodeLine{00599\ \ \ dmadrvPeripheralSignal\_EBI\_PXLFULL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_EBIPXLFULL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_EBI,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00601\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_EBIDDEMPTY)}}
\DoxyCodeLine{00602\ \ \ dmadrvPeripheralSignal\_EBI\_DDEMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_EBIDDEMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_EBI,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_EBIVSYNC)}}
\DoxyCodeLine{00605\ \ \ dmadrvPeripheralSignal\_EBI\_VSYNC\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_EBIVSYNC\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_EBI,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00607\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_EBIHSYNC)}}
\DoxyCodeLine{00608\ \ \ dmadrvPeripheralSignal\_EBI\_HSYNC\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_EBIHSYNC\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_EBI,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00610\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CSENDATA)}}
\DoxyCodeLine{00611\ \ \ dmadrvPeripheralSignal\_CSEN\_DATA\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CSENDATA\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CSEN,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_CSENBSLN)}}
\DoxyCodeLine{00614\ \ \ dmadrvPeripheralSignal\_CSEN\_BSLN\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_CSENBSLN\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_CSEN,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_LSENSEBUFDATAV)}}
\DoxyCodeLine{00617\ \ \ dmadrvPeripheralSignal\_LESENSE\_BUFDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_LSENSEBUFDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_LESENSE,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_I2C0RXDATAV)}}
\DoxyCodeLine{00620\ \ \ dmadrvPeripheralSignal\_I2C0\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_I2C0RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_I2C0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_I2C0TXBL)}}
\DoxyCodeLine{00623\ \ \ dmadrvPeripheralSignal\_I2C0\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_I2C0TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_I2C0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_I2C1RXDATAV)}}
\DoxyCodeLine{00626\ \ \ dmadrvPeripheralSignal\_I2C1\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_I2C1RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_I2C1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_I2C1TXBL)}}
\DoxyCodeLine{00629\ \ \ dmadrvPeripheralSignal\_I2C1\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_I2C1TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_I2C1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_I2C2RXDATAV)}}
\DoxyCodeLine{00632\ \ \ dmadrvPeripheralSignal\_I2C2\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_I2C2RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_I2C2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_I2C2TXBL)}}
\DoxyCodeLine{00635\ \ \ dmadrvPeripheralSignal\_I2C2\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_I2C2TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_I2C2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_LEUART0RXDATAV)}}
\DoxyCodeLine{00638\ \ \ dmadrvPeripheralSignal\_LEUART0\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_LEUART0RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_LEUART0,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_LEUART0TXBL)}}
\DoxyCodeLine{00641\ \ \ dmadrvPeripheralSignal\_LEUART0\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_LEUART0TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_LEUART0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_LEUART0TXEMPTY)}}
\DoxyCodeLine{00644\ \ \ dmadrvPeripheralSignal\_LEUART0\_TXEMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_LEUART0TXEMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_LEUART0,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_LEUART1RXDATAV)}}
\DoxyCodeLine{00647\ \ \ dmadrvPeripheralSignal\_LEUART1\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_LEUART1RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_LEUART1,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_LEUART1TXBL)}}
\DoxyCodeLine{00650\ \ \ dmadrvPeripheralSignal\_LEUART1\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_LEUART1TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_LEUART1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_LEUART1TXEMPTY)}}
\DoxyCodeLine{00653\ \ \ dmadrvPeripheralSignal\_LEUART1\_TXEMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_LEUART1TXEMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_LEUART1,\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_MODEMDEBUG)}}
\DoxyCodeLine{00656\ \ \ dmadrvPeripheralSignal\_MODEM\_DEBUG\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_MODEMDEBUG\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_MODEM,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_MSCWDATA)}}
\DoxyCodeLine{00659\ \ \ dmadrvPeripheralSignal\_MSC\_WDATA\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_MSCWDATA\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_MSC,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERBOF)}}
\DoxyCodeLine{00662\ \ \ dmadrvPeripheralSignal\_PROTIMER\_BOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERBOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_PROTIMER,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERCC0)}}
\DoxyCodeLine{00665\ \ \ dmadrvPeripheralSignal\_PROTIMER\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERCC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_PROTIMER,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERCC1)}}
\DoxyCodeLine{00668\ \ \ dmadrvPeripheralSignal\_PROTIMER\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERCC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_PROTIMER,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERCC2)}}
\DoxyCodeLine{00671\ \ \ dmadrvPeripheralSignal\_PROTIMER\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERCC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_PROTIMER,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERCC3)}}
\DoxyCodeLine{00674\ \ \ dmadrvPeripheralSignal\_PROTIMER\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERCC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_PROTIMER,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERCC4)}}
\DoxyCodeLine{00677\ \ \ dmadrvPeripheralSignal\_PROTIMER\_CC4\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERCC4\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_PROTIMER,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERPOF)}}
\DoxyCodeLine{00680\ \ \ dmadrvPeripheralSignal\_PROTIMER\_POF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERPOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_PROTIMER,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERWOF)}}
\DoxyCodeLine{00683\ \ \ dmadrvPeripheralSignal\_PROTIMER\_WOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_PROTIMERWOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_PROTIMER,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_PRSREQ0)}}
\DoxyCodeLine{00686\ \ \ dmadrvPeripheralSignal\_PRS\_REQ0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_PRSREQ0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_PRS,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_PRSREQ1)}}
\DoxyCodeLine{00689\ \ \ dmadrvPeripheralSignal\_PRS\_REQ1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_PRSREQ1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_PRS,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER0CC0)}}
\DoxyCodeLine{00692\ \ \ dmadrvPeripheralSignal\_TIMER0\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER0CC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER0CC1)}}
\DoxyCodeLine{00695\ \ \ dmadrvPeripheralSignal\_TIMER0\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER0CC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER0CC2)}}
\DoxyCodeLine{00698\ \ \ dmadrvPeripheralSignal\_TIMER0\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER0CC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER0CC3)}}
\DoxyCodeLine{00701\ \ \ dmadrvPeripheralSignal\_TIMER0\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER0CC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER0UFOF)}}
\DoxyCodeLine{00704\ \ \ dmadrvPeripheralSignal\_TIMER0\_UFOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER0UFOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER1CC0)}}
\DoxyCodeLine{00707\ \ \ dmadrvPeripheralSignal\_TIMER1\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER1CC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER1CC1)}}
\DoxyCodeLine{00710\ \ \ dmadrvPeripheralSignal\_TIMER1\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER1CC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER1CC2)}}
\DoxyCodeLine{00713\ \ \ dmadrvPeripheralSignal\_TIMER1\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER1CC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER1CC3)}}
\DoxyCodeLine{00716\ \ \ dmadrvPeripheralSignal\_TIMER1\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER1CC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER1UFOF)}}
\DoxyCodeLine{00719\ \ \ dmadrvPeripheralSignal\_TIMER1\_UFOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER1UFOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER2CC0)}}
\DoxyCodeLine{00722\ \ \ dmadrvPeripheralSignal\_TIMER2\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER2CC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER2CC1)}}
\DoxyCodeLine{00725\ \ \ dmadrvPeripheralSignal\_TIMER2\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER2CC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER2CC2)}}
\DoxyCodeLine{00728\ \ \ dmadrvPeripheralSignal\_TIMER2\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER2CC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER2CC3)}}
\DoxyCodeLine{00731\ \ \ dmadrvPeripheralSignal\_TIMER2\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER2CC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER2UFOF)}}
\DoxyCodeLine{00734\ \ \ dmadrvPeripheralSignal\_TIMER2\_UFOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER2UFOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER3CC0)}}
\DoxyCodeLine{00737\ \ \ dmadrvPeripheralSignal\_TIMER3\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER3CC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER3CC1)}}
\DoxyCodeLine{00740\ \ \ dmadrvPeripheralSignal\_TIMER3\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER3CC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER3CC2)}}
\DoxyCodeLine{00743\ \ \ dmadrvPeripheralSignal\_TIMER3\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER3CC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER3CC3)}}
\DoxyCodeLine{00746\ \ \ dmadrvPeripheralSignal\_TIMER3\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER3CC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER3UFOF)}}
\DoxyCodeLine{00749\ \ \ dmadrvPeripheralSignal\_TIMER3\_UFOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER3UFOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER4CC0)}}
\DoxyCodeLine{00752\ \ \ dmadrvPeripheralSignal\_TIMER4\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER4CC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER4,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER4CC1)}}
\DoxyCodeLine{00755\ \ \ dmadrvPeripheralSignal\_TIMER4\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER4CC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER4,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00756\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER4CC2)}}
\DoxyCodeLine{00758\ \ \ dmadrvPeripheralSignal\_TIMER4\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER4CC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER4,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER4CC3)}}
\DoxyCodeLine{00761\ \ \ dmadrvPeripheralSignal\_TIMER4\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER4CC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER4,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER4UFOF)}}
\DoxyCodeLine{00764\ \ \ dmadrvPeripheralSignal\_TIMER4\_UFOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER4UFOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER4,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00765\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER5CC0)}}
\DoxyCodeLine{00767\ \ \ dmadrvPeripheralSignal\_TIMER5\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER5CC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER5,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER5CC1)}}
\DoxyCodeLine{00770\ \ \ dmadrvPeripheralSignal\_TIMER5\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER5CC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER5,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00772\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER5CC2)}}
\DoxyCodeLine{00773\ \ \ dmadrvPeripheralSignal\_TIMER5\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER5CC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER5,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00775\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER5CC3)}}
\DoxyCodeLine{00776\ \ \ dmadrvPeripheralSignal\_TIMER5\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER5CC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER5,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER5UFOF)}}
\DoxyCodeLine{00779\ \ \ dmadrvPeripheralSignal\_TIMER5\_UFOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER5UFOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER5,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER6CC0)}}
\DoxyCodeLine{00782\ \ \ dmadrvPeripheralSignal\_TIMER6\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER6CC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER6,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER6CC1)}}
\DoxyCodeLine{00785\ \ \ dmadrvPeripheralSignal\_TIMER6\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER6CC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER6,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER6CC2)}}
\DoxyCodeLine{00788\ \ \ dmadrvPeripheralSignal\_TIMER6\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER6CC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER6,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER6CC3)}}
\DoxyCodeLine{00791\ \ \ dmadrvPeripheralSignal\_TIMER6\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER6CC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER6,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_TIMER6UFOF)}}
\DoxyCodeLine{00794\ \ \ dmadrvPeripheralSignal\_TIMER6\_UFOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_TIMER6UFOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_TIMER6,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER0CC0)}}
\DoxyCodeLine{00797\ \ \ dmadrvPeripheralSignal\_WTIMER0\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER0CC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER0CC1)}}
\DoxyCodeLine{00800\ \ \ dmadrvPeripheralSignal\_WTIMER0\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER0CC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER0CC2)}}
\DoxyCodeLine{00803\ \ \ dmadrvPeripheralSignal\_WTIMER0\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER0CC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00805\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER0CC3)}}
\DoxyCodeLine{00806\ \ \ dmadrvPeripheralSignal\_WTIMER0\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER0CC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER0UFOF)}}
\DoxyCodeLine{00809\ \ \ dmadrvPeripheralSignal\_WTIMER0\_UFOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER0UFOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER1CC0)}}
\DoxyCodeLine{00812\ \ \ dmadrvPeripheralSignal\_WTIMER1\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER1CC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER1CC1)}}
\DoxyCodeLine{00815\ \ \ dmadrvPeripheralSignal\_WTIMER1\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER1CC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER1CC2)}}
\DoxyCodeLine{00818\ \ \ dmadrvPeripheralSignal\_WTIMER1\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER1CC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER1CC3)}}
\DoxyCodeLine{00821\ \ \ dmadrvPeripheralSignal\_WTIMER1\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER1CC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER1UFOF)}}
\DoxyCodeLine{00824\ \ \ dmadrvPeripheralSignal\_WTIMER1\_UFOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER1UFOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER2CC0)}}
\DoxyCodeLine{00827\ \ \ dmadrvPeripheralSignal\_WTIMER2\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER2CC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER2CC1)}}
\DoxyCodeLine{00830\ \ \ dmadrvPeripheralSignal\_WTIMER2\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER2CC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER2CC2)}}
\DoxyCodeLine{00833\ \ \ dmadrvPeripheralSignal\_WTIMER2\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER2CC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER2CC3)}}
\DoxyCodeLine{00836\ \ \ dmadrvPeripheralSignal\_WTIMER2\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER2CC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER2UFOF)}}
\DoxyCodeLine{00839\ \ \ dmadrvPeripheralSignal\_WTIMER2\_UFOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER2UFOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER3CC0)}}
\DoxyCodeLine{00842\ \ \ dmadrvPeripheralSignal\_WTIMER3\_CC0\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER3CC0\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER3CC1)}}
\DoxyCodeLine{00845\ \ \ dmadrvPeripheralSignal\_WTIMER3\_CC1\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER3CC1\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER3CC2)}}
\DoxyCodeLine{00848\ \ \ dmadrvPeripheralSignal\_WTIMER3\_CC2\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER3CC2\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER3CC3)}}
\DoxyCodeLine{00851\ \ \ dmadrvPeripheralSignal\_WTIMER3\_CC3\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER3CC3\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER3UFOF)}}
\DoxyCodeLine{00854\ \ \ dmadrvPeripheralSignal\_WTIMER3\_UFOF\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_WTIMER3UFOF\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_WTIMER3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART0RXDATAV)}}
\DoxyCodeLine{00857\ \ \ dmadrvPeripheralSignal\_USART0\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART0RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART0,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00858\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART0TXBL)}}
\DoxyCodeLine{00860\ \ \ dmadrvPeripheralSignal\_USART0\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART0TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART0TXEMPTY)}}
\DoxyCodeLine{00863\ \ \ dmadrvPeripheralSignal\_USART0\_TXEMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART0TXEMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART0,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00864\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART1RXDATAV)}}
\DoxyCodeLine{00866\ \ \ dmadrvPeripheralSignal\_USART1\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART1RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART1,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART1RXDATAVRIGHT)}}
\DoxyCodeLine{00869\ \ \ dmadrvPeripheralSignal\_USART1\_RXDATAVRIGHT\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART1RXDATAVRIGHT\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART1,\ \ }
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART1TXBL)}}
\DoxyCodeLine{00872\ \ \ dmadrvPeripheralSignal\_USART1\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART1TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00874\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART1TXBLRIGHT)}}
\DoxyCodeLine{00875\ \ \ dmadrvPeripheralSignal\_USART1\_TXBLRIGHT\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART1TXBLRIGHT\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART1,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART1TXEMPTY)}}
\DoxyCodeLine{00878\ \ \ dmadrvPeripheralSignal\_USART1\_TXEMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART1TXEMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART1,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART2RXDATAV)}}
\DoxyCodeLine{00881\ \ \ dmadrvPeripheralSignal\_USART2\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART2RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART2,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART2RXDATAVRIGHT)}}
\DoxyCodeLine{00884\ \ \ dmadrvPeripheralSignal\_USART2\_RXDATAVRIGHT\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART2RXDATAVRIGHT\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART2,\ \ }
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART2TXBL)}}
\DoxyCodeLine{00887\ \ \ dmadrvPeripheralSignal\_USART2\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART2TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART2,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART2TXBLRIGHT)}}
\DoxyCodeLine{00890\ \ \ dmadrvPeripheralSignal\_USART2\_TXBLRIGHT\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART2TXBLRIGHT\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART2,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART2TXEMPTY)}}
\DoxyCodeLine{00893\ \ \ dmadrvPeripheralSignal\_USART2\_TXEMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART2TXEMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART2,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART3RXDATAV)}}
\DoxyCodeLine{00896\ \ \ dmadrvPeripheralSignal\_USART3\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART3RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART3,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART3RXDATAVRIGHT)}}
\DoxyCodeLine{00899\ \ \ dmadrvPeripheralSignal\_USART3\_RXDATAVRIGHT\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART3RXDATAVRIGHT\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART3,\ \ }
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART3TXBL)}}
\DoxyCodeLine{00902\ \ \ dmadrvPeripheralSignal\_USART3\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART3TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART3,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART3TXBLRIGHT)}}
\DoxyCodeLine{00905\ \ \ dmadrvPeripheralSignal\_USART3\_TXBLRIGHT\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART3TXBLRIGHT\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART3,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART3TXEMPTY)}}
\DoxyCodeLine{00908\ \ \ dmadrvPeripheralSignal\_USART3\_TXEMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART3TXEMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART3,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART4RXDATAV)}}
\DoxyCodeLine{00911\ \ \ dmadrvPeripheralSignal\_USART4\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART4RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART4,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART4RXDATAVRIGHT)}}
\DoxyCodeLine{00914\ \ \ dmadrvPeripheralSignal\_USART4\_RXDATAVRIGHT\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART4RXDATAVRIGHT\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART4,\ \ }
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART4TXBL)}}
\DoxyCodeLine{00917\ \ \ dmadrvPeripheralSignal\_USART4\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART4TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART4,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART4TXBLRIGHT)}}
\DoxyCodeLine{00920\ \ \ dmadrvPeripheralSignal\_USART4\_TXBLRIGHT\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART4TXBLRIGHT\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART4,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART4TXEMPTY)}}
\DoxyCodeLine{00923\ \ \ dmadrvPeripheralSignal\_USART4\_TXEMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART4TXEMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART4,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART5RXDATAV)}}
\DoxyCodeLine{00926\ \ \ dmadrvPeripheralSignal\_USART5\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART5RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART5,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART5RXDATAVRIGHT)}}
\DoxyCodeLine{00929\ \ \ dmadrvPeripheralSignal\_USART5\_RXDATAVRIGHT\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART5RXDATAVRIGHT\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART5,\ \ }
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART5TXBL)}}
\DoxyCodeLine{00932\ \ \ dmadrvPeripheralSignal\_USART5\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART5TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART5,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART5TXBLRIGHT)}}
\DoxyCodeLine{00935\ \ \ dmadrvPeripheralSignal\_USART5\_TXBLRIGHT\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART5TXBLRIGHT\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART5,\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_USART5TXEMPTY)}}
\DoxyCodeLine{00938\ \ \ dmadrvPeripheralSignal\_USART5\_TXEMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_USART5TXEMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_USART5,\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_UART0RXDATAV)}}
\DoxyCodeLine{00941\ \ \ dmadrvPeripheralSignal\_UART0\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_UART0RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_UART0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_UART0TXBL)}}
\DoxyCodeLine{00944\ \ \ dmadrvPeripheralSignal\_UART0\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_UART0TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_UART0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_UART0TXEMPTY)}}
\DoxyCodeLine{00947\ \ \ dmadrvPeripheralSignal\_UART0\_TXEMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_UART0TXEMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_UART0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_UART1RXDATAV)}}
\DoxyCodeLine{00950\ \ \ dmadrvPeripheralSignal\_UART1\_RXDATAV\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_UART1RXDATAV\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_UART1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_UART1TXBL)}}
\DoxyCodeLine{00953\ \ \ dmadrvPeripheralSignal\_UART1\_TXBL\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_UART1TXBL\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_UART1,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\ \ \#if\ defined(LDMA\_CH\_REQSEL\_SIGSEL\_UART1TXEMPTY)}}
\DoxyCodeLine{00956\ \ \ dmadrvPeripheralSignal\_UART1\_TXEMPTY\ =\ LDMA\_CH\_REQSEL\_SIGSEL\_UART1TXEMPTY\ |\ LDMA\_CH\_REQSEL\_SOURCESEL\_UART1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{00958\ \};}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00960\ }
\DoxyCodeLine{00962\ SL\_ENUM(DMADRV\_DataSize\_t)\ \{}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#if\ defined(EMDRV\_DMADRV\_LDMA\_S3)}}
\DoxyCodeLine{00964\ \ \ dmadrvDataSize1\ =\ SL\_HAL\_LDMA\_CTRL\_SIZE\_BYTE,\ }
\DoxyCodeLine{00965\ \ \ dmadrvDataSize2\ =\ SL\_HAL\_LDMA\_CTRL\_SIZE\_HALF,\ }
\DoxyCodeLine{00966\ \ \ dmadrvDataSize4\ =\ SL\_HAL\_LDMA\_CTRL\_SIZE\_WORD\ \ }
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00968\ \ \ dmadrvDataSize1\ =\ ldmaCtrlSizeByte,\ }
\DoxyCodeLine{00969\ \ \ dmadrvDataSize2\ =\ ldmaCtrlSizeHalf,\ }
\DoxyCodeLine{00970\ \ \ dmadrvDataSize4\ =\ ldmaCtrlSizeWord\ \ }
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00972\ \};}
\DoxyCodeLine{00973\ }
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(\ LDMA\_PRESENT\ )\ \&\&\ (\ LDMA\_COUNT\ ==\ 1\ )\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00975\ }
\DoxyCodeLine{00976\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_gab503e066820cd13fd612f4365d4d07b2}{DMADRV\_AllocateChannel}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ *channelId,}
\DoxyCodeLine{00977\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ *capabilities);}
\DoxyCodeLine{00978\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_ga73633db63cfd99ba01a68b05c24094ec}{DMADRV\_DeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00979\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_gab4453539f4d22aa650324685a9f197e3}{DMADRV\_FreeChannel}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ channelId);}
\DoxyCodeLine{00980\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_ga43d0052d81f16e72914f85248a8554b1}{DMADRV\_Init}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00981\ }
\DoxyCodeLine{00982\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_gab1506de1a628ac908b2f8fe93e370578}{DMADRV\_MemoryPeripheral}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ channelId,}
\DoxyCodeLine{00983\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMADRV\_PeripheralSignal\_t\ peripheralSignal,}
\DoxyCodeLine{00984\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *dst,}
\DoxyCodeLine{00985\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *src,}
\DoxyCodeLine{00986\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ srcInc,}
\DoxyCodeLine{00987\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ len,}
\DoxyCodeLine{00988\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMADRV\_DataSize\_t\ \ \ \ \ \ \ \ \ size,}
\DoxyCodeLine{00989\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__dmadrv_gab478bc82d26f7d79f11a63a3c90943ae}{DMADRV\_Callback\_t}}\ \ \ \ \ \ \ \ \ callback,}
\DoxyCodeLine{00990\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *cbUserParam);}
\DoxyCodeLine{00991\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_gaef226beb40700660728baf2cb509a2c4}{DMADRV\_PeripheralMemory}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ channelId,}
\DoxyCodeLine{00992\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMADRV\_PeripheralSignal\_t\ peripheralSignal,}
\DoxyCodeLine{00993\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *dst,}
\DoxyCodeLine{00994\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *src,}
\DoxyCodeLine{00995\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ dstInc,}
\DoxyCodeLine{00996\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ len,}
\DoxyCodeLine{00997\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMADRV\_DataSize\_t\ \ \ \ \ \ \ \ \ size,}
\DoxyCodeLine{00998\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__dmadrv_gab478bc82d26f7d79f11a63a3c90943ae}{DMADRV\_Callback\_t}}\ \ \ \ \ \ \ \ \ callback,}
\DoxyCodeLine{00999\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *cbUserParam);}
\DoxyCodeLine{01000\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_ga887d429df9893aef3b421e2fdd8f8641}{DMADRV\_MemoryPeripheralPingPong}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ channelId,}
\DoxyCodeLine{01001\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMADRV\_PeripheralSignal\_t\ peripheralSignal,}
\DoxyCodeLine{01002\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *dst,}
\DoxyCodeLine{01003\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *src0,}
\DoxyCodeLine{01004\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *src1,}
\DoxyCodeLine{01005\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ srcInc,}
\DoxyCodeLine{01006\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ len,}
\DoxyCodeLine{01007\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMADRV\_DataSize\_t\ \ \ \ \ \ \ \ \ size,}
\DoxyCodeLine{01008\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__dmadrv_gab478bc82d26f7d79f11a63a3c90943ae}{DMADRV\_Callback\_t}}\ \ \ \ \ \ \ \ \ callback,}
\DoxyCodeLine{01009\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *cbUserParam);}
\DoxyCodeLine{01010\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_gafcabf314184e7d8f82d2164365f36bef}{DMADRV\_PeripheralMemoryPingPong}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ channelId,}
\DoxyCodeLine{01011\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMADRV\_PeripheralSignal\_t\ peripheralSignal,}
\DoxyCodeLine{01012\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *dst0,}
\DoxyCodeLine{01013\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *dst1,}
\DoxyCodeLine{01014\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *src,}
\DoxyCodeLine{01015\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ dstInc,}
\DoxyCodeLine{01016\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ len,}
\DoxyCodeLine{01017\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMADRV\_DataSize\_t\ \ \ \ \ \ \ \ \ size,}
\DoxyCodeLine{01018\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__dmadrv_gab478bc82d26f7d79f11a63a3c90943ae}{DMADRV\_Callback\_t}}\ \ \ \ \ \ \ \ \ callback,}
\DoxyCodeLine{01019\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *cbUserParam);}
\DoxyCodeLine{01020\ }
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#if\ defined(EMDRV\_DMADRV\_LDMA)}}
\DoxyCodeLine{01022\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ DMADRV\_LdmaStartTransfer(\textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ channelId,}
\DoxyCodeLine{01023\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LDMA\_TransferCfg\_t\ *transfer,}
\DoxyCodeLine{01024\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LDMA\_Descriptor\_t\ \ *descriptor,}
\DoxyCodeLine{01025\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__dmadrv_gab478bc82d26f7d79f11a63a3c90943ae}{DMADRV\_Callback\_t}}\ \ callback,}
\DoxyCodeLine{01026\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *cbUserParam);}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01028\ }
\DoxyCodeLine{01029\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_ga3f27a6cff5b646b0faf3eb070ea1393f}{DMADRV\_PauseTransfer}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ channelId);}
\DoxyCodeLine{01030\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_ga4ad4c5b5eff525183a726002afbce071}{DMADRV\_ResumeTransfer}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ channelId);}
\DoxyCodeLine{01031\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_ga3a04cb3aa30ec2fd955281f55538028d}{DMADRV\_StopTransfer}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ channelId);}
\DoxyCodeLine{01032\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_ga1a42965073322a9c2b1f8ebb8a67e846}{DMADRV\_TransferActive}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ channelId,}
\DoxyCodeLine{01033\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ *active);}
\DoxyCodeLine{01034\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_gae6b5ec49230e4f15b78c31c57bfa3967}{DMADRV\_TransferCompletePending}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ channelId,}
\DoxyCodeLine{01035\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ *pending);}
\DoxyCodeLine{01036\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_gaa46714c6a19608cff3058c386f1e4c03}{DMADRV\_TransferDone}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ channelId,}
\DoxyCodeLine{01037\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ *done);}
\DoxyCodeLine{01038\ \mbox{\hyperlink{group__ecode_ga7bf5621660c5ba69ac4dd3044173d35c}{Ecode\_t}}\ \mbox{\hyperlink{group__dmadrv_ga9a253b47872d205a76b6f1b7b486194d}{DMADRV\_TransferRemainingCount}}(\textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ channelId,}
\DoxyCodeLine{01039\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ \ *remaining);}
\DoxyCodeLine{01040\ }
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01044\ \}}
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01046\ }
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_SILICON\_LABS\_DMADRV\_H\_\_\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
