Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov 14 15:02:32 2015
| Host         : Dhada running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -datasheet -name timing_2 -file G:/vivado/project_3_timing/report/timing_report.txt
| Design       : alu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

Y[0]
Y[1]
Y[2]
Y[3]
Y[4]
Y[5]
Y[6]
Y[7]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.217        0.000                      0                   66        0.279        0.000                      0                   66        2.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.217        0.000                      0                   66        0.279        0.000                      0                   66        2.000        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 B[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Bsynch1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.453ns (55.961%)  route 0.356ns (44.038%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.500ns
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 5.614 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.500     4.500    
    T8                                                0.000     4.500 r  B[0] (IN)
                         net (fo=0)                   0.000     4.500    B[0]
    T8                                                                r  B_IBUF[0]_inst/I
    T8                   IBUF (Prop_ibuf_I_O)         0.453     4.953 r  B_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.356     5.309    B_IBUF[0]
                         FDRE                                         r  Bsynch1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.250    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     5.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     5.614    clk_IBUF_BUFG
                         FDRE                                         r  Bsynch1_reg[0]/C
                         clock pessimism              0.000     5.614    
                         clock uncertainty           -0.035     5.579    
                         FDRE (Setup_fdre_C_D)       -0.053     5.526    Bsynch1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.526    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 B[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Bsynch1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.438ns (55.126%)  route 0.356ns (44.874%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.500ns
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 5.614 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.500     4.500    
    U8                                                0.000     4.500 r  B[1] (IN)
                         net (fo=0)                   0.000     4.500    B[1]
    U8                                                                r  B_IBUF[1]_inst/I
    U8                   IBUF (Prop_ibuf_I_O)         0.438     4.938 r  B_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.356     5.294    B_IBUF[1]
                         FDRE                                         r  Bsynch1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.250    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     5.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     5.614    clk_IBUF_BUFG
                         FDRE                                         r  Bsynch1_reg[1]/C
                         clock pessimism              0.000     5.614    
                         clock uncertainty           -0.035     5.579    
                         FDRE (Setup_fdre_C_D)       -0.053     5.526    Bsynch1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.526    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 B[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Bsynch1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.480ns (57.387%)  route 0.356ns (42.613%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.500ns
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 5.614 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.500     4.500    
    V10                                               0.000     4.500 r  B[7] (IN)
                         net (fo=0)                   0.000     4.500    B[7]
    V10                                                               r  B_IBUF[7]_inst/I
    V10                  IBUF (Prop_ibuf_I_O)         0.480     4.980 r  B_IBUF[7]_inst/O
                         net (fo=1, unplaced)         0.356     5.336    B_IBUF[7]
                         FDRE                                         r  Bsynch1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.250    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     5.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     5.614    clk_IBUF_BUFG
                         FDRE                                         r  Bsynch1_reg[7]/C
                         clock pessimism              0.000     5.614    
                         clock uncertainty           -0.035     5.579    
                         FDRE (Setup_fdre_C_D)       -0.003     5.576    Bsynch1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.576    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 B[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Bsynch1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.479ns (57.350%)  route 0.356ns (42.650%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.500ns
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 5.614 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.500     4.500    
    U12                                               0.000     4.500 r  B[5] (IN)
                         net (fo=0)                   0.000     4.500    B[5]
    U12                                                               r  B_IBUF[5]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         0.479     4.979 r  B_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.356     5.335    B_IBUF[5]
                         FDRE                                         r  Bsynch1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.250    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     5.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     5.614    clk_IBUF_BUFG
                         FDRE                                         r  Bsynch1_reg[5]/C
                         clock pessimism              0.000     5.614    
                         clock uncertainty           -0.035     5.579    
                         FDRE (Setup_fdre_C_D)       -0.003     5.576    Bsynch1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.576    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 B[4]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Bsynch1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.422ns (54.238%)  route 0.356ns (45.762%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.500ns
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 5.614 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.500     4.500    
    H6                                                0.000     4.500 r  B[4] (IN)
                         net (fo=0)                   0.000     4.500    B[4]
    H6                                                                r  B_IBUF[4]_inst/I
    H6                   IBUF (Prop_ibuf_I_O)         0.422     4.922 r  B_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.356     5.279    B_IBUF[4]
                         FDRE                                         r  Bsynch1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.250    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     5.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     5.614    clk_IBUF_BUFG
                         FDRE                                         r  Bsynch1_reg[4]/C
                         clock pessimism              0.000     5.614    
                         clock uncertainty           -0.035     5.579    
                         FDRE (Setup_fdre_C_D)       -0.053     5.526    Bsynch1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.526    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 B[6]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Bsynch1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.466ns (56.650%)  route 0.356ns (43.350%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.500ns
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 5.614 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.500     4.500    
    U11                                               0.000     4.500 r  B[6] (IN)
                         net (fo=0)                   0.000     4.500    B[6]
    U11                                                               r  B_IBUF[6]_inst/I
    U11                  IBUF (Prop_ibuf_I_O)         0.466     4.966 r  B_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.356     5.322    B_IBUF[6]
                         FDRE                                         r  Bsynch1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.250    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     5.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     5.614    clk_IBUF_BUFG
                         FDRE                                         r  Bsynch1_reg[6]/C
                         clock pessimism              0.000     5.614    
                         clock uncertainty           -0.035     5.579    
                         FDRE (Setup_fdre_C_D)       -0.003     5.576    Bsynch1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.576    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 A[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.464ns (56.545%)  route 0.356ns (43.455%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.500ns
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 5.614 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.500     4.500    
    R13                                               0.000     4.500 r  A[7] (IN)
                         net (fo=0)                   0.000     4.500    A[7]
    R13                                                               r  A_IBUF[7]_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.464     4.964 r  A_IBUF[7]_inst/O
                         net (fo=1, unplaced)         0.356     5.320    A_IBUF[7]
                         FDRE                                         r  Asynch1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.250    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     5.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     5.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch1_reg[7]/C
                         clock pessimism              0.000     5.614    
                         clock uncertainty           -0.035     5.579    
                         FDRE (Setup_fdre_C_D)       -0.003     5.576    Asynch1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.576    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 CarryIn
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CarryInsynch1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.463ns (56.497%)  route 0.356ns (43.503%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.500ns
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 5.614 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.500     4.500    
    C12                                               0.000     4.500 r  CarryIn (IN)
                         net (fo=0)                   0.000     4.500    CarryIn
    C12                                                               r  CarryIn_IBUF_inst/I
    C12                  IBUF (Prop_ibuf_I_O)         0.463     4.963 r  CarryIn_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     5.319    CarryIn_IBUF
                         FDRE                                         r  CarryInsynch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.250    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     5.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     5.614    clk_IBUF_BUFG
                         FDRE                                         r  CarryInsynch1_reg/C
                         clock pessimism              0.000     5.614    
                         clock uncertainty           -0.035     5.579    
                         FDRE (Setup_fdre_C_D)       -0.003     5.576    CarryInsynch1_reg
  -------------------------------------------------------------------
                         required time                          5.576    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 B[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Bsynch1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.458ns (56.232%)  route 0.356ns (43.768%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.500ns
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 5.614 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.500     4.500    
    T13                                               0.000     4.500 r  B[3] (IN)
                         net (fo=0)                   0.000     4.500    B[3]
    T13                                                               r  B_IBUF[3]_inst/I
    T13                  IBUF (Prop_ibuf_I_O)         0.458     4.958 r  B_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.356     5.314    B_IBUF[3]
                         FDRE                                         r  Bsynch1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.250    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     5.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     5.614    clk_IBUF_BUFG
                         FDRE                                         r  Bsynch1_reg[3]/C
                         clock pessimism              0.000     5.614    
                         clock uncertainty           -0.035     5.579    
                         FDRE (Setup_fdre_C_D)       -0.003     5.576    Bsynch1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.576    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 A[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.453ns (55.979%)  route 0.356ns (44.021%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.500ns
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 5.614 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.500     4.500    
    T18                                               0.000     4.500 r  A[5] (IN)
                         net (fo=0)                   0.000     4.500    A[5]
    T18                                                               r  A_IBUF[5]_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.453     4.953 r  A_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.356     5.309    A_IBUF[5]
                         FDRE                                         r  Asynch1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     5.250    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     5.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     5.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch1_reg[5]/C
                         clock pessimism              0.000     5.614    
                         clock uncertainty           -0.035     5.579    
                         FDRE (Setup_fdre_C_D)       -0.003     5.576    Asynch1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.576    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Asynch1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch1_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.902    Asynch1[0]
                         FDRE                                         r  Asynch2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.438    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.467 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.356     0.823    clk_IBUF_BUFG
                         FDRE                                         r  Asynch2_reg[0]/C
                         clock pessimism             -0.191     0.632    
                         FDRE (Hold_fdre_C_D)        -0.009     0.623    Asynch2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Asynch1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch1_reg[1]/Q
                         net (fo=1, unplaced)         0.141     0.902    Asynch1[1]
                         FDRE                                         r  Asynch2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.438    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.467 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.356     0.823    clk_IBUF_BUFG
                         FDRE                                         r  Asynch2_reg[1]/C
                         clock pessimism             -0.191     0.632    
                         FDRE (Hold_fdre_C_D)        -0.009     0.623    Asynch2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Asynch1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch1_reg[2]/Q
                         net (fo=1, unplaced)         0.141     0.902    Asynch1[2]
                         FDRE                                         r  Asynch2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.438    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.467 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.356     0.823    clk_IBUF_BUFG
                         FDRE                                         r  Asynch2_reg[2]/C
                         clock pessimism             -0.191     0.632    
                         FDRE (Hold_fdre_C_D)        -0.009     0.623    Asynch2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Asynch1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch1_reg[3]/Q
                         net (fo=1, unplaced)         0.141     0.902    Asynch1[3]
                         FDRE                                         r  Asynch2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.438    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.467 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.356     0.823    clk_IBUF_BUFG
                         FDRE                                         r  Asynch2_reg[3]/C
                         clock pessimism             -0.191     0.632    
                         FDRE (Hold_fdre_C_D)        -0.009     0.623    Asynch2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Asynch1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch1_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch1_reg[4]/Q
                         net (fo=1, unplaced)         0.141     0.902    Asynch1[4]
                         FDRE                                         r  Asynch2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.438    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.467 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.356     0.823    clk_IBUF_BUFG
                         FDRE                                         r  Asynch2_reg[4]/C
                         clock pessimism             -0.191     0.632    
                         FDRE (Hold_fdre_C_D)        -0.009     0.623    Asynch2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Asynch1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch1_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch1_reg[5]/Q
                         net (fo=1, unplaced)         0.141     0.902    Asynch1[5]
                         FDRE                                         r  Asynch2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.438    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.467 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.356     0.823    clk_IBUF_BUFG
                         FDRE                                         r  Asynch2_reg[5]/C
                         clock pessimism             -0.191     0.632    
                         FDRE (Hold_fdre_C_D)        -0.009     0.623    Asynch2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Asynch1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch1_reg[6]/Q
                         net (fo=1, unplaced)         0.141     0.902    Asynch1[6]
                         FDRE                                         r  Asynch2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.438    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.467 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.356     0.823    clk_IBUF_BUFG
                         FDRE                                         r  Asynch2_reg[6]/C
                         clock pessimism             -0.191     0.632    
                         FDRE (Hold_fdre_C_D)        -0.009     0.623    Asynch2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Asynch1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch1_reg[7]/Q
                         net (fo=1, unplaced)         0.141     0.902    Asynch1[7]
                         FDRE                                         r  Asynch2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.438    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.467 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.356     0.823    clk_IBUF_BUFG
                         FDRE                                         r  Asynch2_reg[7]/C
                         clock pessimism             -0.191     0.632    
                         FDRE (Hold_fdre_C_D)        -0.009     0.623    Asynch2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Asynch2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch2_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.902    Asynch2[0]
                         FDRE                                         r  Asynch3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.438    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.467 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.356     0.823    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[0]/C
                         clock pessimism             -0.191     0.632    
                         FDRE (Hold_fdre_C_D)        -0.009     0.623    Asynch3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Asynch2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Asynch3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch2_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch2_reg[1]/Q
                         net (fo=1, unplaced)         0.141     0.902    Asynch2[1]
                         FDRE                                         r  Asynch3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF                                         r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.438    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.467 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.356     0.823    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[1]/C
                         clock pessimism             -0.191     0.632    
                         FDRE (Hold_fdre_C_D)        -0.009     0.623    Asynch3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000                Asynch1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000                Asynch1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000                Asynch1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000                Asynch1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000                Asynch1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000                Asynch1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000                Asynch1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000                Asynch1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000                Asynch2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                Asynch2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000                Asynch2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                Asynch1_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                Asynch2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000                Asynch2_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Asynch3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.423ns  (logic 5.761ns (68.396%)  route 2.662ns (31.604%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.482    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.578 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.803     2.381    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.859 r  Asynch3_reg[1]/Q
                         net (fo=6, unplaced)         0.502     3.361    Asynch3[1]
                                                                      r  Y_OBUF[3]_inst_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.656 r  Y_OBUF[3]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.656    Y_OBUF[3]_inst_i_9_n_0
                                                                      r  Y_OBUF[3]_inst_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.189 r  Y_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.189    Y_OBUF[3]_inst_i_6_n_0
                                                                      r  Y_OBUF[7]_inst_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.520 r  Y_OBUF[7]_inst_i_6/O[3]
                         net (fo=2, unplaced)         0.459     4.979    Y1[7]
                                                                      r  Y_OBUF[7]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.307     5.286 r  Y_OBUF[7]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.735    Y_OBUF[7]_inst_i_4_n_0
                                                                      r  Y_OBUF[7]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  Y_OBUF[7]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.308    Y_OBUF[7]_inst_i_2_n_0
                                                                      r  Y_OBUF[7]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.432 r  Y_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.235    Y_OBUF[7]
    V11                                                               r  Y_OBUF[7]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         3.569    10.804 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.804    Y[7]
    V11                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.356ns  (logic 5.651ns (67.629%)  route 2.705ns (32.371%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.482    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.578 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.803     2.381    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.859 r  Asynch3_reg[1]/Q
                         net (fo=6, unplaced)         0.502     3.361    Asynch3[1]
                                                                      r  Y_OBUF[3]_inst_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.656 r  Y_OBUF[3]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.656    Y_OBUF[3]_inst_i_9_n_0
                                                                      r  Y_OBUF[3]_inst_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.189 r  Y_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.189    Y_OBUF[3]_inst_i_6_n_0
                                                                      r  Y_OBUF[7]_inst_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.421 r  Y_OBUF[7]_inst_i_6/O[0]
                         net (fo=6, unplaced)         0.502     4.923    Y1[4]
                                                                      r  Y_OBUF[6]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     5.218 r  Y_OBUF[6]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.667    Y_OBUF[6]_inst_i_4_n_0
                                                                      r  Y_OBUF[6]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.791 r  Y_OBUF[6]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.240    Y_OBUF[6]_inst_i_2_n_0
                                                                      r  Y_OBUF[6]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.364 r  Y_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.167    Y_OBUF[6]
    V12                                                               r  Y_OBUF[6]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         3.570    10.737 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.737    Y[6]
    V12                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.330ns  (logic 5.431ns (65.199%)  route 2.899ns (34.801%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.482    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.578 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.803     2.381    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.859 r  Asynch3_reg[1]/Q
                         net (fo=6, unplaced)         0.502     3.361    Asynch3[1]
                                                                      r  Y_OBUF[3]_inst_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.656 r  Y_OBUF[3]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.656    Y_OBUF[3]_inst_i_9_n_0
                                                                      r  Y_OBUF[3]_inst_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.234 r  Y_OBUF[3]_inst_i_6/O[2]
                         net (fo=5, unplaced)         0.696     4.930    Y1[2]
                                                                      r  Y_OBUF[3]_inst_i_5/I0
                         LUT4 (Prop_lut4_I0_O)        0.301     5.231 r  Y_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     5.680    Y_OBUF[3]_inst_i_5_n_0
                                                                      r  Y_OBUF[3]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.804 r  Y_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     6.253    Y_OBUF[3]_inst_i_4_n_0
                                                                      r  Y_OBUF[3]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.377 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.180    Y_OBUF[3]
    T16                                                               r  Y_OBUF[3]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         3.531    10.711 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.711    Y[3]
    T16                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 5.515ns (67.239%)  route 2.687ns (32.761%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.482    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.578 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.803     2.381    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.859 r  Asynch3_reg[1]/Q
                         net (fo=6, unplaced)         0.502     3.361    Asynch3[1]
                                                                      r  Y_OBUF[3]_inst_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.656 r  Y_OBUF[3]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.656    Y_OBUF[3]_inst_i_9_n_0
                                                                      r  Y_OBUF[3]_inst_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.299 r  Y_OBUF[3]_inst_i_6/O[3]
                         net (fo=3, unplaced)         0.466     4.765    Y1[3]
                                                                      r  Y_OBUF[7]_inst_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.299     5.064 r  Y_OBUF[7]_inst_i_5/O
                         net (fo=3, unplaced)         0.467     5.531    Y_OBUF[7]_inst_i_5_n_0
                                                                      r  Y_OBUF[4]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.655 f  Y_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.104    Y_OBUF[4]_inst_i_2_n_0
                                                                      f  Y_OBUF[4]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.228 r  Y_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.031    Y_OBUF[4]
    V15                                                               r  Y_OBUF[4]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         3.552    10.583 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.583    Y[4]
    V15                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 5.525ns (67.428%)  route 2.669ns (32.572%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.482    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.578 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.803     2.381    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.859 r  Asynch3_reg[1]/Q
                         net (fo=6, unplaced)         0.502     3.361    Asynch3[1]
                                                                      r  Y_OBUF[3]_inst_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.656 r  Y_OBUF[3]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.656    Y_OBUF[3]_inst_i_9_n_0
                                                                      r  Y_OBUF[3]_inst_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.299 r  Y_OBUF[3]_inst_i_6/O[3]
                         net (fo=3, unplaced)         0.466     4.765    Y1[3]
                                                                      r  Y_OBUF[5]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     5.072 r  Y_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     5.521    Y_OBUF[5]_inst_i_5_n_0
                                                                      r  Y_OBUF[5]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.645 r  Y_OBUF[5]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     6.094    Y_OBUF[5]_inst_i_3_n_0
                                                                      r  Y_OBUF[5]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.218 r  Y_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     7.021    Y_OBUF[5]
    V14                                                               r  Y_OBUF[5]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         3.554    10.575 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.575    Y[5]
    V14                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 5.452ns (67.021%)  route 2.683ns (32.979%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.482    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.578 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.803     2.381    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.859 r  Asynch3_reg[1]/Q
                         net (fo=6, unplaced)         0.502     3.361    Asynch3[1]
                                                                      r  Y_OBUF[3]_inst_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.656 r  Y_OBUF[3]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     3.656    Y_OBUF[3]_inst_i_9_n_0
                                                                      r  Y_OBUF[3]_inst_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.234 r  Y_OBUF[3]_inst_i_6/O[2]
                         net (fo=5, unplaced)         0.480     4.714    Y1[2]
                                                                      r  Y_OBUF[2]_inst_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.301     5.015 r  Y_OBUF[2]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.464    Y_OBUF[2]_inst_i_4_n_0
                                                                      r  Y_OBUF[2]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.588 f  Y_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     6.037    Y_OBUF[2]_inst_i_3_n_0
                                                                      f  Y_OBUF[2]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.161 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.964    Y_OBUF[2]
    U14                                                               r  Y_OBUF[2]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         3.552    10.516 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.516    Y[2]
    U14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 5.308ns (67.610%)  route 2.543ns (32.390%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.482    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.578 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.803     2.381    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.859 r  Asynch3_reg[0]/Q
                         net (fo=5, unplaced)         0.498     3.357    Asynch3[0]
                                                                      r  Y_OBUF[3]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.652 r  Y_OBUF[3]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     3.652    Y_OBUF[3]_inst_i_10_n_0
                                                                      r  Y_OBUF[3]_inst_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.079 r  Y_OBUF[3]_inst_i_6/O[1]
                         net (fo=6, unplaced)         0.344     4.423    Y1[1]
                                                                      r  Y_OBUF[1]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.306     4.729 r  Y_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.178    Y_OBUF[1]_inst_i_4_n_0
                                                                      r  Y_OBUF[1]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.302 f  Y_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     5.751    Y_OBUF[1]_inst_i_3_n_0
                                                                      f  Y_OBUF[1]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.875 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.678    Y_OBUF[1]
    T15                                                               r  Y_OBUF[1]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         3.554    10.232 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.232    Y[1]
    T15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.085ns  (logic 4.992ns (70.457%)  route 2.093ns (29.543%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     1.482    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.578 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.803     2.381    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.859 r  Asynch3_reg[0]/Q
                         net (fo=5, unplaced)         0.498     3.357    Asynch3[0]
                                                                      r  Y_OBUF[3]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.652 r  Y_OBUF[3]_inst_i_10/O
                         net (fo=1, unplaced)         0.000     3.652    Y_OBUF[3]_inst_i_10_n_0
                                                                      r  Y_OBUF[3]_inst_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     3.904 r  Y_OBUF[3]_inst_i_6/O[0]
                         net (fo=6, unplaced)         0.343     4.247    Y1[0]
                                                                      r  Y_OBUF[0]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.295     4.542 r  Y_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.991    Y_OBUF[0]_inst_i_2_n_0
                                                                      r  Y_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.115 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     5.918    Y_OBUF[0]
    V16                                                               r  Y_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         3.548     9.465 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.465    Y[0]
    V16                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Selsynch3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.477ns (75.131%)  route 0.489ns (24.869%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Selsynch3_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 f  Selsynch3_reg[4]/Q
                         net (fo=11, unplaced)        0.150     0.912    Selsynch3[4]
                                                                      f  Y_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.010 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.348    Y_OBUF[3]
    T16                                                               r  Y_OBUF[3]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.580 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.580    Y[3]
    T16                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.493ns (75.558%)  route 0.483ns (24.442%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch3_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.906    Asynch3[1]
                                                                      r  Y_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.004 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.342    Y_OBUF[0]
    V16                                                               r  Y_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.590 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.590    Y[0]
    V16                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.497ns (75.609%)  route 0.483ns (24.391%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch3_reg[5]/Q
                         net (fo=6, unplaced)         0.145     0.906    Asynch3[5]
                                                                      r  Y_OBUF[4]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.004 r  Y_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.342    Y_OBUF[4]
    V15                                                               r  Y_OBUF[4]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.595 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.595    Y[4]
    V15                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.498ns (75.617%)  route 0.483ns (24.383%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch3_reg[3]/Q
                         net (fo=6, unplaced)         0.145     0.906    Asynch3[3]
                                                                      r  Y_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.098     1.004 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.342    Y_OBUF[2]
    U14                                                               r  Y_OBUF[2]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.595 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.595    Y[2]
    U14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.500ns (75.704%)  route 0.481ns (24.296%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch3_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.904    Asynch3[0]
                                                                      r  Y_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.098     1.002 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.340    Y_OBUF[1]
    T15                                                               r  Y_OBUF[1]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.595 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.595    Y[1]
    T15                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Selsynch3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.500ns (75.413%)  route 0.489ns (24.587%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Selsynch3_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 f  Selsynch3_reg[4]/Q
                         net (fo=11, unplaced)        0.150     0.912    Selsynch3[4]
                                                                      f  Y_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.010 r  Y_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.348    Y_OBUF[5]
    V14                                                               r  Y_OBUF[5]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.603 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.603    Y[5]
    V14                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.516ns (75.897%)  route 0.481ns (24.103%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch3_reg[7]/Q
                         net (fo=5, unplaced)         0.143     0.904    Asynch3[7]
                                                                      r  Y_OBUF[6]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.002 r  Y_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.340    Y_OBUF[6]
    V12                                                               r  Y_OBUF[6]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.611 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.611    Y[6]
    V12                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Asynch3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.514ns (75.769%)  route 0.484ns (24.231%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                                                                r  clk_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.000     0.250    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, unplaced)        0.338     0.614    clk_IBUF_BUFG
                         FDRE                                         r  Asynch3_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.761 r  Asynch3_reg[6]/Q
                         net (fo=7, unplaced)         0.146     0.907    Asynch3[6]
                                                                      r  Y_OBUF[7]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.098     1.005 r  Y_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.343    Y_OBUF[7]
    V11                                                               r  Y_OBUF[7]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         1.269     2.613 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.613    Y[7]
    V11                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

------------+---------+---------------+---------+---------------+---------+----------+
Reference   | Input   |     Setup(ns) | Process |      Hold(ns) | Process | Internal | 
Clock       | Port    | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    | 
------------+---------+---------------+---------+---------------+---------+----------+
sys_clk_pin | A[0]    |     0.214 (r) | FAST    |     0.474 (r) | SLOW    |          |
sys_clk_pin | A[1]    |     0.216 (r) | FAST    |     0.472 (r) | SLOW    |          |
sys_clk_pin | A[2]    |     0.221 (r) | FAST    |     0.467 (r) | SLOW    |          |
sys_clk_pin | A[3]    |     0.213 (r) | FAST    |     0.475 (r) | SLOW    |          |
sys_clk_pin | A[4]    |     0.229 (r) | FAST    |     0.459 (r) | SLOW    |          |
sys_clk_pin | A[5]    |     0.234 (r) | FAST    |     0.455 (r) | SLOW    |          |
sys_clk_pin | A[6]    |     0.230 (r) | FAST    |     0.458 (r) | SLOW    |          |
sys_clk_pin | A[7]    |     0.244 (r) | FAST    |     0.444 (r) | SLOW    |          |
sys_clk_pin | B[0]    |     0.283 (r) | FAST    |     0.442 (r) | SLOW    |          |
sys_clk_pin | B[1]    |     0.268 (r) | FAST    |     0.457 (r) | SLOW    |          |
sys_clk_pin | B[2]    |     0.218 (r) | FAST    |     0.470 (r) | SLOW    |          |
sys_clk_pin | B[3]    |     0.238 (r) | FAST    |     0.450 (r) | SLOW    |          |
sys_clk_pin | B[4]    |     0.253 (r) | FAST    |     0.472 (r) | SLOW    |          |
sys_clk_pin | B[5]    |     0.260 (r) | FAST    |     0.429 (r) | SLOW    |          |
sys_clk_pin | B[6]    |     0.246 (r) | FAST    |     0.442 (r) | SLOW    |          |
sys_clk_pin | B[7]    |     0.260 (r) | FAST    |     0.428 (r) | SLOW    |          |
sys_clk_pin | CarryIn |     0.243 (r) | FAST    |     0.445 (r) | SLOW    |          |
sys_clk_pin | Sel[0]  |     0.213 (r) | FAST    |     0.475 (r) | SLOW    |          |
sys_clk_pin | Sel[1]  |     0.222 (r) | FAST    |     0.466 (r) | SLOW    |          |
sys_clk_pin | Sel[2]  |     0.224 (r) | FAST    |     0.464 (r) | SLOW    |          |
sys_clk_pin | Sel[3]  |     0.204 (r) | FAST    |     0.484 (r) | SLOW    |          |
sys_clk_pin | Sel[4]  |     0.216 (r) | FAST    |     0.472 (r) | SLOW    |          |
------------+---------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

------------+--------+----------------+---------+----------------+---------+----------+
Reference   | Output | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal | 
Clock       | Port   |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    | 
------------+--------+----------------+---------+----------------+---------+----------+
sys_clk_pin | Y[0]   |      9.490 (r) | SLOW    |      2.565 (r) | FAST    |          |
sys_clk_pin | Y[1]   |     10.257 (r) | SLOW    |      2.570 (r) | FAST    |          |
sys_clk_pin | Y[2]   |     10.541 (r) | SLOW    |      2.570 (r) | FAST    |          |
sys_clk_pin | Y[3]   |     10.736 (r) | SLOW    |      2.555 (r) | FAST    |          |
sys_clk_pin | Y[4]   |     10.608 (r) | SLOW    |      2.570 (r) | FAST    |          |
sys_clk_pin | Y[5]   |     10.600 (r) | SLOW    |      2.578 (r) | FAST    |          |
sys_clk_pin | Y[6]   |     10.762 (r) | SLOW    |      2.586 (r) | FAST    |          |
sys_clk_pin | Y[7]   |     10.829 (r) | SLOW    |      2.588 (r) | FAST    |          |
------------+--------+----------------+---------+----------------+---------+----------+


Setup between Clocks

------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source      | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process | 
Clock       | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | 
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk_pin | sys_clk_pin |         1.109 | SLOW    |               |         |               |         |               |         | 
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: sys_clk_pin
Worst Case Data Window: 0.719 ns
Ideal Clock Offset to Actual Clock: 0.115 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset | 
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) | 
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
A[0]               |  0.214 (r) | FAST    |  0.474 (r) | SLOW    |     0.286 |     4.026 |        -1.870 |
A[1]               |  0.216 (r) | FAST    |  0.472 (r) | SLOW    |     0.284 |     4.028 |        -1.872 |
A[2]               |  0.221 (r) | FAST    |  0.467 (r) | SLOW    |     0.279 |     4.033 |        -1.877 |
A[3]               |  0.213 (r) | FAST    |  0.475 (r) | SLOW    |     0.287 |     4.025 |        -1.869 |
A[4]               |  0.229 (r) | FAST    |  0.459 (r) | SLOW    |     0.271 |     4.041 |        -1.885 |
A[5]               |  0.234 (r) | FAST    |  0.455 (r) | SLOW    |     0.266 |     4.045 |        -1.889 |
A[6]               |  0.230 (r) | FAST    |  0.458 (r) | SLOW    |     0.270 |     4.042 |        -1.886 |
A[7]               |  0.244 (r) | FAST    |  0.444 (r) | SLOW    |     0.256 |     4.056 |        -1.900 |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.244 (r) | FAST    |  0.475 (r) | SLOW    |     0.256 |     4.025 |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk_pin
Worst Case Data Window: 0.755 ns
Ideal Clock Offset to Actual Clock: 0.094 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset | 
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) | 
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
B[0]               |  0.283 (r) | FAST    |  0.442 (r) | SLOW    |     0.217 |     4.058 |        -1.921 |
B[1]               |  0.268 (r) | FAST    |  0.457 (r) | SLOW    |     0.232 |     4.043 |        -1.906 |
B[2]               |  0.218 (r) | FAST    |  0.470 (r) | SLOW    |     0.282 |     4.030 |        -1.874 |
B[3]               |  0.238 (r) | FAST    |  0.450 (r) | SLOW    |     0.262 |     4.050 |        -1.894 |
B[4]               |  0.253 (r) | FAST    |  0.472 (r) | SLOW    |     0.247 |     4.028 |        -1.890 |
B[5]               |  0.260 (r) | FAST    |  0.429 (r) | SLOW    |     0.240 |     4.071 |        -1.915 |
B[6]               |  0.246 (r) | FAST    |  0.442 (r) | SLOW    |     0.254 |     4.058 |        -1.902 |
B[7]               |  0.260 (r) | FAST    |  0.428 (r) | SLOW    |     0.240 |     4.072 |        -1.916 |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.283 (r) | FAST    |  0.472 (r) | SLOW    |     0.217 |     4.028 |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk_pin
Worst Case Data Window: 0.708 ns
Ideal Clock Offset to Actual Clock: 0.130 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset | 
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) | 
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Sel[0]             |  0.213 (r) | FAST    |  0.475 (r) | SLOW    |     0.287 |     4.025 |        -1.869 |
Sel[1]             |  0.222 (r) | FAST    |  0.466 (r) | SLOW    |     0.278 |     4.034 |        -1.878 |
Sel[2]             |  0.224 (r) | FAST    |  0.464 (r) | SLOW    |     0.276 |     4.036 |        -1.880 |
Sel[3]             |  0.204 (r) | FAST    |  0.484 (r) | SLOW    |     0.296 |     4.016 |        -1.860 |
Sel[4]             |  0.216 (r) | FAST    |  0.472 (r) | SLOW    |     0.284 |     4.028 |        -1.872 |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.224 (r) | FAST    |  0.484 (r) | SLOW    |     0.276 |     4.016 |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: sys_clk_pin
Bus Skew: 1.338 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     | 
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) | 
-------------------+--------------+---------+-------------+---------+----------+
Y[0]               |    9.490 (r) | SLOW    |   2.565 (r) | FAST    |    0.010 |
Y[1]               |   10.257 (r) | SLOW    |   2.570 (r) | FAST    |    0.767 |
Y[2]               |   10.541 (r) | SLOW    |   2.570 (r) | FAST    |    1.051 |
Y[3]               |   10.736 (r) | SLOW    |   2.555 (r) | FAST    |    1.246 |
Y[4]               |   10.608 (r) | SLOW    |   2.570 (r) | FAST    |    1.117 |
Y[5]               |   10.600 (r) | SLOW    |   2.578 (r) | FAST    |    1.110 |
Y[6]               |   10.762 (r) | SLOW    |   2.586 (r) | FAST    |    1.272 |
Y[7]               |   10.829 (r) | SLOW    |   2.588 (r) | FAST    |    1.338 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.829 (r) | SLOW    |   2.555 (r) | FAST    |    1.338 |
-------------------+--------------+---------+-------------+---------+----------+




