{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 04:03:41 2022 " "Info: Processing started: Tue Nov 01 04:03:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment_3 -c assignment_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off assignment_3 -c assignment_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file assignment_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 assignment_3 " "Info: Found entity 1: assignment_3" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "assignment_3 " "Info: Elaborating entity \"assignment_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 assignment_3.v(11) " "Warning (10230): Verilog HDL assignment warning at assignment_3.v(11): truncated value with size 4 to match size of target (1)" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 assignment_3.v(12) " "Warning (10230): Verilog HDL assignment warning at assignment_3.v(12): truncated value with size 4 to match size of target (1)" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 assignment_3.v(21) " "Warning (10230): Verilog HDL assignment warning at assignment_3.v(21): truncated value with size 4 to match size of target (1)" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 assignment_3.v(26) " "Warning (10230): Verilog HDL assignment warning at assignment_3.v(26): truncated value with size 4 to match size of target (1)" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 assignment_3.v(31) " "Warning (10230): Verilog HDL assignment warning at assignment_3.v(31): truncated value with size 4 to match size of target (1)" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 assignment_3.v(36) " "Warning (10230): Verilog HDL assignment warning at assignment_3.v(36): truncated value with size 4 to match size of target (1)" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 assignment_3.v(41) " "Warning (10230): Verilog HDL assignment warning at assignment_3.v(41): truncated value with size 4 to match size of target (1)" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 assignment_3.v(46) " "Warning (10230): Verilog HDL assignment warning at assignment_3.v(46): truncated value with size 4 to match size of target (1)" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "assignment_3.v(49) " "Warning (10199): Verilog HDL Case Statement warning at assignment_3.v(49): case item expression never matches the case expression" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 49 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "assignment_3.v(59) " "Warning (10199): Verilog HDL Case Statement warning at assignment_3.v(59): case item expression never matches the case expression" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "assignment_3.v(69) " "Warning (10199): Verilog HDL Case Statement warning at assignment_3.v(69): case item expression never matches the case expression" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 69 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "assignment_3.v(79) " "Warning (10199): Verilog HDL Case Statement warning at assignment_3.v(79): case item expression never matches the case expression" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 79 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "assignment_3.v(89) " "Warning (10199): Verilog HDL Case Statement warning at assignment_3.v(89): case item expression never matches the case expression" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 89 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "assignment_3.v(99) " "Warning (10199): Verilog HDL Case Statement warning at assignment_3.v(99): case item expression never matches the case expression" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 99 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "assignment_3.v(109) " "Warning (10199): Verilog HDL Case Statement warning at assignment_3.v(109): case item expression never matches the case expression" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 109 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "assignment_3.v(119) " "Warning (10199): Verilog HDL Case Statement warning at assignment_3.v(119): case item expression never matches the case expression" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 119 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 assignment_3.v(129) " "Warning (10230): Verilog HDL assignment warning at assignment_3.v(129): truncated value with size 4 to match size of target (1)" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "z GND " "Warning (13410): Pin \"z\" is stuck at GND" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "current_state GND " "Warning (13410): Pin \"current_state\" is stuck at GND" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "next_state GND " "Warning (13410): Pin \"next_state\" is stuck at GND" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1 " "Warning (15610): No output dependent on input pin \"w1\"" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w2 " "Warning (15610): No output dependent on input pin \"w2\"" {  } { { "assignment_3.v" "" { Text "F:/Study/VLSI/CSE460-Lab/Assignment 3/assignment_3.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Info: Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 04:03:41 2022 " "Info: Processing ended: Tue Nov 01 04:03:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
