# Digital-Logic-and-System-Design-Lab-Projects
It contains some of good projects done in  Digital Logic and System Design Lab like Stopwatch , Serial Communication(RS232 standard) b/w PC &amp; FPGA Board (file transfer),etc.</br>

**Each Lab Project folder contains-** </br>
Lab description (.pdf)</br>
Lab Report (.pdf)</br>
Code file (.vhd)</br>
Constraint file (.xdc)</br>
Bitstream file (.bit)</br>
some images </br>

**DECLARATION** <br>
Some of the lab projects also have contribution of Ishan Anchit as worked collaborately for  COP215 Labs, Digital-Logic-and-System-Design course(Prof Anshul Kumar,M Bala and Vireshwar Kumar).
