// Seed: 270052817
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output uwire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  assign module_1.id_2 = 0;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = -1;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1,
    input  wire id_2,
    inout  wand id_3
);
  logic id_5 = id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
