library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity sevenSegment4 is
port (      
        numberDesired4 : in std_logic_vector(15 downto 0);
        sevenSegmentVector4 : out std_logic_vector(27 downto 0);
		  clock, reset : in std_logic
    );
end sevenSegment;

architecture behavior of sevenSegment4 is

begin
	process (clock,numberDesired4)
	BEGIN
		if (clock'event and clock='1') then
			case  numberDesired4 (3 downto 0) is
				when "0000"=> sevenSegmentVector4 (6 downto 0) <="0000001";--0
				when "0001"=> sevenSegmentVector4 (6 downto 0) <="1001111";--1
				when "0010"=> sevenSegmentVector4 (6 downto 0) <="0010010";--2
				when "0011"=> sevenSegmentVector4 (6 downto 0) <="0000110";--3
				when "0100"=> sevenSegmentVector4 (6 downto 0) <="1001100";--4
				when "0101"=> sevenSegmentVector4 (6 downto 0) <="0100100";--5
				when "0110"=> sevenSegmentVector4 (6 downto 0) <="0100000";--6
				when "0111"=> sevenSegmentVector4 (6 downto 0) <="0001111";--7
				when "1000"=> sevenSegmentVector4 (6 downto 0) <="0000000";--8
				when "1001"=> sevenSegmentVector4 (6 downto 0) <="0000100";--9
				when others=> sevenSegmentVector4 (6 downto 0) <="1111111";--' ' 
			end case;
		end if;
	end process;
end behavior;