Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Nov 27 15:50:36 2020
| Host         : chrispy-desktop running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file processor_board_implementation_timing_summary_routed.rpt -pb processor_board_implementation_timing_summary_routed.pb -rpx processor_board_implementation_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_board_implementation
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4224 register/latch pins with no clock driven by root clock pin: man_clk (HIGH)

 There are 4224 register/latch pins with no clock driven by root clock pin: sw15 (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DISP_CLK_GEN/sclki_reg/Q (HIGH)

 There are 4224 register/latch pins with no clock driven by root clock pin: SYS_CLK_GEN/sclki_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12720 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.883        0.000                      0                   82        0.233        0.000                      0                   82        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.883        0.000                      0                   82        0.233        0.000                      0                   82        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 DISP_CLK_GEN/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CLK_GEN/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.890ns (25.196%)  route 2.642ns (74.804%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y55         FDRE                                         r  DISP_CLK_GEN/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  DISP_CLK_GEN/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.401    DISP_CLK_GEN/count_reg_n_0_[12]
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.525 f  DISP_CLK_GEN/count[15]_i_5/O
                         net (fo=1, routed)           0.633     7.158    DISP_CLK_GEN/count[15]_i_5_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.282 f  DISP_CLK_GEN/count[15]_i_4/O
                         net (fo=1, routed)           0.409     7.691    DISP_CLK_GEN/count[15]_i_4_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  DISP_CLK_GEN/count[15]_i_2/O
                         net (fo=16, routed)          0.791     8.606    DISP_CLK_GEN/sclki
    SLICE_X30Y56         FDRE                                         r  DISP_CLK_GEN/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.435    14.776    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  DISP_CLK_GEN/count_reg[13]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y56         FDRE (Setup_fdre_C_R)       -0.524    14.490    DISP_CLK_GEN/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 DISP_CLK_GEN/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CLK_GEN/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.890ns (25.196%)  route 2.642ns (74.804%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y55         FDRE                                         r  DISP_CLK_GEN/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  DISP_CLK_GEN/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.401    DISP_CLK_GEN/count_reg_n_0_[12]
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.525 f  DISP_CLK_GEN/count[15]_i_5/O
                         net (fo=1, routed)           0.633     7.158    DISP_CLK_GEN/count[15]_i_5_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.282 f  DISP_CLK_GEN/count[15]_i_4/O
                         net (fo=1, routed)           0.409     7.691    DISP_CLK_GEN/count[15]_i_4_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  DISP_CLK_GEN/count[15]_i_2/O
                         net (fo=16, routed)          0.791     8.606    DISP_CLK_GEN/sclki
    SLICE_X30Y56         FDRE                                         r  DISP_CLK_GEN/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.435    14.776    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  DISP_CLK_GEN/count_reg[14]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y56         FDRE (Setup_fdre_C_R)       -0.524    14.490    DISP_CLK_GEN/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 DISP_CLK_GEN/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CLK_GEN/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.890ns (25.196%)  route 2.642ns (74.804%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y55         FDRE                                         r  DISP_CLK_GEN/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  DISP_CLK_GEN/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.401    DISP_CLK_GEN/count_reg_n_0_[12]
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.525 f  DISP_CLK_GEN/count[15]_i_5/O
                         net (fo=1, routed)           0.633     7.158    DISP_CLK_GEN/count[15]_i_5_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.282 f  DISP_CLK_GEN/count[15]_i_4/O
                         net (fo=1, routed)           0.409     7.691    DISP_CLK_GEN/count[15]_i_4_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  DISP_CLK_GEN/count[15]_i_2/O
                         net (fo=16, routed)          0.791     8.606    DISP_CLK_GEN/sclki
    SLICE_X30Y56         FDRE                                         r  DISP_CLK_GEN/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.435    14.776    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  DISP_CLK_GEN/count_reg[15]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y56         FDRE (Setup_fdre_C_R)       -0.524    14.490    DISP_CLK_GEN/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 DISP_CLK_GEN/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CLK_GEN/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.890ns (26.208%)  route 2.506ns (73.792%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y55         FDRE                                         r  DISP_CLK_GEN/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  DISP_CLK_GEN/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.401    DISP_CLK_GEN/count_reg_n_0_[12]
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.525 f  DISP_CLK_GEN/count[15]_i_5/O
                         net (fo=1, routed)           0.633     7.158    DISP_CLK_GEN/count[15]_i_5_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.282 f  DISP_CLK_GEN/count[15]_i_4/O
                         net (fo=1, routed)           0.409     7.691    DISP_CLK_GEN/count[15]_i_4_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  DISP_CLK_GEN/count[15]_i_2/O
                         net (fo=16, routed)          0.655     8.470    DISP_CLK_GEN/sclki
    SLICE_X30Y53         FDRE                                         r  DISP_CLK_GEN/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.435    14.776    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  DISP_CLK_GEN/count_reg[1]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y53         FDRE (Setup_fdre_C_R)       -0.524    14.490    DISP_CLK_GEN/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 DISP_CLK_GEN/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CLK_GEN/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.890ns (26.208%)  route 2.506ns (73.792%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y55         FDRE                                         r  DISP_CLK_GEN/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  DISP_CLK_GEN/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.401    DISP_CLK_GEN/count_reg_n_0_[12]
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.525 f  DISP_CLK_GEN/count[15]_i_5/O
                         net (fo=1, routed)           0.633     7.158    DISP_CLK_GEN/count[15]_i_5_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.282 f  DISP_CLK_GEN/count[15]_i_4/O
                         net (fo=1, routed)           0.409     7.691    DISP_CLK_GEN/count[15]_i_4_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  DISP_CLK_GEN/count[15]_i_2/O
                         net (fo=16, routed)          0.655     8.470    DISP_CLK_GEN/sclki
    SLICE_X30Y53         FDRE                                         r  DISP_CLK_GEN/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.435    14.776    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  DISP_CLK_GEN/count_reg[2]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y53         FDRE (Setup_fdre_C_R)       -0.524    14.490    DISP_CLK_GEN/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 DISP_CLK_GEN/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CLK_GEN/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.890ns (26.208%)  route 2.506ns (73.792%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y55         FDRE                                         r  DISP_CLK_GEN/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  DISP_CLK_GEN/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.401    DISP_CLK_GEN/count_reg_n_0_[12]
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.525 f  DISP_CLK_GEN/count[15]_i_5/O
                         net (fo=1, routed)           0.633     7.158    DISP_CLK_GEN/count[15]_i_5_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.282 f  DISP_CLK_GEN/count[15]_i_4/O
                         net (fo=1, routed)           0.409     7.691    DISP_CLK_GEN/count[15]_i_4_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  DISP_CLK_GEN/count[15]_i_2/O
                         net (fo=16, routed)          0.655     8.470    DISP_CLK_GEN/sclki
    SLICE_X30Y53         FDRE                                         r  DISP_CLK_GEN/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.435    14.776    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  DISP_CLK_GEN/count_reg[3]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y53         FDRE (Setup_fdre_C_R)       -0.524    14.490    DISP_CLK_GEN/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 DISP_CLK_GEN/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CLK_GEN/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.890ns (26.208%)  route 2.506ns (73.792%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.553     5.074    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y55         FDRE                                         r  DISP_CLK_GEN/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  DISP_CLK_GEN/count_reg[12]/Q
                         net (fo=2, routed)           0.809     6.401    DISP_CLK_GEN/count_reg_n_0_[12]
    SLICE_X31Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.525 f  DISP_CLK_GEN/count[15]_i_5/O
                         net (fo=1, routed)           0.633     7.158    DISP_CLK_GEN/count[15]_i_5_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.282 f  DISP_CLK_GEN/count[15]_i_4/O
                         net (fo=1, routed)           0.409     7.691    DISP_CLK_GEN/count[15]_i_4_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.815 r  DISP_CLK_GEN/count[15]_i_2/O
                         net (fo=16, routed)          0.655     8.470    DISP_CLK_GEN/sclki
    SLICE_X30Y53         FDRE                                         r  DISP_CLK_GEN/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.435    14.776    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  DISP_CLK_GEN/count_reg[4]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X30Y53         FDRE (Setup_fdre_C_R)       -0.524    14.490    DISP_CLK_GEN/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 SYS_CLK_GEN/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_CLK_GEN/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.828ns (23.550%)  route 2.688ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.556     5.077    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  SYS_CLK_GEN/count_reg[22]/Q
                         net (fo=2, routed)           0.881     6.414    SYS_CLK_GEN/count[22]
    SLICE_X14Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  SYS_CLK_GEN/count[24]_i_6/O
                         net (fo=1, routed)           0.666     7.203    SYS_CLK_GEN/count[24]_i_6_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.327 f  SYS_CLK_GEN/count[24]_i_3/O
                         net (fo=2, routed)           0.438     7.765    SYS_CLK_GEN/count[24]_i_3_n_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.889 r  SYS_CLK_GEN/count[24]_i_1/O
                         net (fo=24, routed)          0.704     8.593    SYS_CLK_GEN/sclki
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.439    14.780    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[21]/C
                         clock pessimism              0.297    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X15Y57         FDRE (Setup_fdre_C_R)       -0.429    14.613    SYS_CLK_GEN/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 SYS_CLK_GEN/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_CLK_GEN/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.828ns (23.550%)  route 2.688ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.556     5.077    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  SYS_CLK_GEN/count_reg[22]/Q
                         net (fo=2, routed)           0.881     6.414    SYS_CLK_GEN/count[22]
    SLICE_X14Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  SYS_CLK_GEN/count[24]_i_6/O
                         net (fo=1, routed)           0.666     7.203    SYS_CLK_GEN/count[24]_i_6_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.327 f  SYS_CLK_GEN/count[24]_i_3/O
                         net (fo=2, routed)           0.438     7.765    SYS_CLK_GEN/count[24]_i_3_n_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.889 r  SYS_CLK_GEN/count[24]_i_1/O
                         net (fo=24, routed)          0.704     8.593    SYS_CLK_GEN/sclki
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.439    14.780    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[22]/C
                         clock pessimism              0.297    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X15Y57         FDRE (Setup_fdre_C_R)       -0.429    14.613    SYS_CLK_GEN/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 SYS_CLK_GEN/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_CLK_GEN/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.828ns (23.550%)  route 2.688ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.556     5.077    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  SYS_CLK_GEN/count_reg[22]/Q
                         net (fo=2, routed)           0.881     6.414    SYS_CLK_GEN/count[22]
    SLICE_X14Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  SYS_CLK_GEN/count[24]_i_6/O
                         net (fo=1, routed)           0.666     7.203    SYS_CLK_GEN/count[24]_i_6_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.327 f  SYS_CLK_GEN/count[24]_i_3/O
                         net (fo=2, routed)           0.438     7.765    SYS_CLK_GEN/count[24]_i_3_n_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.889 r  SYS_CLK_GEN/count[24]_i_1/O
                         net (fo=24, routed)          0.704     8.593    SYS_CLK_GEN/sclki
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.439    14.780    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[23]/C
                         clock pessimism              0.297    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X15Y57         FDRE (Setup_fdre_C_R)       -0.429    14.613    SYS_CLK_GEN/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  6.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 SYS_CLK_GEN/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_CLK_GEN/sclki_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.272%)  route 0.184ns (49.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SYS_CLK_GEN/count_reg[23]/Q
                         net (fo=3, routed)           0.184     1.771    SYS_CLK_GEN/count[23]
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  SYS_CLK_GEN/sclki_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    SYS_CLK_GEN/sclki_i_1__0_n_0
    SLICE_X14Y55         FDRE                                         r  SYS_CLK_GEN/sclki_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.961    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X14Y55         FDRE                                         r  SYS_CLK_GEN/sclki_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.120     1.583    SYS_CLK_GEN/sclki_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SYS_CLK_GEN/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_CLK_GEN/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.565     1.448    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y52         FDRE                                         r  SYS_CLK_GEN/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  SYS_CLK_GEN/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.706    SYS_CLK_GEN/count[4]
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SYS_CLK_GEN/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.814    SYS_CLK_GEN/data0[4]
    SLICE_X15Y52         FDRE                                         r  SYS_CLK_GEN/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.834     1.962    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y52         FDRE                                         r  SYS_CLK_GEN/count_reg[4]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.105     1.553    SYS_CLK_GEN/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SYS_CLK_GEN/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_CLK_GEN/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  SYS_CLK_GEN/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SYS_CLK_GEN/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.705    SYS_CLK_GEN/count[12]
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  SYS_CLK_GEN/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.813    SYS_CLK_GEN/data0[12]
    SLICE_X15Y54         FDRE                                         r  SYS_CLK_GEN/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.961    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  SYS_CLK_GEN/count_reg[12]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y54         FDRE (Hold_fdre_C_D)         0.105     1.552    SYS_CLK_GEN/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SYS_CLK_GEN/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_CLK_GEN/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  SYS_CLK_GEN/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SYS_CLK_GEN/count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.705    SYS_CLK_GEN/count[20]
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  SYS_CLK_GEN/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.813    SYS_CLK_GEN/data0[20]
    SLICE_X15Y56         FDRE                                         r  SYS_CLK_GEN/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.961    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  SYS_CLK_GEN/count_reg[20]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y56         FDRE (Hold_fdre_C_D)         0.105     1.552    SYS_CLK_GEN/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SYS_CLK_GEN/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_CLK_GEN/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SYS_CLK_GEN/count_reg[24]/Q
                         net (fo=3, routed)           0.118     1.705    SYS_CLK_GEN/count[24]
    SLICE_X15Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  SYS_CLK_GEN/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.813    SYS_CLK_GEN/data0[24]
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.832     1.960    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y57         FDRE                                         r  SYS_CLK_GEN/count_reg[24]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.105     1.551    SYS_CLK_GEN/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SYS_CLK_GEN/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_CLK_GEN/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y55         FDRE                                         r  SYS_CLK_GEN/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SYS_CLK_GEN/count_reg[16]/Q
                         net (fo=2, routed)           0.119     1.708    SYS_CLK_GEN/count[16]
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  SYS_CLK_GEN/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.816    SYS_CLK_GEN/data0[16]
    SLICE_X15Y55         FDRE                                         r  SYS_CLK_GEN/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.961    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y55         FDRE                                         r  SYS_CLK_GEN/count_reg[16]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y55         FDRE (Hold_fdre_C_D)         0.105     1.552    SYS_CLK_GEN/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SYS_CLK_GEN/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_CLK_GEN/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  SYS_CLK_GEN/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SYS_CLK_GEN/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.709    SYS_CLK_GEN/count[8]
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SYS_CLK_GEN/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.817    SYS_CLK_GEN/data0[8]
    SLICE_X15Y53         FDRE                                         r  SYS_CLK_GEN/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.961    SYS_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  SYS_CLK_GEN/count_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y53         FDRE (Hold_fdre_C_D)         0.105     1.552    SYS_CLK_GEN/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DISP_CLK_GEN/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CLK_GEN/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.444    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  DISP_CLK_GEN/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  DISP_CLK_GEN/count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.734    DISP_CLK_GEN/count_reg_n_0_[15]
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  DISP_CLK_GEN/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.844    DISP_CLK_GEN/count0_carry__2_n_5
    SLICE_X30Y56         FDRE                                         r  DISP_CLK_GEN/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.829     1.957    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y56         FDRE                                         r  DISP_CLK_GEN/count_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y56         FDRE (Hold_fdre_C_D)         0.134     1.578    DISP_CLK_GEN/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DISP_CLK_GEN/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CLK_GEN/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.444    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  DISP_CLK_GEN/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  DISP_CLK_GEN/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.734    DISP_CLK_GEN/count_reg_n_0_[7]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  DISP_CLK_GEN/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.844    DISP_CLK_GEN/count0_carry__0_n_5
    SLICE_X30Y54         FDRE                                         r  DISP_CLK_GEN/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.829     1.957    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  DISP_CLK_GEN/count_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.134     1.578    DISP_CLK_GEN/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DISP_CLK_GEN/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CLK_GEN/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.561     1.444    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y55         FDRE                                         r  DISP_CLK_GEN/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  DISP_CLK_GEN/count_reg[11]/Q
                         net (fo=2, routed)           0.126     1.734    DISP_CLK_GEN/count_reg_n_0_[11]
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  DISP_CLK_GEN/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.844    DISP_CLK_GEN/count0_carry__1_n_5
    SLICE_X30Y55         FDRE                                         r  DISP_CLK_GEN/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.829     1.957    DISP_CLK_GEN/clk_in_IBUF_BUFG
    SLICE_X30Y55         FDRE                                         r  DISP_CLK_GEN/count_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.134     1.578    DISP_CLK_GEN/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y53   DISP_CLK_GEN/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y55   DISP_CLK_GEN/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y55   DISP_CLK_GEN/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y55   DISP_CLK_GEN/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y56   DISP_CLK_GEN/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y56   DISP_CLK_GEN/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y56   DISP_CLK_GEN/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y53   DISP_CLK_GEN/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y53   DISP_CLK_GEN/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y53   DISP_CLK_GEN/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   DISP_CLK_GEN/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   DISP_CLK_GEN/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   DISP_CLK_GEN/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   DISP_CLK_GEN/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   DISP_CLK_GEN/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   DISP_CLK_GEN/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y53   DISP_CLK_GEN/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y53   DISP_CLK_GEN/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y53   DISP_CLK_GEN/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y53   DISP_CLK_GEN/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   DISP_CLK_GEN/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   DISP_CLK_GEN/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   DISP_CLK_GEN/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   DISP_CLK_GEN/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   DISP_CLK_GEN/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   DISP_CLK_GEN/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y53   DISP_CLK_GEN/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y53   DISP_CLK_GEN/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y53   DISP_CLK_GEN/count_reg[3]/C



