Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jan 11 11:29:00 2024
| Host         : smaz-brn running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file w_icons_top_timing_summary_routed.rpt -pb w_icons_top_timing_summary_routed.pb -rpx w_icons_top_timing_summary_routed.rpx -warn_on_violation
| Design       : w_icons_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    372         
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (859)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2110)
---------------------------
 There are 372 register/latch pins with no clock driven by root clock pin: i_common_clkdiv_by_n_top/clkdiv_n_reg/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[0]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[1]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[2]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[3]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[4]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[5]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[6]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_n_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/clkdiv_p_reg/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/clkdiv_n_reg/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/clkdiv_p_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (859)
--------------------------------------------------
 There are 859 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.047        0.000                      0                 3664        0.119        0.000                      0                 3664       15.500        0.000                       0                  1284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_ref_pin  {0.000 16.000}       32.000          31.250          
clk_spi_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ref_pin        28.234        0.000                      0                   16        0.245        0.000                      0                   16       15.500        0.000                       0                    18  
clk_spi_pin        45.394        0.000                      0                 2549        0.119        0.000                      0                 2549       49.500        0.000                       0                  1266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_ref_pin        clk_ref_pin             26.047        0.000                      0                   15        1.885        0.000                      0                   15  
**async_default**  clk_spi_pin        clk_spi_pin             92.450        0.000                      0                 1084        0.813        0.000                      0                 1084  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_ref_pin                 
(none)        clk_spi_pin                 
(none)                      clk_ref_pin   
(none)                      clk_spi_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ref_pin
  To Clock:  clk_ref_pin

Setup :            0  Failing Endpoints,  Worst Slack       28.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.234ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/set_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 2.209ns (62.978%)  route 1.299ns (37.022%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/count_reg[2]/Q
                         net (fo=1, routed)           0.480     6.210    i_common_clkdiv_by_n_top/count[2]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.884 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.884    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.197 f  i_common_clkdiv_by_n_top/next_count0_carry__0/O[3]
                         net (fo=3, routed)           0.818     8.015    i_common_clkdiv_by_n_top/next_count0_carry__0_n_4
    SLICE_X53Y104        LUT4 (Prop_lut4_I0_O)        0.306     8.321 r  i_common_clkdiv_by_n_top/set_clk0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     8.321    i_common_clkdiv_by_n_top/set_clk0_carry_i_2__0_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.719 r  i_common_clkdiv_by_n_top/set_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.719    i_common_clkdiv_by_n_top/set_clk0
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
                         clock pessimism              0.276    37.186    
                         clock uncertainty           -0.035    37.151    
    SLICE_X53Y104        FDCE (Setup_fdce_C_D)       -0.198    36.953    i_common_clkdiv_by_n_top/set_clk_reg
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                 28.234    

Slack (MET) :             28.274ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/reset_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 2.203ns (62.660%)  route 1.313ns (37.340%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/count_reg[2]/Q
                         net (fo=1, routed)           0.480     6.210    i_common_clkdiv_by_n_top/count[2]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.884 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.884    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  i_common_clkdiv_by_n_top/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.998    i_common_clkdiv_by_n_top/next_count0_carry__0_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.220 f  i_common_clkdiv_by_n_top/next_count0_carry__1/O[0]
                         net (fo=3, routed)           0.832     8.052    i_common_clkdiv_by_n_top/next_count0_carry__1_n_7
    SLICE_X54Y104        LUT4 (Prop_lut4_I3_O)        0.299     8.351 r  i_common_clkdiv_by_n_top/reset_clk0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.351    i_common_clkdiv_by_n_top/reset_clk0_carry_i_1__0_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.727 r  i_common_clkdiv_by_n_top/reset_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.727    i_common_clkdiv_by_n_top/reset_clk0
    SLICE_X54Y104        FDCE                                         r  i_common_clkdiv_by_n_top/reset_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y104        FDCE                                         r  i_common_clkdiv_by_n_top/reset_clk_reg/C
                         clock pessimism              0.276    37.186    
                         clock uncertainty           -0.035    37.151    
    SLICE_X54Y104        FDCE (Setup_fdce_C_D)       -0.150    37.001    i_common_clkdiv_by_n_top/reset_clk_reg
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 28.274    

Slack (MET) :             28.727ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.965ns (58.990%)  route 1.366ns (41.010%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/count_reg[2]/Q
                         net (fo=1, routed)           0.480     6.210    i_common_clkdiv_by_n_top/count[2]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.884 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.884    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  i_common_clkdiv_by_n_top/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.998    i_common_clkdiv_by_n_top/next_count0_carry__0_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.332 r  i_common_clkdiv_by_n_top/next_count0_carry__1/O[1]
                         net (fo=3, routed)           0.886     8.217    i_common_clkdiv_by_n_top/next_count0_carry__1_n_6
    SLICE_X54Y105        LUT2 (Prop_lut2_I0_O)        0.325     8.542 r  i_common_clkdiv_by_n_top/count[10]_i_1/O
                         net (fo=1, routed)           0.000     8.542    i_common_clkdiv_by_n_top/next_count[10]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[10]/C
                         clock pessimism              0.276    37.186    
                         clock uncertainty           -0.035    37.151    
    SLICE_X54Y105        FDCE (Setup_fdce_C_D)        0.118    37.269    i_common_clkdiv_by_n_top/count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.269    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 28.727    

Slack (MET) :             28.844ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 1.855ns (57.717%)  route 1.359ns (42.283%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/count_reg[2]/Q
                         net (fo=1, routed)           0.480     6.210    i_common_clkdiv_by_n_top/count[2]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.884 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.884    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  i_common_clkdiv_by_n_top/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.998    i_common_clkdiv_by_n_top/next_count0_carry__0_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.220 r  i_common_clkdiv_by_n_top/next_count0_carry__1/O[0]
                         net (fo=3, routed)           0.878     8.098    i_common_clkdiv_by_n_top/next_count0_carry__1_n_7
    SLICE_X54Y105        LUT2 (Prop_lut2_I0_O)        0.327     8.425 r  i_common_clkdiv_by_n_top/count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.425    i_common_clkdiv_by_n_top/next_count[9]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[9]/C
                         clock pessimism              0.276    37.186    
                         clock uncertainty           -0.035    37.151    
    SLICE_X54Y105        FDCE (Setup_fdce_C_D)        0.118    37.269    i_common_clkdiv_by_n_top/count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.269    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                 28.844    

Slack (MET) :             28.877ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.843ns (57.945%)  route 1.338ns (42.055%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/count_reg[2]/Q
                         net (fo=1, routed)           0.480     6.210    i_common_clkdiv_by_n_top/count[2]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.884 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.884    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.197 r  i_common_clkdiv_by_n_top/next_count0_carry__0/O[3]
                         net (fo=3, routed)           0.857     8.054    i_common_clkdiv_by_n_top/next_count0_carry__0_n_4
    SLICE_X54Y105        LUT2 (Prop_lut2_I0_O)        0.338     8.392 r  i_common_clkdiv_by_n_top/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.392    i_common_clkdiv_by_n_top/next_count[8]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/C
                         clock pessimism              0.276    37.186    
                         clock uncertainty           -0.035    37.151    
    SLICE_X54Y105        FDCE (Setup_fdce_C_D)        0.118    37.269    i_common_clkdiv_by_n_top/count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.269    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 28.877    

Slack (MET) :             29.140ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 1.847ns (64.115%)  route 1.034ns (35.885%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/count_reg[2]/Q
                         net (fo=1, routed)           0.480     6.210    i_common_clkdiv_by_n_top/count[2]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.884 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.884    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  i_common_clkdiv_by_n_top/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.998    i_common_clkdiv_by_n_top/next_count0_carry__0_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.237 r  i_common_clkdiv_by_n_top/next_count0_carry__1/O[2]
                         net (fo=3, routed)           0.553     7.790    i_common_clkdiv_by_n_top/next_count0_carry__1_n_5
    SLICE_X54Y105        LUT2 (Prop_lut2_I0_O)        0.302     8.092 r  i_common_clkdiv_by_n_top/count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.092    i_common_clkdiv_by_n_top/next_count[11]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[11]/C
                         clock pessimism              0.276    37.186    
                         clock uncertainty           -0.035    37.151    
    SLICE_X54Y105        FDCE (Setup_fdce_C_D)        0.081    37.232    i_common_clkdiv_by_n_top/count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 29.140    

Slack (MET) :             29.201ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 1.713ns (60.804%)  route 1.104ns (39.196%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/count_reg[2]/Q
                         net (fo=1, routed)           0.480     6.210    i_common_clkdiv_by_n_top/count[2]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.884 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.884    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.106 r  i_common_clkdiv_by_n_top/next_count0_carry__0/O[0]
                         net (fo=3, routed)           0.624     7.730    i_common_clkdiv_by_n_top/next_count0_carry__0_n_7
    SLICE_X54Y105        LUT2 (Prop_lut2_I0_O)        0.299     8.029 r  i_common_clkdiv_by_n_top/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.029    i_common_clkdiv_by_n_top/next_count[5]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[5]/C
                         clock pessimism              0.276    37.186    
                         clock uncertainty           -0.035    37.151    
    SLICE_X54Y105        FDCE (Setup_fdce_C_D)        0.079    37.230    i_common_clkdiv_by_n_top/count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                 29.201    

Slack (MET) :             29.248ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 1.829ns (66.009%)  route 0.942ns (33.991%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/count_reg[2]/Q
                         net (fo=1, routed)           0.480     6.210    i_common_clkdiv_by_n_top/count[2]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.884 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.884    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.218 r  i_common_clkdiv_by_n_top/next_count0_carry__0/O[1]
                         net (fo=3, routed)           0.461     7.679    i_common_clkdiv_by_n_top/next_count0_carry__0_n_6
    SLICE_X54Y105        LUT2 (Prop_lut2_I0_O)        0.303     7.982 r  i_common_clkdiv_by_n_top/count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.982    i_common_clkdiv_by_n_top/next_count[6]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[6]/C
                         clock pessimism              0.276    37.186    
                         clock uncertainty           -0.035    37.151    
    SLICE_X54Y105        FDCE (Setup_fdce_C_D)        0.079    37.230    i_common_clkdiv_by_n_top/count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                 29.248    

Slack (MET) :             29.314ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.616ns (58.375%)  route 1.152ns (41.625%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/count_reg[2]/Q
                         net (fo=1, routed)           0.480     6.210    i_common_clkdiv_by_n_top/count[2]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     6.974 r  i_common_clkdiv_by_n_top/next_count0_carry/O[3]
                         net (fo=3, routed)           0.672     7.646    i_common_clkdiv_by_n_top/next_count0_carry_n_4
    SLICE_X54Y103        LUT2 (Prop_lut2_I0_O)        0.334     7.980 r  i_common_clkdiv_by_n_top/count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.980    i_common_clkdiv_by_n_top/next_count[4]
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[4]/C
                         clock pessimism              0.301    37.211    
                         clock uncertainty           -0.035    37.176    
    SLICE_X54Y103        FDCE (Setup_fdce_C_D)        0.118    37.294    i_common_clkdiv_by_n_top/count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.294    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                 29.314    

Slack (MET) :             29.392ns  (required time - arrival time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 1.726ns (64.757%)  route 0.939ns (35.243%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/count_reg[2]/Q
                         net (fo=1, routed)           0.480     6.210    i_common_clkdiv_by_n_top/count[2]
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.884 r  i_common_clkdiv_by_n_top/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.884    i_common_clkdiv_by_n_top/next_count0_carry_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.123 r  i_common_clkdiv_by_n_top/next_count0_carry__0/O[2]
                         net (fo=3, routed)           0.459     7.582    i_common_clkdiv_by_n_top/next_count0_carry__0_n_5
    SLICE_X54Y105        LUT2 (Prop_lut2_I0_O)        0.295     7.877 r  i_common_clkdiv_by_n_top/count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.877    i_common_clkdiv_by_n_top/next_count[7]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/C
                         clock pessimism              0.276    37.186    
                         clock uncertainty           -0.035    37.151    
    SLICE_X54Y105        FDCE (Setup_fdce_C_D)        0.118    37.269    i_common_clkdiv_by_n_top/count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.269    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 29.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/Q
                         net (fo=1, routed)           0.170     1.783    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.820     1.985    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X33Y124        FDCE (Hold_fdce_C_D)         0.066     1.537    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.185ns (45.012%)  route 0.226ns (54.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.477    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     1.618 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.226     1.844    i_common_clkdiv_by_n_top/set_clk
    SLICE_X54Y105        LUT2 (Prop_lut2_I1_O)        0.044     1.888 r  i_common_clkdiv_by_n_top/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.888    i_common_clkdiv_by_n_top/next_count[8]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X54Y105        FDCE (Hold_fdce_C_D)         0.131     1.624    i_common_clkdiv_by_n_top/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/reset_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/clkdiv_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.839%)  route 0.194ns (48.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.477    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y104        FDCE                                         r  i_common_clkdiv_by_n_top/reset_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDCE (Prop_fdce_C_Q)         0.164     1.641 f  i_common_clkdiv_by_n_top/reset_clk_reg/Q
                         net (fo=1, routed)           0.194     1.836    i_common_clkdiv_by_n_top/reset_clk
    SLICE_X54Y105        LUT3 (Prop_lut3_I1_O)        0.045     1.881 r  i_common_clkdiv_by_n_top/clkdiv_n_i_1/O
                         net (fo=1, routed)           0.000     1.881    i_common_clkdiv_by_n_top/clkdiv_n_i_1_n_0
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/clkdiv_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/clkdiv_n_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X54Y105        FDCE (Hold_fdce_C_D)         0.120     1.613    i_common_clkdiv_by_n_top/clkdiv_n_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.145%)  route 0.226ns (54.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.477    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     1.618 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.226     1.844    i_common_clkdiv_by_n_top/set_clk
    SLICE_X54Y105        LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  i_common_clkdiv_by_n_top/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.889    i_common_clkdiv_by_n_top/next_count[6]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X54Y105        FDCE (Hold_fdce_C_D)         0.121     1.614    i_common_clkdiv_by_n_top/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.477    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDCE (Prop_fdce_C_Q)         0.164     1.641 f  i_common_clkdiv_by_n_top/count_reg[0]/Q
                         net (fo=4, routed)           0.245     1.887    i_common_clkdiv_by_n_top/count[0]
    SLICE_X54Y103        LUT2 (Prop_lut2_I1_O)        0.045     1.932 r  i_common_clkdiv_by_n_top/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.932    i_common_clkdiv_by_n_top/count[0]_i_1__1_n_0
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X54Y103        FDCE (Hold_fdce_C_D)         0.121     1.598    i_common_clkdiv_by_n_top/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.185ns (36.779%)  route 0.318ns (63.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.477    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     1.618 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.318     1.936    i_common_clkdiv_by_n_top/set_clk
    SLICE_X54Y105        LUT2 (Prop_lut2_I1_O)        0.044     1.980 r  i_common_clkdiv_by_n_top/count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.980    i_common_clkdiv_by_n_top/next_count[10]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[10]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X54Y105        FDCE (Hold_fdce_C_D)         0.131     1.624    i_common_clkdiv_by_n_top/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.185ns (36.524%)  route 0.322ns (63.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.477    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     1.618 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.322     1.940    i_common_clkdiv_by_n_top/set_clk
    SLICE_X54Y105        LUT2 (Prop_lut2_I1_O)        0.044     1.984 r  i_common_clkdiv_by_n_top/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.984    i_common_clkdiv_by_n_top/next_count[9]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[9]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X54Y105        FDCE (Hold_fdce_C_D)         0.131     1.624    i_common_clkdiv_by_n_top/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.185ns (36.237%)  route 0.326ns (63.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.477    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     1.618 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.326     1.944    i_common_clkdiv_by_n_top/set_clk
    SLICE_X54Y105        LUT2 (Prop_lut2_I1_O)        0.044     1.988 r  i_common_clkdiv_by_n_top/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.988    i_common_clkdiv_by_n_top/next_count[7]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X54Y105        FDCE (Hold_fdce_C_D)         0.131     1.624    i_common_clkdiv_by_n_top/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.649%)  route 0.322ns (63.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.477    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     1.618 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.322     1.940    i_common_clkdiv_by_n_top/set_clk
    SLICE_X54Y105        LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  i_common_clkdiv_by_n_top/count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.985    i_common_clkdiv_by_n_top/next_count[11]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[11]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X54Y105        FDCE (Hold_fdce_C_D)         0.121     1.614    i_common_clkdiv_by_n_top/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 i_common_clkdiv_by_n_top/set_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ref_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.362%)  route 0.326ns (63.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.558     1.477    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     1.618 f  i_common_clkdiv_by_n_top/set_clk_reg/Q
                         net (fo=21, routed)          0.326     1.944    i_common_clkdiv_by_n_top/set_clk
    SLICE_X54Y105        LUT2 (Prop_lut2_I1_O)        0.045     1.989 r  i_common_clkdiv_by_n_top/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.989    i_common_clkdiv_by_n_top/next_count[5]
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X54Y105        FDCE (Hold_fdce_C_D)         0.121     1.614    i_common_clkdiv_by_n_top/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref_pin
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { CLK_REF_I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         32.000      29.845     BUFGCTRL_X0Y16  CLK_REF_I_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         32.000      31.000     SLICE_X54Y105   i_common_clkdiv_by_n_top/clkdiv_n_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         32.000      31.000     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         32.000      31.000     SLICE_X54Y105   i_common_clkdiv_by_n_top/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         32.000      31.000     SLICE_X54Y105   i_common_clkdiv_by_n_top/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         32.000      31.000     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         32.000      31.000     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         32.000      31.000     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         32.000      31.000     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         32.000      31.000     SLICE_X54Y105   i_common_clkdiv_by_n_top/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/clkdiv_n_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/clkdiv_n_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/clkdiv_n_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/clkdiv_n_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y105   i_common_clkdiv_by_n_top/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X54Y103   i_common_clkdiv_by_n_top/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_spi_pin
  To Clock:  clk_spi_pin

Setup :            0  Failing Endpoints,  Worst Slack       45.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.394ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        4.016ns  (logic 0.583ns (14.516%)  route 3.433ns (85.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 106.136 - 100.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 56.833 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.608    56.833    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.459    57.292 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.070    58.363    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    58.487 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1/O
                         net (fo=21, routed)          2.363    60.849    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1_n_0
    SLICE_X46Y106        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.500   106.136    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X46Y106        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[11]/C
                         clock pessimism              0.667   106.803    
                         clock uncertainty           -0.035   106.768    
    SLICE_X46Y106        FDRE (Setup_fdre_C_R)       -0.524   106.244    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[11]
  -------------------------------------------------------------------
                         required time                        106.244    
                         arrival time                         -60.849    
  -------------------------------------------------------------------
                         slack                                 45.394    

Slack (MET) :             45.394ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        4.016ns  (logic 0.583ns (14.516%)  route 3.433ns (85.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 106.136 - 100.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 56.833 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.608    56.833    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.459    57.292 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.070    58.363    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    58.487 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1/O
                         net (fo=21, routed)          2.363    60.849    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1_n_0
    SLICE_X46Y106        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.500   106.136    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X46Y106        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[12]/C
                         clock pessimism              0.667   106.803    
                         clock uncertainty           -0.035   106.768    
    SLICE_X46Y106        FDRE (Setup_fdre_C_R)       -0.524   106.244    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[12]
  -------------------------------------------------------------------
                         required time                        106.244    
                         arrival time                         -60.849    
  -------------------------------------------------------------------
                         slack                                 45.394    

Slack (MET) :             45.394ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        4.016ns  (logic 0.583ns (14.516%)  route 3.433ns (85.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 106.136 - 100.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 56.833 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.608    56.833    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.459    57.292 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.070    58.363    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    58.487 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1/O
                         net (fo=21, routed)          2.363    60.849    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1_n_0
    SLICE_X46Y106        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.500   106.136    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X46Y106        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[14]/C
                         clock pessimism              0.667   106.803    
                         clock uncertainty           -0.035   106.768    
    SLICE_X46Y106        FDRE (Setup_fdre_C_R)       -0.524   106.244    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[14]
  -------------------------------------------------------------------
                         required time                        106.244    
                         arrival time                         -60.849    
  -------------------------------------------------------------------
                         slack                                 45.394    

Slack (MET) :             45.774ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        3.734ns  (logic 0.583ns (15.615%)  route 3.151ns (84.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 56.833 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.608    56.833    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.459    57.292 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.070    58.363    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    58.487 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1/O
                         net (fo=21, routed)          2.080    60.567    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1_n_0
    SLICE_X43Y105        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X43Y105        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[15]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X43Y105        FDRE (Setup_fdre_C_R)       -0.429   106.341    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[15]
  -------------------------------------------------------------------
                         required time                        106.341    
                         arrival time                         -60.567    
  -------------------------------------------------------------------
                         slack                                 45.774    

Slack (MET) :             45.774ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        3.734ns  (logic 0.583ns (15.615%)  route 3.151ns (84.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 56.833 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.608    56.833    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.459    57.292 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.070    58.363    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    58.487 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1/O
                         net (fo=21, routed)          2.080    60.567    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1_n_0
    SLICE_X43Y105        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X43Y105        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[19]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X43Y105        FDRE (Setup_fdre_C_R)       -0.429   106.341    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[19]
  -------------------------------------------------------------------
                         required time                        106.341    
                         arrival time                         -60.567    
  -------------------------------------------------------------------
                         slack                                 45.774    

Slack (MET) :             46.228ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        3.283ns  (logic 0.583ns (17.760%)  route 2.700ns (82.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 106.141 - 100.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 56.833 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.608    56.833    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.459    57.292 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.070    58.363    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    58.487 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1/O
                         net (fo=21, routed)          1.629    60.116    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1_n_0
    SLICE_X41Y104        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.505   106.141    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X41Y104        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[18]/C
                         clock pessimism              0.667   106.808    
                         clock uncertainty           -0.035   106.773    
    SLICE_X41Y104        FDRE (Setup_fdre_C_R)       -0.429   106.344    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[18]
  -------------------------------------------------------------------
                         required time                        106.344    
                         arrival time                         -60.116    
  -------------------------------------------------------------------
                         slack                                 46.228    

Slack (MET) :             46.355ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        3.150ns  (logic 0.583ns (18.509%)  route 2.567ns (81.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 106.135 - 100.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 56.833 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.608    56.833    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.459    57.292 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.070    58.363    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    58.487 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1/O
                         net (fo=21, routed)          1.496    59.983    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1_n_0
    SLICE_X49Y107        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.499   106.135    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[13]/C
                         clock pessimism              0.667   106.802    
                         clock uncertainty           -0.035   106.767    
    SLICE_X49Y107        FDRE (Setup_fdre_C_R)       -0.429   106.338    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[13]
  -------------------------------------------------------------------
                         required time                        106.338    
                         arrival time                         -59.983    
  -------------------------------------------------------------------
                         slack                                 46.355    

Slack (MET) :             46.386ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        3.125ns  (logic 0.583ns (18.653%)  route 2.542ns (81.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns = ( 106.142 - 100.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 56.833 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.608    56.833    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.459    57.292 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.070    58.363    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    58.487 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1/O
                         net (fo=21, routed)          1.472    59.959    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1_n_0
    SLICE_X36Y104        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.506   106.142    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y104        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[20]/C
                         clock pessimism              0.667   106.809    
                         clock uncertainty           -0.035   106.774    
    SLICE_X36Y104        FDRE (Setup_fdre_C_R)       -0.429   106.345    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[20]
  -------------------------------------------------------------------
                         required time                        106.345    
                         arrival time                         -59.959    
  -------------------------------------------------------------------
                         slack                                 46.386    

Slack (MET) :             46.386ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        3.125ns  (logic 0.583ns (18.653%)  route 2.542ns (81.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns = ( 106.142 - 100.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 56.833 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.608    56.833    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.459    57.292 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.070    58.363    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    58.487 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1/O
                         net (fo=21, routed)          1.472    59.959    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1_n_0
    SLICE_X36Y104        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.506   106.142    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y104        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[21]/C
                         clock pessimism              0.667   106.809    
                         clock uncertainty           -0.035   106.774    
    SLICE_X36Y104        FDRE (Setup_fdre_C_R)       -0.429   106.345    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[21]
  -------------------------------------------------------------------
                         required time                        106.345    
                         arrival time                         -59.959    
  -------------------------------------------------------------------
                         slack                                 46.386    

Slack (MET) :             46.386ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        3.125ns  (logic 0.583ns (18.653%)  route 2.542ns (81.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns = ( 106.142 - 100.000 ) 
    Source Clock Delay      (SCD):    6.833ns = ( 56.833 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.608    56.833    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDCE (Prop_fdce_C_Q)         0.459    57.292 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/Q
                         net (fo=3, routed)           1.070    58.363    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/tx_done_s
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.124    58.487 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1/O
                         net (fo=21, routed)          1.472    59.959    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o[31]_i_1_n_0
    SLICE_X36Y104        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.506   106.142    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y104        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[22]/C
                         clock pessimism              0.667   106.809    
                         clock uncertainty           -0.035   106.774    
    SLICE_X36Y104        FDRE (Setup_fdre_C_R)       -0.429   106.345    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/spi_tx_word_o_reg[22]
  -------------------------------------------------------------------
                         required time                        106.345    
                         arrival time                         -59.959    
  -------------------------------------------------------------------
                         slack                                 46.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[36]/D
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin fall@50.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        0.257ns  (logic 0.191ns (74.233%)  route 0.066ns (25.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns = ( 53.096 - 50.000 ) 
    Source Clock Delay      (SCD):    2.399ns = ( 52.399 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243    50.243 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579    51.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.848 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.551    52.399    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X39Y125        FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDPE (Prop_fdpe_C_Q)         0.146    52.545 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg[3]/Q
                         net (fo=2, routed)           0.066    52.611    i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_crc5_reg_n_0_[3]
    SLICE_X38Y125        LUT6 (Prop_lut6_I0_O)        0.045    52.656 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d[36]_i_1/O
                         net (fo=1, routed)           0.000    52.656    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d2_out[36]
    SLICE_X38Y125        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.820    53.096    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[36]/C  (IS_INVERTED)
                         clock pessimism             -0.685    52.412    
    SLICE_X38Y125        FDCE (Hold_fdce_C_D)         0.125    52.537    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[36]
  -------------------------------------------------------------------
                         required time                        -52.537    
                         arrival time                          52.656    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.981%)  route 0.300ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.551     2.399    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X52Y120        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDCE (Prop_fdce_C_Q)         0.141     2.540 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[14]/Q
                         net (fo=4, routed)           0.300     2.840    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[3]_0[14]
    SLICE_X46Y118        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.823     3.100    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X46Y118        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[9]/C
                         clock pessimism             -0.434     2.666    
    SLICE_X46Y118        FDRE (Hold_fdre_C_D)         0.052     2.718    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_cmd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.148ns (35.286%)  route 0.271ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.091ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.552     2.400    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X42Y123        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDCE (Prop_fdce_C_Q)         0.148     2.548 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[3]/Q
                         net (fo=4, routed)           0.271     2.819    i_w_icons_core/i_spi_wrap/i_spi_slave_common/Q[3]
    SLICE_X53Y123        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.814     3.091    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X53Y123        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_cmd_reg[3]/C
                         clock pessimism             -0.434     2.657    
    SLICE_X53Y123        FDCE (Hold_fdce_C_D)         0.018     2.675    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin fall@50.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        0.304ns  (logic 0.191ns (62.817%)  route 0.113ns (37.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 53.097 - 50.000 ) 
    Source Clock Delay      (SCD):    2.402ns = ( 52.402 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243    50.243 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579    51.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.848 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554    52.402    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X41Y122        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDCE (Prop_fdce_C_Q)         0.146    52.548 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[19]/Q
                         net (fo=1, routed)           0.113    52.661    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d0[20]
    SLICE_X42Y122        LUT4 (Prop_lut4_I0_O)        0.045    52.706 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d[20]_i_1/O
                         net (fo=1, routed)           0.000    52.706    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d[20]_i_1_n_0
    SLICE_X42Y122        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.820    53.097    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X42Y122        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.663    52.435    
    SLICE_X42Y122        FDCE (Hold_fdce_C_D)         0.124    52.559    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[20]
  -------------------------------------------------------------------
                         required time                        -52.559    
                         arrival time                          52.706    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin fall@50.000ns - clk_spi_pin fall@50.000ns)
  Data Path Delay:        0.276ns  (logic 0.191ns (69.221%)  route 0.085ns (30.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 53.099 - 50.000 ) 
    Source Clock Delay      (SCD):    2.402ns = ( 52.402 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243    50.243 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579    51.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.848 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554    52.402    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X40Y122        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.146    52.548 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[17]/Q
                         net (fo=1, routed)           0.085    52.633    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d0[18]
    SLICE_X41Y122        LUT4 (Prop_lut4_I0_O)        0.045    52.678 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d[18]_i_1/O
                         net (fo=1, routed)           0.000    52.678    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d[18]_i_1_n_0
    SLICE_X41Y122        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.822    53.099    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X41Y122        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.685    52.415    
    SLICE_X41Y122        FDCE (Hold_fdce_C_D)         0.099    52.514    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[18]
  -------------------------------------------------------------------
                         required time                        -52.514    
                         arrival time                          52.678    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.779%)  route 0.121ns (46.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.552     2.400    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X45Y123        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123        FDCE (Prop_fdce_C_Q)         0.141     2.541 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[11]/Q
                         net (fo=6, routed)           0.121     2.662    i_w_icons_core/i_spi_wrap/i_spi_slave_common/Q[11]
    SLICE_X42Y123        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.818     3.095    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X42Y123        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[12]/C
                         clock pessimism             -0.683     2.413    
    SLICE_X42Y123        FDCE (Hold_fdce_C_D)         0.076     2.489    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.592%)  route 0.127ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.566     2.414    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X32Y108        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.141     2.555 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[22]/Q
                         net (fo=34, routed)          0.127     2.682    i_w_icons_core/i_spi_wrap/i_w_icons_rf/apb_wdata_s[22]
    SLICE_X31Y108        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.836     3.113    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X31Y108        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[6]/C
                         clock pessimism             -0.684     2.430    
    SLICE_X31Y108        FDCE (Hold_fdce_C_D)         0.071     2.501    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_pulse_p1_stim1_pulse_wa_mux_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.060%)  route 0.129ns (43.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.564     2.412    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X42Y103        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.164     2.576 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[22]/Q
                         net (fo=2, routed)           0.129     2.704    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[3]_0[22]
    SLICE_X41Y103        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.836     3.112    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X41Y103        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[17]/C
                         clock pessimism             -0.663     2.450    
    SLICE_X41Y103        FDRE (Hold_fdre_C_D)         0.072     2.522    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X43Y122        FDRE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_fdre_C_Q)         0.141     2.543 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[7]/Q
                         net (fo=36, routed)          0.141     2.683    i_w_icons_core/i_spi_wrap/i_w_icons_rf/apb_wdata_s[7]
    SLICE_X47Y122        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.819     3.096    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X47Y122        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[7]/C
                         clock pessimism             -0.663     2.434    
    SLICE_X47Y122        FDCE (Hold_fdce_C_D)         0.066     2.500    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_pulse_p2_stim0_pulse_gap_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/crc5_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/crc5_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_spi_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.092ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.549     2.397    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X56Y123        FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/crc5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123        FDPE (Prop_fdpe_C_Q)         0.164     2.561 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/crc5_reg[1]/Q
                         net (fo=2, routed)           0.093     2.654    i_w_icons_core/i_spi_wrap/i_spi_slave_common/crc5_reg_n_0_[1]
    SLICE_X57Y123        LUT3 (Prop_lut3_I2_O)        0.048     2.702 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/crc5[2]_i_1/O
                         net (fo=1, routed)           0.000     2.702    i_w_icons_core/i_spi_wrap/i_spi_slave_common/crc5_serial_return[2]
    SLICE_X57Y123        FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/crc5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.816     3.092    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X57Y123        FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/crc5_reg[2]/C
                         clock pessimism             -0.683     2.410    
    SLICE_X57Y123        FDPE (Hold_fdpe_C_D)         0.107     2.517    i_w_icons_core/i_spi_wrap/i_spi_slave_common/crc5_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_spi_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SPI_CLK_I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  SPI_CLK_I_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X52Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y122  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X44Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X52Y124  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y124  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y122  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X50Y107  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/apb_wdata_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y122  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y122  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y124  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y124  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y122  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y122  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_onehot_apb_state_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y124  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y124  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y123  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/FSM_sequential_state_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ref_pin
  To Clock:  clk_ref_pin

Setup :            0  Failing Endpoints,  Worst Slack       26.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.047ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.580ns (10.647%)  route 4.868ns (89.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.417    10.655    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y103        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[3]/C
                         clock pessimism              0.188    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.361    36.702    i_common_clkdiv_by_n_top/count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 26.047    

Slack (MET) :             26.047ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.580ns (10.647%)  route 4.868ns (89.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.417    10.655    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y103        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[4]/C
                         clock pessimism              0.188    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.361    36.702    i_common_clkdiv_by_n_top/count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 26.047    

Slack (MET) :             26.084ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/set_clk_reg/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 0.580ns (10.807%)  route 4.787ns (89.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.336    10.574    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X53Y104        FDCE                                         f  i_common_clkdiv_by_n_top/set_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X53Y104        FDCE                                         r  i_common_clkdiv_by_n_top/set_clk_reg/C
                         clock pessimism              0.188    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X53Y104        FDCE (Recov_fdce_C_CLR)     -0.405    36.658    i_common_clkdiv_by_n_top/set_clk_reg
  -------------------------------------------------------------------
                         required time                         36.658    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                 26.084    

Slack (MET) :             26.089ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.580ns (10.647%)  route 4.868ns (89.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.417    10.655    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y103        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
                         clock pessimism              0.188    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.319    36.744    i_common_clkdiv_by_n_top/count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 26.089    

Slack (MET) :             26.089ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.580ns (10.647%)  route 4.868ns (89.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.417    10.655    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y103        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[1]/C
                         clock pessimism              0.188    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.319    36.744    i_common_clkdiv_by_n_top/count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 26.089    

Slack (MET) :             26.089ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.580ns (10.647%)  route 4.868ns (89.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.417    10.655    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y103        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[2]/C
                         clock pessimism              0.188    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X54Y103        FDCE (Recov_fdce_C_CLR)     -0.319    36.744    i_common_clkdiv_by_n_top/count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 26.089    

Slack (MET) :             26.229ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/reset_clk_reg/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.580ns (10.929%)  route 4.727ns (89.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.277    10.514    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y104        FDCE                                         f  i_common_clkdiv_by_n_top/reset_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y104        FDCE                                         r  i_common_clkdiv_by_n_top/reset_clk_reg/C
                         clock pessimism              0.188    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X54Y104        FDCE (Recov_fdce_C_CLR)     -0.319    36.744    i_common_clkdiv_by_n_top/reset_clk_reg
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                 26.229    

Slack (MET) :             26.331ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.580ns (11.233%)  route 4.584ns (88.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.133    10.371    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[10]/C
                         clock pessimism              0.188    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X54Y105        FDCE (Recov_fdce_C_CLR)     -0.361    36.702    i_common_clkdiv_by_n_top/count_reg[10]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                 26.331    

Slack (MET) :             26.331ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.580ns (11.233%)  route 4.584ns (88.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.133    10.371    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/C
                         clock pessimism              0.188    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X54Y105        FDCE (Recov_fdce_C_CLR)     -0.361    36.702    i_common_clkdiv_by_n_top/count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                 26.331    

Slack (MET) :             26.331ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ref_pin rise@32.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.580ns (11.233%)  route 4.584ns (88.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 36.910 - 32.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.133    10.371    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000    32.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920    35.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.488    36.910    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/C
                         clock pessimism              0.188    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X54Y105        FDCE (Recov_fdce_C_CLR)     -0.361    36.702    i_common_clkdiv_by_n_top/count_reg[8]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                 26.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/clkdiv_n_reg/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.186ns (8.906%)  route 1.903ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         1.760     3.560    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/clkdiv_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/clkdiv_n_reg/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    i_common_clkdiv_by_n_top/clkdiv_n_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.186ns (8.906%)  route 1.903ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         1.760     3.560    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[10]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    i_common_clkdiv_by_n_top/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.186ns (8.906%)  route 1.903ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         1.760     3.560    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[11]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    i_common_clkdiv_by_n_top/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.186ns (8.906%)  route 1.903ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         1.760     3.560    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[5]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    i_common_clkdiv_by_n_top/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.186ns (8.906%)  route 1.903ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         1.760     3.560    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[6]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    i_common_clkdiv_by_n_top/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.186ns (8.906%)  route 1.903ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         1.760     3.560    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[7]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    i_common_clkdiv_by_n_top/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.186ns (8.906%)  route 1.903ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         1.760     3.560    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[8]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    i_common_clkdiv_by_n_top/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.186ns (8.906%)  route 1.903ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         1.760     3.560    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y105        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[9]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    i_common_clkdiv_by_n_top/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.941ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/reset_clk_reg/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.186ns (8.672%)  route 1.959ns (91.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         1.817     3.616    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y104        FDCE                                         f  i_common_clkdiv_by_n_top/reset_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y104        FDCE                                         r  i_common_clkdiv_by_n_top/reset_clk_reg/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    i_common_clkdiv_by_n_top/reset_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.995ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_common_clkdiv_by_n_top/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_pin rise@0.000ns - clk_ref_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.186ns (8.459%)  route 2.013ns (91.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         1.870     3.670    i_common_clkdiv_by_n_top/clkdiv_n_reg_0
    SLICE_X54Y103        FDCE                                         f  i_common_clkdiv_by_n_top/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.827     1.993    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y103        FDCE                                         r  i_common_clkdiv_by_n_top/count_reg[0]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X54Y103        FDCE (Remov_fdce_C_CLR)     -0.067     1.675    i_common_clkdiv_by_n_top/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  1.995    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_spi_pin
  To Clock:  clk_spi_pin

Setup :            0  Failing Endpoints,  Worst Slack       92.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.450ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[17]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.580ns (8.139%)  route 6.546ns (91.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456     7.288 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.656     7.944    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     8.068 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.890    13.958    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X42Y105        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X42Y105        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[17]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X42Y105        FDCE (Recov_fdce_C_CLR)     -0.361   106.409    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[17]
  -------------------------------------------------------------------
                         required time                        106.409    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                 92.450    

Slack (MET) :             92.492ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[14]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.580ns (8.139%)  route 6.546ns (91.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456     7.288 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.656     7.944    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     8.068 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.890    13.958    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X42Y105        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X42Y105        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[14]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X42Y105        FDCE (Recov_fdce_C_CLR)     -0.319   106.451    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[14]
  -------------------------------------------------------------------
                         required time                        106.451    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                 92.492    

Slack (MET) :             92.492ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[15]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.580ns (8.139%)  route 6.546ns (91.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456     7.288 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.656     7.944    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     8.068 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.890    13.958    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X42Y105        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X42Y105        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[15]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X42Y105        FDCE (Recov_fdce_C_CLR)     -0.319   106.451    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[15]
  -------------------------------------------------------------------
                         required time                        106.451    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                 92.492    

Slack (MET) :             92.492ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[16]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.580ns (8.139%)  route 6.546ns (91.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456     7.288 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.656     7.944    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     8.068 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.890    13.958    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X42Y105        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X42Y105        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[16]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X42Y105        FDCE (Recov_fdce_C_CLR)     -0.319   106.451    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p2_stim_mask2_g2_reg[16]
  -------------------------------------------------------------------
                         required time                        106.451    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                 92.492    

Slack (MET) :             92.544ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_ia_mux_reg[0]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.580ns (8.299%)  route 6.408ns (91.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456     7.288 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.656     7.944    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     8.068 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.752    13.820    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X44Y104        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_ia_mux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X44Y104        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_ia_mux_reg[0]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X44Y104        FDCE (Recov_fdce_C_CLR)     -0.405   106.365    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_ia_mux_reg[0]
  -------------------------------------------------------------------
                         required time                        106.365    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                 92.544    

Slack (MET) :             92.544ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[12]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.580ns (8.299%)  route 6.408ns (91.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456     7.288 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.656     7.944    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     8.068 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.752    13.820    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X44Y104        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X44Y104        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[12]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X44Y104        FDCE (Recov_fdce_C_CLR)     -0.405   106.365    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[12]
  -------------------------------------------------------------------
                         required time                        106.365    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                 92.544    

Slack (MET) :             92.544ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[14]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.580ns (8.299%)  route 6.408ns (91.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456     7.288 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.656     7.944    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     8.068 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.752    13.820    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X44Y104        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X44Y104        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[14]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X44Y104        FDCE (Recov_fdce_C_CLR)     -0.405   106.365    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[14]
  -------------------------------------------------------------------
                         required time                        106.365    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                 92.544    

Slack (MET) :             92.544ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[15]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.580ns (8.299%)  route 6.408ns (91.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456     7.288 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.656     7.944    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     8.068 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.752    13.820    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X44Y104        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X44Y104        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[15]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X44Y104        FDCE (Recov_fdce_C_CLR)     -0.405   106.365    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch0_p0_stim0_interval_reg[15]
  -------------------------------------------------------------------
                         required time                        106.365    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                 92.544    

Slack (MET) :             92.549ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[0]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.580ns (8.305%)  route 6.404ns (91.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456     7.288 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.656     7.944    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     8.068 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.748    13.816    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X45Y104        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[0]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X45Y104        FDCE (Recov_fdce_C_CLR)     -0.405   106.365    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[0]
  -------------------------------------------------------------------
                         required time                        106.365    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                 92.549    

Slack (MET) :             92.549ns  (required time - arrival time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[2]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_spi_pin rise@100.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 0.580ns (8.305%)  route 6.404ns (91.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 106.138 - 100.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.667ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456     7.288 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.656     7.944    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     8.068 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        5.748    13.816    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X45Y104        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                    100.000   100.000 r  
    G13                                               0.000   100.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000   100.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141   104.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.502   106.138    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[2]/C
                         clock pessimism              0.667   106.805    
                         clock uncertainty           -0.035   106.770    
    SLICE_X45Y104        FDCE (Recov_fdce_C_CLR)     -0.405   106.365    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch3_pulse_p1_stim3_pulse_wa_mux_reg[2]
  -------------------------------------------------------------------
                         required time                        106.365    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                 92.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[25]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.647%)  route 0.601ns (76.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     2.543 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.219     2.762    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.807 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.381     3.188    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X34Y117        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.828     3.105    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X34Y117        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[25]/C
                         clock pessimism             -0.663     2.443    
    SLICE_X34Y117        FDCE (Remov_fdce_C_CLR)     -0.067     2.376    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[26]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.647%)  route 0.601ns (76.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     2.543 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.219     2.762    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.807 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.381     3.188    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X34Y117        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.828     3.105    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X34Y117        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[26]/C
                         clock pessimism             -0.663     2.443    
    SLICE_X34Y117        FDCE (Remov_fdce_C_CLR)     -0.067     2.376    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[9]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.647%)  route 0.601ns (76.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     2.543 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.219     2.762    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.807 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.381     3.188    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X34Y117        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.828     3.105    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X34Y117        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[9]/C
                         clock pessimism             -0.663     2.443    
    SLICE_X34Y117        FDCE (Remov_fdce_C_CLR)     -0.067     2.376    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_adc_amp1_amp_gain_g1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_ic_reg[6]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.075%)  route 0.587ns (75.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     2.543 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.219     2.762    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.807 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.367     3.174    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X36Y118        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_ic_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.827     3.104    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y118        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_ic_reg[6]/C
                         clock pessimism             -0.663     2.442    
    SLICE_X36Y118        FDCE (Remov_fdce_C_CLR)     -0.092     2.350    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_ic_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_ic_reg[7]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.075%)  route 0.587ns (75.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     2.543 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.219     2.762    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.807 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.367     3.174    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X36Y118        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_ic_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.827     3.104    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y118        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_ic_reg[7]/C
                         clock pessimism             -0.663     2.442    
    SLICE_X36Y118        FDCE (Remov_fdce_C_CLR)     -0.092     2.350    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch1_p0_stim1_ic_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[25]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.647%)  route 0.601ns (76.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     2.543 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.219     2.762    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.807 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.381     3.188    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X35Y117        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.828     3.105    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X35Y117        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[25]/C
                         clock pessimism             -0.663     2.443    
    SLICE_X35Y117        FDCE (Remov_fdce_C_CLR)     -0.092     2.351    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[26]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.647%)  route 0.601ns (76.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     2.543 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.219     2.762    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.807 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.381     3.188    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X35Y117        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.828     3.105    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X35Y117        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[26]/C
                         clock pessimism             -0.663     2.443    
    SLICE_X35Y117        FDCE (Remov_fdce_C_CLR)     -0.092     2.351    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[9]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.647%)  route 0.601ns (76.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     2.543 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.219     2.762    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.807 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.381     3.188    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X35Y117        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.828     3.105    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X35Y117        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[9]/C
                         clock pessimism             -0.663     2.443    
    SLICE_X35Y117        FDCE (Remov_fdce_C_CLR)     -0.092     2.351    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_ic_reg[6]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.943%)  route 0.702ns (79.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     2.543 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.219     2.762    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.807 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.483     3.290    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X37Y117        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_ic_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.828     3.105    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y117        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_ic_reg[6]/C
                         clock pessimism             -0.663     2.443    
    SLICE_X37Y117        FDCE (Remov_fdce_C_CLR)     -0.092     2.351    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_ic_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_ic_reg[7]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_spi_pin rise@0.000ns - clk_spi_pin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.943%)  route 0.702ns (79.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.554     2.402    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/SPI_CLK_I_IBUF_BUFG
    SLICE_X33Y125        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.141     2.543 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync1_reg/Q
                         net (fo=1, routed)           0.219     2.762    i_w_icons_core/i_spi_wrap/data_sync1
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.807 f  i_w_icons_core/i_spi_wrap/reg_stim_ch0_pulse_p1_stim0_pulse_wa_mux[13]_i_2/O
                         net (fo=1084, routed)        0.483     3.290    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_chip_error_status1_chip_error_load_reg[31]_0
    SLICE_X37Y117        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_ic_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.828     3.105    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X37Y117        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_ic_reg[7]/C
                         clock pessimism             -0.663     2.443    
    SLICE_X37Y117        FDCE (Remov_fdce_C_CLR)     -0.092     2.351    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_ch2_p0_stim2_ic_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.939    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           416 Endpoints
Min Delay           416 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/sample_out_adc2_1d_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            ADC2_OUT_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.587ns  (logic 4.277ns (56.371%)  route 3.310ns (43.629%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDPE                         0.000     0.000 r  i_w_icons_core/i_rec_ctrl/sample_out_adc2_1d_reg/C
    SLICE_X31Y123        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  i_w_icons_core/i_rec_ctrl/sample_out_adc2_1d_reg/Q
                         net (fo=1, routed)           0.663     1.082    i_w_icons_core/i_rec_ctrl/sample_out_adc2_1d
    SLICE_X30Y124        LUT2 (Prop_lut2_I0_O)        0.299     1.381 r  i_w_icons_core/i_rec_ctrl/ADC2_OUT_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.647     4.028    ADC2_OUT_O_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.559     7.587 r  ADC2_OUT_O_OBUF_inst/O
                         net (fo=0)                   0.000     7.587    ADC2_OUT_O
    A18                                                               r  ADC2_OUT_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err_stim/data_sync1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ERR_STIM_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 4.002ns (55.121%)  route 3.259ns (44.879%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE                         0.000     0.000 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err_stim/data_sync1_reg/C
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err_stim/data_sync1_reg/Q
                         net (fo=1, routed)           3.259     3.715    ERR_STIM_O_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546     7.261 r  ERR_STIM_O_OBUF_inst/O
                         net (fo=0)                   0.000     7.261    ERR_STIM_O
    E16                                                               r  ERR_STIM_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/imp_adc1_idx_1d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADC1_OUT_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.195ns (57.826%)  route 3.060ns (42.174%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y124        FDCE                         0.000     0.000 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_1d_reg/C
    SLICE_X30Y124        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_1d_reg/Q
                         net (fo=1, routed)           0.521     1.039    i_w_icons_core/i_rec_ctrl/imp_adc1_idx_1d
    SLICE_X30Y124        LUT2 (Prop_lut2_I1_O)        0.124     1.163 r  i_w_icons_core/i_rec_ctrl/ADC1_OUT_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.539     3.702    ADC1_OUT_O_OBUF
    B18                  OBUF (Prop_obuf_I_O)         3.553     7.255 r  ADC1_OUT_O_OBUF_inst/O
                         net (fo=0)                   0.000     7.255    ADC1_OUT_O
    B18                                                               r  ADC1_OUT_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ERR_CRC_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.052ns (56.925%)  route 3.066ns (43.075%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y124        FDCE                         0.000     0.000 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg/C
    SLICE_X56Y124        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg/Q
                         net (fo=1, routed)           3.066     3.584    ERR_CRC_O_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.534     7.119 r  ERR_CRC_O_OBUF_inst/O
                         net (fo=0)                   0.000     7.119    ERR_CRC_O
    E15                                                               r  ERR_CRC_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            SPI_MISO_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 5.076ns (71.419%)  route 2.031ns (28.581%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         2.031     3.541    SPI_MISO_O_TRI
    D12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566     7.107 r  SPI_MISO_O_OBUFT_inst/O
                         net (fo=0)                   0.000     7.107    SPI_MISO_O
    D12                                                               r  SPI_MISO_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/adc_en_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADC_EN_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.899ns  (logic 3.999ns (57.963%)  route 2.900ns (42.037%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDCE                         0.000     0.000 r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/C
    SLICE_X32Y122        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/Q
                         net (fo=1, routed)           2.900     3.356    ADC_EN_O_OBUF
    D13                  OBUF (Prop_obuf_I_O)         3.543     6.899 r  ADC_EN_O_OBUF_inst/O
                         net (fo=0)                   0.000     6.899    ADC_EN_O
    D13                                                               r  ADC_EN_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.378ns  (logic 1.696ns (26.593%)  route 4.682ns (73.407%))
  Logic Levels:           7  (FDCE=1 LUT4=3 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDCE                         0.000     0.000 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/C
    SLICE_X53Y105        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim2/data_sync1_reg/Q
                         net (fo=2, routed)           0.993     1.449    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/stim_mask_en2_sync_s
    SLICE_X53Y106        LUT4 (Prop_lut4_I1_O)        0.124     1.573 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/imp_adc1_idx[6]_i_14/O
                         net (fo=1, routed)           0.643     2.217    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/imp_adc1_idx[6]_i_14_n_0
    SLICE_X53Y106        LUT4 (Prop_lut4_I0_O)        0.150     2.367 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim4/imp_adc1_idx[6]_i_9/O
                         net (fo=4, routed)           1.519     3.886    i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_adc1_idx_reg[6]_i_4_0
    SLICE_X47Y117        LUT6 (Prop_lut6_I0_O)        0.326     4.212 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_adc1_idx[6]_i_8/O
                         net (fo=1, routed)           0.000     4.212    i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_en_g1_sync_s[3]
    SLICE_X47Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     4.429 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_adc1_idx_reg[6]_i_4/O
                         net (fo=1, routed)           0.752     5.181    i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]_1
    SLICE_X33Y117        LUT6 (Prop_lut6_I2_O)        0.299     5.480 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[6]_i_2/O
                         net (fo=1, routed)           0.774     6.254    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[6]_i_2_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I2_O)        0.124     6.378 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[6]_i_1/O
                         net (fo=1, routed)           0.000     6.378    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[6]_i_1_n_0
    SLICE_X34Y121        FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/adc_idx_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_rec_ctrl/adc_en_o_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.034ns  (logic 1.339ns (22.190%)  route 4.695ns (77.810%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDCE                         0.000     0.000 r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[0]/C
    SLICE_X29Y120        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[0]/Q
                         net (fo=25, routed)          1.862     2.318    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/sample_out_adc1_1d_reg_i_5_0[0]
    SLICE_X30Y118        LUT6 (Prop_lut6_I4_O)        0.124     2.442 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/sample_out_adc1_1d_i_11/O
                         net (fo=1, routed)           0.000     2.442    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/sample_out_adc1_1d_i_2_0
    SLICE_X30Y118        MUXF7 (Prop_muxf7_I1_O)      0.214     2.656 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/sample_out_adc1_1d_reg_i_5/O
                         net (fo=1, routed)           0.957     3.613    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/imp_adc1_idx_reg[7]_2
    SLICE_X32Y118        LUT6 (Prop_lut6_I5_O)        0.297     3.910 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/sample_out_adc1_1d_i_2/O
                         net (fo=3, routed)           1.111     5.021    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/data_sync1_reg_2
    SLICE_X32Y122        LUT2 (Prop_lut2_I0_O)        0.124     5.145 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/adc_en_o_i_3/O
                         net (fo=2, routed)           0.170     5.315    i_w_icons_core/i_rec_ctrl/adc_en_o_reg_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I0_O)        0.124     5.439 r  i_w_icons_core/i_rec_ctrl/adc_en_o_i_1/O
                         net (fo=1, routed)           0.595     6.034    i_w_icons_core/i_rec_ctrl/adc_en_o0
    SLICE_X32Y122        FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.513ns  (logic 1.587ns (28.787%)  route 3.926ns (71.213%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDCE                         0.000     0.000 r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[16]/C
    SLICE_X31Y107        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[16]/Q
                         net (fo=4, routed)           1.405     1.861    i_w_icons_core/i_spi_wrap/i_w_icons_rf/discharge_cnt1_carry__1[16]
    SLICE_X32Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.985 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/gdischarge_o1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.985    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_6_0[1]
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.555 r  i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry__0/CO[2]
                         net (fo=1, routed)           1.159     3.714    i_w_icons_core/i_rec_ctrl/gdischarge_o11_in
    SLICE_X32Y118        LUT6 (Prop_lut6_I0_O)        0.313     4.027 f  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_6/O
                         net (fo=1, routed)           0.952     4.979    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_6_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124     5.103 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_1/O
                         net (fo=2, routed)           0.410     5.513    i_w_icons_core/i_rec_ctrl/p_1_in[0]
    SLICE_X33Y121        FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/adc_idx_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_rec_ctrl/adc_en_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.442ns  (logic 1.339ns (24.604%)  route 4.103ns (75.396%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDCE                         0.000     0.000 r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[0]/C
    SLICE_X29Y120        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_w_icons_core/i_rec_ctrl/adc_idx_reg[0]/Q
                         net (fo=25, routed)          1.862     2.318    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/sample_out_adc1_1d_reg_i_5_0[0]
    SLICE_X30Y118        LUT6 (Prop_lut6_I4_O)        0.124     2.442 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/sample_out_adc1_1d_i_11/O
                         net (fo=1, routed)           0.000     2.442    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/sample_out_adc1_1d_i_2_0
    SLICE_X30Y118        MUXF7 (Prop_muxf7_I1_O)      0.214     2.656 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch27/sample_out_adc1_1d_reg_i_5/O
                         net (fo=1, routed)           0.957     3.613    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/imp_adc1_idx_reg[7]_2
    SLICE_X32Y118        LUT6 (Prop_lut6_I5_O)        0.297     3.910 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/sample_out_adc1_1d_i_2/O
                         net (fo=3, routed)           1.111     5.021    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/data_sync1_reg_2
    SLICE_X32Y122        LUT2 (Prop_lut2_I0_O)        0.124     5.145 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_rec_en/adc_en_o_i_3/O
                         net (fo=2, routed)           0.173     5.318    i_w_icons_core/i_rec_ctrl/adc_en_o_reg_0
    SLICE_X32Y122        LUT2 (Prop_lut2_I1_O)        0.124     5.442 r  i_w_icons_core/i_rec_ctrl/adc_en_o_i_2/O
                         net (fo=1, routed)           0.000     5.442    i_w_icons_core/i_rec_ctrl/adc_en_o2_out
    SLICE_X32Y122        FDCE                                         r  i_w_icons_core/i_rec_ctrl/adc_en_o_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDCE                         0.000     0.000 r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[2]/C
    SLICE_X32Y121        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[2]/Q
                         net (fo=1, routed)           0.051     0.192    i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg_n_0_[2]
    SLICE_X33Y121        LUT4 (Prop_lut4_I0_O)        0.045     0.237 r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx[3]_i_1/O
                         net (fo=1, routed)           0.000     0.237    i_w_icons_core/i_rec_ctrl/imp_adc2_idx[3]_i_1_n_0
    SLICE_X33Y121        FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE                         0.000     0.000 r  i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[11]/C
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[11]/Q
                         net (fo=1, routed)           0.054     0.195    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch43/rec_change_g2_reg[11][0]
    SLICE_X34Y120        LUT2 (Prop_lut2_I1_O)        0.045     0.240 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch43/rec_change_g2[11]_i_1/O
                         net (fo=1, routed)           0.000     0.240    i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[31]_0[11]
    SLICE_X34Y120        FDCE                                         r  i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDCE                         0.000     0.000 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[4]/C
    SLICE_X35Y121        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[4]/Q
                         net (fo=1, routed)           0.056     0.197    i_w_icons_core/i_rec_ctrl/data1[5]
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.045     0.242 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[5]_i_1/O
                         net (fo=1, routed)           0.000     0.242    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[5]_i_1_n_0
    SLICE_X34Y121        FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDCE                         0.000     0.000 r  i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[10]/C
    SLICE_X33Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  i_w_icons_core/i_rec_ctrl/en_g2_1d_reg[10]/Q
                         net (fo=1, routed)           0.057     0.198    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch42/rec_change_g2_reg[10][0]
    SLICE_X32Y119        LUT2 (Prop_lut2_I1_O)        0.045     0.243 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch42/rec_change_g2[10]_i_1/O
                         net (fo=1, routed)           0.000     0.243    i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[31]_0[10]
    SLICE_X32Y119        FDCE                                         r  i_w_icons_core/i_rec_ctrl/rec_change_g2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/data_sync0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/data_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDCE                         0.000     0.000 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/data_sync0_reg/C
    SLICE_X37Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/data_sync0_reg/Q
                         net (fo=1, routed)           0.104     0.245    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/data_sync0_reg_n_0
    SLICE_X37Y118        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch49/data_sync0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch49/data_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDCE                         0.000     0.000 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch49/data_sync0_reg/C
    SLICE_X33Y116        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch49/data_sync0_reg/Q
                         net (fo=1, routed)           0.119     0.247    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch49/data_sync0_reg_n_0
    SLICE_X33Y116        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch49/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/data_sync0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/data_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDCE                         0.000     0.000 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/data_sync0_reg/C
    SLICE_X31Y121        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/data_sync0_reg/Q
                         net (fo=1, routed)           0.119     0.247    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/data_sync0_reg_n_0
    SLICE_X31Y121        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch60/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch63/data_sync0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch63/data_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDCE                         0.000     0.000 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch63/data_sync0_reg/C
    SLICE_X36Y121        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch63/data_sync0_reg/Q
                         net (fo=1, routed)           0.119     0.247    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch63/data_sync0_reg_n_0
    SLICE_X36Y121        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch63/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim6/data_sync0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim6/data_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDCE                         0.000     0.000 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim6/data_sync0_reg/C
    SLICE_X51Y106        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim6/data_sync0_reg/Q
                         net (fo=1, routed)           0.119     0.247    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim6/data_sync0_reg_n_0
    SLICE_X51Y106        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim6/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch51/data_sync0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch51/data_sync1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDCE                         0.000     0.000 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch51/data_sync0_reg/C
    SLICE_X29Y114        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch51/data_sync0_reg/Q
                         net (fo=1, routed)           0.120     0.248    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch51/data_sync0_reg_n_0
    SLICE_X29Y114        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch51/data_sync1_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ref_pin
  To Clock:  

Max Delay           373 Endpoints
Min Delay           373 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_common_clkdiv_by_n_top/clkdiv_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            CLK_REC_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.125ns  (logic 4.107ns (50.545%)  route 4.018ns (49.455%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.609     5.211    i_common_clkdiv_by_n_top/CLK_REF_I_IBUF_BUFG
    SLICE_X54Y105        FDCE                                         r  i_common_clkdiv_by_n_top/clkdiv_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  i_common_clkdiv_by_n_top/clkdiv_n_reg/Q
                         net (fo=4, routed)           1.003     6.732    CLK_REC_O_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.828 r  CLK_REC_O_OBUF_BUFG_inst/O
                         net (fo=206, routed)         3.016     9.844    CLK_REC_O_OBUF_BUFG
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.337 r  CLK_REC_O_OBUF_inst/O
                         net (fo=0)                   0.000    13.337    CLK_REC_O
    K16                                                               r  CLK_REC_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync0_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.613ns  (logic 0.580ns (8.771%)  route 6.033ns (91.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         5.582    11.820    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg_0
    SLICE_X56Y124        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.613ns  (logic 0.580ns (8.771%)  route 6.033ns (91.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         5.582    11.820    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg_0
    SLICE_X56Y124        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_clk_div_discharge/data_sync0_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 0.580ns (9.253%)  route 5.688ns (90.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         5.238    11.475    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_clk_div_discharge/data_sync0_reg_0
    SLICE_X53Y118        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_clk_div_discharge/data_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_clk_div_discharge/data_sync1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 0.580ns (9.253%)  route 5.688ns (90.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         5.238    11.475    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_clk_div_discharge/data_sync0_reg_0
    SLICE_X53Y118        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_clk_div_discharge/data_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 0.580ns (9.715%)  route 5.390ns (90.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.940    11.177    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/clkdiv_p_reg_0
    SLICE_X56Y114        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/count_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 0.580ns (9.715%)  route 5.390ns (90.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.940    11.177    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/clkdiv_p_reg_0
    SLICE_X56Y114        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/reset_clk_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 0.580ns (9.715%)  route 5.390ns (90.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.940    11.177    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/clkdiv_p_reg_0
    SLICE_X56Y114        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/reset_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 0.580ns (9.715%)  route 5.390ns (90.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.940    11.177    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/clkdiv_p_reg_0
    SLICE_X56Y114        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.940ns  (logic 0.580ns (9.764%)  route 5.360ns (90.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.605     5.207    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.456     5.663 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.450     6.114    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.124     6.238 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         4.910    11.147    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X31Y103        FDCE                                         f  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/initial_dly_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.186ns (32.864%)  route 0.380ns (67.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         0.238     2.037    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X32Y125        FDCE                                         f  i_w_icons_core/i_rec_ctrl/initial_dly_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/initial_dly_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.186ns (32.864%)  route 0.380ns (67.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         0.238     2.037    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X32Y125        FDCE                                         f  i_w_icons_core/i_rec_ctrl/initial_dly_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/initial_dly_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.186ns (32.864%)  route 0.380ns (67.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         0.238     2.037    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X32Y125        FDCE                                         f  i_w_icons_core/i_rec_ctrl/initial_dly_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/initial_dly_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.186ns (32.864%)  route 0.380ns (67.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         0.238     2.037    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X32Y125        FDCE                                         f  i_w_icons_core/i_rec_ctrl/initial_dly_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/initial_dly_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.186ns (32.864%)  route 0.380ns (67.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         0.238     2.037    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X32Y125        FDCE                                         f  i_w_icons_core/i_rec_ctrl/initial_dly_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc1_idx_1d_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.186ns (28.689%)  route 0.462ns (71.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         0.320     2.120    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X30Y124        FDCE                                         f  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_1d_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc2_idx_1d_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.186ns (28.689%)  route 0.462ns (71.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         0.320     2.120    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X30Y124        FDCE                                         f  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_1d_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/sample_out_adc1_1d_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.790ns  (logic 0.186ns (23.543%)  route 0.604ns (76.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         0.462     2.261    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X31Y123        FDPE                                         f  i_w_icons_core/i_rec_ctrl/sample_out_adc1_1d_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/sample_out_adc2_1d_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.790ns  (logic 0.186ns (23.543%)  route 0.604ns (76.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         0.462     2.261    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X31Y123        FDPE                                         f  i_w_icons_core/i_rec_ctrl/sample_out_adc2_1d_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/adc_seq_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.186ns (23.121%)  route 0.618ns (76.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.552     1.471    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/Q
                         net (fo=1, routed)           0.142     1.755    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1
    SLICE_X33Y124        LUT1 (Prop_lut1_I0_O)        0.045     1.800 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/count[11]_i_2/O
                         net (fo=387, routed)         0.476     2.276    i_w_icons_core/i_rec_ctrl/FSM_onehot_stim_discharge_reg[1]_1
    SLICE_X31Y122        FDCE                                         f  i_w_icons_core/i_rec_ctrl/adc_seq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_spi_pin
  To Clock:  

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/C
                            (falling edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_MISO_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.096ns  (logic 4.212ns (59.355%)  route 2.884ns (40.645%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475    51.475 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654    55.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    55.225 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.605    56.830    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X38Y125        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDCE (Prop_fdce_C_Q)         0.484    57.314 r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[39]_lopt_replica/Q
                         net (fo=1, routed)           2.884    60.198    lopt
    D12                  OBUFT (Prop_obuft_I_O)       3.728    63.926 r  SPI_MISO_O_OBUFT_inst/O
                         net (fo=0)                   0.000    63.926    SPI_MISO_O
    D12                                                               r  SPI_MISO_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask4_p1_stim_mask4_g1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_stim_ctrls_wrap/err_stim_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.420ns  (logic 2.393ns (19.268%)  route 10.027ns (80.732%))
  Logic Levels:           10  (LUT3=2 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.614     6.839    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X45Y115        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask4_p1_stim_mask4_g1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.456     7.295 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask4_p1_stim_mask4_g1_reg[5]/Q
                         net (fo=5, routed)           1.448     8.743    i_w_icons_core/i_spi_wrap/i_w_icons_rf/stim_mask4_g1_s[5]
    SLICE_X46Y117        LUT3 (Prop_lut3_I2_O)        0.124     8.867 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_790/O
                         net (fo=5, routed)           0.837     9.703    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_790_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.827 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_584/O
                         net (fo=6, routed)           1.697    11.524    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_584_n_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I5_O)        0.124    11.648 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_591/O
                         net (fo=3, routed)           0.908    12.556    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_591_n_0
    SLICE_X39Y109        LUT5 (Prop_lut5_I2_O)        0.124    12.680 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_276/O
                         net (fo=6, routed)           1.144    13.824    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_276_n_0
    SLICE_X41Y111        LUT5 (Prop_lut5_I2_O)        0.154    13.978 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_464/O
                         net (fo=1, routed)           0.803    14.780    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_464_n_0
    SLICE_X40Y111        LUT6 (Prop_lut6_I4_O)        0.327    15.107 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_189/O
                         net (fo=2, routed)           0.803    15.911    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_189_n_0
    SLICE_X40Y112        LUT5 (Prop_lut5_I2_O)        0.150    16.061 f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_74/O
                         net (fo=3, routed)           0.837    16.897    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_74_n_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.354    17.251 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_23/O
                         net (fo=1, routed)           0.961    18.212    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_23_n_0
    SLICE_X44Y109        LUT6 (Prop_lut6_I0_O)        0.332    18.544 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_5/O
                         net (fo=1, routed)           0.591    19.135    i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_5_n_0
    SLICE_X40Y109        LUT6 (Prop_lut6_I3_O)        0.124    19.259 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/err_stim_o_i_1/O
                         net (fo=1, routed)           0.000    19.259    i_w_icons_core/i_stim_ctrls_wrap/D
    SLICE_X40Y109        FDCE                                         r  i_w_icons_core/i_stim_ctrls_wrap/err_stim_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p1_stim_mask2_g1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.721ns  (logic 1.406ns (24.577%)  route 4.315ns (75.423%))
  Logic Levels:           5  (LUT4=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.615     6.840    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X46Y113        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p1_stim_mask2_g1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y113        FDCE (Prop_fdce_C_Q)         0.518     7.358 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_stim_mask2_p1_stim_mask2_g1_reg[1]/Q
                         net (fo=5, routed)           1.536     8.894    i_w_icons_core/i_spi_wrap/i_w_icons_rf/stim_mask2_g1_s[1]
    SLICE_X45Y118        LUT4 (Prop_lut4_I1_O)        0.124     9.018 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_adc1_idx[6]_i_11/O
                         net (fo=1, routed)           0.928     9.946    i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_adc1_idx[6]_i_11_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I1_O)        0.124    10.070 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_adc1_idx[6]_i_6/O
                         net (fo=1, routed)           0.000    10.070    i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_en_g1_sync_s[1]
    SLICE_X48Y117        MUXF7 (Prop_muxf7_I1_O)      0.217    10.287 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/imp_adc1_idx_reg[6]_i_3/O
                         net (fo=1, routed)           1.077    11.364    i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]_0
    SLICE_X33Y117        LUT6 (Prop_lut6_I0_O)        0.299    11.663 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[6]_i_2/O
                         net (fo=1, routed)           0.774    12.437    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[6]_i_2_n_0
    SLICE_X34Y121        LUT4 (Prop_lut4_I2_O)        0.124    12.561 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[6]_i_1/O
                         net (fo=1, routed)           0.000    12.561    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[6]_i_1_n_0
    SLICE_X34Y121        FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 1.708ns (30.340%)  route 3.922ns (69.660%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.625     6.850    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y110        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDCE (Prop_fdce_C_Q)         0.518     7.368 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[11]/Q
                         net (fo=6, routed)           1.401     8.769    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[11]
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124     8.893 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/gdischarge_o1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.893    i_w_icons_core/i_rec_ctrl/S[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.294 r  i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.294    i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.522 r  i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry__0/CO[2]
                         net (fo=1, routed)           1.159    10.681    i_w_icons_core/i_rec_ctrl/gdischarge_o11_in
    SLICE_X32Y118        LUT6 (Prop_lut6_I0_O)        0.313    10.994 f  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_6/O
                         net (fo=1, routed)           0.952    11.945    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_6_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.069 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_1/O
                         net (fo=2, routed)           0.410    12.480    i_w_icons_core/i_rec_ctrl/p_1_in[0]
    SLICE_X33Y121        FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc2_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.555ns  (logic 1.708ns (30.745%)  route 3.847ns (69.255%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.625     6.850    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X30Y110        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDCE (Prop_fdce_C_Q)         0.518     7.368 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[11]/Q
                         net (fo=6, routed)           1.401     8.769    i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]_0[11]
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124     8.893 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/gdischarge_o1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.893    i_w_icons_core/i_rec_ctrl/S[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.294 r  i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.294    i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.522 r  i_w_icons_core/i_rec_ctrl/gdischarge_o1_carry__0/CO[2]
                         net (fo=1, routed)           1.159    10.681    i_w_icons_core/i_rec_ctrl/gdischarge_o11_in
    SLICE_X32Y118        LUT6 (Prop_lut6_I0_O)        0.313    10.994 f  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_6/O
                         net (fo=1, routed)           0.952    11.945    i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_6_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.069 r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx[0]_i_1/O
                         net (fo=2, routed)           0.336    12.406    i_w_icons_core/i_rec_ctrl/p_1_in[0]
    SLICE_X34Y121        FDCE                                         r  i_w_icons_core/i_rec_ctrl/imp_adc1_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/reset_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.923ns  (logic 2.109ns (42.842%)  route 2.814ns (57.158%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X50Y118        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDCE (Prop_fdce_C_Q)         0.518     7.350 f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[6]/Q
                         net (fo=4, routed)           1.678     9.028    i_w_icons_core/i_spi_wrap/i_w_icons_rf/Q[6]
    SLICE_X52Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.152 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/div_val_minus_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.152    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/set_clk0_carry_i_3_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.702 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/div_val_minus_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.702    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/div_val_minus_1_carry__0_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.941 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/div_val_minus_1_carry__1/O[2]
                         net (fo=2, routed)           1.136    11.077    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/O[2]
    SLICE_X54Y108        LUT6 (Prop_lut6_I0_O)        0.302    11.379 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/reset_clk0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.379    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/reset_clk0_carry_i_1_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.755 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/reset_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.755    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/reset_clk0
    SLICE_X54Y108        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/reset_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/set_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.884ns  (logic 1.986ns (40.665%)  route 2.898ns (59.335%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.607     6.832    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X50Y118        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDCE (Prop_fdce_C_Q)         0.518     7.350 f  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_div_clk_stim_reg[6]/Q
                         net (fo=4, routed)           1.678     9.028    i_w_icons_core/i_spi_wrap/i_w_icons_rf/Q[6]
    SLICE_X52Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.152 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/div_val_minus_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.152    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/set_clk0_carry_i_3_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.792 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/div_val_minus_1_carry__0/O[3]
                         net (fo=2, routed)           1.220    11.012    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/p_0_in[7]
    SLICE_X53Y108        LUT6 (Prop_lut6_I0_O)        0.306    11.318 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/set_clk0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.318    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/set_clk0_carry_i_2_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.716 r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/set_clk0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.716    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/set_clk0
    SLICE_X53Y108        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n/set_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.743ns  (logic 1.178ns (24.837%)  route 3.565ns (75.163%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.604     6.829    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X53Y115        FDPE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDPE (Prop_fdpe_C_Q)         0.456     7.285 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_div_clk_discharge_reg[1]/Q
                         net (fo=9, routed)           0.870     8.155    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/div_clk_discharge_o[1]
    SLICE_X54Y114        LUT5 (Prop_lut5_I1_O)        0.146     8.301 f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_i_10/O
                         net (fo=1, routed)           1.098     9.399    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_i_10_n_0
    SLICE_X53Y115        LUT6 (Prop_lut6_I0_O)        0.328     9.727 f  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_i_7/O
                         net (fo=1, routed)           0.797    10.524    i_w_icons_core/i_spi_wrap/i_w_icons_rf/set_clk_reg_3
    SLICE_X53Y114        LUT6 (Prop_lut6_I2_O)        0.124    10.648 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/set_clk_i_4/O
                         net (fo=1, routed)           0.800    11.448    i_w_icons_core/i_spi_wrap/i_w_icons_rf/set_clk_i_4_n_0
    SLICE_X56Y114        LUT5 (Prop_lut5_I4_O)        0.124    11.572 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/set_clk_i_1/O
                         net (fo=1, routed)           0.000    11.572    i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_reg_5
    SLICE_X56Y114        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_common_clkdiv_by_n_discharge/set_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.611ns  (logic 1.593ns (34.545%)  route 3.018ns (65.455%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.612     6.837    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X46Y116        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.478     7.315 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/Q
                         net (fo=5, routed)           1.769     9.084    i_w_icons_core/i_rec_ctrl/pw_discharge_o[19]
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.295     9.379 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.379    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1_i_3_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.870 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1/CO[1]
                         net (fo=20, routed)          1.249    11.119    i_w_icons_core/i_rec_ctrl/discharge_cnt1
    SLICE_X31Y103        LUT4 (Prop_lut4_I0_O)        0.329    11.448 r  i_w_icons_core/i_rec_ctrl/discharge_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    11.448    i_w_icons_core/i_rec_ctrl/discharge_cnt[2]_i_1_n_0
    SLICE_X31Y103        FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.609ns  (logic 1.593ns (34.560%)  route 3.016ns (65.440%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.654     5.129    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.225 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.612     6.837    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X46Y116        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDCE (Prop_fdce_C_Q)         0.478     7.315 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_discharge_control_pw_discharge_reg[19]/Q
                         net (fo=5, routed)           1.769     9.084    i_w_icons_core/i_rec_ctrl/pw_discharge_o[19]
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.295     9.379 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.379    i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1_i_3_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.870 r  i_w_icons_core/i_rec_ctrl/discharge_cnt1_carry__1/CO[1]
                         net (fo=20, routed)          1.247    11.117    i_w_icons_core/i_rec_ctrl/discharge_cnt1
    SLICE_X31Y103        LUT4 (Prop_lut4_I0_O)        0.329    11.446 r  i_w_icons_core/i_rec_ctrl/discharge_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    11.446    i_w_icons_core/i_rec_ctrl/discharge_cnt[1]_i_1_n_0
    SLICE_X31Y103        FDCE                                         r  i_w_icons_core/i_rec_ctrl/discharge_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_stim_mask_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim1/data_sync0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.164ns (71.782%)  route 0.064ns (28.218%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.561     2.409    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X50Y106        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_stim_mask_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDCE (Prop_fdce_C_Q)         0.164     2.573 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_rec_stim_control_stim_mask_en_reg[1]/Q
                         net (fo=3, routed)           0.064     2.637    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim1/stim_mask_en_o[0]
    SLICE_X51Y106        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_stim1/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch33/data_sync0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.288%)  route 0.114ns (44.712%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.555     2.403    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X40Y120        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDCE (Prop_fdce_C_Q)         0.141     2.544 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[1]/Q
                         net (fo=2, routed)           0.114     2.658    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch33/en_rec_ch_g2_o[0]
    SLICE_X38Y120        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch33/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch34/data_sync0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.852%)  route 0.116ns (45.148%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.555     2.403    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X40Y120        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDCE (Prop_fdce_C_Q)         0.141     2.544 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[2]/Q
                         net (fo=2, routed)           0.116     2.660    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch34/en_rec_ch_g2_o[0]
    SLICE_X38Y120        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch34/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch29/data_sync0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.914%)  route 0.123ns (49.086%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.562     2.410    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X32Y116        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.128     2.538 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[29]/Q
                         net (fo=2, routed)           0.123     2.661    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch29/en_rec_ch_g1_o[0]
    SLICE_X33Y116        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch29/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_spi_custom_logic/error_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.547     2.395    i_w_icons_core/i_spi_wrap/i_spi_custom_logic/SPI_CLK_I_IBUF_BUFG
    SLICE_X53Y124        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/error_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_fdce_C_Q)         0.141     2.536 r  i_w_icons_core/i_spi_wrap/i_spi_custom_logic/error_o_reg/Q
                         net (fo=2, routed)           0.127     2.663    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/error_s
    SLICE_X56Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_err/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch6/data_sync0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.450%)  route 0.136ns (51.550%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.556     2.404    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X39Y119        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDCE (Prop_fdce_C_Q)         0.128     2.532 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[6]/Q
                         net (fo=2, routed)           0.136     2.668    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch6/en_rec_ch_g1_o[0]
    SLICE_X37Y119        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch6/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/data_sync0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.091%)  route 0.125ns (46.909%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.556     2.404    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X39Y119        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDCE (Prop_fdce_C_Q)         0.141     2.545 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[31]/Q
                         net (fo=2, routed)           0.125     2.669    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/en_rec_ch_g1_o[0]
    SLICE_X37Y118        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch31/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch28/data_sync0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.628%)  route 0.135ns (51.372%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.562     2.410    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X32Y116        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.128     2.538 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[28]/Q
                         net (fo=2, routed)           0.135     2.673    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch28/en_rec_ch_g1_o[0]
    SLICE_X32Y117        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch28/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch35/data_sync0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.832%)  route 0.131ns (48.168%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.555     2.403    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X48Y118        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDCE (Prop_fdce_C_Q)         0.141     2.544 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g2_en_rec_ch_g2_reg[3]/Q
                         net (fo=2, routed)           0.131     2.675    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch35/en_rec_ch_g2_o[0]
    SLICE_X44Y118        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch35/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch26/data_sync0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.614%)  route 0.127ns (47.386%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.579     1.822    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.848 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.562     2.410    i_w_icons_core/i_spi_wrap/i_w_icons_rf/SPI_CLK_I_IBUF_BUFG
    SLICE_X32Y116        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.141     2.551 r  i_w_icons_core/i_spi_wrap/i_w_icons_rf/reg_enabled_ch_rec_g1_en_rec_ch_g1_reg[26]/Q
                         net (fo=2, routed)           0.127     2.678    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch26/en_rec_ch_g1_o[0]
    SLICE_X32Y117        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_sync_en_rec_ch26/data_sync0_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_ref_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.091ns  (logic 1.611ns (26.457%)  route 4.479ns (73.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET_N_I (IN)
                         net (fo=0)                   0.000     0.000    RESET_N_I
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  RESET_N_I_IBUF_inst/O
                         net (fo=1, routed)           4.104     5.591    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I_IBUF
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     5.715 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_i_1__0/O
                         net (fo=4, routed)           0.376     6.091    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg_1
    SLICE_X33Y124        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.487     4.909    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/C

Slack:                    inf
  Source:                 RESET_N_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/CLR
                            (recovery check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.091ns  (logic 1.611ns (26.457%)  route 4.479ns (73.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET_N_I (IN)
                         net (fo=0)                   0.000     0.000    RESET_N_I
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  RESET_N_I_IBUF_inst/O
                         net (fo=1, routed)           4.104     5.591    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I_IBUF
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.124     5.715 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_i_1__0/O
                         net (fo=4, routed)           0.376     6.091    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg_1
    SLICE_X33Y124        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.487     4.909    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.171ns  (logic 0.300ns (13.823%)  route 1.871ns (86.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET_N_I (IN)
                         net (fo=0)                   0.000     0.000    RESET_N_I
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  RESET_N_I_IBUF_inst/O
                         net (fo=1, routed)           1.728     1.983    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I_IBUF
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.028 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_i_1__0/O
                         net (fo=4, routed)           0.144     2.171    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg_1
    SLICE_X33Y124        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.820     1.985    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync0_reg/C

Slack:                    inf
  Source:                 RESET_N_I
                            (input port)
  Destination:            i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/CLR
                            (removal check against rising-edge clock clk_ref_pin  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.171ns  (logic 0.300ns (13.823%)  route 1.871ns (86.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET_N_I (IN)
                         net (fo=0)                   0.000     0.000    RESET_N_I
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  RESET_N_I_IBUF_inst/O
                         net (fo=1, routed)           1.728     1.983    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/RESET_N_I_IBUF
    SLICE_X33Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.028 f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync_spi/data_sync0_i_1__0/O
                         net (fo=4, routed)           0.144     2.171    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg_1
    SLICE_X33Y124        FDCE                                         f  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_REF_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_REF_I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_REF_I_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_REF_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_REF_I_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.820     1.985    i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/CLK_REF_I
    SLICE_X33Y124        FDCE                                         r  i_w_icons_core/i_w_icons_mgmt/i_w_icons_sync_rst/i_common_reset_sync/data_sync1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_spi_pin

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[26]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.227ns  (logic 1.510ns (20.891%)  route 5.717ns (79.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         5.717     7.227    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X32Y107        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.506     6.142    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[26]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[27]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.227ns  (logic 1.510ns (20.891%)  route 5.717ns (79.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         5.717     7.227    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X32Y107        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.506     6.142    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[27]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[28]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.227ns  (logic 1.510ns (20.891%)  route 5.717ns (79.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         5.717     7.227    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X32Y107        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.506     6.142    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[28]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[29]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.227ns  (logic 1.510ns (20.891%)  route 5.717ns (79.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         5.717     7.227    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X32Y107        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.506     6.142    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[29]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[30]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.227ns  (logic 1.510ns (20.891%)  route 5.717ns (79.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         5.717     7.227    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X32Y107        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.506     6.142    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[30]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[31]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.227ns  (logic 1.510ns (20.891%)  route 5.717ns (79.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         5.717     7.227    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X32Y107        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.506     6.142    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[31]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[32]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.227ns  (logic 1.510ns (20.891%)  route 5.717ns (79.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         5.717     7.227    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X32Y107        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.506     6.142    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X32Y107        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[32]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[16]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.083ns  (logic 1.510ns (21.316%)  route 5.573ns (78.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         5.573     7.083    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X50Y104        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.498     6.134    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X50Y104        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[16]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[17]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.083ns  (logic 1.510ns (21.316%)  route 5.573ns (78.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         5.573     7.083    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X50Y104        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.498     6.134    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X50Y104        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[17]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[18]/CLR
                            (recovery check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.083ns  (logic 1.510ns (21.316%)  route 5.573ns (78.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         5.573     7.083    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X50Y104        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           3.141     4.546    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.637 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        1.498     6.134    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X50Y104        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MOSI_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.279ns (20.989%)  route 1.050ns (79.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  SPI_MOSI_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_MOSI_I
    A11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  SPI_MOSI_I_IBUF_inst/O
                         net (fo=3, routed)           1.050     1.329    i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[0]_0[0]
    SLICE_X42Y123        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin rise edge)
                                                      0.000     0.000 r  
    G13                                               0.000     0.000 r  SPI_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.277 r  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.818     3.095    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X42Y123        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_rx_word_reg[0]/C

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.277ns (19.701%)  route 1.130ns (80.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 53.098 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.130     1.407    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X35Y126        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.822    53.098    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X35Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.277ns (19.701%)  route 1.130ns (80.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 53.098 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.130     1.407    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X35Y126        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.822    53.098    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X35Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[2]/PRE
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.277ns (19.701%)  route 1.130ns (80.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 53.098 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.130     1.407    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X35Y126        FDPE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.822    53.098    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X35Y126        FDPE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.277ns (19.701%)  route 1.130ns (80.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 53.098 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.130     1.407    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X35Y126        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.822    53.098    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X35Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.277ns (19.701%)  route 1.130ns (80.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 53.098 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.130     1.407    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X35Y126        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.822    53.098    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X35Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.277ns (19.701%)  route 1.130ns (80.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 53.098 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.130     1.407    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X35Y126        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.822    53.098    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X35Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_cnt_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.277ns (17.989%)  route 1.264ns (82.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 53.098 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.264     1.541    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X36Y126        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.822    53.098    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X36Y126        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/tx_done_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[10]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.593ns  (logic 0.277ns (17.403%)  route 1.316ns (82.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 53.100 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.316     1.593    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X40Y121        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.824    53.100    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X40Y121        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SPI_CS_I
                            (input port)
  Destination:            i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[11]/CLR
                            (removal check against rising-edge clock clk_spi_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.593ns  (logic 0.277ns (17.403%)  route 1.316ns (82.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 53.100 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  SPI_CS_I (IN)
                         net (fo=0)                   0.000     0.000    SPI_CS_I
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  SPI_CS_I_IBUF_inst/O
                         net (fo=117, routed)         1.316     1.593    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_MISO_O_TRI
    SLICE_X40Y121        FDCE                                         f  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_spi_pin fall edge)
                                                     50.000    50.000 f  
    G13                                               0.000    50.000 f  SPI_CLK_I (IN)
                         net (fo=0)                   0.000    50.000    SPI_CLK_I
    G13                  IBUF (Prop_ibuf_I_O)         0.431    50.431 f  SPI_CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.817    52.248    SPI_CLK_I_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    52.277 f  SPI_CLK_I_IBUF_BUFG_inst/O
                         net (fo=1265, routed)        0.824    53.100    i_w_icons_core/i_spi_wrap/i_spi_slave_common/SPI_CLK_I_IBUF_BUFG
    SLICE_X40Y121        FDCE                                         r  i_w_icons_core/i_spi_wrap/i_spi_slave_common/spi_tx_word_1d_reg[11]/C  (IS_INVERTED)





