

================================================================
== Vivado HLS Report for 'myFuncAccel4'
================================================================
* Date:           Sat Dec 14 23:08:41 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        accel4_uint
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.974|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1028|  1028|  1028|  1028|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1026|  1026|        28|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    437|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     80|    5832|  12332|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        0|      -|    2220|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     80|    8052|  13011|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     36|       7|     24|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |                     Instance                    |                    Module                   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U1   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U2   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U3   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U4   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U5   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U6   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U7   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U8   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U9   |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U10  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U11  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U12  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U13  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U14  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U15  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U16  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fcmp_32ns_32ns_1_2_1_U33            |myFuncAccel4_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel4_fcmp_32ns_32ns_1_2_1_U34            |myFuncAccel4_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel4_fcmp_32ns_32ns_1_2_1_U35            |myFuncAccel4_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel4_fcmp_32ns_32ns_1_2_1_U36            |myFuncAccel4_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U17   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U18   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U19   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U20   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U21   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U22   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U23   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U24   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U25   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U26   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U27   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U28   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U29   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U30   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U31   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U32   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    +-------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                            |                                             |        0|     80| 5832|12332|    0|
    +-------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln72_1_fu_712_p2              |     +    |      0|  0|  10|           2|           2|
    |add_ln72_2_fu_724_p2              |     +    |      0|  0|  12|           3|           3|
    |add_ln72_fu_706_p2                |     +    |      0|  0|  10|           2|           2|
    |i_fu_417_p2                       |     +    |      0|  0|  39|          32|           1|
    |and_ln72_1_fu_546_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_2_fu_591_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_3_fu_596_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_4_fu_641_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_5_fu_646_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_6_fu_691_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_7_fu_696_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln72_fu_541_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |data1_V_0_load_A                  |    and   |      0|  0|   2|           1|           1|
    |data1_V_0_load_B                  |    and   |      0|  0|   2|           1|           1|
    |data_out_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |data_out_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |data1_V_0_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln45_fu_412_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln72_1_fu_529_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln72_2_fu_474_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln72_3_fu_406_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln72_4_fu_573_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln72_5_fu_579_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln72_6_fu_623_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln72_7_fu_629_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln72_8_fu_673_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln72_9_fu_679_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln72_fu_523_p2               |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln78_fu_730_p2               |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state30                  |    or    |      0|  0|   2|           1|           1|
    |or_ln72_1_fu_480_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln72_2_fu_585_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln72_3_fu_635_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln72_4_fu_685_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln72_fu_535_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln79_1_fu_743_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln79_2_fu_750_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln79_3_fu_757_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln79_fu_736_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 437|         263|          91|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter27  |   9|          2|    1|          2|
    |data1_V_0_data_out        |   9|          2|  128|        256|
    |data1_V_0_state           |  15|          3|    2|          6|
    |data1_V_TDATA_blk_n       |   9|          2|    1|          2|
    |data_out_V_1_data_out     |   9|          2|  128|        256|
    |data_out_V_1_state        |  15|          3|    2|          6|
    |data_out_V_TDATA_blk_n    |   9|          2|    1|          2|
    |i_1_reg_239               |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 114|         24|  297|        600|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln72_1_reg_1133                |    2|   0|    2|          0|
    |add_ln72_reg_1128                  |    2|   0|    2|          0|
    |ap_CS_fsm                          |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |bitcast_ln72_2_reg_1113            |   32|   0|   32|          0|
    |bitcast_ln72_3_reg_1118            |   32|   0|   32|          0|
    |bitcast_ln72_4_reg_1123            |   32|   0|   32|          0|
    |bitcast_ln72_reg_1108              |   32|   0|   32|          0|
    |data1_V_0_payload_A                |  128|   0|  128|          0|
    |data1_V_0_payload_B                |  128|   0|  128|          0|
    |data1_V_0_sel_rd                   |    1|   0|    1|          0|
    |data1_V_0_sel_wr                   |    1|   0|    1|          0|
    |data1_V_0_state                    |    2|   0|    2|          0|
    |data_out_V_1_payload_A             |  128|   0|  128|          0|
    |data_out_V_1_payload_B             |  128|   0|  128|          0|
    |data_out_V_1_sel_rd                |    1|   0|    1|          0|
    |data_out_V_1_sel_wr                |    1|   0|    1|          0|
    |data_out_V_1_state                 |    2|   0|    2|          0|
    |i_1_reg_239                        |   32|   0|   32|          0|
    |icmp_ln45_reg_880                  |    1|   0|    1|          0|
    |p_Result_1_reg_897                 |   32|   0|   32|          0|
    |p_Result_3_reg_907                 |   32|   0|   32|          0|
    |p_Result_s_reg_902                 |   32|   0|   32|          0|
    |tmp_2_0_1_reg_953                  |   32|   0|   32|          0|
    |tmp_2_0_2_reg_1001                 |   32|   0|   32|          0|
    |tmp_2_0_3_reg_1049                 |   32|   0|   32|          0|
    |tmp_2_1_1_reg_963                  |   32|   0|   32|          0|
    |tmp_2_1_2_reg_1011                 |   32|   0|   32|          0|
    |tmp_2_1_3_reg_1059                 |   32|   0|   32|          0|
    |tmp_2_1_reg_925                    |   32|   0|   32|          0|
    |tmp_2_2_1_reg_973                  |   32|   0|   32|          0|
    |tmp_2_2_2_reg_1021                 |   32|   0|   32|          0|
    |tmp_2_2_3_reg_1069                 |   32|   0|   32|          0|
    |tmp_2_2_reg_930                    |   32|   0|   32|          0|
    |tmp_2_3_1_reg_983                  |   32|   0|   32|          0|
    |tmp_2_3_2_reg_1031                 |   32|   0|   32|          0|
    |tmp_2_3_3_reg_1079                 |   32|   0|   32|          0|
    |tmp_2_3_reg_935                    |   32|   0|   32|          0|
    |tmp_2_reg_920                      |   32|   0|   32|          0|
    |tmp_3_0_1_reg_996                  |   32|   0|   32|          0|
    |tmp_3_0_2_reg_1044                 |   32|   0|   32|          0|
    |tmp_3_0_3_reg_1084                 |   32|   0|   32|          0|
    |tmp_3_0_3_reg_1084_pp0_iter24_reg  |   32|   0|   32|          0|
    |tmp_3_1_1_reg_1006                 |   32|   0|   32|          0|
    |tmp_3_1_2_reg_1054                 |   32|   0|   32|          0|
    |tmp_3_1_3_reg_1090                 |   32|   0|   32|          0|
    |tmp_3_1_3_reg_1090_pp0_iter24_reg  |   32|   0|   32|          0|
    |tmp_3_1_reg_958                    |   32|   0|   32|          0|
    |tmp_3_2_1_reg_1016                 |   32|   0|   32|          0|
    |tmp_3_2_2_reg_1064                 |   32|   0|   32|          0|
    |tmp_3_2_3_reg_1096                 |   32|   0|   32|          0|
    |tmp_3_2_3_reg_1096_pp0_iter24_reg  |   32|   0|   32|          0|
    |tmp_3_2_reg_968                    |   32|   0|   32|          0|
    |tmp_3_3_1_reg_1026                 |   32|   0|   32|          0|
    |tmp_3_3_2_reg_1074                 |   32|   0|   32|          0|
    |tmp_3_3_3_reg_1102                 |   32|   0|   32|          0|
    |tmp_3_3_3_reg_1102_pp0_iter24_reg  |   32|   0|   32|          0|
    |tmp_3_3_reg_978                    |   32|   0|   32|          0|
    |tmp_3_reg_948                      |   32|   0|   32|          0|
    |icmp_ln45_reg_880                  |   64|  32|    1|          0|
    |p_Result_1_reg_897                 |   64|  32|   32|          0|
    |p_Result_3_reg_907                 |   64|  32|   32|          0|
    |p_Result_s_reg_902                 |   64|  32|   32|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 2220| 128| 2061|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|size               |  in |   32|  ap_stable |     size     |    scalar    |
|dim                |  in |   32|  ap_stable |      dim     |    scalar    |
|threshold          |  in |   32|  ap_stable |   threshold  |    scalar    |
|data0_0            |  in |   32|  ap_stable |    data0_0   |    pointer   |
|data0_1            |  in |   32|  ap_stable |    data0_1   |    pointer   |
|data0_2            |  in |   32|  ap_stable |    data0_2   |    pointer   |
|data0_3            |  in |   32|  ap_stable |    data0_3   |    pointer   |
|data0_4            |  in |   32|  ap_stable |    data0_4   |    pointer   |
|data0_5            |  in |   32|  ap_stable |    data0_5   |    pointer   |
|data0_6            |  in |   32|  ap_stable |    data0_6   |    pointer   |
|data0_7            |  in |   32|  ap_stable |    data0_7   |    pointer   |
|data0_8            |  in |   32|  ap_stable |    data0_8   |    pointer   |
|data0_9            |  in |   32|  ap_stable |    data0_9   |    pointer   |
|data0_10           |  in |   32|  ap_stable |   data0_10   |    pointer   |
|data0_11           |  in |   32|  ap_stable |   data0_11   |    pointer   |
|data0_12           |  in |   32|  ap_stable |   data0_12   |    pointer   |
|data0_13           |  in |   32|  ap_stable |   data0_13   |    pointer   |
|data0_14           |  in |   32|  ap_stable |   data0_14   |    pointer   |
|data0_15           |  in |   32|  ap_stable |   data0_15   |    pointer   |
|data1_V_TDATA      |  in |  128|    axis    |    data1_V   |    pointer   |
|data1_V_TVALID     |  in |    1|    axis    |    data1_V   |    pointer   |
|data1_V_TREADY     | out |    1|    axis    |    data1_V   |    pointer   |
|data_out_V_TDATA   | out |  128|    axis    |  data_out_V  |    pointer   |
|data_out_V_TVALID  | out |    1|    axis    |  data_out_V  |    pointer   |
|data_out_V_TREADY  |  in |    1|    axis    |  data_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 30 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 2 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_15), !map !37"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_14), !map !43"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_13), !map !49"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_12), !map !55"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_11), !map !61"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_10), !map !67"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_9), !map !73"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_8), !map !79"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_7), !map !85"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_6), !map !91"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_5), !map !97"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_4), !map !103"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_3), !map !109"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_2), !map !115"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_1), !map !121"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0_0), !map !127"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !133"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim), !map !139"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold), !map !143"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %data1_V), !map !147"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %data_out_V), !map !153"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @myFuncAccel4_str) nounwind"   --->   Operation 52 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%threshold_read = call float @_ssdm_op_Read.ap_stable.float(float %threshold)" [myIP.cpp:5]   --->   Operation 53 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %size)" [myIP.cpp:5]   --->   Operation 54 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:8]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:9]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %threshold, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:10]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0_0, float* %data0_1, float* %data0_2, float* %data0_3, float* %data0_4, float* %data0_5, float* %data0_6, float* %data0_7, float* %data0_8, float* %data0_9, float* %data0_10, float* %data0_11, float* %data0_12, float* %data0_13, float* %data0_14, float* %data0_15, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:12]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %data1_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 500, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:17]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %data_out_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 500, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.cpp:18]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data0_0_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_0)" [myIP.cpp:41]   --->   Operation 61 'read' 'data0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data0_1_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_1)" [myIP.cpp:41]   --->   Operation 62 'read' 'data0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data0_2_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_2)" [myIP.cpp:41]   --->   Operation 63 'read' 'data0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data0_3_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_3)" [myIP.cpp:41]   --->   Operation 64 'read' 'data0_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data0_4_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_4)" [myIP.cpp:41]   --->   Operation 65 'read' 'data0_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data0_5_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_5)" [myIP.cpp:41]   --->   Operation 66 'read' 'data0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data0_6_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_6)" [myIP.cpp:41]   --->   Operation 67 'read' 'data0_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data0_7_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_7)" [myIP.cpp:41]   --->   Operation 68 'read' 'data0_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data0_8_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_8)" [myIP.cpp:41]   --->   Operation 69 'read' 'data0_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data0_9_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_9)" [myIP.cpp:41]   --->   Operation 70 'read' 'data0_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data0_10_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_10)" [myIP.cpp:41]   --->   Operation 71 'read' 'data0_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data0_11_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_11)" [myIP.cpp:41]   --->   Operation 72 'read' 'data0_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data0_12_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_12)" [myIP.cpp:41]   --->   Operation 73 'read' 'data0_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data0_13_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_13)" [myIP.cpp:41]   --->   Operation 74 'read' 'data0_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data0_14_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_14)" [myIP.cpp:41]   --->   Operation 75 'read' 'data0_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data0_15_read = call float @_ssdm_op_Read.ap_stable.floatP(float* %data0_15)" [myIP.cpp:41]   --->   Operation 76 'read' 'data0_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln72_1 = bitcast float %threshold_read to i32" [myIP.cpp:72]   --->   Operation 77 'bitcast' 'bitcast_ln72_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %bitcast_ln72_1 to i23" [myIP.cpp:72]   --->   Operation 78 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.44ns)   --->   "%icmp_ln72_3 = icmp eq i23 %trunc_ln72, 0" [myIP.cpp:72]   --->   Operation 79 'icmp' 'icmp_ln72_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader51" [myIP.cpp:45]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%i_1 = phi i32 [ %i, %hls_label_1 ], [ 0, %.preheader51.preheader ]"   --->   Operation 81 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp eq i32 %i_1, %size_read" [myIP.cpp:45]   --->   Operation 82 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.55ns)   --->   "%i = add i32 %i_1, 1" [myIP.cpp:45]   --->   Operation 83 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %0, label %hls_label_1" [myIP.cpp:45]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_Val2_s = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %data1_V)" [myIP.cpp:56]   --->   Operation 85 'read' 'p_Val2_s' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i128 %p_Val2_s to i32" [myIP.cpp:56]   --->   Operation 86 'trunc' 'trunc_ln681' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %trunc_ln681 to float" [myIP.cpp:56]   --->   Operation 87 'bitcast' 'bitcast_ln56' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 32, i32 63)" [myIP.cpp:56]   --->   Operation 88 'partselect' 'p_Result_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 95)" [myIP.cpp:56]   --->   Operation 89 'partselect' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 96, i32 127)" [myIP.cpp:56]   --->   Operation 90 'partselect' 'p_Result_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 91 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 91 'fmul' 'tmp_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_1, i32 23, i32 30)" [myIP.cpp:72]   --->   Operation 92 'partselect' 'tmp_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln72_2 = icmp ne i8 %tmp_4, -1" [myIP.cpp:72]   --->   Operation 93 'icmp' 'icmp_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln72_1 = or i1 %icmp_ln72_3, %icmp_ln72_2" [myIP.cpp:72]   --->   Operation 94 'or' 'or_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [4/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 95 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [4/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 96 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [4/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 97 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 98 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 98 'fmul' 'tmp_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [3/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 99 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [3/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 100 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [3/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 101 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 102 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 102 'fmul' 'tmp_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [2/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 103 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [2/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 104 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [2/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 105 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 106 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_0_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 106 'fmul' 'tmp_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %data0_4_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 107 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %data0_8_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 108 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %data0_12_read, %bitcast_ln56" [myIP.cpp:68]   --->   Operation 109 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 110 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 110 'fadd' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.cpp:68]   --->   Operation 111 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [5/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 112 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [5/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.cpp:68]   --->   Operation 113 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln56_1 = bitcast i32 %p_Result_1 to float" [myIP.cpp:56]   --->   Operation 114 'bitcast' 'bitcast_ln56_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 115 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 115 'fadd' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [4/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 116 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.cpp:68]   --->   Operation 117 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [4/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 118 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [4/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 119 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [4/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 120 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [4/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.cpp:68]   --->   Operation 121 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [4/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 122 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 123 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 123 'fadd' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [3/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 124 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.cpp:68]   --->   Operation 125 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [3/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 126 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [3/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 127 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [3/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 128 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [3/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.cpp:68]   --->   Operation 129 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [3/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 130 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 131 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 131 'fadd' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [2/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 132 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.cpp:68]   --->   Operation 133 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [2/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 134 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [2/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 135 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [2/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 136 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [2/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.cpp:68]   --->   Operation 137 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [2/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 138 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 139 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 139 'fadd' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/4] (5.70ns)   --->   "%tmp_2_0_1 = fmul float %data0_1_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 140 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, 0.000000e+00" [myIP.cpp:68]   --->   Operation 141 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/4] (5.70ns)   --->   "%tmp_2_1_1 = fmul float %data0_5_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 142 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, 0.000000e+00" [myIP.cpp:68]   --->   Operation 143 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/4] (5.70ns)   --->   "%tmp_2_2_1 = fmul float %data0_9_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 144 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, 0.000000e+00" [myIP.cpp:68]   --->   Operation 145 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/4] (5.70ns)   --->   "%tmp_2_3_1 = fmul float %data0_13_read, %bitcast_ln56_1" [myIP.cpp:68]   --->   Operation 146 'fmul' 'tmp_2_3_1' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 147 [5/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.cpp:68]   --->   Operation 147 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [5/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.cpp:68]   --->   Operation 148 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [5/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.cpp:68]   --->   Operation 149 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [5/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.cpp:68]   --->   Operation 150 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln56_2 = bitcast i32 %p_Result_s to float" [myIP.cpp:56]   --->   Operation 151 'bitcast' 'bitcast_ln56_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_12 : Operation 152 [4/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.cpp:68]   --->   Operation 152 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [4/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 153 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [4/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.cpp:68]   --->   Operation 154 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [4/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 155 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [4/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.cpp:68]   --->   Operation 156 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [4/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 157 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [4/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.cpp:68]   --->   Operation 158 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [4/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 159 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 160 [3/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.cpp:68]   --->   Operation 160 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [3/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 161 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [3/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.cpp:68]   --->   Operation 162 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [3/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 163 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [3/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.cpp:68]   --->   Operation 164 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [3/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 165 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [3/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.cpp:68]   --->   Operation 166 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [3/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 167 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 168 [2/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.cpp:68]   --->   Operation 168 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [2/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 169 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [2/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.cpp:68]   --->   Operation 170 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [2/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 171 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [2/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.cpp:68]   --->   Operation 172 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [2/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 173 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [2/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.cpp:68]   --->   Operation 174 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [2/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 175 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 176 [1/5] (7.25ns)   --->   "%tmp_3_0_1 = fadd float %tmp_3, %tmp_2_0_1" [myIP.cpp:68]   --->   Operation 176 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/4] (5.70ns)   --->   "%tmp_2_0_2 = fmul float %data0_2_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 177 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/5] (7.25ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_1, %tmp_2_1_1" [myIP.cpp:68]   --->   Operation 178 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/4] (5.70ns)   --->   "%tmp_2_1_2 = fmul float %data0_6_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 179 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/5] (7.25ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_2, %tmp_2_2_1" [myIP.cpp:68]   --->   Operation 180 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/4] (5.70ns)   --->   "%tmp_2_2_2 = fmul float %data0_10_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 181 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/5] (7.25ns)   --->   "%tmp_3_3_1 = fadd float %tmp_3_3, %tmp_2_3_1" [myIP.cpp:68]   --->   Operation 182 'fadd' 'tmp_3_3_1' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/4] (5.70ns)   --->   "%tmp_2_3_2 = fmul float %data0_14_read, %bitcast_ln56_2" [myIP.cpp:68]   --->   Operation 183 'fmul' 'tmp_2_3_2' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 184 [5/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.cpp:68]   --->   Operation 184 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [5/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.cpp:68]   --->   Operation 185 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [5/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.cpp:68]   --->   Operation 186 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [5/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.cpp:68]   --->   Operation 187 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln56_3 = bitcast i32 %p_Result_3 to float" [myIP.cpp:56]   --->   Operation 188 'bitcast' 'bitcast_ln56_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 189 [4/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.cpp:68]   --->   Operation 189 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [4/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 190 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [4/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.cpp:68]   --->   Operation 191 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [4/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 192 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [4/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.cpp:68]   --->   Operation 193 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [4/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 194 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [4/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.cpp:68]   --->   Operation 195 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 196 [4/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 196 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 197 [3/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.cpp:68]   --->   Operation 197 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [3/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 198 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [3/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.cpp:68]   --->   Operation 199 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [3/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 200 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [3/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.cpp:68]   --->   Operation 201 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [3/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 202 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [3/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.cpp:68]   --->   Operation 203 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [3/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 204 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 205 [2/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.cpp:68]   --->   Operation 205 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 206 [2/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 206 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [2/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.cpp:68]   --->   Operation 207 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [2/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 208 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [2/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.cpp:68]   --->   Operation 209 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [2/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 210 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [2/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.cpp:68]   --->   Operation 211 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [2/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 212 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 213 [1/5] (7.25ns)   --->   "%tmp_3_0_2 = fadd float %tmp_3_0_1, %tmp_2_0_2" [myIP.cpp:68]   --->   Operation 213 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 214 [1/4] (5.70ns)   --->   "%tmp_2_0_3 = fmul float %data0_3_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 214 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 215 [1/5] (7.25ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_1_1, %tmp_2_1_2" [myIP.cpp:68]   --->   Operation 215 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/4] (5.70ns)   --->   "%tmp_2_1_3 = fmul float %data0_7_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 216 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [1/5] (7.25ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_2_1, %tmp_2_2_2" [myIP.cpp:68]   --->   Operation 217 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/4] (5.70ns)   --->   "%tmp_2_2_3 = fmul float %data0_11_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 218 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [1/5] (7.25ns)   --->   "%tmp_3_3_2 = fadd float %tmp_3_3_1, %tmp_2_3_2" [myIP.cpp:68]   --->   Operation 219 'fadd' 'tmp_3_3_2' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/4] (5.70ns)   --->   "%tmp_2_3_3 = fmul float %data0_15_read, %bitcast_ln56_3" [myIP.cpp:68]   --->   Operation 220 'fmul' 'tmp_2_3_3' <Predicate = (!icmp_ln45)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 221 [5/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.cpp:68]   --->   Operation 221 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [5/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.cpp:68]   --->   Operation 222 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [5/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.cpp:68]   --->   Operation 223 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [5/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.cpp:68]   --->   Operation 224 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 225 [4/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.cpp:68]   --->   Operation 225 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 226 [4/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.cpp:68]   --->   Operation 226 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 227 [4/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.cpp:68]   --->   Operation 227 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 228 [4/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.cpp:68]   --->   Operation 228 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 229 [3/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.cpp:68]   --->   Operation 229 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [3/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.cpp:68]   --->   Operation 230 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [3/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.cpp:68]   --->   Operation 231 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [3/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.cpp:68]   --->   Operation 232 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 233 [2/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.cpp:68]   --->   Operation 233 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [2/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.cpp:68]   --->   Operation 234 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 235 [2/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.cpp:68]   --->   Operation 235 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [2/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.cpp:68]   --->   Operation 236 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 237 [1/5] (7.25ns)   --->   "%tmp_3_0_3 = fadd float %tmp_3_0_2, %tmp_2_0_3" [myIP.cpp:68]   --->   Operation 237 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [1/5] (7.25ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_1_2, %tmp_2_1_3" [myIP.cpp:68]   --->   Operation 238 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 239 [1/5] (7.25ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_2_2, %tmp_2_2_3" [myIP.cpp:68]   --->   Operation 239 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [1/5] (7.25ns)   --->   "%tmp_3_3_3 = fadd float %tmp_3_3_2, %tmp_2_3_3" [myIP.cpp:68]   --->   Operation 240 'fadd' 'tmp_3_3_3' <Predicate = (!icmp_ln45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.43>
ST_26 : Operation 241 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %tmp_3_0_3, %threshold_read" [myIP.cpp:72]   --->   Operation 241 'fcmp' 'tmp_5' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 242 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %tmp_3_1_3, %threshold_read" [myIP.cpp:72]   --->   Operation 242 'fcmp' 'tmp_8' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 243 [2/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %tmp_3_2_3, %threshold_read" [myIP.cpp:72]   --->   Operation 243 'fcmp' 'tmp_s' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 244 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %tmp_3_3_3, %threshold_read" [myIP.cpp:72]   --->   Operation 244 'fcmp' 'tmp_10' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.97>
ST_27 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast float %tmp_3_0_3 to i32" [myIP.cpp:72]   --->   Operation 245 'bitcast' 'bitcast_ln72' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72, i32 23, i32 30)" [myIP.cpp:72]   --->   Operation 246 'partselect' 'tmp_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i32 %bitcast_ln72 to i23" [myIP.cpp:72]   --->   Operation 247 'trunc' 'trunc_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 248 [1/1] (1.55ns)   --->   "%icmp_ln72 = icmp ne i8 %tmp_1, -1" [myIP.cpp:72]   --->   Operation 248 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln45)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 249 [1/1] (2.44ns)   --->   "%icmp_ln72_1 = icmp eq i23 %trunc_ln72_1, 0" [myIP.cpp:72]   --->   Operation 249 'icmp' 'icmp_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_1)   --->   "%or_ln72 = or i1 %icmp_ln72_1, %icmp_ln72" [myIP.cpp:72]   --->   Operation 250 'or' 'or_ln72' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_1)   --->   "%and_ln72 = and i1 %or_ln72, %or_ln72_1" [myIP.cpp:72]   --->   Operation 251 'and' 'and_ln72' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 252 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %tmp_3_0_3, %threshold_read" [myIP.cpp:72]   --->   Operation 252 'fcmp' 'tmp_5' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 253 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln72_1 = and i1 %and_ln72, %tmp_5" [myIP.cpp:72]   --->   Operation 253 'and' 'and_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%zext_ln68 = zext i1 %and_ln72_1 to i2" [myIP.cpp:68]   --->   Operation 254 'zext' 'zext_ln68' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln72_2 = bitcast float %tmp_3_1_3 to i32" [myIP.cpp:72]   --->   Operation 255 'bitcast' 'bitcast_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_2, i32 23, i32 30)" [myIP.cpp:72]   --->   Operation 256 'partselect' 'tmp_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = trunc i32 %bitcast_ln72_2 to i23" [myIP.cpp:72]   --->   Operation 257 'trunc' 'trunc_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 258 [1/1] (1.55ns)   --->   "%icmp_ln72_4 = icmp ne i8 %tmp_6, -1" [myIP.cpp:72]   --->   Operation 258 'icmp' 'icmp_ln72_4' <Predicate = (!icmp_ln45)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 259 [1/1] (2.44ns)   --->   "%icmp_ln72_5 = icmp eq i23 %trunc_ln72_2, 0" [myIP.cpp:72]   --->   Operation 259 'icmp' 'icmp_ln72_5' <Predicate = (!icmp_ln45)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%or_ln72_2 = or i1 %icmp_ln72_5, %icmp_ln72_4" [myIP.cpp:72]   --->   Operation 260 'or' 'or_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%and_ln72_2 = and i1 %or_ln72_2, %or_ln72_1" [myIP.cpp:72]   --->   Operation 261 'and' 'and_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 262 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %tmp_3_1_3, %threshold_read" [myIP.cpp:72]   --->   Operation 262 'fcmp' 'tmp_8' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%and_ln72_3 = and i1 %and_ln72_2, %tmp_8" [myIP.cpp:72]   --->   Operation 263 'and' 'and_ln72_3' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%zext_ln68_1 = zext i1 %and_ln72_3 to i2" [myIP.cpp:68]   --->   Operation 264 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln72_3 = bitcast float %tmp_3_2_3 to i32" [myIP.cpp:72]   --->   Operation 265 'bitcast' 'bitcast_ln72_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_3, i32 23, i32 30)" [myIP.cpp:72]   --->   Operation 266 'partselect' 'tmp_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln72_3 = trunc i32 %bitcast_ln72_3 to i23" [myIP.cpp:72]   --->   Operation 267 'trunc' 'trunc_ln72_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (1.55ns)   --->   "%icmp_ln72_6 = icmp ne i8 %tmp_9, -1" [myIP.cpp:72]   --->   Operation 268 'icmp' 'icmp_ln72_6' <Predicate = (!icmp_ln45)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 269 [1/1] (2.44ns)   --->   "%icmp_ln72_7 = icmp eq i23 %trunc_ln72_3, 0" [myIP.cpp:72]   --->   Operation 269 'icmp' 'icmp_ln72_7' <Predicate = (!icmp_ln45)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%or_ln72_3 = or i1 %icmp_ln72_7, %icmp_ln72_6" [myIP.cpp:72]   --->   Operation 270 'or' 'or_ln72_3' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%and_ln72_4 = and i1 %or_ln72_3, %or_ln72_1" [myIP.cpp:72]   --->   Operation 271 'and' 'and_ln72_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 272 [1/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %tmp_3_2_3, %threshold_read" [myIP.cpp:72]   --->   Operation 272 'fcmp' 'tmp_s' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%and_ln72_5 = and i1 %and_ln72_4, %tmp_s" [myIP.cpp:72]   --->   Operation 273 'and' 'and_ln72_5' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%zext_ln68_2 = zext i1 %and_ln72_5 to i2" [myIP.cpp:68]   --->   Operation 274 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln72_4 = bitcast float %tmp_3_3_3 to i32" [myIP.cpp:72]   --->   Operation 275 'bitcast' 'bitcast_ln72_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72_4, i32 23, i32 30)" [myIP.cpp:72]   --->   Operation 276 'partselect' 'tmp_7' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln72_4 = trunc i32 %bitcast_ln72_4 to i23" [myIP.cpp:72]   --->   Operation 277 'trunc' 'trunc_ln72_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 278 [1/1] (1.55ns)   --->   "%icmp_ln72_8 = icmp ne i8 %tmp_7, -1" [myIP.cpp:72]   --->   Operation 278 'icmp' 'icmp_ln72_8' <Predicate = (!icmp_ln45)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 279 [1/1] (2.44ns)   --->   "%icmp_ln72_9 = icmp eq i23 %trunc_ln72_4, 0" [myIP.cpp:72]   --->   Operation 279 'icmp' 'icmp_ln72_9' <Predicate = (!icmp_ln45)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_7)   --->   "%or_ln72_4 = or i1 %icmp_ln72_9, %icmp_ln72_8" [myIP.cpp:72]   --->   Operation 280 'or' 'or_ln72_4' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln72_7)   --->   "%and_ln72_6 = and i1 %or_ln72_4, %or_ln72_1" [myIP.cpp:72]   --->   Operation 281 'and' 'and_ln72_6' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 282 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %tmp_3_3_3, %threshold_read" [myIP.cpp:72]   --->   Operation 282 'fcmp' 'tmp_10' <Predicate = (!icmp_ln45)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 283 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln72_7 = and i1 %and_ln72_6, %tmp_10" [myIP.cpp:72]   --->   Operation 283 'and' 'and_ln72_7' <Predicate = (!icmp_ln45)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%zext_ln72 = zext i1 %and_ln72_7 to i2" [myIP.cpp:72]   --->   Operation 284 'zext' 'zext_ln72' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln72 = add i2 %zext_ln68_1, %zext_ln68" [myIP.cpp:72]   --->   Operation 285 'add' 'add_ln72' <Predicate = (!icmp_ln45)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 286 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln72_1 = add i2 %zext_ln68_2, %zext_ln72" [myIP.cpp:72]   --->   Operation 286 'add' 'add_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.39>
ST_28 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i2 %add_ln72 to i3" [myIP.cpp:72]   --->   Operation 287 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i2 %add_ln72_1 to i3" [myIP.cpp:72]   --->   Operation 288 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 289 [1/1] (1.56ns)   --->   "%add_ln72_2 = add i3 %zext_ln72_2, %zext_ln72_1" [myIP.cpp:72]   --->   Operation 289 'add' 'add_ln72_2' <Predicate = (!icmp_ln45)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 290 [1/1] (1.13ns)   --->   "%icmp_ln78 = icmp eq i3 %add_ln72_2, -4" [myIP.cpp:78]   --->   Operation 290 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln45)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 291 [1/1] (0.69ns)   --->   "%select_ln79 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72" [myIP.cpp:79]   --->   Operation 291 'select' 'select_ln79' <Predicate = (!icmp_ln45)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 292 [1/1] (0.69ns)   --->   "%select_ln79_1 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72_2" [myIP.cpp:79]   --->   Operation 292 'select' 'select_ln79_1' <Predicate = (!icmp_ln45)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 293 [1/1] (0.69ns)   --->   "%select_ln79_2 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72_3" [myIP.cpp:79]   --->   Operation 293 'select' 'select_ln79_2' <Predicate = (!icmp_ln45)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 294 [1/1] (0.69ns)   --->   "%select_ln79_3 = select i1 %icmp_ln78, i32 0, i32 %bitcast_ln72_4" [myIP.cpp:79]   --->   Operation 294 'select' 'select_ln79_3' <Predicate = (!icmp_ln45)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_2_3 = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %select_ln79_3, i32 %select_ln79_2, i32 %select_ln79_1, i32 %select_ln79)" [myIP.cpp:79]   --->   Operation 295 'bitconcatenate' 'p_Result_2_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 296 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i128P(i128* %data_out_V, i128 %p_Result_2_3)" [myIP.cpp:83]   --->   Operation 296 'write' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 297 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [myIP.cpp:46]   --->   Operation 297 'specregionbegin' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_29 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1000, i32 1000, i32 1000, [1 x i8]* @p_str1) nounwind" [myIP.cpp:47]   --->   Operation 298 'speclooptripcount' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [myIP.cpp:49]   --->   Operation 299 'specpipeline' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_29 : Operation 300 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i128P(i128* %data_out_V, i128 %p_Result_2_3)" [myIP.cpp:83]   --->   Operation 300 'write' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [myIP.cpp:84]   --->   Operation 301 'specregionend' 'empty' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (0.00ns)   --->   "br label %.preheader51" [myIP.cpp:45]   --->   Operation 302 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 30 <SV = 2> <Delay = 0.00>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "ret void" [myIP.cpp:85]   --->   Operation 303 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data0_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ data1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 0000000000000000000000000000000]
threshold_read         (read             ) [ 0011111111111111111111111111110]
size_read              (read             ) [ 0011111111111111111111111111110]
specinterface_ln8      (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln9      (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln10     (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln12     (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln17     (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln18     (specinterface    ) [ 0000000000000000000000000000000]
data0_0_read           (read             ) [ 0011111111111111111111111111110]
data0_1_read           (read             ) [ 0011111111111111111111111111110]
data0_2_read           (read             ) [ 0011111111111111111111111111110]
data0_3_read           (read             ) [ 0011111111111111111111111111110]
data0_4_read           (read             ) [ 0011111111111111111111111111110]
data0_5_read           (read             ) [ 0011111111111111111111111111110]
data0_6_read           (read             ) [ 0011111111111111111111111111110]
data0_7_read           (read             ) [ 0011111111111111111111111111110]
data0_8_read           (read             ) [ 0011111111111111111111111111110]
data0_9_read           (read             ) [ 0011111111111111111111111111110]
data0_10_read          (read             ) [ 0011111111111111111111111111110]
data0_11_read          (read             ) [ 0011111111111111111111111111110]
data0_12_read          (read             ) [ 0011111111111111111111111111110]
data0_13_read          (read             ) [ 0011111111111111111111111111110]
data0_14_read          (read             ) [ 0011111111111111111111111111110]
data0_15_read          (read             ) [ 0011111111111111111111111111110]
bitcast_ln72_1         (bitcast          ) [ 0011111111111111111111111111110]
trunc_ln72             (trunc            ) [ 0000000000000000000000000000000]
icmp_ln72_3            (icmp             ) [ 0011111111111111111111111111110]
br_ln45                (br               ) [ 0111111111111111111111111111110]
i_1                    (phi              ) [ 0010000000000000000000000000000]
icmp_ln45              (icmp             ) [ 0011111111111111111111111111110]
i                      (add              ) [ 0111111111111111111111111111110]
br_ln45                (br               ) [ 0000000000000000000000000000000]
p_Val2_s               (read             ) [ 0000000000000000000000000000000]
trunc_ln681            (trunc            ) [ 0000000000000000000000000000000]
bitcast_ln56           (bitcast          ) [ 0011110000000000000000000000000]
p_Result_1             (partselect       ) [ 0011111100000000000000000000000]
p_Result_s             (partselect       ) [ 0011111111111000000000000000000]
p_Result_3             (partselect       ) [ 0011111111111111110000000000000]
tmp_4                  (partselect       ) [ 0000000000000000000000000000000]
icmp_ln72_2            (icmp             ) [ 0000000000000000000000000000000]
or_ln72_1              (or               ) [ 0011111111111111111111111111000]
tmp_2                  (fmul             ) [ 0010001111100000000000000000000]
tmp_2_1                (fmul             ) [ 0010001111100000000000000000000]
tmp_2_2                (fmul             ) [ 0010001111100000000000000000000]
tmp_2_3                (fmul             ) [ 0010001111100000000000000000000]
bitcast_ln56_1         (bitcast          ) [ 0010000011100000000000000000000]
tmp_3                  (fadd             ) [ 0010000000011111000000000000000]
tmp_2_0_1              (fmul             ) [ 0010000000011111000000000000000]
tmp_3_1                (fadd             ) [ 0010000000011111000000000000000]
tmp_2_1_1              (fmul             ) [ 0010000000011111000000000000000]
tmp_3_2                (fadd             ) [ 0010000000011111000000000000000]
tmp_2_2_1              (fmul             ) [ 0010000000011111000000000000000]
tmp_3_3                (fadd             ) [ 0010000000011111000000000000000]
tmp_2_3_1              (fmul             ) [ 0010000000011111000000000000000]
bitcast_ln56_2         (bitcast          ) [ 0010000000000111000000000000000]
tmp_3_0_1              (fadd             ) [ 0010000000000000111110000000000]
tmp_2_0_2              (fmul             ) [ 0010000000000000111110000000000]
tmp_3_1_1              (fadd             ) [ 0010000000000000111110000000000]
tmp_2_1_2              (fmul             ) [ 0010000000000000111110000000000]
tmp_3_2_1              (fadd             ) [ 0010000000000000111110000000000]
tmp_2_2_2              (fmul             ) [ 0010000000000000111110000000000]
tmp_3_3_1              (fadd             ) [ 0010000000000000111110000000000]
tmp_2_3_2              (fmul             ) [ 0010000000000000111110000000000]
bitcast_ln56_3         (bitcast          ) [ 0010000000000000001110000000000]
tmp_3_0_2              (fadd             ) [ 0010000000000000000001111100000]
tmp_2_0_3              (fmul             ) [ 0010000000000000000001111100000]
tmp_3_1_2              (fadd             ) [ 0010000000000000000001111100000]
tmp_2_1_3              (fmul             ) [ 0010000000000000000001111100000]
tmp_3_2_2              (fadd             ) [ 0010000000000000000001111100000]
tmp_2_2_3              (fmul             ) [ 0010000000000000000001111100000]
tmp_3_3_2              (fadd             ) [ 0010000000000000000001111100000]
tmp_2_3_3              (fmul             ) [ 0010000000000000000001111100000]
tmp_3_0_3              (fadd             ) [ 0010000000000000000000000011000]
tmp_3_1_3              (fadd             ) [ 0010000000000000000000000011000]
tmp_3_2_3              (fadd             ) [ 0010000000000000000000000011000]
tmp_3_3_3              (fadd             ) [ 0010000000000000000000000011000]
bitcast_ln72           (bitcast          ) [ 0010000000000000000000000000100]
tmp_1                  (partselect       ) [ 0000000000000000000000000000000]
trunc_ln72_1           (trunc            ) [ 0000000000000000000000000000000]
icmp_ln72              (icmp             ) [ 0000000000000000000000000000000]
icmp_ln72_1            (icmp             ) [ 0000000000000000000000000000000]
or_ln72                (or               ) [ 0000000000000000000000000000000]
and_ln72               (and              ) [ 0000000000000000000000000000000]
tmp_5                  (fcmp             ) [ 0000000000000000000000000000000]
and_ln72_1             (and              ) [ 0000000000000000000000000000000]
zext_ln68              (zext             ) [ 0000000000000000000000000000000]
bitcast_ln72_2         (bitcast          ) [ 0010000000000000000000000000100]
tmp_6                  (partselect       ) [ 0000000000000000000000000000000]
trunc_ln72_2           (trunc            ) [ 0000000000000000000000000000000]
icmp_ln72_4            (icmp             ) [ 0000000000000000000000000000000]
icmp_ln72_5            (icmp             ) [ 0000000000000000000000000000000]
or_ln72_2              (or               ) [ 0000000000000000000000000000000]
and_ln72_2             (and              ) [ 0000000000000000000000000000000]
tmp_8                  (fcmp             ) [ 0000000000000000000000000000000]
and_ln72_3             (and              ) [ 0000000000000000000000000000000]
zext_ln68_1            (zext             ) [ 0000000000000000000000000000000]
bitcast_ln72_3         (bitcast          ) [ 0010000000000000000000000000100]
tmp_9                  (partselect       ) [ 0000000000000000000000000000000]
trunc_ln72_3           (trunc            ) [ 0000000000000000000000000000000]
icmp_ln72_6            (icmp             ) [ 0000000000000000000000000000000]
icmp_ln72_7            (icmp             ) [ 0000000000000000000000000000000]
or_ln72_3              (or               ) [ 0000000000000000000000000000000]
and_ln72_4             (and              ) [ 0000000000000000000000000000000]
tmp_s                  (fcmp             ) [ 0000000000000000000000000000000]
and_ln72_5             (and              ) [ 0000000000000000000000000000000]
zext_ln68_2            (zext             ) [ 0000000000000000000000000000000]
bitcast_ln72_4         (bitcast          ) [ 0010000000000000000000000000100]
tmp_7                  (partselect       ) [ 0000000000000000000000000000000]
trunc_ln72_4           (trunc            ) [ 0000000000000000000000000000000]
icmp_ln72_8            (icmp             ) [ 0000000000000000000000000000000]
icmp_ln72_9            (icmp             ) [ 0000000000000000000000000000000]
or_ln72_4              (or               ) [ 0000000000000000000000000000000]
and_ln72_6             (and              ) [ 0000000000000000000000000000000]
tmp_10                 (fcmp             ) [ 0000000000000000000000000000000]
and_ln72_7             (and              ) [ 0000000000000000000000000000000]
zext_ln72              (zext             ) [ 0000000000000000000000000000000]
add_ln72               (add              ) [ 0010000000000000000000000000100]
add_ln72_1             (add              ) [ 0010000000000000000000000000100]
zext_ln72_1            (zext             ) [ 0000000000000000000000000000000]
zext_ln72_2            (zext             ) [ 0000000000000000000000000000000]
add_ln72_2             (add              ) [ 0000000000000000000000000000000]
icmp_ln78              (icmp             ) [ 0000000000000000000000000000000]
select_ln79            (select           ) [ 0000000000000000000000000000000]
select_ln79_1          (select           ) [ 0000000000000000000000000000000]
select_ln79_2          (select           ) [ 0000000000000000000000000000000]
select_ln79_3          (select           ) [ 0000000000000000000000000000000]
p_Result_2_3           (bitconcatenate   ) [ 0010000000000000000000000000010]
tmp                    (specregionbegin  ) [ 0000000000000000000000000000000]
speclooptripcount_ln47 (speclooptripcount) [ 0000000000000000000000000000000]
specpipeline_ln49      (specpipeline     ) [ 0000000000000000000000000000000]
write_ln83             (write            ) [ 0000000000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000000000]
br_ln45                (br               ) [ 0111111111111111111111111111110]
ret_ln85               (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data0_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data0_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data0_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data0_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data0_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data0_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data0_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data0_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data0_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data0_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data0_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data0_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data1_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_out_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myFuncAccel4_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.float"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.i128P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="threshold_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="size_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data0_0_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_0_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data0_1_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_1_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="data0_2_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_2_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data0_3_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_3_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data0_4_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_4_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="data0_5_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_5_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="data0_6_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_6_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data0_7_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_7_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data0_8_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_8_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="data0_9_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_9_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data0_10_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_10_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="data0_11_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_11_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="data0_12_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_12_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="data0_13_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_13_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="data0_14_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_14_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="data0_15_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_15_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Val2_s_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="128" slack="0"/>
<pin id="228" dir="0" index="1" bw="128" slack="0"/>
<pin id="229" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="128" slack="0"/>
<pin id="235" dir="0" index="2" bw="128" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/28 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_1_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_1/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_2/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_3/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_0_1/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_1_1/11 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_2_1/11 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_3_1/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_0_2/16 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_1_2/16 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_2_2/16 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_3_2/16 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_0_3/21 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_1_3/21 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_2_3/21 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_3_3/21 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_1/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_3/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="6"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_0_1/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="6"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_1_1/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="6"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_2_1/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="6"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_3_1/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="11"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_0_2/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="11"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_1_2/12 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="11"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_2_2/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="11"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_3_2/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="16"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_0_3/17 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="16"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_1_3/17 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="16"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_2_3/17 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="16"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_3_3/17 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="0" index="1" bw="32" slack="25"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/26 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="0" index="1" bw="32" slack="25"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/26 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="0" index="1" bw="32" slack="25"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/26 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="0" index="1" bw="32" slack="25"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/26 "/>
</bind>
</comp>

<comp id="398" class="1004" name="bitcast_ln72_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln72_1/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln72_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln72_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="23" slack="0"/>
<pin id="408" dir="0" index="1" bw="23" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_3/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln45_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln681_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="128" slack="0"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln681/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="bitcast_ln56_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_Result_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="128" slack="0"/>
<pin id="438" dir="0" index="2" bw="7" slack="0"/>
<pin id="439" dir="0" index="3" bw="7" slack="0"/>
<pin id="440" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_Result_s_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="128" slack="0"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="0" index="3" bw="8" slack="0"/>
<pin id="450" dir="1" index="4" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_Result_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="128" slack="0"/>
<pin id="458" dir="0" index="2" bw="8" slack="0"/>
<pin id="459" dir="0" index="3" bw="8" slack="0"/>
<pin id="460" dir="1" index="4" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="0" index="3" bw="6" slack="0"/>
<pin id="470" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln72_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_2/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln72_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="bitcast_ln56_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="5"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56_1/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="bitcast_ln56_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="10"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56_2/12 "/>
</bind>
</comp>

<comp id="499" class="1004" name="bitcast_ln56_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="15"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56_3/17 "/>
</bind>
</comp>

<comp id="506" class="1004" name="bitcast_ln72_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="2"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln72/27 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/27 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln72_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_1/27 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln72_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/27 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln72_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="23" slack="0"/>
<pin id="531" dir="0" index="1" bw="23" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_1/27 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_ln72_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/27 "/>
</bind>
</comp>

<comp id="541" class="1004" name="and_ln72_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="25"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln72/27 "/>
</bind>
</comp>

<comp id="546" class="1004" name="and_ln72_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln72_1/27 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln68_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/27 "/>
</bind>
</comp>

<comp id="556" class="1004" name="bitcast_ln72_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="2"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln72_2/27 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_6_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="6" slack="0"/>
<pin id="563" dir="0" index="3" bw="6" slack="0"/>
<pin id="564" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/27 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln72_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_2/27 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln72_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_4/27 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln72_5_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="23" slack="0"/>
<pin id="581" dir="0" index="1" bw="23" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_5/27 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln72_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72_2/27 "/>
</bind>
</comp>

<comp id="591" class="1004" name="and_ln72_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="25"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln72_2/27 "/>
</bind>
</comp>

<comp id="596" class="1004" name="and_ln72_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln72_3/27 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln68_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/27 "/>
</bind>
</comp>

<comp id="606" class="1004" name="bitcast_ln72_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="2"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln72_3/27 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_9_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="0" index="2" bw="6" slack="0"/>
<pin id="613" dir="0" index="3" bw="6" slack="0"/>
<pin id="614" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/27 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trunc_ln72_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_3/27 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln72_6_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_6/27 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln72_7_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="23" slack="0"/>
<pin id="631" dir="0" index="1" bw="23" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_7/27 "/>
</bind>
</comp>

<comp id="635" class="1004" name="or_ln72_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72_3/27 "/>
</bind>
</comp>

<comp id="641" class="1004" name="and_ln72_4_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="25"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln72_4/27 "/>
</bind>
</comp>

<comp id="646" class="1004" name="and_ln72_5_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln72_5/27 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln68_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/27 "/>
</bind>
</comp>

<comp id="656" class="1004" name="bitcast_ln72_4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="2"/>
<pin id="658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln72_4/27 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_7_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="6" slack="0"/>
<pin id="663" dir="0" index="3" bw="6" slack="0"/>
<pin id="664" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/27 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln72_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_4/27 "/>
</bind>
</comp>

<comp id="673" class="1004" name="icmp_ln72_8_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="0" index="1" bw="8" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_8/27 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln72_9_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="23" slack="0"/>
<pin id="681" dir="0" index="1" bw="23" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_9/27 "/>
</bind>
</comp>

<comp id="685" class="1004" name="or_ln72_4_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72_4/27 "/>
</bind>
</comp>

<comp id="691" class="1004" name="and_ln72_6_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="25"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln72_6/27 "/>
</bind>
</comp>

<comp id="696" class="1004" name="and_ln72_7_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln72_7/27 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln72_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/27 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln72_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/27 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln72_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/27 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln72_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="1"/>
<pin id="720" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/28 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln72_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="2" slack="1"/>
<pin id="723" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_2/28 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln72_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="0" index="1" bw="2" slack="0"/>
<pin id="727" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_2/28 "/>
</bind>
</comp>

<comp id="730" class="1004" name="icmp_ln78_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="3" slack="0"/>
<pin id="732" dir="0" index="1" bw="3" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/28 "/>
</bind>
</comp>

<comp id="736" class="1004" name="select_ln79_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="0" index="2" bw="32" slack="1"/>
<pin id="740" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/28 "/>
</bind>
</comp>

<comp id="743" class="1004" name="select_ln79_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="32" slack="1"/>
<pin id="747" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/28 "/>
</bind>
</comp>

<comp id="750" class="1004" name="select_ln79_2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="0" index="2" bw="32" slack="1"/>
<pin id="754" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/28 "/>
</bind>
</comp>

<comp id="757" class="1004" name="select_ln79_3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="0" index="2" bw="32" slack="1"/>
<pin id="761" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_3/28 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_Result_2_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="128" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="0" index="2" bw="32" slack="0"/>
<pin id="768" dir="0" index="3" bw="32" slack="0"/>
<pin id="769" dir="0" index="4" bw="32" slack="0"/>
<pin id="770" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2_3/28 "/>
</bind>
</comp>

<comp id="777" class="1005" name="threshold_read_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="25"/>
<pin id="779" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="threshold_read "/>
</bind>
</comp>

<comp id="785" class="1005" name="size_read_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="790" class="1005" name="data0_0_read_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_0_read "/>
</bind>
</comp>

<comp id="795" class="1005" name="data0_1_read_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="6"/>
<pin id="797" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="data0_1_read "/>
</bind>
</comp>

<comp id="800" class="1005" name="data0_2_read_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="11"/>
<pin id="802" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="data0_2_read "/>
</bind>
</comp>

<comp id="805" class="1005" name="data0_3_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="16"/>
<pin id="807" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="data0_3_read "/>
</bind>
</comp>

<comp id="810" class="1005" name="data0_4_read_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_4_read "/>
</bind>
</comp>

<comp id="815" class="1005" name="data0_5_read_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="6"/>
<pin id="817" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="data0_5_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="data0_6_read_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="11"/>
<pin id="822" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="data0_6_read "/>
</bind>
</comp>

<comp id="825" class="1005" name="data0_7_read_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="16"/>
<pin id="827" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="data0_7_read "/>
</bind>
</comp>

<comp id="830" class="1005" name="data0_8_read_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_8_read "/>
</bind>
</comp>

<comp id="835" class="1005" name="data0_9_read_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="6"/>
<pin id="837" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="data0_9_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="data0_10_read_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="11"/>
<pin id="842" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="data0_10_read "/>
</bind>
</comp>

<comp id="845" class="1005" name="data0_11_read_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="16"/>
<pin id="847" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="data0_11_read "/>
</bind>
</comp>

<comp id="850" class="1005" name="data0_12_read_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_12_read "/>
</bind>
</comp>

<comp id="855" class="1005" name="data0_13_read_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="6"/>
<pin id="857" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="data0_13_read "/>
</bind>
</comp>

<comp id="860" class="1005" name="data0_14_read_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="11"/>
<pin id="862" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="data0_14_read "/>
</bind>
</comp>

<comp id="865" class="1005" name="data0_15_read_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="16"/>
<pin id="867" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="data0_15_read "/>
</bind>
</comp>

<comp id="870" class="1005" name="bitcast_ln72_1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln72_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="icmp_ln72_3_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln72_3 "/>
</bind>
</comp>

<comp id="880" class="1005" name="icmp_ln45_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="884" class="1005" name="i_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="889" class="1005" name="bitcast_ln56_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln56 "/>
</bind>
</comp>

<comp id="897" class="1005" name="p_Result_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="5"/>
<pin id="899" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="p_Result_s_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="10"/>
<pin id="904" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="907" class="1005" name="p_Result_3_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="15"/>
<pin id="909" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="912" class="1005" name="or_ln72_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="25"/>
<pin id="914" dir="1" index="1" bw="1" slack="25"/>
</pin_list>
<bind>
<opset="or_ln72_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="tmp_2_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_2_1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="tmp_2_2_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_2 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_2_3_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3 "/>
</bind>
</comp>

<comp id="940" class="1005" name="bitcast_ln56_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln56_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_3_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_2_0_1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="1"/>
<pin id="955" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0_1 "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_3_1_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1 "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_2_1_1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_3_2_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2 "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_2_2_1_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_2_1 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_3_3_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_2_3_1_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3_1 "/>
</bind>
</comp>

<comp id="988" class="1005" name="bitcast_ln56_2_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln56_2 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_3_0_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_1 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="tmp_2_0_2_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="1"/>
<pin id="1003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0_2 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="tmp_3_1_1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="1"/>
<pin id="1008" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_1 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="tmp_2_1_2_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="1"/>
<pin id="1013" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1_2 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_3_2_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2_1 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="tmp_2_2_2_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_2_2 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="tmp_3_3_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="1"/>
<pin id="1028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="tmp_2_3_2_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3_2 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="bitcast_ln56_3_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="1"/>
<pin id="1038" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln56_3 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_3_0_2_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_2 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="tmp_2_0_3_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0_3 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_3_1_2_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_2 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_2_1_3_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1_3 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="tmp_3_2_2_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2_2 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="tmp_2_2_3_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="1"/>
<pin id="1071" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_2_3 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_3_3_2_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3_2 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_2_3_3_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="1"/>
<pin id="1081" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3_3 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="tmp_3_0_3_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="1"/>
<pin id="1086" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_3 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_3_1_3_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1_3 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_3_2_3_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2_3 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="tmp_3_3_3_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="1"/>
<pin id="1104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3_3 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="bitcast_ln72_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="1"/>
<pin id="1110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln72 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="bitcast_ln72_2_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln72_2 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="bitcast_ln72_3_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="1"/>
<pin id="1120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln72_3 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="bitcast_ln72_4_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="1"/>
<pin id="1125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln72_4 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="add_ln72_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="2" slack="1"/>
<pin id="1130" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="add_ln72_1_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="2" slack="1"/>
<pin id="1135" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72_1 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="p_Result_2_3_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="128" slack="1"/>
<pin id="1140" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="70" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="70" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="70" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="70" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="70" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="70" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="70" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="70" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="74" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="104" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="98" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="98" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="98" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="98" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="401"><net_src comp="118" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="72" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="243" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="243" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="226" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="434"><net_src comp="427" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="441"><net_src comp="76" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="226" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="78" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="451"><net_src comp="76" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="226" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="82" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="84" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="226" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="86" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="88" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="471"><net_src comp="90" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="92" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="473"><net_src comp="94" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="478"><net_src comp="465" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="96" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="485" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="515"><net_src comp="90" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="92" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="94" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="522"><net_src comp="506" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="509" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="96" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="519" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="72" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="523" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="382" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="565"><net_src comp="90" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="92" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="94" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="572"><net_src comp="556" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="559" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="96" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="569" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="72" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="573" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="386" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="615"><net_src comp="90" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="606" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="92" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="94" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="622"><net_src comp="606" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="609" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="96" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="619" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="72" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="623" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="390" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="665"><net_src comp="90" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="92" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="94" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="672"><net_src comp="656" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="659" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="96" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="669" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="72" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="673" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="394" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="602" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="552" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="652" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="702" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="728"><net_src comp="721" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="718" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="100" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="56" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="748"><net_src comp="730" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="56" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="755"><net_src comp="730" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="56" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="762"><net_src comp="730" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="56" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="771"><net_src comp="102" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="757" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="750" pin="3"/><net_sink comp="764" pin=2"/></net>

<net id="774"><net_src comp="743" pin="3"/><net_sink comp="764" pin=3"/></net>

<net id="775"><net_src comp="736" pin="3"/><net_sink comp="764" pin=4"/></net>

<net id="776"><net_src comp="764" pin="5"/><net_sink comp="232" pin=2"/></net>

<net id="780"><net_src comp="118" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="783"><net_src comp="777" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="784"><net_src comp="777" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="788"><net_src comp="124" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="793"><net_src comp="130" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="798"><net_src comp="136" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="803"><net_src comp="142" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="808"><net_src comp="148" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="813"><net_src comp="154" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="818"><net_src comp="160" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="823"><net_src comp="166" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="828"><net_src comp="172" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="833"><net_src comp="178" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="838"><net_src comp="184" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="843"><net_src comp="190" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="848"><net_src comp="196" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="853"><net_src comp="202" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="858"><net_src comp="208" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="863"><net_src comp="214" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="868"><net_src comp="220" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="873"><net_src comp="398" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="878"><net_src comp="406" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="883"><net_src comp="412" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="417" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="892"><net_src comp="427" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="896"><net_src comp="889" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="900"><net_src comp="435" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="905"><net_src comp="445" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="910"><net_src comp="455" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="915"><net_src comp="480" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="918"><net_src comp="912" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="919"><net_src comp="912" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="923"><net_src comp="318" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="928"><net_src comp="322" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="933"><net_src comp="326" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="938"><net_src comp="330" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="943"><net_src comp="485" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="951"><net_src comp="250" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="956"><net_src comp="334" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="961"><net_src comp="255" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="966"><net_src comp="338" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="971"><net_src comp="260" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="976"><net_src comp="342" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="981"><net_src comp="265" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="986"><net_src comp="346" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="991"><net_src comp="492" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="994"><net_src comp="988" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="995"><net_src comp="988" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="999"><net_src comp="270" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1004"><net_src comp="350" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1009"><net_src comp="274" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1014"><net_src comp="354" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1019"><net_src comp="278" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1024"><net_src comp="358" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1029"><net_src comp="282" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1034"><net_src comp="362" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1039"><net_src comp="499" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1043"><net_src comp="1036" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="1047"><net_src comp="286" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1052"><net_src comp="366" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1057"><net_src comp="290" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1062"><net_src comp="370" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1067"><net_src comp="294" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1072"><net_src comp="374" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1077"><net_src comp="298" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1082"><net_src comp="378" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1087"><net_src comp="302" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1093"><net_src comp="306" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1099"><net_src comp="310" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1105"><net_src comp="314" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1111"><net_src comp="506" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="1116"><net_src comp="556" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="1121"><net_src comp="606" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="1126"><net_src comp="656" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="1131"><net_src comp="706" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1136"><net_src comp="712" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1141"><net_src comp="764" pin="5"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="232" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V | {29 }
 - Input state : 
	Port: myFuncAccel4 : size | {1 }
	Port: myFuncAccel4 : threshold | {1 }
	Port: myFuncAccel4 : data0_0 | {1 }
	Port: myFuncAccel4 : data0_1 | {1 }
	Port: myFuncAccel4 : data0_2 | {1 }
	Port: myFuncAccel4 : data0_3 | {1 }
	Port: myFuncAccel4 : data0_4 | {1 }
	Port: myFuncAccel4 : data0_5 | {1 }
	Port: myFuncAccel4 : data0_6 | {1 }
	Port: myFuncAccel4 : data0_7 | {1 }
	Port: myFuncAccel4 : data0_8 | {1 }
	Port: myFuncAccel4 : data0_9 | {1 }
	Port: myFuncAccel4 : data0_10 | {1 }
	Port: myFuncAccel4 : data0_11 | {1 }
	Port: myFuncAccel4 : data0_12 | {1 }
	Port: myFuncAccel4 : data0_13 | {1 }
	Port: myFuncAccel4 : data0_14 | {1 }
	Port: myFuncAccel4 : data0_15 | {1 }
	Port: myFuncAccel4 : data1_V | {2 }
  - Chain level:
	State 1
		trunc_ln72 : 1
		icmp_ln72_3 : 2
	State 2
		icmp_ln45 : 1
		i : 1
		br_ln45 : 2
		bitcast_ln56 : 1
		tmp_2 : 2
		icmp_ln72_2 : 1
		or_ln72_1 : 2
		tmp_2_1 : 2
		tmp_2_2 : 2
		tmp_2_3 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_2_0_1 : 1
		tmp_2_1_1 : 1
		tmp_2_2_1 : 1
		tmp_2_3_1 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp_2_0_2 : 1
		tmp_2_1_2 : 1
		tmp_2_2_2 : 1
		tmp_2_3_2 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_2_0_3 : 1
		tmp_2_1_3 : 1
		tmp_2_2_3 : 1
		tmp_2_3_3 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		tmp_1 : 1
		trunc_ln72_1 : 1
		icmp_ln72 : 2
		icmp_ln72_1 : 2
		or_ln72 : 3
		and_ln72 : 3
		and_ln72_1 : 3
		zext_ln68 : 3
		tmp_6 : 1
		trunc_ln72_2 : 1
		icmp_ln72_4 : 2
		icmp_ln72_5 : 2
		or_ln72_2 : 3
		and_ln72_2 : 3
		and_ln72_3 : 3
		zext_ln68_1 : 3
		tmp_9 : 1
		trunc_ln72_3 : 1
		icmp_ln72_6 : 2
		icmp_ln72_7 : 2
		or_ln72_3 : 3
		and_ln72_4 : 3
		and_ln72_5 : 3
		zext_ln68_2 : 3
		tmp_7 : 1
		trunc_ln72_4 : 1
		icmp_ln72_8 : 2
		icmp_ln72_9 : 2
		or_ln72_4 : 3
		and_ln72_6 : 3
		and_ln72_7 : 3
		zext_ln72 : 3
		add_ln72 : 4
		add_ln72_1 : 4
	State 28
		add_ln72_2 : 1
		icmp_ln78 : 2
		select_ln79 : 3
		select_ln79_1 : 3
		select_ln79_2 : 3
		select_ln79_3 : 3
		p_Result_2_3 : 4
		write_ln83 : 5
	State 29
		empty : 1
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_250         |    2    |   205   |   390   |
|          |         grp_fu_255         |    2    |   205   |   390   |
|          |         grp_fu_260         |    2    |   205   |   390   |
|          |         grp_fu_265         |    2    |   205   |   390   |
|          |         grp_fu_270         |    2    |   205   |   390   |
|          |         grp_fu_274         |    2    |   205   |   390   |
|          |         grp_fu_278         |    2    |   205   |   390   |
|   fadd   |         grp_fu_282         |    2    |   205   |   390   |
|          |         grp_fu_286         |    2    |   205   |   390   |
|          |         grp_fu_290         |    2    |   205   |   390   |
|          |         grp_fu_294         |    2    |   205   |   390   |
|          |         grp_fu_298         |    2    |   205   |   390   |
|          |         grp_fu_302         |    2    |   205   |   390   |
|          |         grp_fu_306         |    2    |   205   |   390   |
|          |         grp_fu_310         |    2    |   205   |   390   |
|          |         grp_fu_314         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_318         |    3    |   143   |   321   |
|          |         grp_fu_322         |    3    |   143   |   321   |
|          |         grp_fu_326         |    3    |   143   |   321   |
|          |         grp_fu_330         |    3    |   143   |   321   |
|          |         grp_fu_334         |    3    |   143   |   321   |
|          |         grp_fu_338         |    3    |   143   |   321   |
|          |         grp_fu_342         |    3    |   143   |   321   |
|   fmul   |         grp_fu_346         |    3    |   143   |   321   |
|          |         grp_fu_350         |    3    |   143   |   321   |
|          |         grp_fu_354         |    3    |   143   |   321   |
|          |         grp_fu_358         |    3    |   143   |   321   |
|          |         grp_fu_362         |    3    |   143   |   321   |
|          |         grp_fu_366         |    3    |   143   |   321   |
|          |         grp_fu_370         |    3    |   143   |   321   |
|          |         grp_fu_374         |    3    |   143   |   321   |
|          |         grp_fu_378         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_382         |    0    |    66   |   239   |
|   fcmp   |         grp_fu_386         |    0    |    66   |   239   |
|          |         grp_fu_390         |    0    |    66   |   239   |
|          |         grp_fu_394         |    0    |    66   |   239   |
|----------|----------------------------|---------|---------|---------|
|          |     icmp_ln72_3_fu_406     |    0    |    0    |    18   |
|          |      icmp_ln45_fu_412      |    0    |    0    |    18   |
|          |     icmp_ln72_2_fu_474     |    0    |    0    |    11   |
|          |      icmp_ln72_fu_523      |    0    |    0    |    11   |
|          |     icmp_ln72_1_fu_529     |    0    |    0    |    18   |
|   icmp   |     icmp_ln72_4_fu_573     |    0    |    0    |    11   |
|          |     icmp_ln72_5_fu_579     |    0    |    0    |    18   |
|          |     icmp_ln72_6_fu_623     |    0    |    0    |    11   |
|          |     icmp_ln72_7_fu_629     |    0    |    0    |    18   |
|          |     icmp_ln72_8_fu_673     |    0    |    0    |    11   |
|          |     icmp_ln72_9_fu_679     |    0    |    0    |    18   |
|          |      icmp_ln78_fu_730      |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln79_fu_736     |    0    |    0    |    32   |
|  select  |    select_ln79_1_fu_743    |    0    |    0    |    32   |
|          |    select_ln79_2_fu_750    |    0    |    0    |    32   |
|          |    select_ln79_3_fu_757    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |          i_fu_417          |    0    |    0    |    39   |
|    add   |       add_ln72_fu_706      |    0    |    0    |    10   |
|          |      add_ln72_1_fu_712     |    0    |    0    |    10   |
|          |      add_ln72_2_fu_724     |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|          |       and_ln72_fu_541      |    0    |    0    |    2    |
|          |      and_ln72_1_fu_546     |    0    |    0    |    2    |
|          |      and_ln72_2_fu_591     |    0    |    0    |    2    |
|    and   |      and_ln72_3_fu_596     |    0    |    0    |    2    |
|          |      and_ln72_4_fu_641     |    0    |    0    |    2    |
|          |      and_ln72_5_fu_646     |    0    |    0    |    2    |
|          |      and_ln72_6_fu_691     |    0    |    0    |    2    |
|          |      and_ln72_7_fu_696     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      or_ln72_1_fu_480      |    0    |    0    |    2    |
|          |       or_ln72_fu_535       |    0    |    0    |    2    |
|    or    |      or_ln72_2_fu_585      |    0    |    0    |    2    |
|          |      or_ln72_3_fu_635      |    0    |    0    |    2    |
|          |      or_ln72_4_fu_685      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          | threshold_read_read_fu_118 |    0    |    0    |    0    |
|          |    size_read_read_fu_124   |    0    |    0    |    0    |
|          |  data0_0_read_read_fu_130  |    0    |    0    |    0    |
|          |  data0_1_read_read_fu_136  |    0    |    0    |    0    |
|          |  data0_2_read_read_fu_142  |    0    |    0    |    0    |
|          |  data0_3_read_read_fu_148  |    0    |    0    |    0    |
|          |  data0_4_read_read_fu_154  |    0    |    0    |    0    |
|          |  data0_5_read_read_fu_160  |    0    |    0    |    0    |
|          |  data0_6_read_read_fu_166  |    0    |    0    |    0    |
|   read   |  data0_7_read_read_fu_172  |    0    |    0    |    0    |
|          |  data0_8_read_read_fu_178  |    0    |    0    |    0    |
|          |  data0_9_read_read_fu_184  |    0    |    0    |    0    |
|          |  data0_10_read_read_fu_190 |    0    |    0    |    0    |
|          |  data0_11_read_read_fu_196 |    0    |    0    |    0    |
|          |  data0_12_read_read_fu_202 |    0    |    0    |    0    |
|          |  data0_13_read_read_fu_208 |    0    |    0    |    0    |
|          |  data0_14_read_read_fu_214 |    0    |    0    |    0    |
|          |  data0_15_read_read_fu_220 |    0    |    0    |    0    |
|          |    p_Val2_s_read_fu_226    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_232      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln72_fu_402     |    0    |    0    |    0    |
|          |     trunc_ln681_fu_423     |    0    |    0    |    0    |
|   trunc  |     trunc_ln72_1_fu_519    |    0    |    0    |    0    |
|          |     trunc_ln72_2_fu_569    |    0    |    0    |    0    |
|          |     trunc_ln72_3_fu_619    |    0    |    0    |    0    |
|          |     trunc_ln72_4_fu_669    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      p_Result_1_fu_435     |    0    |    0    |    0    |
|          |      p_Result_s_fu_445     |    0    |    0    |    0    |
|          |      p_Result_3_fu_455     |    0    |    0    |    0    |
|partselect|        tmp_4_fu_465        |    0    |    0    |    0    |
|          |        tmp_1_fu_509        |    0    |    0    |    0    |
|          |        tmp_6_fu_559        |    0    |    0    |    0    |
|          |        tmp_9_fu_609        |    0    |    0    |    0    |
|          |        tmp_7_fu_659        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln68_fu_552      |    0    |    0    |    0    |
|          |     zext_ln68_1_fu_602     |    0    |    0    |    0    |
|   zext   |     zext_ln68_2_fu_652     |    0    |    0    |    0    |
|          |      zext_ln72_fu_702      |    0    |    0    |    0    |
|          |     zext_ln72_1_fu_718     |    0    |    0    |    0    |
|          |     zext_ln72_2_fu_721     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|     p_Result_2_3_fu_764    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    80   |   5832  |  12727  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln72_1_reg_1133  |    2   |
|   add_ln72_reg_1128   |    2   |
| bitcast_ln56_1_reg_940|   32   |
| bitcast_ln56_2_reg_988|   32   |
|bitcast_ln56_3_reg_1036|   32   |
|  bitcast_ln56_reg_889 |   32   |
| bitcast_ln72_1_reg_870|   32   |
|bitcast_ln72_2_reg_1113|   32   |
|bitcast_ln72_3_reg_1118|   32   |
|bitcast_ln72_4_reg_1123|   32   |
| bitcast_ln72_reg_1108 |   32   |
|  data0_0_read_reg_790 |   32   |
| data0_10_read_reg_840 |   32   |
| data0_11_read_reg_845 |   32   |
| data0_12_read_reg_850 |   32   |
| data0_13_read_reg_855 |   32   |
| data0_14_read_reg_860 |   32   |
| data0_15_read_reg_865 |   32   |
|  data0_1_read_reg_795 |   32   |
|  data0_2_read_reg_800 |   32   |
|  data0_3_read_reg_805 |   32   |
|  data0_4_read_reg_810 |   32   |
|  data0_5_read_reg_815 |   32   |
|  data0_6_read_reg_820 |   32   |
|  data0_7_read_reg_825 |   32   |
|  data0_8_read_reg_830 |   32   |
|  data0_9_read_reg_835 |   32   |
|      i_1_reg_239      |   32   |
|       i_reg_884       |   32   |
|   icmp_ln45_reg_880   |    1   |
|  icmp_ln72_3_reg_875  |    1   |
|   or_ln72_1_reg_912   |    1   |
|   p_Result_1_reg_897  |   32   |
| p_Result_2_3_reg_1138 |   128  |
|   p_Result_3_reg_907  |   32   |
|   p_Result_s_reg_902  |   32   |
|   size_read_reg_785   |   32   |
| threshold_read_reg_777|   32   |
|   tmp_2_0_1_reg_953   |   32   |
|   tmp_2_0_2_reg_1001  |   32   |
|   tmp_2_0_3_reg_1049  |   32   |
|   tmp_2_1_1_reg_963   |   32   |
|   tmp_2_1_2_reg_1011  |   32   |
|   tmp_2_1_3_reg_1059  |   32   |
|    tmp_2_1_reg_925    |   32   |
|   tmp_2_2_1_reg_973   |   32   |
|   tmp_2_2_2_reg_1021  |   32   |
|   tmp_2_2_3_reg_1069  |   32   |
|    tmp_2_2_reg_930    |   32   |
|   tmp_2_3_1_reg_983   |   32   |
|   tmp_2_3_2_reg_1031  |   32   |
|   tmp_2_3_3_reg_1079  |   32   |
|    tmp_2_3_reg_935    |   32   |
|     tmp_2_reg_920     |   32   |
|   tmp_3_0_1_reg_996   |   32   |
|   tmp_3_0_2_reg_1044  |   32   |
|   tmp_3_0_3_reg_1084  |   32   |
|   tmp_3_1_1_reg_1006  |   32   |
|   tmp_3_1_2_reg_1054  |   32   |
|   tmp_3_1_3_reg_1090  |   32   |
|    tmp_3_1_reg_958    |   32   |
|   tmp_3_2_1_reg_1016  |   32   |
|   tmp_3_2_2_reg_1064  |   32   |
|   tmp_3_2_3_reg_1096  |   32   |
|    tmp_3_2_reg_968    |   32   |
|   tmp_3_3_1_reg_1026  |   32   |
|   tmp_3_3_2_reg_1074  |   32   |
|   tmp_3_3_3_reg_1102  |   32   |
|    tmp_3_3_reg_978    |   32   |
|     tmp_3_reg_948     |   32   |
+-----------------------+--------+
|         Total         |  2183  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_232 |  p2  |   2  |  128 |   256  ||    9    |
|    grp_fu_318    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_322    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_326    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_330    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_334    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_338    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_342    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_346    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_350    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_354    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_358    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_362    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_366    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_370    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_374    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_378    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1280  ||  30.073 ||   153   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   80   |    -   |  5832  |  12727 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   153  |
|  Register |    -   |    -   |  2183  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   80   |   30   |  8015  |  12880 |
+-----------+--------+--------+--------+--------+
