// Seed: 92083940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wor id_6;
  inout tri1 id_5;
  output wire id_4;
  input wire id_3;
  assign module_1.id_19 = 0;
  output wire id_2;
  inout wire id_1;
  assign id_5 = -1;
  wire id_8;
  ;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input tri id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wor id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    input wor id_10,
    output wire id_11,
    input wire id_12,
    input tri1 id_13,
    output supply1 id_14,
    output wire id_15,
    output tri1 id_16,
    output supply1 id_17,
    input tri id_18,
    output wire id_19,
    inout tri1 id_20,
    input uwire id_21,
    input tri0 id_22,
    input uwire id_23
    , id_26,
    output tri1 id_24
);
  wire id_27;
  ;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_26
  );
endmodule
