Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 18 15:49:58 2024
| Host         : DESKTOP-DO77H1P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      6 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             120 |           60 |
| Yes          | No                    | Yes                    |              31 |           10 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+--------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+---------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG | monopulse/eqOp      |                    |                1 |              1 |
| ~clk_IBUF_BUFG |                     |                    |                1 |              1 |
| ~clk_IBUF_BUFG | monopulse/en        | monopulse/Q2_reg_2 |                2 |              6 |
|  clk_IBUF_BUFG | monopulse/en        | btn_IBUF[1]        |               10 |             31 |
|  clk_IBUF_BUFG | monopulse/p_0_in__0 |                    |                8 |             32 |
|  clk_IBUF_BUFG |                     |                    |               11 |             37 |
| ~clk_IBUF_BUFG | monopulse/Q2_reg_0  |                    |               12 |             96 |
| ~clk_IBUF_BUFG | monopulse/en        |                    |               59 |            119 |
+----------------+---------------------+--------------------+------------------+----------------+


