$comment
	File created using the following command:
		vcd file L3P4.msim.vcd -direction
$end
$date
	Thu Oct 08 22:46:25 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module L3P4_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 1 " D $end
$var wire 1 # Qa $end
$var wire 1 $ Qb $end
$var wire 1 % Qc $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - D~combout $end
$var wire 1 . Clock~combout $end
$var wire 1 / Clock~clkctrl_outclk $end
$var wire 1 0 latch|Q~combout $end
$var wire 1 1 posDff|Q~feeder_combout $end
$var wire 1 2 posDff|Q~regout $end
$var wire 1 3 negDff|Q~feeder_combout $end
$var wire 1 4 negDff|Q~regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
x0
01
02
03
04
$end
#64512
1"
1-
0&
13
11
#80000
1!
1.
1/
1&
10
1#
12
1$
#97280
0"
0-
0&
03
01
00
0#
#117760
1"
1-
1&
13
11
10
1#
#143360
0"
0-
0&
03
01
00
0#
#160000
0!
0.
0/
1&
#174080
1"
1-
0&
13
11
#214016
0"
0-
1&
03
01
#240000
1!
1.
1/
0&
02
0$
#253952
1"
1-
1&
13
11
10
1#
#273408
0"
0-
0&
03
01
00
0#
#286720
1"
1-
1&
13
11
10
1#
#320000
0!
0.
0/
0&
14
1%
#334848
0"
0-
1&
03
01
#400000
