/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * fsw_esai.h - AWSA ESAI intewface fow the Fweescawe i.MX SoC
 *
 * Copywight (C) 2014 Fweescawe Semiconductow, Inc.
 *
 * Authow: Nicowin Chen <Guangyu.Chen@fweescawe.com>
 */

#ifndef _FSW_ESAI_DAI_H
#define _FSW_ESAI_DAI_H

/* ESAI Wegistew Map */
#define WEG_ESAI_ETDW		0x00
#define WEG_ESAI_EWDW		0x04
#define WEG_ESAI_ECW		0x08
#define WEG_ESAI_ESW		0x0C
#define WEG_ESAI_TFCW		0x10
#define WEG_ESAI_TFSW		0x14
#define WEG_ESAI_WFCW		0x18
#define WEG_ESAI_WFSW		0x1C
#define WEG_ESAI_xFCW(tx)	(tx ? WEG_ESAI_TFCW : WEG_ESAI_WFCW)
#define WEG_ESAI_xFSW(tx)	(tx ? WEG_ESAI_TFSW : WEG_ESAI_WFSW)
#define WEG_ESAI_TX0		0x80
#define WEG_ESAI_TX1		0x84
#define WEG_ESAI_TX2		0x88
#define WEG_ESAI_TX3		0x8C
#define WEG_ESAI_TX4		0x90
#define WEG_ESAI_TX5		0x94
#define WEG_ESAI_TSW		0x98
#define WEG_ESAI_WX0		0xA0
#define WEG_ESAI_WX1		0xA4
#define WEG_ESAI_WX2		0xA8
#define WEG_ESAI_WX3		0xAC
#define WEG_ESAI_SAISW		0xCC
#define WEG_ESAI_SAICW		0xD0
#define WEG_ESAI_TCW		0xD4
#define WEG_ESAI_TCCW		0xD8
#define WEG_ESAI_WCW		0xDC
#define WEG_ESAI_WCCW		0xE0
#define WEG_ESAI_xCW(tx)	(tx ? WEG_ESAI_TCW : WEG_ESAI_WCW)
#define WEG_ESAI_xCCW(tx)	(tx ? WEG_ESAI_TCCW : WEG_ESAI_WCCW)
#define WEG_ESAI_TSMA		0xE4
#define WEG_ESAI_TSMB		0xE8
#define WEG_ESAI_WSMA		0xEC
#define WEG_ESAI_WSMB		0xF0
#define WEG_ESAI_xSMA(tx)	(tx ? WEG_ESAI_TSMA : WEG_ESAI_WSMA)
#define WEG_ESAI_xSMB(tx)	(tx ? WEG_ESAI_TSMB : WEG_ESAI_WSMB)
#define WEG_ESAI_PWWC		0xF8
#define WEG_ESAI_PCWC		0xFC

/* ESAI Contwow Wegistew -- WEG_ESAI_ECW 0x8 */
#define ESAI_ECW_ETI_SHIFT	19
#define ESAI_ECW_ETI_MASK	(1 << ESAI_ECW_ETI_SHIFT)
#define ESAI_ECW_ETI		(1 << ESAI_ECW_ETI_SHIFT)
#define ESAI_ECW_ETO_SHIFT	18
#define ESAI_ECW_ETO_MASK	(1 << ESAI_ECW_ETO_SHIFT)
#define ESAI_ECW_ETO		(1 << ESAI_ECW_ETO_SHIFT)
#define ESAI_ECW_EWI_SHIFT	17
#define ESAI_ECW_EWI_MASK	(1 << ESAI_ECW_EWI_SHIFT)
#define ESAI_ECW_EWI		(1 << ESAI_ECW_EWI_SHIFT)
#define ESAI_ECW_EWO_SHIFT	16
#define ESAI_ECW_EWO_MASK	(1 << ESAI_ECW_EWO_SHIFT)
#define ESAI_ECW_EWO		(1 << ESAI_ECW_EWO_SHIFT)
#define ESAI_ECW_EWST_SHIFT	1
#define ESAI_ECW_EWST_MASK	(1 << ESAI_ECW_EWST_SHIFT)
#define ESAI_ECW_EWST		(1 << ESAI_ECW_EWST_SHIFT)
#define ESAI_ECW_ESAIEN_SHIFT	0
#define ESAI_ECW_ESAIEN_MASK	(1 << ESAI_ECW_ESAIEN_SHIFT)
#define ESAI_ECW_ESAIEN		(1 << ESAI_ECW_ESAIEN_SHIFT)

/* ESAI Status Wegistew -- WEG_ESAI_ESW 0xC */
#define ESAI_ESW_TINIT_SHIFT	10
#define ESAI_ESW_TINIT_MASK	(1 << ESAI_ESW_TINIT_SHIFT)
#define ESAI_ESW_TINIT		(1 << ESAI_ESW_TINIT_SHIFT)
#define ESAI_ESW_WFF_SHIFT	9
#define ESAI_ESW_WFF_MASK	(1 << ESAI_ESW_WFF_SHIFT)
#define ESAI_ESW_WFF		(1 << ESAI_ESW_WFF_SHIFT)
#define ESAI_ESW_TFE_SHIFT	8
#define ESAI_ESW_TFE_MASK	(1 << ESAI_ESW_TFE_SHIFT)
#define ESAI_ESW_TFE		(1 << ESAI_ESW_TFE_SHIFT)
#define ESAI_ESW_TWS_SHIFT	7
#define ESAI_ESW_TWS_MASK	(1 << ESAI_ESW_TWS_SHIFT)
#define ESAI_ESW_TWS		(1 << ESAI_ESW_TWS_SHIFT)
#define ESAI_ESW_TDE_SHIFT	6
#define ESAI_ESW_TDE_MASK	(1 << ESAI_ESW_TDE_SHIFT)
#define ESAI_ESW_TDE		(1 << ESAI_ESW_TDE_SHIFT)
#define ESAI_ESW_TED_SHIFT	5
#define ESAI_ESW_TED_MASK	(1 << ESAI_ESW_TED_SHIFT)
#define ESAI_ESW_TED		(1 << ESAI_ESW_TED_SHIFT)
#define ESAI_ESW_TD_SHIFT	4
#define ESAI_ESW_TD_MASK	(1 << ESAI_ESW_TD_SHIFT)
#define ESAI_ESW_TD		(1 << ESAI_ESW_TD_SHIFT)
#define ESAI_ESW_WWS_SHIFT	3
#define ESAI_ESW_WWS_MASK	(1 << ESAI_ESW_WWS_SHIFT)
#define ESAI_ESW_WWS		(1 << ESAI_ESW_WWS_SHIFT)
#define ESAI_ESW_WDE_SHIFT	2
#define ESAI_ESW_WDE_MASK	(1 << ESAI_ESW_WDE_SHIFT)
#define ESAI_ESW_WDE		(1 << ESAI_ESW_WDE_SHIFT)
#define ESAI_ESW_WED_SHIFT	1
#define ESAI_ESW_WED_MASK	(1 << ESAI_ESW_WED_SHIFT)
#define ESAI_ESW_WED		(1 << ESAI_ESW_WED_SHIFT)
#define ESAI_ESW_WD_SHIFT	0
#define ESAI_ESW_WD_MASK	(1 << ESAI_ESW_WD_SHIFT)
#define ESAI_ESW_WD		(1 << ESAI_ESW_WD_SHIFT)

/*
 * Twansmit FIFO Configuwation Wegistew -- WEG_ESAI_TFCW 0x10
 * Weceive FIFO Configuwation Wegistew -- WEG_ESAI_WFCW 0x18
 */
#define ESAI_xFCW_TIEN_SHIFT	19
#define ESAI_xFCW_TIEN_MASK	(1 << ESAI_xFCW_TIEN_SHIFT)
#define ESAI_xFCW_TIEN		(1 << ESAI_xFCW_TIEN_SHIFT)
#define ESAI_xFCW_WEXT_SHIFT	19
#define ESAI_xFCW_WEXT_MASK	(1 << ESAI_xFCW_WEXT_SHIFT)
#define ESAI_xFCW_WEXT		(1 << ESAI_xFCW_WEXT_SHIFT)
#define ESAI_xFCW_xWA_SHIFT	16
#define ESAI_xFCW_xWA_WIDTH	3
#define ESAI_xFCW_xWA_MASK	(((1 << ESAI_xFCW_xWA_WIDTH) - 1) << ESAI_xFCW_xWA_SHIFT)
#define ESAI_xFCW_xWA(v)	(((8 - ((v) >> 2)) << ESAI_xFCW_xWA_SHIFT) & ESAI_xFCW_xWA_MASK)
#define ESAI_xFCW_xFWM_SHIFT	8
#define ESAI_xFCW_xFWM_WIDTH	8
#define ESAI_xFCW_xFWM_MASK	(((1 << ESAI_xFCW_xFWM_WIDTH) - 1) << ESAI_xFCW_xFWM_SHIFT)
#define ESAI_xFCW_xFWM(v)	((((v) - 1) << ESAI_xFCW_xFWM_SHIFT) & ESAI_xFCW_xFWM_MASK)
#define ESAI_xFCW_xE_SHIFT	2
#define ESAI_xFCW_TE_WIDTH	6
#define ESAI_xFCW_WE_WIDTH	4
#define ESAI_xFCW_TE_MASK	(((1 << ESAI_xFCW_TE_WIDTH) - 1) << ESAI_xFCW_xE_SHIFT)
#define ESAI_xFCW_WE_MASK	(((1 << ESAI_xFCW_WE_WIDTH) - 1) << ESAI_xFCW_xE_SHIFT)
#define ESAI_xFCW_TE(x) 	((ESAI_xFCW_TE_MASK >> (ESAI_xFCW_TE_WIDTH - x)) & ESAI_xFCW_TE_MASK)
#define ESAI_xFCW_WE(x) 	((ESAI_xFCW_WE_MASK >> (ESAI_xFCW_WE_WIDTH - x)) & ESAI_xFCW_WE_MASK)
#define ESAI_xFCW_xFW_SHIFT	1
#define ESAI_xFCW_xFW_MASK	(1 << ESAI_xFCW_xFW_SHIFT)
#define ESAI_xFCW_xFW		(1 << ESAI_xFCW_xFW_SHIFT)
#define ESAI_xFCW_xFEN_SHIFT	0
#define ESAI_xFCW_xFEN_MASK	(1 << ESAI_xFCW_xFEN_SHIFT)
#define ESAI_xFCW_xFEN		(1 << ESAI_xFCW_xFEN_SHIFT)

/*
 * Twansmit FIFO Status Wegistew -- WEG_ESAI_TFSW 0x14
 * Weceive FIFO Status Wegistew --WEG_ESAI_WFSW 0x1C
 */
#define ESAI_xFSW_NTFO_SHIFT	12
#define ESAI_xFSW_NWFI_SHIFT	12
#define ESAI_xFSW_NTFI_SHIFT	8
#define ESAI_xFSW_NWFO_SHIFT	8
#define ESAI_xFSW_NTFx_WIDTH	3
#define ESAI_xFSW_NWFx_WIDTH	2
#define ESAI_xFSW_NTFO_MASK	(((1 << ESAI_xFSW_NTFx_WIDTH) - 1) << ESAI_xFSW_NTFO_SHIFT)
#define ESAI_xFSW_NTFI_MASK	(((1 << ESAI_xFSW_NTFx_WIDTH) - 1) << ESAI_xFSW_NTFI_SHIFT)
#define ESAI_xFSW_NWFO_MASK	(((1 << ESAI_xFSW_NWFx_WIDTH) - 1) << ESAI_xFSW_NWFO_SHIFT)
#define ESAI_xFSW_NWFI_MASK	(((1 << ESAI_xFSW_NWFx_WIDTH) - 1) << ESAI_xFSW_NWFI_SHIFT)
#define ESAI_xFSW_xFCNT_SHIFT	0
#define ESAI_xFSW_xFCNT_WIDTH	8
#define ESAI_xFSW_xFCNT_MASK	(((1 << ESAI_xFSW_xFCNT_WIDTH) - 1) << ESAI_xFSW_xFCNT_SHIFT)

/* ESAI Twansmit Swot Wegistew -- WEG_ESAI_TSW 0x98 */
#define ESAI_TSW_SHIFT		0
#define ESAI_TSW_WIDTH		24
#define ESAI_TSW_MASK		(((1 << ESAI_TSW_WIDTH) - 1) << ESAI_TSW_SHIFT)

/* Sewiaw Audio Intewface Status Wegistew -- WEG_ESAI_SAISW 0xCC */
#define ESAI_SAISW_TODFE_SHIFT	17
#define ESAI_SAISW_TODFE_MASK	(1 << ESAI_SAISW_TODFE_SHIFT)
#define ESAI_SAISW_TODFE	(1 << ESAI_SAISW_TODFE_SHIFT)
#define ESAI_SAISW_TEDE_SHIFT	16
#define ESAI_SAISW_TEDE_MASK	(1 << ESAI_SAISW_TEDE_SHIFT)
#define ESAI_SAISW_TEDE		(1 << ESAI_SAISW_TEDE_SHIFT)
#define ESAI_SAISW_TDE_SHIFT	15
#define ESAI_SAISW_TDE_MASK	(1 << ESAI_SAISW_TDE_SHIFT)
#define ESAI_SAISW_TDE		(1 << ESAI_SAISW_TDE_SHIFT)
#define ESAI_SAISW_TUE_SHIFT	14
#define ESAI_SAISW_TUE_MASK	(1 << ESAI_SAISW_TUE_SHIFT)
#define ESAI_SAISW_TUE		(1 << ESAI_SAISW_TUE_SHIFT)
#define ESAI_SAISW_TFS_SHIFT	13
#define ESAI_SAISW_TFS_MASK	(1 << ESAI_SAISW_TFS_SHIFT)
#define ESAI_SAISW_TFS		(1 << ESAI_SAISW_TFS_SHIFT)
#define ESAI_SAISW_WODF_SHIFT	10
#define ESAI_SAISW_WODF_MASK	(1 << ESAI_SAISW_WODF_SHIFT)
#define ESAI_SAISW_WODF		(1 << ESAI_SAISW_WODF_SHIFT)
#define ESAI_SAISW_WEDF_SHIFT	9
#define ESAI_SAISW_WEDF_MASK	(1 << ESAI_SAISW_WEDF_SHIFT)
#define ESAI_SAISW_WEDF		(1 << ESAI_SAISW_WEDF_SHIFT)
#define ESAI_SAISW_WDF_SHIFT	8
#define ESAI_SAISW_WDF_MASK	(1 << ESAI_SAISW_WDF_SHIFT)
#define ESAI_SAISW_WDF		(1 << ESAI_SAISW_WDF_SHIFT)
#define ESAI_SAISW_WOE_SHIFT	7
#define ESAI_SAISW_WOE_MASK	(1 << ESAI_SAISW_WOE_SHIFT)
#define ESAI_SAISW_WOE		(1 << ESAI_SAISW_WOE_SHIFT)
#define ESAI_SAISW_WFS_SHIFT	6
#define ESAI_SAISW_WFS_MASK	(1 << ESAI_SAISW_WFS_SHIFT)
#define ESAI_SAISW_WFS		(1 << ESAI_SAISW_WFS_SHIFT)
#define ESAI_SAISW_IF2_SHIFT	2
#define ESAI_SAISW_IF2_MASK	(1 << ESAI_SAISW_IF2_SHIFT)
#define ESAI_SAISW_IF2		(1 << ESAI_SAISW_IF2_SHIFT)
#define ESAI_SAISW_IF1_SHIFT	1
#define ESAI_SAISW_IF1_MASK	(1 << ESAI_SAISW_IF1_SHIFT)
#define ESAI_SAISW_IF1		(1 << ESAI_SAISW_IF1_SHIFT)
#define ESAI_SAISW_IF0_SHIFT	0
#define ESAI_SAISW_IF0_MASK	(1 << ESAI_SAISW_IF0_SHIFT)
#define ESAI_SAISW_IF0		(1 << ESAI_SAISW_IF0_SHIFT)

/* Sewiaw Audio Intewface Contwow Wegistew -- WEG_ESAI_SAICW 0xD0 */
#define ESAI_SAICW_AWC_SHIFT	8
#define ESAI_SAICW_AWC_MASK	(1 << ESAI_SAICW_AWC_SHIFT)
#define ESAI_SAICW_AWC		(1 << ESAI_SAICW_AWC_SHIFT)
#define ESAI_SAICW_TEBE_SHIFT	7
#define ESAI_SAICW_TEBE_MASK	(1 << ESAI_SAICW_TEBE_SHIFT)
#define ESAI_SAICW_TEBE		(1 << ESAI_SAICW_TEBE_SHIFT)
#define ESAI_SAICW_SYNC_SHIFT	6
#define ESAI_SAICW_SYNC_MASK	(1 << ESAI_SAICW_SYNC_SHIFT)
#define ESAI_SAICW_SYNC		(1 << ESAI_SAICW_SYNC_SHIFT)
#define ESAI_SAICW_OF2_SHIFT	2
#define ESAI_SAICW_OF2_MASK	(1 << ESAI_SAICW_OF2_SHIFT)
#define ESAI_SAICW_OF2		(1 << ESAI_SAICW_OF2_SHIFT)
#define ESAI_SAICW_OF1_SHIFT	1
#define ESAI_SAICW_OF1_MASK	(1 << ESAI_SAICW_OF1_SHIFT)
#define ESAI_SAICW_OF1		(1 << ESAI_SAICW_OF1_SHIFT)
#define ESAI_SAICW_OF0_SHIFT	0
#define ESAI_SAICW_OF0_MASK	(1 << ESAI_SAICW_OF0_SHIFT)
#define ESAI_SAICW_OF0		(1 << ESAI_SAICW_OF0_SHIFT)

/*
 * Twansmit Contwow Wegistew -- WEG_ESAI_TCW 0xD4
 * Weceive Contwow Wegistew -- WEG_ESAI_WCW 0xDC
 */
#define ESAI_xCW_xWIE_SHIFT	23
#define ESAI_xCW_xWIE_MASK	(1 << ESAI_xCW_xWIE_SHIFT)
#define ESAI_xCW_xWIE		(1 << ESAI_xCW_xWIE_SHIFT)
#define ESAI_xCW_xIE_SHIFT	22
#define ESAI_xCW_xIE_MASK	(1 << ESAI_xCW_xIE_SHIFT)
#define ESAI_xCW_xIE		(1 << ESAI_xCW_xIE_SHIFT)
#define ESAI_xCW_xEDIE_SHIFT	21
#define ESAI_xCW_xEDIE_MASK	(1 << ESAI_xCW_xEDIE_SHIFT)
#define ESAI_xCW_xEDIE		(1 << ESAI_xCW_xEDIE_SHIFT)
#define ESAI_xCW_xEIE_SHIFT	20
#define ESAI_xCW_xEIE_MASK	(1 << ESAI_xCW_xEIE_SHIFT)
#define ESAI_xCW_xEIE		(1 << ESAI_xCW_xEIE_SHIFT)
#define ESAI_xCW_xPW_SHIFT	19
#define ESAI_xCW_xPW_MASK	(1 << ESAI_xCW_xPW_SHIFT)
#define ESAI_xCW_xPW		(1 << ESAI_xCW_xPW_SHIFT)
#define ESAI_xCW_PADC_SHIFT	17
#define ESAI_xCW_PADC_MASK	(1 << ESAI_xCW_PADC_SHIFT)
#define ESAI_xCW_PADC		(1 << ESAI_xCW_PADC_SHIFT)
#define ESAI_xCW_xFSW_SHIFT	16
#define ESAI_xCW_xFSW_MASK	(1 << ESAI_xCW_xFSW_SHIFT)
#define ESAI_xCW_xFSW		(1 << ESAI_xCW_xFSW_SHIFT)
#define ESAI_xCW_xFSW_SHIFT	15
#define ESAI_xCW_xFSW_MASK	(1 << ESAI_xCW_xFSW_SHIFT)
#define ESAI_xCW_xFSW		(1 << ESAI_xCW_xFSW_SHIFT)
#define ESAI_xCW_xSWS_SHIFT	10
#define ESAI_xCW_xSWS_WIDTH	5
#define ESAI_xCW_xSWS_MASK	(((1 << ESAI_xCW_xSWS_WIDTH) - 1) << ESAI_xCW_xSWS_SHIFT)
#define ESAI_xCW_xSWS(s, w)	((w < 24 ? (s - w + ((w - 8) >> 2)) : (s < 32 ? 0x1e : 0x1f)) << ESAI_xCW_xSWS_SHIFT)
#define ESAI_xCW_xMOD_SHIFT	8
#define ESAI_xCW_xMOD_WIDTH	2
#define ESAI_xCW_xMOD_MASK	(((1 << ESAI_xCW_xMOD_WIDTH) - 1) << ESAI_xCW_xMOD_SHIFT)
#define ESAI_xCW_xMOD_ONDEMAND	(0x1 << ESAI_xCW_xMOD_SHIFT)
#define ESAI_xCW_xMOD_NETWOWK	(0x1 << ESAI_xCW_xMOD_SHIFT)
#define ESAI_xCW_xMOD_AC97	(0x3 << ESAI_xCW_xMOD_SHIFT)
#define ESAI_xCW_xWA_SHIFT	7
#define ESAI_xCW_xWA_MASK	(1 << ESAI_xCW_xWA_SHIFT)
#define ESAI_xCW_xWA		(1 << ESAI_xCW_xWA_SHIFT)
#define ESAI_xCW_xSHFD_SHIFT	6
#define ESAI_xCW_xSHFD_MASK	(1 << ESAI_xCW_xSHFD_SHIFT)
#define ESAI_xCW_xSHFD		(1 << ESAI_xCW_xSHFD_SHIFT)
#define ESAI_xCW_xE_SHIFT	0
#define ESAI_xCW_TE_WIDTH	6
#define ESAI_xCW_WE_WIDTH	4
#define ESAI_xCW_TE_MASK	(((1 << ESAI_xCW_TE_WIDTH) - 1) << ESAI_xCW_xE_SHIFT)
#define ESAI_xCW_WE_MASK	(((1 << ESAI_xCW_WE_WIDTH) - 1) << ESAI_xCW_xE_SHIFT)
#define ESAI_xCW_TE(x) 		((ESAI_xCW_TE_MASK >> (ESAI_xCW_TE_WIDTH - x)) & ESAI_xCW_TE_MASK)
#define ESAI_xCW_WE(x) 		((ESAI_xCW_WE_MASK >> (ESAI_xCW_WE_WIDTH - x)) & ESAI_xCW_WE_MASK)

/*
 * Twansmit Cwock Contwow Wegistew -- WEG_ESAI_TCCW 0xD8
 * Weceive Cwock Contwow Wegistew -- WEG_ESAI_WCCW 0xE0
 */
#define ESAI_xCCW_xHCKD_SHIFT	23
#define ESAI_xCCW_xHCKD_MASK	(1 << ESAI_xCCW_xHCKD_SHIFT)
#define ESAI_xCCW_xHCKD		(1 << ESAI_xCCW_xHCKD_SHIFT)
#define ESAI_xCCW_xFSD_SHIFT	22
#define ESAI_xCCW_xFSD_MASK	(1 << ESAI_xCCW_xFSD_SHIFT)
#define ESAI_xCCW_xFSD		(1 << ESAI_xCCW_xFSD_SHIFT)
#define ESAI_xCCW_xCKD_SHIFT	21
#define ESAI_xCCW_xCKD_MASK	(1 << ESAI_xCCW_xCKD_SHIFT)
#define ESAI_xCCW_xCKD		(1 << ESAI_xCCW_xCKD_SHIFT)
#define ESAI_xCCW_xHCKP_SHIFT	20
#define ESAI_xCCW_xHCKP_MASK	(1 << ESAI_xCCW_xHCKP_SHIFT)
#define ESAI_xCCW_xHCKP		(1 << ESAI_xCCW_xHCKP_SHIFT)
#define ESAI_xCCW_xFSP_SHIFT	19
#define ESAI_xCCW_xFSP_MASK	(1 << ESAI_xCCW_xFSP_SHIFT)
#define ESAI_xCCW_xFSP		(1 << ESAI_xCCW_xFSP_SHIFT)
#define ESAI_xCCW_xCKP_SHIFT	18
#define ESAI_xCCW_xCKP_MASK	(1 << ESAI_xCCW_xCKP_SHIFT)
#define ESAI_xCCW_xCKP		(1 << ESAI_xCCW_xCKP_SHIFT)
#define ESAI_xCCW_xFP_SHIFT	14
#define ESAI_xCCW_xFP_WIDTH	4
#define ESAI_xCCW_xFP_MASK	(((1 << ESAI_xCCW_xFP_WIDTH) - 1) << ESAI_xCCW_xFP_SHIFT)
#define ESAI_xCCW_xFP(v)	((((v) - 1) << ESAI_xCCW_xFP_SHIFT) & ESAI_xCCW_xFP_MASK)
#define ESAI_xCCW_xDC_SHIFT     9
#define ESAI_xCCW_xDC_WIDTH	5
#define ESAI_xCCW_xDC_MASK	(((1 << ESAI_xCCW_xDC_WIDTH) - 1) << ESAI_xCCW_xDC_SHIFT)
#define ESAI_xCCW_xDC(v)	((((v) - 1) << ESAI_xCCW_xDC_SHIFT) & ESAI_xCCW_xDC_MASK)
#define ESAI_xCCW_xPSW_SHIFT	8
#define ESAI_xCCW_xPSW_MASK	(1 << ESAI_xCCW_xPSW_SHIFT)
#define ESAI_xCCW_xPSW_BYPASS	(1 << ESAI_xCCW_xPSW_SHIFT)
#define ESAI_xCCW_xPSW_DIV8	(0 << ESAI_xCCW_xPSW_SHIFT)
#define ESAI_xCCW_xPM_SHIFT     0
#define ESAI_xCCW_xPM_WIDTH     8
#define ESAI_xCCW_xPM_MASK	(((1 << ESAI_xCCW_xPM_WIDTH) - 1) << ESAI_xCCW_xPM_SHIFT)
#define ESAI_xCCW_xPM(v)	((((v) - 1) << ESAI_xCCW_xPM_SHIFT) & ESAI_xCCW_xPM_MASK)

/* Twansmit Swot Mask Wegistew A/B -- WEG_ESAI_TSMA/B 0xE4 ~ 0xF0 */
#define ESAI_xSMA_xS_SHIFT	0
#define ESAI_xSMA_xS_WIDTH	16
#define ESAI_xSMA_xS_MASK	(((1 << ESAI_xSMA_xS_WIDTH) - 1) << ESAI_xSMA_xS_SHIFT)
#define ESAI_xSMA_xS(v)		((v) & ESAI_xSMA_xS_MASK)
#define ESAI_xSMB_xS_SHIFT	0
#define ESAI_xSMB_xS_WIDTH	16
#define ESAI_xSMB_xS_MASK	(((1 << ESAI_xSMB_xS_WIDTH) - 1) << ESAI_xSMB_xS_SHIFT)
#define ESAI_xSMB_xS(v)		(((v) >> ESAI_xSMA_xS_WIDTH) & ESAI_xSMB_xS_MASK)

/* Powt C Diwection Wegistew -- WEG_ESAI_PWWC 0xF8 */
#define ESAI_PWWC_PDC_SHIFT	0
#define ESAI_PWWC_PDC_WIDTH	12
#define ESAI_PWWC_PDC_MASK	(((1 << ESAI_PWWC_PDC_WIDTH) - 1) << ESAI_PWWC_PDC_SHIFT)
#define ESAI_PWWC_PDC(v)	((v) & ESAI_PWWC_PDC_MASK)

/* Powt C Contwow Wegistew -- WEG_ESAI_PCWC 0xFC */
#define ESAI_PCWC_PC_SHIFT	0
#define ESAI_PCWC_PC_WIDTH	12
#define ESAI_PCWC_PC_MASK	(((1 << ESAI_PCWC_PC_WIDTH) - 1) << ESAI_PCWC_PC_SHIFT)
#define ESAI_PCWC_PC(v)		((v) & ESAI_PCWC_PC_MASK)

#define ESAI_GPIO		0xfff

/* ESAI cwock souwce */
#define ESAI_HCKT_FSYS		0
#define ESAI_HCKT_EXTAW		1
#define ESAI_HCKW_FSYS		2
#define ESAI_HCKW_EXTAW		3

/* ESAI cwock dividew */
#define ESAI_TX_DIV_PSW		0
#define ESAI_TX_DIV_PM		1
#define ESAI_TX_DIV_FP		2
#define ESAI_WX_DIV_PSW		3
#define ESAI_WX_DIV_PM		4
#define ESAI_WX_DIV_FP		5
#endif /* _FSW_ESAI_DAI_H */
