{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 01 15:11:11 2021 " "Info: Processing started: Mon Nov 01 15:11:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off JK -c JK --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off JK -c JK --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "JK.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/JK/JK.bdf" { { 256 160 328 272 "CP" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register 74112:inst\|8 74112:inst\|8 422.12 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 422.12 MHz between source register \"74112:inst\|8\" and destination register \"74112:inst\|8\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.603 ns + Longest register register " "Info: + Longest register to register delay is 0.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74112:inst\|8 1 REG LC_X36_Y30_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y30_N2; Fanout = 3; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.223 ns) 0.603 ns 74112:inst\|8 2 REG LC_X36_Y30_N2 3 " "Info: 2: + IC(0.380 ns) + CELL(0.223 ns) = 0.603 ns; Loc. = LC_X36_Y30_N2; Fanout = 3; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.603 ns" { 74112:inst|8 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.223 ns ( 36.98 % ) " "Info: Total cell delay = 0.223 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.380 ns ( 63.02 % ) " "Info: Total interconnect delay = 0.380 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.603 ns" { 74112:inst|8 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.603 ns" { 74112:inst|8 74112:inst|8 } { 0.000ns 0.380ns } { 0.000ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.784 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns CP 1 CLK PIN_E9 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E9; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "JK.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/JK/JK.bdf" { { 256 160 328 272 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.542 ns) 2.784 ns 74112:inst\|8 2 REG LC_X36_Y30_N2 3 " "Info: 2: + IC(1.155 ns) + CELL(0.542 ns) = 2.784 ns; Loc. = LC_X36_Y30_N2; Fanout = 3; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.697 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 58.51 % ) " "Info: Total cell delay = 1.629 ns ( 58.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 41.49 % ) " "Info: Total interconnect delay = 1.155 ns ( 41.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.784 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns CP 1 CLK PIN_E9 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E9; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "JK.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/JK/JK.bdf" { { 256 160 328 272 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.542 ns) 2.784 ns 74112:inst\|8 2 REG LC_X36_Y30_N2 3 " "Info: 2: + IC(1.155 ns) + CELL(0.542 ns) = 2.784 ns; Loc. = LC_X36_Y30_N2; Fanout = 3; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.697 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 58.51 % ) " "Info: Total cell delay = 1.629 ns ( 58.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 41.49 % ) " "Info: Total interconnect delay = 1.155 ns ( 41.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.603 ns" { 74112:inst|8 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.603 ns" { 74112:inst|8 74112:inst|8 } { 0.000ns 0.380ns } { 0.000ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { 74112:inst|8 } {  } {  } } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74112:inst\|8 J CP 2.446 ns register " "Info: tsu for register \"74112:inst\|8\" (data pin = \"J\", clock pin = \"CP\") is 2.446 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.220 ns + Longest pin register " "Info: + Longest pin to register delay is 5.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns J 1 PIN PIN_C9 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_C9; Fanout = 1; PIN Node = 'J'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { J } "NODE_NAME" } } { "JK.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/JK/JK.bdf" { { 208 160 328 224 "J" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.675 ns) + CELL(0.458 ns) 5.220 ns 74112:inst\|8 2 REG LC_X36_Y30_N2 3 " "Info: 2: + IC(3.675 ns) + CELL(0.458 ns) = 5.220 ns; Loc. = LC_X36_Y30_N2; Fanout = 3; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.133 ns" { J 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.545 ns ( 29.60 % ) " "Info: Total cell delay = 1.545 ns ( 29.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.675 ns ( 70.40 % ) " "Info: Total interconnect delay = 3.675 ns ( 70.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.220 ns" { J 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.220 ns" { J J~out0 74112:inst|8 } { 0.000ns 0.000ns 3.675ns } { 0.000ns 1.087ns 0.458ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.784 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns CP 1 CLK PIN_E9 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E9; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "JK.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/JK/JK.bdf" { { 256 160 328 272 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.542 ns) 2.784 ns 74112:inst\|8 2 REG LC_X36_Y30_N2 3 " "Info: 2: + IC(1.155 ns) + CELL(0.542 ns) = 2.784 ns; Loc. = LC_X36_Y30_N2; Fanout = 3; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.697 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 58.51 % ) " "Info: Total cell delay = 1.629 ns ( 58.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 41.49 % ) " "Info: Total interconnect delay = 1.155 ns ( 41.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.220 ns" { J 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.220 ns" { J J~out0 74112:inst|8 } { 0.000ns 0.000ns 3.675ns } { 0.000ns 1.087ns 0.458ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP -Q 74112:inst\|8 7.291 ns register " "Info: tco from clock \"CP\" to destination pin \"-Q\" through register \"74112:inst\|8\" is 7.291 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.784 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns CP 1 CLK PIN_E9 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E9; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "JK.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/JK/JK.bdf" { { 256 160 328 272 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.542 ns) 2.784 ns 74112:inst\|8 2 REG LC_X36_Y30_N2 3 " "Info: 2: + IC(1.155 ns) + CELL(0.542 ns) = 2.784 ns; Loc. = LC_X36_Y30_N2; Fanout = 3; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.697 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 58.51 % ) " "Info: Total cell delay = 1.629 ns ( 58.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 41.49 % ) " "Info: Total interconnect delay = 1.155 ns ( 41.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.351 ns + Longest register pin " "Info: + Longest register to pin delay is 4.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74112:inst\|8 1 REG LC_X36_Y30_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y30_N2; Fanout = 3; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(2.404 ns) 4.351 ns -Q 2 PIN PIN_Y8 0 " "Info: 2: + IC(1.947 ns) + CELL(2.404 ns) = 4.351 ns; Loc. = PIN_Y8; Fanout = 0; PIN Node = '-Q'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.351 ns" { 74112:inst|8 -Q } "NODE_NAME" } } { "JK.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/JK/JK.bdf" { { 256 672 848 272 "-Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.404 ns ( 55.25 % ) " "Info: Total cell delay = 2.404 ns ( 55.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.947 ns ( 44.75 % ) " "Info: Total interconnect delay = 1.947 ns ( 44.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.351 ns" { 74112:inst|8 -Q } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.351 ns" { 74112:inst|8 -Q } { 0.000ns 1.947ns } { 0.000ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.351 ns" { 74112:inst|8 -Q } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.351 ns" { 74112:inst|8 -Q } { 0.000ns 1.947ns } { 0.000ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "74112:inst\|8 K CP -2.218 ns register " "Info: th for register \"74112:inst\|8\" (data pin = \"K\", clock pin = \"CP\") is -2.218 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.784 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns CP 1 CLK PIN_E9 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_E9; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "JK.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/JK/JK.bdf" { { 256 160 328 272 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.542 ns) 2.784 ns 74112:inst\|8 2 REG LC_X36_Y30_N2 3 " "Info: 2: + IC(1.155 ns) + CELL(0.542 ns) = 2.784 ns; Loc. = LC_X36_Y30_N2; Fanout = 3; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.697 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 58.51 % ) " "Info: Total cell delay = 1.629 ns ( 58.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 41.49 % ) " "Info: Total interconnect delay = 1.155 ns ( 41.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.102 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns K 1 PIN PIN_F9 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_F9; Fanout = 1; PIN Node = 'K'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { K } "NODE_NAME" } } { "JK.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/JK/JK.bdf" { { 224 160 328 240 "K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.696 ns) + CELL(0.319 ns) 5.102 ns 74112:inst\|8 2 REG LC_X36_Y30_N2 3 " "Info: 2: + IC(3.696 ns) + CELL(0.319 ns) = 5.102 ns; Loc. = LC_X36_Y30_N2; Fanout = 3; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.015 ns" { K 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.406 ns ( 27.56 % ) " "Info: Total cell delay = 1.406 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.696 ns ( 72.44 % ) " "Info: Total interconnect delay = 3.696 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.102 ns" { K 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.102 ns" { K K~out0 74112:inst|8 } { 0.000ns 0.000ns 3.696ns } { 0.000ns 1.087ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.784 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.784 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.155ns } { 0.000ns 1.087ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.102 ns" { K 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.102 ns" { K K~out0 74112:inst|8 } { 0.000ns 0.000ns 3.696ns } { 0.000ns 1.087ns 0.319ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 01 15:11:11 2021 " "Info: Processing ended: Mon Nov 01 15:11:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
