INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hunter/Documents/C/COAD/lab9/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hunter/Documents/C/COAD/lab9/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers_tb
