@verdi rc file Version 1.0
[General]
VerdiVersion = Verdi3_L-2016.06-1
[KeyNote]
Line1 = Automatic Backup 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
powerDumped = 0
[hb]
viewport = 0 28 1136 656 369 448 95 1134
activeNode = "test_fifo"
activeScope = "test_fifo"
activeFile = "fifo_tb.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 13
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "test_fifo"
multipleSelection = 1 13 2 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.sourceTab.1]
scope = test_fifo
File = /home/yy/Desktop/My_prog/2/fifo_tb.v
Line = 14
[imp.design1]
dbEnum =  oh
invokeDir = /home/yy/Desktop/My_prog/2
design = DebussyLib
hostCommand = hostCommand +v2k -sverilog +systemverilogext+sv _verdilog2001ext+v -f run1.f
