// Seed: 1259439934
module module_0 (
    input  wand id_0,
    output wire id_1
    , id_3
);
  assign id_1 = id_3;
  module_2();
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    output logic id_2,
    input  uwire id_3
);
  assign id_0 = id_3;
  module_0(
      id_3, id_0
  );
  always @(1 or 1) id_2 <= (1'h0);
endmodule
module module_2 ();
  wire id_2;
endmodule
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    output wor id_8,
    output tri id_9,
    input tri1 id_10,
    input wand id_11,
    output supply0 id_12,
    input tri id_13,
    input supply1 id_14,
    output wire id_15,
    input tri id_16,
    input uwire module_3,
    input uwire id_18
);
  assign id_12 = id_4 - 1 ? id_11 : id_4;
  wire id_20;
  assign id_9 = id_1;
  module_2();
endmodule
