{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605955255017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605955255021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 04:40:54 2020 " "Processing started: Sat Nov 21 04:40:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605955255021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955255021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955255021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605955256134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605955256134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "hdl/cache/arbiter.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/line_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/line_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_adapter " "Found entity 1: line_adapter" {  } { { "hdl/cache/line_adapter.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/line_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "hdl/rv32i_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_mux_types.sv 5 0 " "Found 5 design units, including 0 entities, in source file hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfilemux (SystemVerilog) " "Found design unit 5: regfilemux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/mp4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/WB.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274053 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\" sreg_MEM_WB.sv(49) " "Verilog HDL syntax error at sreg_MEM_WB.sv(49) near text: \"else\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "hdl/pipeline/sreg_MEM_WB.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_MEM_WB.sv" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1605955274061 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sreg_MEM_WB sreg_MEM_WB.sv(3) " "Ignored design unit \"sreg_MEM_WB\" at sreg_MEM_WB.sv(3) due to previous errors" {  } { { "hdl/pipeline/sreg_MEM_WB.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_MEM_WB.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1605955274061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_MEM_WB.sv 0 0 " "Found 0 design units, including 0 entities, in source file hdl/pipeline/sreg_MEM_WB.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274062 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sreg_IF_ID.sv(16) " "Verilog HDL information at sreg_IF_ID.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_IF_ID.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605955274069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_IF_ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_IF_ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_IF_ID " "Found entity 1: sreg_IF_ID" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_ID_EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_ID_EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_ID_EX " "Found entity 1: sreg_ID_EX" {  } { { "hdl/pipeline/sreg_ID_EX.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_ID_EX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_EX_MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_EX_MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_EX_MEM " "Found entity 1: sreg_EX_MEM" {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_EX_MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "hdl/pipeline/MEM.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/IF.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/IF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "hdl/pipeline/IF.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/IF.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "hdl/pipeline/ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/ID.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hdl/pipeline/hazard_detection.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/hazard_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "hdl/pipeline/EX.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/EX.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/cpu/register.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "hdl/cpu/regfile.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "hdl/cpu/pc_reg.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/pc_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "hdl/cpu/cmp.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/cpu/alu.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "hdl/cache/data_array.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/data_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "hdl/cache/cache_datapath.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "hdl/cache/cache_control.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "hdl/cache/cache.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "hdl/cache/array.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955274215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274215 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605955274360 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 21 04:41:14 2020 " "Processing ended: Sat Nov 21 04:41:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605955274360 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605955274360 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605955274360 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955274360 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955275148 ""}
