<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml hdmi_main.twx hdmi_main.ncd -o hdmi_main.twr hdmi_main.pcf

</twCmdLine><twDesign>hdmi_main.ncd</twDesign><twDesignPath>hdmi_main.ncd</twDesignPath><twPCF>hdmi_main.pcf</twPCF><twPcfPath>hdmi_main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="-0.052" period="1.000" constraintValue="1.000" deviceLimit="1.052" freqLimit="950.570" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="dvi_rx1/pllclk0"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="dvi_rx1/rxclk"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="dvi_rx1/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;</twConstName><twItemCnt>2957</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>2045</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.052</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X41Y59.C4), 5 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.474</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/rawword_0</twSrc><twDest BELType="FF">dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.900</twTotPathDel><twClkSkew dest = "2.022" src = "2.433">0.411</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/rawword_0</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X47Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_b/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3</twBEL><twBEL>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.140</twLogDel><twRouteDel>1.760</twRouteDel><twTotDel>2.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.598</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/rawword_4</twSrc><twDest BELType="FF">dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.776</twTotPathDel><twClkSkew dest = "2.022" src = "2.433">0.411</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/rawword_4</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X46Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_b/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3</twBEL><twBEL>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.186</twLogDel><twRouteDel>1.590</twRouteDel><twTotDel>2.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.667</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/rawword_1</twSrc><twDest BELType="FF">dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.707</twTotPathDel><twClkSkew dest = "2.022" src = "2.433">0.411</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/rawword_1</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X47Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_b/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3</twBEL><twBEL>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.140</twLogDel><twRouteDel>1.567</twRouteDel><twTotDel>2.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X41Y59.C6), 5 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.728</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/rawword_0</twSrc><twDest BELType="FF">dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.646</twTotPathDel><twClkSkew dest = "2.022" src = "2.433">0.411</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/rawword_0</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X47Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_b/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3</twBEL><twBEL>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.584</twRouteDel><twTotDel>2.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.852</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/rawword_4</twSrc><twDest BELType="FF">dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.522</twTotPathDel><twClkSkew dest = "2.022" src = "2.433">0.411</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/rawword_4</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X46Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_b/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3</twBEL><twBEL>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>2.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.921</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/rawword_1</twSrc><twDest BELType="FF">dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.453</twTotPathDel><twClkSkew dest = "2.022" src = "2.433">0.411</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/rawword_1</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X47Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_b/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3</twBEL><twBEL>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>1.391</twRouteDel><twTotDel>2.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (SLICE_X38Y58.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.081</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/rawword_1</twSrc><twDest BELType="RAM">dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twDest><twTotPathDel>2.290</twTotPathDel><twClkSkew dest = "2.019" src = "2.433">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/rawword_1</twSrc><twDest BELType='RAM'>dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X47Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_b/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>dvi_rx1/dec_b/cbnd/sdata&lt;1&gt;</twComp><twBEL>dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.826</twLogDel><twRouteDel>1.464</twRouteDel><twTotDel>2.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X48Y57.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.049</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/rawword_0</twSrc><twDest BELType="RAM">dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.678</twTotPathDel><twClkSkew dest = "2.428" src = "2.014">-0.414</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/rawword_0</twSrc><twDest BELType='RAM'>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.488</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y57.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.215</twDelInfo><twComp>dvi_rx1/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP (SLICE_X52Y57.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.082</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/rawword_4</twSrc><twDest BELType="RAM">dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.339</twTotPathDel><twClkSkew dest = "0.919" src = "0.877">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/rawword_4</twSrc><twDest BELType='RAM'>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_g/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y57.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>dvi_rx1/dec_g/cbnd/sdata&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.114</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP (SLICE_X52Y57.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.098</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/rawword_5</twSrc><twDest BELType="RAM">dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.355</twTotPathDel><twClkSkew dest = "0.919" src = "0.877">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/rawword_5</twSrc><twDest BELType='RAM'>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_g/rawword_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.232</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y57.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.111</twDelInfo><twComp>dvi_rx1/dec_g/cbnd/sdata&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[5].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.123</twLogDel><twRouteDel>0.232</twRouteDel><twTotDel>0.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="-0.052" period="1.000" constraintValue="1.000" deviceLimit="1.052" freqLimit="950.570" physResource="PLL_OSERDES_0/PLL_ADV/CLKOUT0" logResource="PLL_OSERDES_0/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="tx_pllclk0"/><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="tx_pclk"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="tx_pclk"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH         50%;</twConstName><twItemCnt>1201</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>418</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.130</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/des_0/ce_data_inta (SLICE_X56Y60.D1), 3 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.870</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/ce_data_inta</twDest><twTotPathDel>4.045</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/ce_data_inta</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y60.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>dvi_rx1/dec_b/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>dvi_rx1/dec_b/des_0/counter&lt;8&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.810</twDelInfo><twComp>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/ce_data_inta_rstpot</twBEL><twBEL>dvi_rx1/dec_b/des_0/ce_data_inta</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>2.895</twRouteDel><twTotDel>4.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.390</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/state_FSM_FFd4</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/ce_data_inta</twDest><twTotPathDel>3.525</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/state_FSM_FFd4</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/ce_data_inta</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>dvi_rx1/dec_b/des_0/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>dvi_rx1/dec_b/des_0/counter&lt;8&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.810</twDelInfo><twComp>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/ce_data_inta_rstpot</twBEL><twBEL>dvi_rx1/dec_b/des_0/ce_data_inta</twBEL></twPathDel><twLogDel>1.099</twLogDel><twRouteDel>2.426</twRouteDel><twTotDel>3.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.479</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/ce_data_inta</twDest><twTotPathDel>3.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/ce_data_inta</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>dvi_rx1/dec_b/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>dvi_rx1/dec_b/des_0/counter&lt;8&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.810</twDelInfo><twComp>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/ce_data_inta_rstpot</twBEL><twBEL>dvi_rx1/dec_b/des_0/ce_data_inta</twBEL></twPathDel><twLogDel>1.099</twLogDel><twRouteDel>2.337</twRouteDel><twTotDel>3.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/des_0/pdcounter_4 (SLICE_X56Y62.CE), 17 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.107</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/pdcounter_1</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/pdcounter_4</twDest><twTotPathDel>3.798</twTotPathDel><twClkSkew dest = "0.197" src = "0.207">0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/pdcounter_1</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/pdcounter_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y60.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_b/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_b/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>2.541</twRouteDel><twTotDel>3.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.167</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/pdcounter_2</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/pdcounter_4</twDest><twTotPathDel>3.738</twTotPathDel><twClkSkew dest = "0.197" src = "0.207">0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/pdcounter_2</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/pdcounter_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y60.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_b/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_b/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.352</twLogDel><twRouteDel>2.386</twRouteDel><twTotDel>3.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.275</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/pdcounter_0</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/pdcounter_4</twDest><twTotPathDel>3.630</twTotPathDel><twClkSkew dest = "0.197" src = "0.207">0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/pdcounter_0</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/pdcounter_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y61.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter[4]_PWR_10_o_equal_48_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter[4]_PWR_10_o_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_b/des_0/valid_data_d</twComp><twBEL>dvi_rx1/dec_b/des_0/_n0278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0278_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.261</twLogDel><twRouteDel>2.369</twRouteDel><twTotDel>3.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/des_0/flag (SLICE_X56Y60.C2), 3 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.162</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/flag</twDest><twTotPathDel>3.753</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/flag</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y60.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>dvi_rx1/dec_b/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>dvi_rx1/dec_b/des_0/counter&lt;8&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/flag_rstpot</twBEL><twBEL>dvi_rx1/dec_b/des_0/flag</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>2.603</twRouteDel><twTotDel>3.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.682</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/state_FSM_FFd4</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/flag</twDest><twTotPathDel>3.233</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/state_FSM_FFd4</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/flag</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>dvi_rx1/dec_b/des_0/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>dvi_rx1/dec_b/des_0/counter&lt;8&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/flag_rstpot</twBEL><twBEL>dvi_rx1/dec_b/des_0/flag</twBEL></twPathDel><twLogDel>1.099</twLogDel><twRouteDel>2.134</twRouteDel><twTotDel>3.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.771</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/flag</twDest><twTotPathDel>3.144</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/flag</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>dvi_rx1/dec_b/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>dvi_rx1/dec_b/des_0/counter&lt;8&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y60.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>dvi_rx1/dec_b/des_0/GND_10_o_GND_10_o_equal_45_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_b/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_b/des_0/flag_rstpot</twBEL><twBEL>dvi_rx1/dec_b/des_0/flag</twBEL></twPathDel><twLogDel>1.099</twLogDel><twRouteDel>2.045</twRouteDel><twTotDel>3.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/flipgearx2 (SLICE_X47Y56.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType="FF">dvi_rx1/dec_g/flipgearx2</twDest><twTotPathDel>0.603</twTotPathDel><twClkSkew dest = "0.918" src = "0.883">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X47Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/flipgear</twComp><twBEL>dvi_rx1/dec_g/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y56.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.346</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_rx1/dec_g/flipgearx2</twComp><twBEL>dvi_rx1/dec_g/flipgearx2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>0.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_r/flipgearx2 (SLICE_X49Y63.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType="FF">dvi_rx1/dec_r/flipgearx2</twDest><twTotPathDel>0.626</twTotPathDel><twClkSkew dest = "0.930" src = "0.889">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">rx_pclk</twSrcClk><twPathDel><twSite>SLICE_X48Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>dvi_rx1/dec_r/phsalgn_0/flipgear</twComp><twBEL>dvi_rx1/dec_r/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y63.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>dvi_rx1/dec_r/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_rx1/dec_r/flipgearx2</twComp><twBEL>dvi_rx1/dec_r/flipgearx2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_r/rawword_2 (SLICE_X51Y61.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/raw5bit_q_2</twSrc><twDest BELType="FF">dvi_rx1/dec_r/rawword_2</twDest><twTotPathDel>0.403</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/raw5bit_q_2</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/rawword_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_rx1/dec_r/raw5bit_q&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_r/raw5bit_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y61.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>dvi_rx1/dec_r/raw5bit_q&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_r/rawword_2</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="62"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="63" type="MINPERIOD" name="Tbcper_I" slack="2.334" period="5.000" constraintValue="5.000" deviceLimit="2.666" freqLimit="375.094" physResource="dvi_rx1/pclkx2bufg/I0" logResource="dvi_rx1/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="dvi_rx1/pllclk2"/><twPinLimit anchorID="64" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_rx1/dec_b/flipgearx2/CLK" logResource="dvi_rx1/dec_b/flipgearx2/CK" locationPin="SLICE_X44Y60.CLK" clockNet="dvi_rx1/pclkx2"/><twPinLimit anchorID="65" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_rx1/dec_g/rawword&lt;7&gt;/CLK" logResource="dvi_rx1/dec_g/rawword_4/CK" locationPin="SLICE_X52Y56.CLK" clockNet="dvi_rx1/pclkx2"/></twPinLimitRpt></twConst><twConst anchorID="66" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_tx_pllclk0 = PERIOD TIMEGRP &quot;tx_pllclk0&quot; TS_rx_pllclk1 * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_tx_pllclk0 = PERIOD TIMEGRP &quot;tx_pllclk0&quot; TS_rx_pllclk1 * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;</twConstName><twItemCnt>269</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>149</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.516</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/oserdes0/oserdes_m (OLOGIC_X12Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fd_out4</twSrc><twDest BELType="FF">dvi_tx/oserdes0/oserdes_m</twDest><twTotPathDel>4.348</twTotPathDel><twClkSkew dest = "0.629" src = "0.627">-0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fd_out4</twSrc><twDest BELType='FF'>dvi_tx/oserdes0/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X10Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_tx/n0011&lt;4&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_out4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.826</twDelInfo><twComp>dvi_tx/n0011&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>dvi_tx/oserdes0/oserdes_m</twComp><twBEL>dvi_tx/oserdes0/oserdes_m</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>3.826</twRouteDel><twTotDel>4.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/clkout/oserdes_s (OLOGIC_X4Y116.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.559</twSlack><twSrc BELType="FF">dvi_tx/tmdsclkint_0</twSrc><twDest BELType="FF">dvi_tx/clkout/oserdes_s</twDest><twTotPathDel>4.261</twTotPathDel><twClkSkew dest = "0.196" src = "0.206">0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx/tmdsclkint_0</twSrc><twDest BELType='FF'>dvi_tx/clkout/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X7Y125.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>dvi_tx/toggle</twComp><twBEL>dvi_tx/tmdsclkint_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.763</twDelInfo><twComp>dvi_tx/tmdsclkint&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>dvi_tx/clkout/oserdes_s</twComp><twBEL>dvi_tx/clkout/oserdes_s</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>3.763</twRouteDel><twTotDel>4.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fd_out4 (SLICE_X10Y107.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.607</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fd_db19</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_out4</twDest><twTotPathDel>4.203</twTotPathDel><twClkSkew dest = "0.290" src = "0.310">0.020</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fd_db19</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_out4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;19&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db19</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.434</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_tx/n0011&lt;4&gt;</twComp><twBEL>dvi_tx/pixel2x/Mmux_mux101</twBEL><twBEL>dvi_tx/pixel2x/fd_out4</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.434</twRouteDel><twTotDel>4.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fd_db5 (SLICE_X23Y109.BX), 5 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="RAM">dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db5</twDest><twTotPathDel>0.596</twTotPathDel><twClkSkew dest = "0.704" src = "0.685">-0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclk</twSrcClk><twPathDel><twSite>SLICE_X22Y109.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db5</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.088</twRouteDel><twTotDel>0.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twDestClk><twPctLog>85.2</twPctLog><twPctRoute>14.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.791</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db5</twDest><twTotPathDel>0.797</twTotPathDel><twClkSkew dest = "0.076" src = "0.070">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X24Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db5</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>0.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.989</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db5</twDest><twTotPathDel>0.995</twTotPathDel><twClkSkew dest = "0.076" src = "0.070">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X24Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y109.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db5</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.580</twRouteDel><twTotDel>0.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fd_db17 (SLICE_X23Y108.BX), 5 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.182</twSlack><twSrc BELType="RAM">dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db17</twDest><twTotPathDel>0.596</twTotPathDel><twClkSkew dest = "0.702" src = "0.684">-0.018</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclk</twSrcClk><twPathDel><twSite>SLICE_X22Y108.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;17&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;19&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db17</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.088</twRouteDel><twTotDel>0.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twDestClk><twPctLog>85.2</twPctLog><twPctRoute>14.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.903</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db17</twDest><twTotPathDel>0.907</twTotPathDel><twClkSkew dest = "0.074" src = "0.070">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X24Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y108.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;17&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;19&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db17</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.492</twRouteDel><twTotDel>0.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.962</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db17</twDest><twTotPathDel>0.966</twTotPathDel><twClkSkew dest = "0.074" src = "0.070">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X24Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y108.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y108.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;17&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;19&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db17</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.551</twRouteDel><twTotDel>0.966</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fd_db10 (SLICE_X23Y111.CX), 5 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="RAM">dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db10</twDest><twTotPathDel>0.649</twTotPathDel><twClkSkew dest = "0.706" src = "0.687">-0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclk</twSrcClk><twPathDel><twSite>SLICE_X22Y111.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.490</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;13&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y111.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;11&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db10</twBEL></twPathDel><twLogDel>0.549</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twDestClk><twPctLog>84.6</twPctLog><twPctRoute>15.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.030</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db10</twDest><twTotPathDel>1.038</twTotPathDel><twClkSkew dest = "0.078" src = "0.070">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X24Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y111.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;13&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y111.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;11&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db10</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>0.588</twRouteDel><twTotDel>1.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.040</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db10</twDest><twTotPathDel>1.048</twTotPathDel><twClkSkew dest = "0.078" src = "0.070">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X24Y108.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y111.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;13&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y111.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;11&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db10</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.560</twRouteDel><twTotDel>1.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Tbcper_I" slack="2.334" period="5.000" constraintValue="5.000" deviceLimit="2.666" freqLimit="375.094" physResource="tx0_pclkx2_buf/I0" logResource="tx0_pclkx2_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="tx_pllclk2"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_tx/n0011&lt;4&gt;/CLK" logResource="dvi_tx/pixel2x/fd_out5/CK" locationPin="SLICE_X10Y107.CLK" clockNet="tx_pclkx2"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_tx/n0011&lt;4&gt;/CLK" logResource="dvi_tx/pixel2x/fd_out4/CK" locationPin="SLICE_X10Y107.CLK" clockNet="tx_pclkx2"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="97"><twConstRollup name="TS_DVI_CLOCK1" fullName="TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.032" errors="1" errorRollup="1" items="0" itemsRollup="4427"/><twConstRollup name="TS_rx_pllclk1" fullName="TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.052" actualRollup="9.032" errors="1" errorRollup="0" items="2957" itemsRollup="269"/><twConstRollup name="TS_tx_pllclk0" fullName="TS_tx_pllclk0 = PERIOD TIMEGRP &quot;tx_pllclk0&quot; TS_rx_pllclk1 * 10 HIGH 50%;" type="child" depth="2" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_tx_pllclk2" fullName="TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="4.516" actualRollup="N/A" errors="0" errorRollup="0" items="269" itemsRollup="0"/><twConstRollup name="TS_dvi_rx1_pllclk0" fullName="TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH         50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dvi_rx1_pllclk2" fullName="TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH         50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.130" actualRollup="N/A" errors="0" errorRollup="0" items="1201" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="98">2</twUnmetConstCnt><twDataSheet anchorID="99" twNameLen="15"><twClk2SUList anchorID="100" twDestWidth="12"><twDest>RX1_TMDS&lt;3&gt;</twDest><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>5.594</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>5.594</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="101" twDestWidth="12"><twDest>RX1_TMDSB&lt;3&gt;</twDest><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>5.594</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>5.594</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="102"><twErrCnt>2</twErrCnt><twScore>104</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>104</twPinLimitScore><twConstCov><twPathCnt>4427</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2410</twConnCnt></twConstCov><twStats anchorID="103"><twMinPer>7.052</twMinPer><twFootnote number="1" /><twMaxFreq>141.804</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Apr 23 19:35:49 2015 </twTimestamp></twFoot><twClientInfo anchorID="104"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 458 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
