
GD103C8T6_Quadro_sensor_module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c34  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08008d48  08008d48  00018d48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091f4  080091f4  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  080091f4  080091f4  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080091f4  080091f4  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091f4  080091f4  000191f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091f8  080091f8  000191f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  080091fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cfc  200001f4  080093f0  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ef0  080093f0  00021ef0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000254f5  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005598  00000000  00000000  00045712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00015bd0  00000000  00000000  0004acaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001528  00000000  00000000  00060880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000020d0  00000000  00000000  00061da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c337  00000000  00000000  00063e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002260a  00000000  00000000  000801af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b64a  00000000  00000000  000a27b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013de03  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005340  00000000  00000000  0013de54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f4 	.word	0x200001f4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008d2c 	.word	0x08008d2c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f8 	.word	0x200001f8
 800014c:	08008d2c 	.word	0x08008d2c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpun>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010dc:	d102      	bne.n	80010e4 <__aeabi_fcmpun+0x14>
 80010de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010e2:	d108      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010e8:	d102      	bne.n	80010f0 <__aeabi_fcmpun+0x20>
 80010ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ee:	d102      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010f0:	f04f 0000 	mov.w	r0, #0
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0001 	mov.w	r0, #1
 80010fa:	4770      	bx	lr

080010fc <expRunningAverageGX>:

uint8_t _buffer[21];

static uint8_t _mag_adjust[3];

float expRunningAverageGX(float newVal) {
 80010fc:	b538      	push	{r3, r4, r5, lr}
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 80010fe:	4c07      	ldr	r4, [pc, #28]	; (800111c <expRunningAverageGX+0x20>)
 8001100:	6825      	ldr	r5, [r4, #0]
 8001102:	4629      	mov	r1, r5
 8001104:	f7ff fd14 	bl	8000b30 <__aeabi_fsub>
 8001108:	4b05      	ldr	r3, [pc, #20]	; (8001120 <expRunningAverageGX+0x24>)
 800110a:	6819      	ldr	r1, [r3, #0]
 800110c:	f7ff fe1a 	bl	8000d44 <__aeabi_fmul>
 8001110:	4629      	mov	r1, r5
 8001112:	f7ff fd0f 	bl	8000b34 <__addsf3>
 8001116:	6020      	str	r0, [r4, #0]
  return filVal;
}
 8001118:	bd38      	pop	{r3, r4, r5, pc}
 800111a:	bf00      	nop
 800111c:	20000240 	.word	0x20000240
 8001120:	20000000 	.word	0x20000000

08001124 <expRunningAverageGY>:

float expRunningAverageGY(float newVal) {
 8001124:	b538      	push	{r3, r4, r5, lr}
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 8001126:	4c07      	ldr	r4, [pc, #28]	; (8001144 <expRunningAverageGY+0x20>)
 8001128:	6825      	ldr	r5, [r4, #0]
 800112a:	4629      	mov	r1, r5
 800112c:	f7ff fd00 	bl	8000b30 <__aeabi_fsub>
 8001130:	4b05      	ldr	r3, [pc, #20]	; (8001148 <expRunningAverageGY+0x24>)
 8001132:	6819      	ldr	r1, [r3, #0]
 8001134:	f7ff fe06 	bl	8000d44 <__aeabi_fmul>
 8001138:	4629      	mov	r1, r5
 800113a:	f7ff fcfb 	bl	8000b34 <__addsf3>
 800113e:	6020      	str	r0, [r4, #0]
  return filVal;
}
 8001140:	bd38      	pop	{r3, r4, r5, pc}
 8001142:	bf00      	nop
 8001144:	2000023c 	.word	0x2000023c
 8001148:	20000000 	.word	0x20000000

0800114c <expRunningAverageGZ>:

float expRunningAverageGZ(float newVal) {
 800114c:	b538      	push	{r3, r4, r5, lr}
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 800114e:	4c07      	ldr	r4, [pc, #28]	; (800116c <expRunningAverageGZ+0x20>)
 8001150:	6825      	ldr	r5, [r4, #0]
 8001152:	4629      	mov	r1, r5
 8001154:	f7ff fcec 	bl	8000b30 <__aeabi_fsub>
 8001158:	4b05      	ldr	r3, [pc, #20]	; (8001170 <expRunningAverageGZ+0x24>)
 800115a:	6819      	ldr	r1, [r3, #0]
 800115c:	f7ff fdf2 	bl	8000d44 <__aeabi_fmul>
 8001160:	4629      	mov	r1, r5
 8001162:	f7ff fce7 	bl	8000b34 <__addsf3>
 8001166:	6020      	str	r0, [r4, #0]
  return filVal;
}
 8001168:	bd38      	pop	{r3, r4, r5, pc}
 800116a:	bf00      	nop
 800116c:	20000238 	.word	0x20000238
 8001170:	20000000 	.word	0x20000000

08001174 <expRunningAverageAX>:

float expRunningAverageAX(float newVal) {
 8001174:	b538      	push	{r3, r4, r5, lr}
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 8001176:	4c07      	ldr	r4, [pc, #28]	; (8001194 <expRunningAverageAX+0x20>)
 8001178:	6825      	ldr	r5, [r4, #0]
 800117a:	4629      	mov	r1, r5
 800117c:	f7ff fcd8 	bl	8000b30 <__aeabi_fsub>
 8001180:	4b05      	ldr	r3, [pc, #20]	; (8001198 <expRunningAverageAX+0x24>)
 8001182:	6819      	ldr	r1, [r3, #0]
 8001184:	f7ff fdde 	bl	8000d44 <__aeabi_fmul>
 8001188:	4629      	mov	r1, r5
 800118a:	f7ff fcd3 	bl	8000b34 <__addsf3>
 800118e:	6020      	str	r0, [r4, #0]
  return filVal;
}
 8001190:	bd38      	pop	{r3, r4, r5, pc}
 8001192:	bf00      	nop
 8001194:	20000234 	.word	0x20000234
 8001198:	20000000 	.word	0x20000000

0800119c <expRunningAverageAY>:

float expRunningAverageAY(float newVal) {
 800119c:	b538      	push	{r3, r4, r5, lr}
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 800119e:	4c07      	ldr	r4, [pc, #28]	; (80011bc <expRunningAverageAY+0x20>)
 80011a0:	6825      	ldr	r5, [r4, #0]
 80011a2:	4629      	mov	r1, r5
 80011a4:	f7ff fcc4 	bl	8000b30 <__aeabi_fsub>
 80011a8:	4b05      	ldr	r3, [pc, #20]	; (80011c0 <expRunningAverageAY+0x24>)
 80011aa:	6819      	ldr	r1, [r3, #0]
 80011ac:	f7ff fdca 	bl	8000d44 <__aeabi_fmul>
 80011b0:	4629      	mov	r1, r5
 80011b2:	f7ff fcbf 	bl	8000b34 <__addsf3>
 80011b6:	6020      	str	r0, [r4, #0]
  return filVal;
}
 80011b8:	bd38      	pop	{r3, r4, r5, pc}
 80011ba:	bf00      	nop
 80011bc:	20000230 	.word	0x20000230
 80011c0:	20000000 	.word	0x20000000

080011c4 <expRunningAverageAZ>:

float expRunningAverageAZ(float newVal) {
 80011c4:	b538      	push	{r3, r4, r5, lr}
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 80011c6:	4c07      	ldr	r4, [pc, #28]	; (80011e4 <expRunningAverageAZ+0x20>)
 80011c8:	6825      	ldr	r5, [r4, #0]
 80011ca:	4629      	mov	r1, r5
 80011cc:	f7ff fcb0 	bl	8000b30 <__aeabi_fsub>
 80011d0:	4b05      	ldr	r3, [pc, #20]	; (80011e8 <expRunningAverageAZ+0x24>)
 80011d2:	6819      	ldr	r1, [r3, #0]
 80011d4:	f7ff fdb6 	bl	8000d44 <__aeabi_fmul>
 80011d8:	4629      	mov	r1, r5
 80011da:	f7ff fcab 	bl	8000b34 <__addsf3>
 80011de:	6020      	str	r0, [r4, #0]
  return filVal;
}
 80011e0:	bd38      	pop	{r3, r4, r5, pc}
 80011e2:	bf00      	nop
 80011e4:	2000022c 	.word	0x2000022c
 80011e8:	20000000 	.word	0x20000000

080011ec <MPU9250_OnActivate>:
return(Xe);
}

__weak void MPU9250_OnActivate()
{
}
 80011ec:	4770      	bx	lr
	...

080011f0 <SPIx_WriteRead>:
{
	HAL_GPIO_WritePin(MPU9250_CS_GPIO, MPU9250_CS_PIN, GPIO_PIN_SET);
}

uint8_t SPIx_WriteRead(uint8_t Byte)
{
 80011f0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t receivedbyte = 0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	f88d 3017 	strb.w	r3, [sp, #23]
	if(HAL_SPI_TransmitReceive(&hspi1,(uint8_t*) &Byte,(uint8_t*) &receivedbyte,1,0x1000)!=HAL_OK)
 80011f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
{
 80011fc:	f88d 000f 	strb.w	r0, [sp, #15]
	if(HAL_SPI_TransmitReceive(&hspi1,(uint8_t*) &Byte,(uint8_t*) &receivedbyte,1,0x1000)!=HAL_OK)
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	4808      	ldr	r0, [pc, #32]	; (8001224 <SPIx_WriteRead+0x34>)
 8001204:	2301      	movs	r3, #1
 8001206:	f10d 0217 	add.w	r2, sp, #23
 800120a:	f10d 010f 	add.w	r1, sp, #15
 800120e:	f002 fac9 	bl	80037a4 <HAL_SPI_TransmitReceive>
 8001212:	b920      	cbnz	r0, 800121e <SPIx_WriteRead+0x2e>
		return -1;
	}
	else
	{
	}
	return receivedbyte;
 8001214:	f89d 0017 	ldrb.w	r0, [sp, #23]
}
 8001218:	b007      	add	sp, #28
 800121a:	f85d fb04 	ldr.w	pc, [sp], #4
		return -1;
 800121e:	20ff      	movs	r0, #255	; 0xff
 8001220:	e7fa      	b.n	8001218 <SPIx_WriteRead+0x28>
 8001222:	bf00      	nop
 8001224:	20000398 	.word	0x20000398

08001228 <MPU_SPI_Write>:

void MPU_SPI_Write (uint8_t *p_buffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8001228:	b570      	push	{r4, r5, r6, lr}
 800122a:	460e      	mov	r6, r1
 800122c:	4604      	mov	r4, r0
 800122e:	4615      	mov	r5, r2
	MPU9250_OnActivate();
 8001230:	f7ff ffdc 	bl	80011ec <MPU9250_OnActivate>
	HAL_GPIO_WritePin(MPU9250_CS_GPIO, MPU9250_CS_PIN, GPIO_PIN_RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	2110      	movs	r1, #16
 8001238:	480a      	ldr	r0, [pc, #40]	; (8001264 <MPU_SPI_Write+0x3c>)
 800123a:	f001 fe65 	bl	8002f08 <HAL_GPIO_WritePin>
	MPU9250_Activate();
	SPIx_WriteRead(WriteAddr);
 800123e:	4630      	mov	r0, r6
 8001240:	f7ff ffd6 	bl	80011f0 <SPIx_WriteRead>
	while(NumByteToWrite>=0x01)
 8001244:	4425      	add	r5, r4
 8001246:	42ac      	cmp	r4, r5
 8001248:	d106      	bne.n	8001258 <MPU_SPI_Write+0x30>
		SPIx_WriteRead(*p_buffer);
		NumByteToWrite--;
		p_buffer++;
	}
	MPU9250_Deactivate();
}
 800124a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_GPIO_WritePin(MPU9250_CS_GPIO, MPU9250_CS_PIN, GPIO_PIN_SET);
 800124e:	2201      	movs	r2, #1
 8001250:	2110      	movs	r1, #16
 8001252:	4804      	ldr	r0, [pc, #16]	; (8001264 <MPU_SPI_Write+0x3c>)
 8001254:	f001 be58 	b.w	8002f08 <HAL_GPIO_WritePin>
		SPIx_WriteRead(*p_buffer);
 8001258:	f814 0b01 	ldrb.w	r0, [r4], #1
 800125c:	f7ff ffc8 	bl	80011f0 <SPIx_WriteRead>
		p_buffer++;
 8001260:	e7f1      	b.n	8001246 <MPU_SPI_Write+0x1e>
 8001262:	bf00      	nop
 8001264:	40010800 	.word	0x40010800

08001268 <MPU_SPI_Read>:

void MPU_SPI_Read(uint8_t *p_buffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{
 8001268:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800126a:	460c      	mov	r4, r1
 800126c:	4605      	mov	r5, r0
 800126e:	4616      	mov	r6, r2
	MPU9250_OnActivate();
 8001270:	f7ff ffbc 	bl	80011ec <MPU9250_OnActivate>
	HAL_GPIO_WritePin(MPU9250_CS_GPIO, MPU9250_CS_PIN, GPIO_PIN_RESET);
 8001274:	2200      	movs	r2, #0
 8001276:	2110      	movs	r1, #16
 8001278:	4810      	ldr	r0, [pc, #64]	; (80012bc <MPU_SPI_Read+0x54>)
 800127a:	f001 fe45 	bl	8002f08 <HAL_GPIO_WritePin>
	MPU9250_Activate();
	uint8_t data = ReadAddr | READWRITE_CMD;
 800127e:	f064 047f 	orn	r4, r4, #127	; 0x7f
	HAL_SPI_Transmit(&MPU9250_SPI, &data, 1, HAL_MAX_DELAY);
 8001282:	f04f 33ff 	mov.w	r3, #4294967295
 8001286:	2201      	movs	r2, #1
 8001288:	f10d 0107 	add.w	r1, sp, #7
 800128c:	480c      	ldr	r0, [pc, #48]	; (80012c0 <MPU_SPI_Read+0x58>)
	uint8_t data = ReadAddr | READWRITE_CMD;
 800128e:	f88d 4007 	strb.w	r4, [sp, #7]
	HAL_SPI_Transmit(&MPU9250_SPI, &data, 1, HAL_MAX_DELAY);
 8001292:	f002 f9da 	bl	800364a <HAL_SPI_Transmit>
	if (HAL_SPI_Receive(&MPU9250_SPI, p_buffer, NumByteToRead, HAL_MAX_DELAY) == HAL_OK) {
 8001296:	f04f 33ff 	mov.w	r3, #4294967295
 800129a:	4632      	mov	r2, r6
 800129c:	4629      	mov	r1, r5
 800129e:	4808      	ldr	r0, [pc, #32]	; (80012c0 <MPU_SPI_Read+0x58>)
 80012a0:	f002 fb74 	bl	800398c <HAL_SPI_Receive>
 80012a4:	b918      	cbnz	r0, 80012ae <MPU_SPI_Read+0x46>
		HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80012a6:	2110      	movs	r1, #16
 80012a8:	4806      	ldr	r0, [pc, #24]	; (80012c4 <MPU_SPI_Read+0x5c>)
 80012aa:	f001 fe32 	bl	8002f12 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(MPU9250_CS_GPIO, MPU9250_CS_PIN, GPIO_PIN_SET);
 80012ae:	2201      	movs	r2, #1
 80012b0:	2110      	movs	r1, #16
 80012b2:	4802      	ldr	r0, [pc, #8]	; (80012bc <MPU_SPI_Read+0x54>)
 80012b4:	f001 fe28 	bl	8002f08 <HAL_GPIO_WritePin>
	else {
//		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
//		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
	}
	MPU9250_Deactivate();
}
 80012b8:	b002      	add	sp, #8
 80012ba:	bd70      	pop	{r4, r5, r6, pc}
 80012bc:	40010800 	.word	0x40010800
 80012c0:	20000398 	.word	0x20000398
 80012c4:	40010c00 	.word	0x40010c00

080012c8 <writeRegister>:

/* writes a byte to MPU9250 register given a register address and data */
void writeRegister(uint8_t subAddress, uint8_t data)
{
 80012c8:	b507      	push	{r0, r1, r2, lr}
	MPU_SPI_Write(&data, subAddress, 1);
 80012ca:	2201      	movs	r2, #1
{
 80012cc:	f88d 1007 	strb.w	r1, [sp, #7]
	MPU_SPI_Write(&data, subAddress, 1);
 80012d0:	4601      	mov	r1, r0
 80012d2:	f10d 0007 	add.w	r0, sp, #7
 80012d6:	f7ff ffa7 	bl	8001228 <MPU_SPI_Write>
	HAL_Delay(10);
 80012da:	200a      	movs	r0, #10
 80012dc:	f001 fa1e 	bl	800271c <HAL_Delay>
}
 80012e0:	b003      	add	sp, #12
 80012e2:	f85d fb04 	ldr.w	pc, [sp], #4

080012e6 <writeAK8963Register>:
	MPU_SPI_Read(dest, subAddress, count);
}

/* writes a register to the AK8963 given a register address and data */
void writeAK8963Register(uint8_t subAddress, uint8_t data)
{
 80012e6:	b538      	push	{r3, r4, r5, lr}
 80012e8:	4605      	mov	r5, r0
 80012ea:	460c      	mov	r4, r1
	// set slave 0 to the AK8963 and set for write
	writeRegister(I2C_SLV0_ADDR,AK8963_I2C_ADDR);
 80012ec:	2025      	movs	r0, #37	; 0x25
 80012ee:	210c      	movs	r1, #12
 80012f0:	f7ff ffea 	bl	80012c8 <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(I2C_SLV0_REG,subAddress);
 80012f4:	4629      	mov	r1, r5
 80012f6:	2026      	movs	r0, #38	; 0x26
 80012f8:	f7ff ffe6 	bl	80012c8 <writeRegister>

	// store the data for write
	writeRegister(I2C_SLV0_DO,data);
 80012fc:	4621      	mov	r1, r4
 80012fe:	2063      	movs	r0, #99	; 0x63
 8001300:	f7ff ffe2 	bl	80012c8 <writeRegister>

	// enable I2C and send 1 byte
	writeRegister(I2C_SLV0_CTRL,I2C_SLV0_EN | (uint8_t)1);
}
 8001304:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	writeRegister(I2C_SLV0_CTRL,I2C_SLV0_EN | (uint8_t)1);
 8001308:	2181      	movs	r1, #129	; 0x81
 800130a:	2027      	movs	r0, #39	; 0x27
 800130c:	f7ff bfdc 	b.w	80012c8 <writeRegister>

08001310 <readAK8963Registers>:

/* reads registers from the AK8963 */
void readAK8963Registers(uint8_t subAddress, uint8_t count, uint8_t* dest)
{
 8001310:	b570      	push	{r4, r5, r6, lr}
 8001312:	4606      	mov	r6, r0
 8001314:	460c      	mov	r4, r1
 8001316:	4615      	mov	r5, r2
	// set slave 0 to the AK8963 and set for read
	writeRegister(I2C_SLV0_ADDR, AK8963_I2C_ADDR | I2C_READ_FLAG);
 8001318:	218c      	movs	r1, #140	; 0x8c
 800131a:	2025      	movs	r0, #37	; 0x25
 800131c:	f7ff ffd4 	bl	80012c8 <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(I2C_SLV0_REG,subAddress);
 8001320:	4631      	mov	r1, r6
 8001322:	2026      	movs	r0, #38	; 0x26
 8001324:	f7ff ffd0 	bl	80012c8 <writeRegister>

	// enable I2C and request the bytes
	writeRegister(I2C_SLV0_CTRL,I2C_SLV0_EN | count);
 8001328:	f044 0180 	orr.w	r1, r4, #128	; 0x80
 800132c:	2027      	movs	r0, #39	; 0x27
 800132e:	f7ff ffcb 	bl	80012c8 <writeRegister>

	// takes some time for these registers to fill
	HAL_Delay(1);
 8001332:	2001      	movs	r0, #1
 8001334:	f001 f9f2 	bl	800271c <HAL_Delay>
	MPU_SPI_Read(dest, subAddress, count);
 8001338:	4622      	mov	r2, r4
 800133a:	4628      	mov	r0, r5

	// read the bytes off the MPU9250 EXT_SENS_DATA registers
	readRegisters(EXT_SENS_DATA_00,count,dest);
}
 800133c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	MPU_SPI_Read(dest, subAddress, count);
 8001340:	2149      	movs	r1, #73	; 0x49
 8001342:	f7ff bf91 	b.w	8001268 <MPU_SPI_Read>
	...

08001348 <MPU9250_Init>:
	return _buffer[0];
}

/* starts communication with the MPU-9250 */
uint8_t MPU9250_Init()
{
 8001348:	b510      	push	{r4, lr}
	// select clock source to gyro
	writeRegister(PWR_MGMNT_1, CLOCK_SEL_PLL);
 800134a:	2101      	movs	r1, #1
 800134c:	206b      	movs	r0, #107	; 0x6b
 800134e:	f7ff ffbb 	bl	80012c8 <writeRegister>
	// enable I2C master mode
	writeRegister(USER_CTRL, I2C_MST_EN);
 8001352:	2120      	movs	r1, #32
 8001354:	206a      	movs	r0, #106	; 0x6a
 8001356:	f7ff ffb7 	bl	80012c8 <writeRegister>
	// set the I2C bus speed to 400 kHz
	writeRegister(I2C_MST_CTRL, I2C_MST_CLK);
 800135a:	210d      	movs	r1, #13
 800135c:	2024      	movs	r0, #36	; 0x24
 800135e:	f7ff ffb3 	bl	80012c8 <writeRegister>

	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1, AK8963_PWR_DOWN);
 8001362:	2100      	movs	r1, #0
 8001364:	200a      	movs	r0, #10
 8001366:	f7ff ffbe 	bl	80012e6 <writeAK8963Register>
	// reset the MPU9250
	writeRegister(PWR_MGMNT_1, PWR_RESET);
 800136a:	2180      	movs	r1, #128	; 0x80
 800136c:	206b      	movs	r0, #107	; 0x6b
 800136e:	f7ff ffab 	bl	80012c8 <writeRegister>
	// wait for MPU-9250 to come back up
	HAL_Delay(10);
 8001372:	200a      	movs	r0, #10
 8001374:	f001 f9d2 	bl	800271c <HAL_Delay>
	MPU_SPI_Read(dest, subAddress, count);
 8001378:	4c39      	ldr	r4, [pc, #228]	; (8001460 <MPU9250_Init+0x118>)
	// reset the AK8963
	writeAK8963Register(AK8963_CNTL2, AK8963_RESET);
 800137a:	2101      	movs	r1, #1
 800137c:	200b      	movs	r0, #11
 800137e:	f7ff ffb2 	bl	80012e6 <writeAK8963Register>
	// select clock source to gyro
	writeRegister(PWR_MGMNT_1, CLOCK_SEL_PLL);
 8001382:	2101      	movs	r1, #1
 8001384:	206b      	movs	r0, #107	; 0x6b
 8001386:	f7ff ff9f 	bl	80012c8 <writeRegister>
	MPU_SPI_Read(dest, subAddress, count);
 800138a:	2201      	movs	r2, #1
 800138c:	2175      	movs	r1, #117	; 0x75
 800138e:	4620      	mov	r0, r4
 8001390:	f7ff ff6a 	bl	8001268 <MPU_SPI_Read>
	{
		//return 1;
	}

	// enable accelerometer and gyro
	writeRegister(PWR_MGMNT_2, SEN_ENABLE);
 8001394:	2100      	movs	r1, #0
 8001396:	206c      	movs	r0, #108	; 0x6c
 8001398:	f7ff ff96 	bl	80012c8 <writeRegister>

	// setting accel range to 8G as default
	writeRegister(ACCEL_CONFIG, ACCEL_FS_SEL_16G);
 800139c:	2118      	movs	r1, #24
 800139e:	201c      	movs	r0, #28
 80013a0:	f7ff ff92 	bl	80012c8 <writeRegister>

	// setting the gyro range to 500DPS as default
	writeRegister(GYRO_CONFIG, GYRO_FS_SEL_2000DPS);
 80013a4:	2118      	movs	r1, #24
 80013a6:	201b      	movs	r0, #27
 80013a8:	f7ff ff8e 	bl	80012c8 <writeRegister>

	// setting bandwidth to 184Hz as default
	writeRegister(ACCEL_CONFIG2, DLPF_5);
 80013ac:	2106      	movs	r1, #6
 80013ae:	201d      	movs	r0, #29
 80013b0:	f7ff ff8a 	bl	80012c8 <writeRegister>

	// setting gyro bandwidth to 184Hz
	writeRegister(CONFIG, DLPF_5);
 80013b4:	2106      	movs	r1, #6
 80013b6:	201a      	movs	r0, #26
 80013b8:	f7ff ff86 	bl	80012c8 <writeRegister>

	// setting the sample rate divider to 0 as default
	writeRegister(SMPDIV, 0x00);
 80013bc:	2100      	movs	r1, #0
 80013be:	2019      	movs	r0, #25
 80013c0:	f7ff ff82 	bl	80012c8 <writeRegister>

	// enable I2C master mode
	writeRegister(USER_CTRL, I2C_MST_EN);
 80013c4:	2120      	movs	r1, #32
 80013c6:	206a      	movs	r0, #106	; 0x6a
 80013c8:	f7ff ff7e 	bl	80012c8 <writeRegister>

	// set the I2C bus speed to 400 kHz
	writeRegister(I2C_MST_CTRL, I2C_MST_CLK);
 80013cc:	210d      	movs	r1, #13
 80013ce:	2024      	movs	r0, #36	; 0x24
 80013d0:	f7ff ff7a 	bl	80012c8 <writeRegister>
	MPU_SPI_Read(dest, subAddress, count);
 80013d4:	2201      	movs	r2, #1
 80013d6:	211a      	movs	r1, #26
 80013d8:	4822      	ldr	r0, [pc, #136]	; (8001464 <MPU9250_Init+0x11c>)
 80013da:	f7ff ff45 	bl	8001268 <MPU_SPI_Read>
 80013de:	2201      	movs	r2, #1
 80013e0:	211b      	movs	r1, #27
 80013e2:	4821      	ldr	r0, [pc, #132]	; (8001468 <MPU9250_Init+0x120>)
 80013e4:	f7ff ff40 	bl	8001268 <MPU_SPI_Read>
 80013e8:	2201      	movs	r2, #1
 80013ea:	211d      	movs	r1, #29
 80013ec:	481f      	ldr	r0, [pc, #124]	; (800146c <MPU9250_Init+0x124>)
 80013ee:	f7ff ff3b 	bl	8001268 <MPU_SPI_Read>
	readAK8963Registers(AK8963_WHO_AM_I, 1, _buffer);
 80013f2:	4622      	mov	r2, r4
 80013f4:	2101      	movs	r1, #1
 80013f6:	2000      	movs	r0, #0
 80013f8:	f7ff ff8a 	bl	8001310 <readAK8963Registers>
	readRegisters(CONFIG, 1, &config_register);
	readRegisters(GYRO_CONFIG, 1, &gyro_config_register);
	readRegisters(ACCEL_CONFIG2, 1, &accel_config_2_register);

	// check AK8963 WHO AM I register, expected value is 0x48 (decimal 72)
	if( whoAmIAK8963() != 0x48 )
 80013fc:	7823      	ldrb	r3, [r4, #0]
 80013fe:	2b48      	cmp	r3, #72	; 0x48
 8001400:	d12b      	bne.n	800145a <MPU9250_Init+0x112>
		return 1;
	}

	/* get the magnetometer calibration */
	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1, AK8963_PWR_DOWN);
 8001402:	2100      	movs	r1, #0
 8001404:	200a      	movs	r0, #10
 8001406:	f7ff ff6e 	bl	80012e6 <writeAK8963Register>

	HAL_Delay(100); // long wait between AK8963 mode changes
 800140a:	2064      	movs	r0, #100	; 0x64
 800140c:	f001 f986 	bl	800271c <HAL_Delay>

	// set AK8963 to FUSE ROM access
	writeAK8963Register(AK8963_CNTL1, AK8963_FUSE_ROM);
 8001410:	210f      	movs	r1, #15
 8001412:	200a      	movs	r0, #10
 8001414:	f7ff ff67 	bl	80012e6 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 8001418:	2064      	movs	r0, #100	; 0x64
 800141a:	f001 f97f 	bl	800271c <HAL_Delay>

	// read the AK8963 ASA registers and compute magnetometer scale factors
	readAK8963Registers(AK8963_ASA, 3, _mag_adjust);
 800141e:	4a14      	ldr	r2, [pc, #80]	; (8001470 <MPU9250_Init+0x128>)
 8001420:	2103      	movs	r1, #3
 8001422:	2010      	movs	r0, #16
 8001424:	f7ff ff74 	bl	8001310 <readAK8963Registers>

	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1, AK8963_PWR_DOWN);
 8001428:	2100      	movs	r1, #0
 800142a:	200a      	movs	r0, #10
 800142c:	f7ff ff5b 	bl	80012e6 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 8001430:	2064      	movs	r0, #100	; 0x64
 8001432:	f001 f973 	bl	800271c <HAL_Delay>

	// set AK8963 to 16 bit resolution, 100 Hz update rate
	writeAK8963Register(AK8963_CNTL1, AK8963_CNT_MEAS2);
 8001436:	2116      	movs	r1, #22
 8001438:	200a      	movs	r0, #10
 800143a:	f7ff ff54 	bl	80012e6 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 800143e:	2064      	movs	r0, #100	; 0x64
 8001440:	f001 f96c 	bl	800271c <HAL_Delay>

	// select clock source to gyro
	writeRegister(PWR_MGMNT_1, CLOCK_SEL_PLL);
 8001444:	2101      	movs	r1, #1
 8001446:	206b      	movs	r0, #107	; 0x6b
 8001448:	f7ff ff3e 	bl	80012c8 <writeRegister>

	// instruct the MPU9250 to get 7 bytes of data from the AK8963 at the sample rate
	readAK8963Registers(AK8963_HXL, 7 , _buffer);
 800144c:	2003      	movs	r0, #3
 800144e:	4622      	mov	r2, r4
 8001450:	2107      	movs	r1, #7
 8001452:	f7ff ff5d 	bl	8001310 <readAK8963Registers>
//	writeRegister(GYRO_CONFIG, 0x08);
//	//accel config 8g
//	writeRegister(ACCEL_CONFIG, 0x10);

	// successful init, return 0
	return 0;
 8001456:	2000      	movs	r0, #0
}
 8001458:	bd10      	pop	{r4, pc}
		return 1;
 800145a:	2001      	movs	r0, #1
 800145c:	e7fc      	b.n	8001458 <MPU9250_Init+0x110>
 800145e:	bf00      	nop
 8001460:	20000210 	.word	0x20000210
 8001464:	20000229 	.word	0x20000229
 8001468:	20000244 	.word	0x20000244
 800146c:	20000228 	.word	0x20000228
 8001470:	20000225 	.word	0x20000225

08001474 <MPU9250_calibrate>:
}

uint16_t ii, packet_count, fifo_count;

void MPU9250_calibrate()
{
 8001474:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
    //uint16_t ii, packet_count, fifo_count;
    //int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};

    // reset device
    writeRegister(PWR_MGMNT_1, PWR_RESET); // Write a one to bit 7 reset bit; toggle reset device
 8001478:	2180      	movs	r1, #128	; 0x80
 800147a:	206b      	movs	r0, #107	; 0x6b
 800147c:	f7ff ff24 	bl	80012c8 <writeRegister>
    HAL_Delay(100);
 8001480:	2064      	movs	r0, #100	; 0x64
 8001482:	f001 f94b 	bl	800271c <HAL_Delay>

    // get stable time source; Auto select clock source to be PLL gyroscope reference if ready
    // else use the internal oscillator, bits 2:0 = 001
    writeRegister(PWR_MGMNT_1, CLOCK_SEL_PLL);
 8001486:	2101      	movs	r1, #1
 8001488:	206b      	movs	r0, #107	; 0x6b
 800148a:	f7ff ff1d 	bl	80012c8 <writeRegister>
    writeRegister(PWR_MGMNT_2, SEN_ENABLE);
 800148e:	2100      	movs	r1, #0
 8001490:	206c      	movs	r0, #108	; 0x6c
 8001492:	f7ff ff19 	bl	80012c8 <writeRegister>
    HAL_Delay(200);
 8001496:	20c8      	movs	r0, #200	; 0xc8
 8001498:	f001 f940 	bl	800271c <HAL_Delay>

    // Configure device for bias calculation
    writeRegister(INT_ENABLE, INT_DISABLE);   // Disable all interrupts
 800149c:	2100      	movs	r1, #0
 800149e:	2038      	movs	r0, #56	; 0x38
 80014a0:	f7ff ff12 	bl	80012c8 <writeRegister>
    writeRegister(FIFO_EN, 0x00);      // Disable FIFO
 80014a4:	2100      	movs	r1, #0
 80014a6:	2023      	movs	r0, #35	; 0x23
 80014a8:	f7ff ff0e 	bl	80012c8 <writeRegister>
    writeRegister(PWR_MGMNT_1, SEN_ENABLE);   // Turn on internal clock source
 80014ac:	2100      	movs	r1, #0
 80014ae:	206b      	movs	r0, #107	; 0x6b
 80014b0:	f7ff ff0a 	bl	80012c8 <writeRegister>
    writeRegister(I2C_MST_CTRL, 0x00); // Disable I2C master
 80014b4:	2100      	movs	r1, #0
 80014b6:	2024      	movs	r0, #36	; 0x24
 80014b8:	f7ff ff06 	bl	80012c8 <writeRegister>
    writeRegister(USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 80014bc:	2100      	movs	r1, #0
 80014be:	206a      	movs	r0, #106	; 0x6a
 80014c0:	f7ff ff02 	bl	80012c8 <writeRegister>
    writeRegister(USER_CTRL, 0x0C);    // Reset FIFO and DMP
 80014c4:	210c      	movs	r1, #12
 80014c6:	206a      	movs	r0, #106	; 0x6a
 80014c8:	f7ff fefe 	bl	80012c8 <writeRegister>
    HAL_Delay(15);
 80014cc:	200f      	movs	r0, #15
 80014ce:	f001 f925 	bl	800271c <HAL_Delay>

    // Configure MPU6050 gyro and accelerometer for bias calculation
    writeRegister(CONFIG, DLPF_184);      // Set low-pass filter to 184 Hz
 80014d2:	2101      	movs	r1, #1
 80014d4:	201a      	movs	r0, #26
 80014d6:	f7ff fef7 	bl	80012c8 <writeRegister>
    writeRegister(SMPDIV, 0x00);  // Set sample rate to 1 kHz
 80014da:	2100      	movs	r1, #0
 80014dc:	2019      	movs	r0, #25
 80014de:	f7ff fef3 	bl	80012c8 <writeRegister>
    writeRegister(GYRO_CONFIG, GYRO_FS_SEL_250DPS);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 80014e2:	2100      	movs	r1, #0
 80014e4:	201b      	movs	r0, #27
 80014e6:	f7ff feef 	bl	80012c8 <writeRegister>
    writeRegister(ACCEL_CONFIG, ACCEL_FS_SEL_2G); // Set accelerometer full-scale to 2 g, maximum sensitivity
 80014ea:	2100      	movs	r1, #0
 80014ec:	201c      	movs	r0, #28
 80014ee:	f7ff feeb 	bl	80012c8 <writeRegister>

    //uint16_t  gyrosensitivity  = 131;   // = 131 LSB/degrees/sec
    uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g

    // Configure FIFO to capture accelerometer and gyro data for bias calculation
    writeRegister(USER_CTRL, 0x40);   // Enable FIFO
 80014f2:	2140      	movs	r1, #64	; 0x40
 80014f4:	206a      	movs	r0, #106	; 0x6a
 80014f6:	f7ff fee7 	bl	80012c8 <writeRegister>
    writeRegister(FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for FIFO  (max size 512 bytes in MPU-9250)
 80014fa:	2178      	movs	r1, #120	; 0x78
 80014fc:	2023      	movs	r0, #35	; 0x23
 80014fe:	f7ff fee3 	bl	80012c8 <writeRegister>
    HAL_Delay(28); // accumulate 40 samples in 27 milliseconds = 480 bytes
 8001502:	201c      	movs	r0, #28
 8001504:	f001 f90a 	bl	800271c <HAL_Delay>

    // At end of sample accumulation, turn off FIFO sensor read
    writeRegister(FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
 8001508:	2100      	movs	r1, #0
 800150a:	2023      	movs	r0, #35	; 0x23
 800150c:	f7ff fedc 	bl	80012c8 <writeRegister>
	MPU_SPI_Read(dest, subAddress, count);
 8001510:	2202      	movs	r2, #2
 8001512:	2172      	movs	r1, #114	; 0x72
 8001514:	4668      	mov	r0, sp
 8001516:	f7ff fea7 	bl	8001268 <MPU_SPI_Read>
    //readBytes(MPU9250_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
    uint8_t fifoCount_buffer[2];
    readRegisters(FIFO_COUNT, 2, fifoCount_buffer);

    fifo_count = (fifoCount_buffer[0] << 8) | fifoCount_buffer[1];
 800151a:	f8bd 3000 	ldrh.w	r3, [sp]
 800151e:	4931      	ldr	r1, [pc, #196]	; (80015e4 <MPU9250_calibrate+0x170>)
 8001520:	ba5b      	rev16	r3, r3
 8001522:	b29a      	uxth	r2, r3
 8001524:	800b      	strh	r3, [r1, #0]
    packet_count = fifo_count / 12;// How many sets of full gyro and accelerometer data for averaging
 8001526:	230c      	movs	r3, #12
 8001528:	fbb2 f3f3 	udiv	r3, r2, r3
 800152c:	4f2e      	ldr	r7, [pc, #184]	; (80015e8 <MPU9250_calibrate+0x174>)

    for (ii = 0; ii < packet_count; ii++)
 800152e:	4e2f      	ldr	r6, [pc, #188]	; (80015ec <MPU9250_calibrate+0x178>)
    packet_count = fifo_count / 12;// How many sets of full gyro and accelerometer data for averaging
 8001530:	803b      	strh	r3, [r7, #0]
    for (ii = 0; ii < packet_count; ii++)
 8001532:	2300      	movs	r3, #0
 8001534:	4c2e      	ldr	r4, [pc, #184]	; (80015f0 <MPU9250_calibrate+0x17c>)
 8001536:	4d2f      	ldr	r5, [pc, #188]	; (80015f4 <MPU9250_calibrate+0x180>)
 8001538:	8033      	strh	r3, [r6, #0]
 800153a:	883a      	ldrh	r2, [r7, #0]
 800153c:	8833      	ldrh	r3, [r6, #0]
 800153e:	4293      	cmp	r3, r2
 8001540:	d320      	bcc.n	8001584 <MPU9250_calibrate+0x110>
        accel_bias[2] += (int32_t) accel_temp[2];
        gyro_bias[0]  += (int32_t) gyro_temp[0];
        gyro_bias[1]  += (int32_t) gyro_temp[1];
        gyro_bias[2]  += (int32_t) gyro_temp[2];
    }
    accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 8001542:	6823      	ldr	r3, [r4, #0]
    accel_bias[1] /= (int32_t) packet_count;
    accel_bias[2] /= (int32_t) packet_count;
    gyro_bias[0]  /= (int32_t) packet_count;
 8001544:	6829      	ldr	r1, [r5, #0]
    accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 8001546:	fb93 f3f2 	sdiv	r3, r3, r2
    gyro_bias[0]  /= (int32_t) packet_count;
 800154a:	fb91 f1f2 	sdiv	r1, r1, r2
    accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 800154e:	6023      	str	r3, [r4, #0]
    accel_bias[1] /= (int32_t) packet_count;
 8001550:	6863      	ldr	r3, [r4, #4]
    gyro_bias[0]  /= (int32_t) packet_count;
 8001552:	6029      	str	r1, [r5, #0]
    accel_bias[1] /= (int32_t) packet_count;
 8001554:	fb93 f3f2 	sdiv	r3, r3, r2
    gyro_bias[1]  /= (int32_t) packet_count;
 8001558:	6869      	ldr	r1, [r5, #4]
    accel_bias[1] /= (int32_t) packet_count;
 800155a:	6063      	str	r3, [r4, #4]
    gyro_bias[1]  /= (int32_t) packet_count;
 800155c:	fb91 f1f2 	sdiv	r1, r1, r2
    accel_bias[2] /= (int32_t) packet_count;
 8001560:	68a3      	ldr	r3, [r4, #8]
    gyro_bias[1]  /= (int32_t) packet_count;
 8001562:	6069      	str	r1, [r5, #4]
    accel_bias[2] /= (int32_t) packet_count;
 8001564:	fb93 f3f2 	sdiv	r3, r3, r2
    gyro_bias[2]  /= (int32_t) packet_count;
 8001568:	68a9      	ldr	r1, [r5, #8]
    if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}  // Remove gravity from the z-axis accelerometer bias calculation
 800156a:	2b00      	cmp	r3, #0
    gyro_bias[2]  /= (int32_t) packet_count;
 800156c:	fb91 f2f2 	sdiv	r2, r1, r2
    if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}  // Remove gravity from the z-axis accelerometer bias calculation
 8001570:	bfcc      	ite	gt
 8001572:	f5a3 4380 	subgt.w	r3, r3, #16384	; 0x4000
    else {accel_bias[2] += (int32_t) accelsensitivity;}
 8001576:	f503 4380 	addle.w	r3, r3, #16384	; 0x4000
    gyro_bias[2]  /= (int32_t) packet_count;
 800157a:	60aa      	str	r2, [r5, #8]
    else {accel_bias[2] += (int32_t) accelsensitivity;}
 800157c:	60a3      	str	r3, [r4, #8]
//	acc_ofset_data_corrected[2] = MPU9250_readReg(MPU9250_ADDRESS, YA_OFFSET_H);
//	acc_ofset_data_corrected[3] = MPU9250_readReg(MPU9250_ADDRESS, YA_OFFSET_L);
//	acc_ofset_data_corrected[4] = MPU9250_readReg(MPU9250_ADDRESS, ZA_OFFSET_H);
//	acc_ofset_data_corrected[5] = MPU9250_readReg(MPU9250_ADDRESS, ZA_OFFSET_L);

}
 800157e:	b004      	add	sp, #16
 8001580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	MPU_SPI_Read(dest, subAddress, count);
 8001584:	220c      	movs	r2, #12
 8001586:	2174      	movs	r1, #116	; 0x74
 8001588:	a801      	add	r0, sp, #4
 800158a:	f7ff fe6d 	bl	8001268 <MPU_SPI_Read>
        accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 800158e:	f8bd 3008 	ldrh.w	r3, [sp, #8]
        accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 8001592:	f8bd 0006 	ldrh.w	r0, [sp, #6]
        accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 8001596:	fa93 feb3 	revsh.w	lr, r3
        gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 800159a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
        accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 800159e:	fa90 f8b0 	revsh.w	r8, r0
        gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 80015a2:	fa93 fcb3 	revsh.w	ip, r3
        gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 80015a6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
        accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 80015aa:	6820      	ldr	r0, [r4, #0]
        gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 80015ac:	bad9      	revsh	r1, r3
        gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 80015ae:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 80015b2:	bada      	revsh	r2, r3
        accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 80015b4:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80015b8:	badb      	revsh	r3, r3
        accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 80015ba:	4403      	add	r3, r0
 80015bc:	6023      	str	r3, [r4, #0]
        accel_bias[2] += (int32_t) accel_temp[2];
 80015be:	68a3      	ldr	r3, [r4, #8]
        accel_bias[1] += (int32_t) accel_temp[1];
 80015c0:	6860      	ldr	r0, [r4, #4]
        accel_bias[2] += (int32_t) accel_temp[2];
 80015c2:	4473      	add	r3, lr
 80015c4:	60a3      	str	r3, [r4, #8]
        gyro_bias[0]  += (int32_t) gyro_temp[0];
 80015c6:	682b      	ldr	r3, [r5, #0]
        accel_bias[1] += (int32_t) accel_temp[1];
 80015c8:	4440      	add	r0, r8
        gyro_bias[0]  += (int32_t) gyro_temp[0];
 80015ca:	4463      	add	r3, ip
 80015cc:	602b      	str	r3, [r5, #0]
        gyro_bias[1]  += (int32_t) gyro_temp[1];
 80015ce:	686b      	ldr	r3, [r5, #4]
        accel_bias[1] += (int32_t) accel_temp[1];
 80015d0:	6060      	str	r0, [r4, #4]
        gyro_bias[1]  += (int32_t) gyro_temp[1];
 80015d2:	440b      	add	r3, r1
 80015d4:	606b      	str	r3, [r5, #4]
        gyro_bias[2]  += (int32_t) gyro_temp[2];
 80015d6:	68ab      	ldr	r3, [r5, #8]
 80015d8:	4413      	add	r3, r2
 80015da:	60ab      	str	r3, [r5, #8]
    for (ii = 0; ii < packet_count; ii++)
 80015dc:	8833      	ldrh	r3, [r6, #0]
 80015de:	3301      	adds	r3, #1
 80015e0:	8033      	strh	r3, [r6, #0]
 80015e2:	e7aa      	b.n	800153a <MPU9250_calibrate+0xc6>
 80015e4:	2000022a 	.word	0x2000022a
 80015e8:	20000248 	.word	0x20000248
 80015ec:	20000246 	.word	0x20000246
 80015f0:	2000029c 	.word	0x2000029c
 80015f4:	200002dc 	.word	0x200002dc

080015f8 <MPU9250_GetData>:

/* read the data, each argiment should point to a array for x, y, and x */
void MPU9250_GetData(int16_t* AccData, int16_t* MagData, int16_t* GyroData)
{
 80015f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015fc:	4606      	mov	r6, r0
 80015fe:	4615      	mov	r5, r2
	MPU_SPI_Read(dest, subAddress, count);
 8001600:	4c8b      	ldr	r4, [pc, #556]	; (8001830 <MPU9250_GetData+0x238>)
 8001602:	2215      	movs	r2, #21
 8001604:	213b      	movs	r1, #59	; 0x3b
 8001606:	4620      	mov	r0, r4
 8001608:	f7ff fe2e 	bl	8001268 <MPU_SPI_Read>
	// grab the data from the MPU9250
	readRegisters(ACCEL_OUT, 21, _buffer);

	// combine into 16 bit values
	AccData[0] = (((int16_t)_buffer[0]) << 8) | _buffer[1];
 800160c:	8823      	ldrh	r3, [r4, #0]
	accelY = (((int16_t)((uint16_t)_buffer[2] << 8) + _buffer[3])) / 2048.0f * 9.8f;
	accelZ = (((int16_t)((uint16_t)_buffer[4] << 8) + _buffer[5])) / 2048.0f * 9.8f;
//	accelX=((((int16_t)((uint16_t)_buffer[6] << 8) + _buffer[7])))/4096.0f*9.8f;
//	accelY=((((int16_t)((uint16_t)_buffer[8] << 8) + _buffer[9])))/4096.0f*9.8f;
	gyroX = (((int16_t)((uint16_t)_buffer[8] << 8) + _buffer[9])) / 16.4f * 3.14f / 180.0f;
	gyroY = (((int16_t)((uint16_t)_buffer[10] << 8) + _buffer[11])) / 16.4f * 3.14f / 180.0f;
 800160e:	f8df a224 	ldr.w	sl, [pc, #548]	; 8001834 <MPU9250_GetData+0x23c>
	AccData[0] = (((int16_t)_buffer[0]) << 8) | _buffer[1];
 8001612:	ba5b      	rev16	r3, r3
 8001614:	8033      	strh	r3, [r6, #0]
	AccData[1] = (((int16_t)_buffer[2]) << 8) | _buffer[3];
 8001616:	8863      	ldrh	r3, [r4, #2]
	gyroZ = (((int16_t)((uint16_t)_buffer[12] << 8) + _buffer[13])) / 16.4f * 3.14f / 180.0f;
 8001618:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8001838 <MPU9250_GetData+0x240>
	AccData[1] = (((int16_t)_buffer[2]) << 8) | _buffer[3];
 800161c:	ba5b      	rev16	r3, r3
 800161e:	8073      	strh	r3, [r6, #2]
	AccData[2] = (((int16_t)_buffer[4]) << 8) | _buffer[5];
 8001620:	88a3      	ldrh	r3, [r4, #4]
	accelX = accelX - (accel_bias[0] / 16384.0f * 9.8f);
 8001622:	f8df b218 	ldr.w	fp, [pc, #536]	; 800183c <MPU9250_GetData+0x244>
	AccData[2] = (((int16_t)_buffer[4]) << 8) | _buffer[5];
 8001626:	ba5b      	rev16	r3, r3
 8001628:	80b3      	strh	r3, [r6, #4]
	GyroData[0] = (((int16_t)_buffer[8]) << 8) |_buffer[9];
 800162a:	8923      	ldrh	r3, [r4, #8]
 800162c:	ba5b      	rev16	r3, r3
 800162e:	802b      	strh	r3, [r5, #0]
	GyroData[1] = (((int16_t)_buffer[10]) << 8) | _buffer[11];
 8001630:	8963      	ldrh	r3, [r4, #10]
	accelX = (((int16_t)((uint16_t)_buffer[0] << 8) + _buffer[1])) / 2048.0f * 9.8f;
 8001632:	f994 0000 	ldrsb.w	r0, [r4]
	GyroData[1] = (((int16_t)_buffer[10]) << 8) | _buffer[11];
 8001636:	ba5b      	rev16	r3, r3
 8001638:	806b      	strh	r3, [r5, #2]
	GyroData[2] = (((int16_t)_buffer[12]) << 8) | _buffer[13];
 800163a:	89a3      	ldrh	r3, [r4, #12]
 800163c:	ba5b      	rev16	r3, r3
 800163e:	80ab      	strh	r3, [r5, #4]
	accelX = (((int16_t)((uint16_t)_buffer[0] << 8) + _buffer[1])) / 2048.0f * 9.8f;
 8001640:	7863      	ldrb	r3, [r4, #1]
 8001642:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8001646:	f7ff fb29 	bl	8000c9c <__aeabi_i2f>
 800164a:	f04f 5168 	mov.w	r1, #973078528	; 0x3a000000
 800164e:	f7ff fb79 	bl	8000d44 <__aeabi_fmul>
 8001652:	497b      	ldr	r1, [pc, #492]	; (8001840 <MPU9250_GetData+0x248>)
 8001654:	f7ff fb76 	bl	8000d44 <__aeabi_fmul>
	accelY = (((int16_t)((uint16_t)_buffer[2] << 8) + _buffer[3])) / 2048.0f * 9.8f;
 8001658:	78e3      	ldrb	r3, [r4, #3]
	accelX = (((int16_t)((uint16_t)_buffer[0] << 8) + _buffer[1])) / 2048.0f * 9.8f;
 800165a:	4680      	mov	r8, r0
	accelY = (((int16_t)((uint16_t)_buffer[2] << 8) + _buffer[3])) / 2048.0f * 9.8f;
 800165c:	f994 0002 	ldrsb.w	r0, [r4, #2]
 8001660:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8001664:	f7ff fb1a 	bl	8000c9c <__aeabi_i2f>
 8001668:	f04f 5168 	mov.w	r1, #973078528	; 0x3a000000
 800166c:	f7ff fb6a 	bl	8000d44 <__aeabi_fmul>
 8001670:	4973      	ldr	r1, [pc, #460]	; (8001840 <MPU9250_GetData+0x248>)
 8001672:	f7ff fb67 	bl	8000d44 <__aeabi_fmul>
	accelZ = (((int16_t)((uint16_t)_buffer[4] << 8) + _buffer[5])) / 2048.0f * 9.8f;
 8001676:	7963      	ldrb	r3, [r4, #5]
	accelY = (((int16_t)((uint16_t)_buffer[2] << 8) + _buffer[3])) / 2048.0f * 9.8f;
 8001678:	4607      	mov	r7, r0
	accelZ = (((int16_t)((uint16_t)_buffer[4] << 8) + _buffer[5])) / 2048.0f * 9.8f;
 800167a:	f994 0004 	ldrsb.w	r0, [r4, #4]
 800167e:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8001682:	f7ff fb0b 	bl	8000c9c <__aeabi_i2f>
 8001686:	f04f 5168 	mov.w	r1, #973078528	; 0x3a000000
 800168a:	f7ff fb5b 	bl	8000d44 <__aeabi_fmul>
 800168e:	496c      	ldr	r1, [pc, #432]	; (8001840 <MPU9250_GetData+0x248>)
 8001690:	f7ff fb58 	bl	8000d44 <__aeabi_fmul>
	gyroX = (((int16_t)((uint16_t)_buffer[8] << 8) + _buffer[9])) / 16.4f * 3.14f / 180.0f;
 8001694:	7a63      	ldrb	r3, [r4, #9]
	accelZ = (((int16_t)((uint16_t)_buffer[4] << 8) + _buffer[5])) / 2048.0f * 9.8f;
 8001696:	4606      	mov	r6, r0
	gyroX = (((int16_t)((uint16_t)_buffer[8] << 8) + _buffer[9])) / 16.4f * 3.14f / 180.0f;
 8001698:	f994 0008 	ldrsb.w	r0, [r4, #8]
 800169c:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 80016a0:	f7ff fafc 	bl	8000c9c <__aeabi_i2f>
 80016a4:	4967      	ldr	r1, [pc, #412]	; (8001844 <MPU9250_GetData+0x24c>)
 80016a6:	f7ff fc01 	bl	8000eac <__aeabi_fdiv>
 80016aa:	4967      	ldr	r1, [pc, #412]	; (8001848 <MPU9250_GetData+0x250>)
 80016ac:	f7ff fb4a 	bl	8000d44 <__aeabi_fmul>
 80016b0:	4966      	ldr	r1, [pc, #408]	; (800184c <MPU9250_GetData+0x254>)
 80016b2:	f7ff fbfb 	bl	8000eac <__aeabi_fdiv>
 80016b6:	4b66      	ldr	r3, [pc, #408]	; (8001850 <MPU9250_GetData+0x258>)
 80016b8:	4605      	mov	r5, r0
 80016ba:	6018      	str	r0, [r3, #0]
	gyroY = (((int16_t)((uint16_t)_buffer[10] << 8) + _buffer[11])) / 16.4f * 3.14f / 180.0f;
 80016bc:	7ae3      	ldrb	r3, [r4, #11]
 80016be:	f994 000a 	ldrsb.w	r0, [r4, #10]
 80016c2:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 80016c6:	f7ff fae9 	bl	8000c9c <__aeabi_i2f>
 80016ca:	495e      	ldr	r1, [pc, #376]	; (8001844 <MPU9250_GetData+0x24c>)
 80016cc:	f7ff fbee 	bl	8000eac <__aeabi_fdiv>
 80016d0:	495d      	ldr	r1, [pc, #372]	; (8001848 <MPU9250_GetData+0x250>)
 80016d2:	f7ff fb37 	bl	8000d44 <__aeabi_fmul>
 80016d6:	495d      	ldr	r1, [pc, #372]	; (800184c <MPU9250_GetData+0x254>)
 80016d8:	f7ff fbe8 	bl	8000eac <__aeabi_fdiv>
	gyroZ = (((int16_t)((uint16_t)_buffer[12] << 8) + _buffer[13])) / 16.4f * 3.14f / 180.0f;
 80016dc:	7b63      	ldrb	r3, [r4, #13]
	gyroY = (((int16_t)((uint16_t)_buffer[10] << 8) + _buffer[11])) / 16.4f * 3.14f / 180.0f;
 80016de:	f8ca 0000 	str.w	r0, [sl]
	gyroZ = (((int16_t)((uint16_t)_buffer[12] << 8) + _buffer[13])) / 16.4f * 3.14f / 180.0f;
 80016e2:	f994 000c 	ldrsb.w	r0, [r4, #12]
	accelX = accelX - (accel_bias[0] / 16384.0f * 9.8f);
 80016e6:	4c5b      	ldr	r4, [pc, #364]	; (8001854 <MPU9250_GetData+0x25c>)
	gyroZ = (((int16_t)((uint16_t)_buffer[12] << 8) + _buffer[13])) / 16.4f * 3.14f / 180.0f;
 80016e8:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 80016ec:	f7ff fad6 	bl	8000c9c <__aeabi_i2f>
 80016f0:	4954      	ldr	r1, [pc, #336]	; (8001844 <MPU9250_GetData+0x24c>)
 80016f2:	f7ff fbdb 	bl	8000eac <__aeabi_fdiv>
 80016f6:	4954      	ldr	r1, [pc, #336]	; (8001848 <MPU9250_GetData+0x250>)
 80016f8:	f7ff fb24 	bl	8000d44 <__aeabi_fmul>
 80016fc:	4953      	ldr	r1, [pc, #332]	; (800184c <MPU9250_GetData+0x254>)
 80016fe:	f7ff fbd5 	bl	8000eac <__aeabi_fdiv>
 8001702:	f8c9 0000 	str.w	r0, [r9]
	accelX = accelX - (accel_bias[0] / 16384.0f * 9.8f);
 8001706:	6820      	ldr	r0, [r4, #0]
 8001708:	f7ff fac8 	bl	8000c9c <__aeabi_i2f>
 800170c:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 8001710:	f7ff fb18 	bl	8000d44 <__aeabi_fmul>
 8001714:	494a      	ldr	r1, [pc, #296]	; (8001840 <MPU9250_GetData+0x248>)
 8001716:	f7ff fb15 	bl	8000d44 <__aeabi_fmul>
 800171a:	4601      	mov	r1, r0
 800171c:	4640      	mov	r0, r8
 800171e:	f7ff fa07 	bl	8000b30 <__aeabi_fsub>
 8001722:	f8cb 0000 	str.w	r0, [fp]
	accelY = accelY - (accel_bias[1] / 16384.0f * 9.8f);
 8001726:	6860      	ldr	r0, [r4, #4]
 8001728:	f7ff fab8 	bl	8000c9c <__aeabi_i2f>
 800172c:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 8001730:	f7ff fb08 	bl	8000d44 <__aeabi_fmul>
 8001734:	4942      	ldr	r1, [pc, #264]	; (8001840 <MPU9250_GetData+0x248>)
 8001736:	f7ff fb05 	bl	8000d44 <__aeabi_fmul>
 800173a:	4601      	mov	r1, r0
 800173c:	4638      	mov	r0, r7
 800173e:	f7ff f9f7 	bl	8000b30 <__aeabi_fsub>
 8001742:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8001858 <MPU9250_GetData+0x260>
	accelZ = accelZ - (accel_bias[2] / 16384.0f * 9.8f);
 8001746:	4f45      	ldr	r7, [pc, #276]	; (800185c <MPU9250_GetData+0x264>)
	accelY = accelY - (accel_bias[1] / 16384.0f * 9.8f);
 8001748:	f8c8 0000 	str.w	r0, [r8]
	accelZ = accelZ - (accel_bias[2] / 16384.0f * 9.8f);
 800174c:	68a0      	ldr	r0, [r4, #8]
 800174e:	f7ff faa5 	bl	8000c9c <__aeabi_i2f>
 8001752:	f04f 5162 	mov.w	r1, #947912704	; 0x38800000
 8001756:	f7ff faf5 	bl	8000d44 <__aeabi_fmul>
 800175a:	4939      	ldr	r1, [pc, #228]	; (8001840 <MPU9250_GetData+0x248>)
 800175c:	f7ff faf2 	bl	8000d44 <__aeabi_fmul>
 8001760:	4601      	mov	r1, r0
 8001762:	4630      	mov	r0, r6
 8001764:	f7ff f9e4 	bl	8000b30 <__aeabi_fsub>
 8001768:	6038      	str	r0, [r7, #0]
	gyroX_filtered = expRunningAverageGX(gyroX) - 0.0050;
 800176a:	4628      	mov	r0, r5
 800176c:	f7ff fcc6 	bl	80010fc <expRunningAverageGX>
 8001770:	f7fe fe5a 	bl	8000428 <__aeabi_f2d>
 8001774:	a326      	add	r3, pc, #152	; (adr r3, 8001810 <MPU9250_GetData+0x218>)
 8001776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177a:	f7fe fcf5 	bl	8000168 <__aeabi_dsub>
 800177e:	f7ff f983 	bl	8000a88 <__aeabi_d2f>
 8001782:	4b37      	ldr	r3, [pc, #220]	; (8001860 <MPU9250_GetData+0x268>)
 8001784:	6018      	str	r0, [r3, #0]
	gyroY_filtered = expRunningAverageGY(gyroY) - 0.019;
 8001786:	f8da 0000 	ldr.w	r0, [sl]
 800178a:	f7ff fccb 	bl	8001124 <expRunningAverageGY>
 800178e:	f7fe fe4b 	bl	8000428 <__aeabi_f2d>
 8001792:	a321      	add	r3, pc, #132	; (adr r3, 8001818 <MPU9250_GetData+0x220>)
 8001794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001798:	f7fe fce6 	bl	8000168 <__aeabi_dsub>
 800179c:	f7ff f974 	bl	8000a88 <__aeabi_d2f>
 80017a0:	4b30      	ldr	r3, [pc, #192]	; (8001864 <MPU9250_GetData+0x26c>)
 80017a2:	6018      	str	r0, [r3, #0]
	gyroZ_filtered = expRunningAverageGZ(gyroZ) - 0.004;
 80017a4:	f8d9 0000 	ldr.w	r0, [r9]
 80017a8:	f7ff fcd0 	bl	800114c <expRunningAverageGZ>
 80017ac:	f7fe fe3c 	bl	8000428 <__aeabi_f2d>
 80017b0:	a31b      	add	r3, pc, #108	; (adr r3, 8001820 <MPU9250_GetData+0x228>)
 80017b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b6:	f7fe fcd7 	bl	8000168 <__aeabi_dsub>
 80017ba:	f7ff f965 	bl	8000a88 <__aeabi_d2f>
 80017be:	4b2a      	ldr	r3, [pc, #168]	; (8001868 <MPU9250_GetData+0x270>)
 80017c0:	6018      	str	r0, [r3, #0]
	accelX_filtered = expRunningAverageAX(accelX) - 0.018;
 80017c2:	f8db 0000 	ldr.w	r0, [fp]
 80017c6:	f7ff fcd5 	bl	8001174 <expRunningAverageAX>
 80017ca:	f7fe fe2d 	bl	8000428 <__aeabi_f2d>
 80017ce:	a316      	add	r3, pc, #88	; (adr r3, 8001828 <MPU9250_GetData+0x230>)
 80017d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d4:	f7fe fcc8 	bl	8000168 <__aeabi_dsub>
 80017d8:	f7ff f956 	bl	8000a88 <__aeabi_d2f>
 80017dc:	4b23      	ldr	r3, [pc, #140]	; (800186c <MPU9250_GetData+0x274>)
 80017de:	6018      	str	r0, [r3, #0]
	accelY_filtered = expRunningAverageAY(accelY) - 0.004;
 80017e0:	f8d8 0000 	ldr.w	r0, [r8]
 80017e4:	f7ff fcda 	bl	800119c <expRunningAverageAY>
 80017e8:	f7fe fe1e 	bl	8000428 <__aeabi_f2d>
 80017ec:	a30c      	add	r3, pc, #48	; (adr r3, 8001820 <MPU9250_GetData+0x228>)
 80017ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f2:	f7fe fcb9 	bl	8000168 <__aeabi_dsub>
 80017f6:	f7ff f947 	bl	8000a88 <__aeabi_d2f>
 80017fa:	4b1d      	ldr	r3, [pc, #116]	; (8001870 <MPU9250_GetData+0x278>)
 80017fc:	6018      	str	r0, [r3, #0]
	accelZ_filtered = expRunningAverageAZ(accelZ);
 80017fe:	6838      	ldr	r0, [r7, #0]
 8001800:	f7ff fce0 	bl	80011c4 <expRunningAverageAZ>
 8001804:	4b1b      	ldr	r3, [pc, #108]	; (8001874 <MPU9250_GetData+0x27c>)
 8001806:	6018      	str	r0, [r3, #0]
}
 8001808:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800180c:	f3af 8000 	nop.w
 8001810:	47ae147b 	.word	0x47ae147b
 8001814:	3f747ae1 	.word	0x3f747ae1
 8001818:	6a7ef9db 	.word	0x6a7ef9db
 800181c:	3f9374bc 	.word	0x3f9374bc
 8001820:	d2f1a9fc 	.word	0xd2f1a9fc
 8001824:	3f70624d 	.word	0x3f70624d
 8001828:	8d4fdf3b 	.word	0x8d4fdf3b
 800182c:	3f926e97 	.word	0x3f926e97
 8001830:	20000210 	.word	0x20000210
 8001834:	200002c4 	.word	0x200002c4
 8001838:	200002d0 	.word	0x200002d0
 800183c:	20000278 	.word	0x20000278
 8001840:	411ccccd 	.word	0x411ccccd
 8001844:	41833333 	.word	0x41833333
 8001848:	4048f5c3 	.word	0x4048f5c3
 800184c:	43340000 	.word	0x43340000
 8001850:	200002b8 	.word	0x200002b8
 8001854:	2000029c 	.word	0x2000029c
 8001858:	20000284 	.word	0x20000284
 800185c:	20000290 	.word	0x20000290
 8001860:	200002c0 	.word	0x200002c0
 8001864:	200002cc 	.word	0x200002cc
 8001868:	200002d8 	.word	0x200002d8
 800186c:	20000280 	.word	0x20000280
 8001870:	2000028c 	.word	0x2000028c
 8001874:	20000298 	.word	0x20000298

08001878 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8001878:	b508      	push	{r3, lr}

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
  hcan.Init.Prescaler = 16;
 800187a:	2310      	movs	r3, #16
  hcan.Instance = CAN1;
 800187c:	480a      	ldr	r0, [pc, #40]	; (80018a8 <MX_CAN_Init+0x30>)
  hcan.Init.Prescaler = 16;
 800187e:	4a0b      	ldr	r2, [pc, #44]	; (80018ac <MX_CAN_Init+0x34>)
 8001880:	e9c0 2300 	strd	r2, r3, [r0]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001884:	2300      	movs	r3, #0
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8001886:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan.Init.TimeTriggeredMode = DISABLE;
 800188a:	6183      	str	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
  hcan.Init.AutoWakeUp = DISABLE;
  hcan.Init.AutoRetransmission = DISABLE;
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800188c:	8383      	strh	r3, [r0, #28]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800188e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001892:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hcan.Init.TransmitFifoPriority = DISABLE;
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001896:	f000 ff53 	bl	8002740 <HAL_CAN_Init>
 800189a:	b118      	cbz	r0, 80018a4 <MX_CAN_Init+0x2c>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800189c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80018a0:	f000 bcf8 	b.w	8002294 <Error_Handler>
}
 80018a4:	bd08      	pop	{r3, pc}
 80018a6:	bf00      	nop
 80018a8:	2000024c 	.word	0x2000024c
 80018ac:	40006400 	.word	0x40006400

080018b0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80018b0:	b510      	push	{r4, lr}
 80018b2:	4604      	mov	r4, r0
 80018b4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b6:	2210      	movs	r2, #16
 80018b8:	2100      	movs	r1, #0
 80018ba:	a802      	add	r0, sp, #8
 80018bc:	f004 fdbf 	bl	800643e <memset>
  if(canHandle->Instance==CAN1)
 80018c0:	6822      	ldr	r2, [r4, #0]
 80018c2:	4b1d      	ldr	r3, [pc, #116]	; (8001938 <HAL_CAN_MspInit+0x88>)
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d135      	bne.n	8001934 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80018c8:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 80018cc:	69da      	ldr	r2, [r3, #28]
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ce:	481b      	ldr	r0, [pc, #108]	; (800193c <HAL_CAN_MspInit+0x8c>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 80018d0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80018d4:	61da      	str	r2, [r3, #28]
 80018d6:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d8:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 80018da:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80018de:	9200      	str	r2, [sp, #0]
 80018e0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e2:	699a      	ldr	r2, [r3, #24]
 80018e4:	f042 0204 	orr.w	r2, r2, #4
 80018e8:	619a      	str	r2, [r3, #24]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	9301      	str	r3, [sp, #4]
 80018f2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80018f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018f8:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fa:	f001 fa2b 	bl	8002d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001902:	2302      	movs	r3, #2
 8001904:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001908:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190a:	480c      	ldr	r0, [pc, #48]	; (800193c <HAL_CAN_MspInit+0x8c>)
 800190c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800190e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001910:	f001 fa20 	bl	8002d54 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 5, 0);
 8001914:	2200      	movs	r2, #0
 8001916:	2105      	movs	r1, #5
 8001918:	2013      	movs	r0, #19
 800191a:	f001 f995 	bl	8002c48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 800191e:	2013      	movs	r0, #19
 8001920:	f001 f9c4 	bl	8002cac <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8001924:	2014      	movs	r0, #20
 8001926:	2200      	movs	r2, #0
 8001928:	2105      	movs	r1, #5
 800192a:	f001 f98d 	bl	8002c48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800192e:	2014      	movs	r0, #20
 8001930:	f001 f9bc 	bl	8002cac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001934:	b006      	add	sp, #24
 8001936:	bd10      	pop	{r4, pc}
 8001938:	40006400 	.word	0x40006400
 800193c:	40010800 	.word	0x40010800

08001940 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001940:	b508      	push	{r3, lr}
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001942:	2001      	movs	r0, #1
 8001944:	f002 fb7e 	bl	8004044 <osDelay>
  for(;;)
 8001948:	e7fb      	b.n	8001942 <StartDefaultTask+0x2>
	...

0800194c <StartMPUTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMPUTask */
void StartMPUTask(void *argument)
{
 800194c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001950:	b08c      	sub	sp, #48	; 0x30
  /* USER CODE BEGIN StartMPUTask */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = 5;
  xLastWakeTime = xTaskGetTickCount();
 8001952:	f003 f91b 	bl	8004b8c <xTaskGetTickCount>
	accelY_average = accelY_filtered;
	accelZ_average = accelZ_filtered;
	gyroX_average = gyroX_filtered;
	gyroY_average = gyroY_filtered;
	gyroZ_average = gyroZ_filtered;
	imu_filter(accelX_average, accelY_average, accelZ_average, gyroX_average, gyroY_average, 0);
 8001956:	2500      	movs	r5, #0
//	HAL_UART_Transmit(&huart2, buffer, 10, HAL_MAX_DELAY);
//	//osDelay(1);
//	for (int i = 0; i < 10; ++i) {
//		buffer[i] = 0;
//	}
	memcpy(can_data, &accelY_average, 4);
 8001958:	4c33      	ldr	r4, [pc, #204]	; (8001a28 <StartMPUTask+0xdc>)
	memcpy(&can_data[4], &accelX_average, 4);
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeaderRoll, can_data, &TxMailbox) == HAL_OK) {
 800195a:	4e34      	ldr	r6, [pc, #208]	; (8001a2c <StartMPUTask+0xe0>)
  xLastWakeTime = xTaskGetTickCount();
 800195c:	9005      	str	r0, [sp, #20]
	MPU9250_GetData(AccData, GyroData, MagData);
 800195e:	aa0a      	add	r2, sp, #40	; 0x28
 8001960:	a908      	add	r1, sp, #32
 8001962:	a806      	add	r0, sp, #24
 8001964:	f7ff fe48 	bl	80015f8 <MPU9250_GetData>
	accelX_average = accelX_filtered;
 8001968:	4b31      	ldr	r3, [pc, #196]	; (8001a30 <StartMPUTask+0xe4>)
	gyroX_average = gyroX_filtered;
 800196a:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 8001a34 <StartMPUTask+0xe8>
	accelX_average = accelX_filtered;
 800196e:	6818      	ldr	r0, [r3, #0]
	accelY_average = accelY_filtered;
 8001970:	4b31      	ldr	r3, [pc, #196]	; (8001a38 <StartMPUTask+0xec>)
	gyroY_average = gyroY_filtered;
 8001972:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 8001a3c <StartMPUTask+0xf0>
	accelY_average = accelY_filtered;
 8001976:	6819      	ldr	r1, [r3, #0]
	accelZ_average = accelZ_filtered;
 8001978:	4b31      	ldr	r3, [pc, #196]	; (8001a40 <StartMPUTask+0xf4>)
	accelX_average = accelX_filtered;
 800197a:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8001a44 <StartMPUTask+0xf8>
	accelZ_average = accelZ_filtered;
 800197e:	681a      	ldr	r2, [r3, #0]
	gyroX_average = gyroX_filtered;
 8001980:	4b31      	ldr	r3, [pc, #196]	; (8001a48 <StartMPUTask+0xfc>)
	accelY_average = accelY_filtered;
 8001982:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8001a4c <StartMPUTask+0x100>
	gyroX_average = gyroX_filtered;
 8001986:	681b      	ldr	r3, [r3, #0]
	accelZ_average = accelZ_filtered;
 8001988:	4f31      	ldr	r7, [pc, #196]	; (8001a50 <StartMPUTask+0x104>)
	gyroX_average = gyroX_filtered;
 800198a:	f8cc 3000 	str.w	r3, [ip]
	gyroY_average = gyroY_filtered;
 800198e:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 8001a54 <StartMPUTask+0x108>
	accelX_average = accelX_filtered;
 8001992:	f8c8 0000 	str.w	r0, [r8]
	gyroY_average = gyroY_filtered;
 8001996:	f8dc c000 	ldr.w	ip, [ip]
	accelY_average = accelY_filtered;
 800199a:	f8c9 1000 	str.w	r1, [r9]
	gyroY_average = gyroY_filtered;
 800199e:	f8ce c000 	str.w	ip, [lr]
	gyroZ_average = gyroZ_filtered;
 80019a2:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 8001a58 <StartMPUTask+0x10c>
	accelZ_average = accelZ_filtered;
 80019a6:	603a      	str	r2, [r7, #0]
	gyroZ_average = gyroZ_filtered;
 80019a8:	f8de a000 	ldr.w	sl, [lr]
 80019ac:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 8001a5c <StartMPUTask+0x110>
 80019b0:	f8ce a000 	str.w	sl, [lr]
	imu_filter(accelX_average, accelY_average, accelZ_average, gyroX_average, gyroY_average, 0);
 80019b4:	f8cd c000 	str.w	ip, [sp]
 80019b8:	9501      	str	r5, [sp, #4]
 80019ba:	f000 f9bb 	bl	8001d34 <imu_filter>
	yaw = 0;
 80019be:	4a28      	ldr	r2, [pc, #160]	; (8001a60 <StartMPUTask+0x114>)
	eulerAngles(q_est, &roll, &pitch, &yaw);
 80019c0:	4b28      	ldr	r3, [pc, #160]	; (8001a64 <StartMPUTask+0x118>)
	yaw = 0;
 80019c2:	6015      	str	r5, [r2, #0]
	eulerAngles(q_est, &roll, &pitch, &yaw);
 80019c4:	9202      	str	r2, [sp, #8]
 80019c6:	4a28      	ldr	r2, [pc, #160]	; (8001a68 <StartMPUTask+0x11c>)
 80019c8:	9201      	str	r2, [sp, #4]
 80019ca:	4a28      	ldr	r2, [pc, #160]	; (8001a6c <StartMPUTask+0x120>)
 80019cc:	9200      	str	r2, [sp, #0]
 80019ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019d0:	f000 fb2e 	bl	8002030 <eulerAngles>
	memcpy(can_data, &accelY_average, 4);
 80019d4:	f8d9 3000 	ldr.w	r3, [r9]
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeaderRoll, can_data, &TxMailbox) == HAL_OK) {
 80019d8:	4a13      	ldr	r2, [pc, #76]	; (8001a28 <StartMPUTask+0xdc>)
	memcpy(can_data, &accelY_average, 4);
 80019da:	6023      	str	r3, [r4, #0]
	memcpy(&can_data[4], &accelX_average, 4);
 80019dc:	f8d8 3000 	ldr.w	r3, [r8]
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeaderRoll, can_data, &TxMailbox) == HAL_OK) {
 80019e0:	4923      	ldr	r1, [pc, #140]	; (8001a70 <StartMPUTask+0x124>)
	memcpy(&can_data[4], &accelX_average, 4);
 80019e2:	6063      	str	r3, [r4, #4]
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeaderRoll, can_data, &TxMailbox) == HAL_OK) {
 80019e4:	4823      	ldr	r0, [pc, #140]	; (8001a74 <StartMPUTask+0x128>)
 80019e6:	4633      	mov	r3, r6
 80019e8:	f000 ffc2 	bl	8002970 <HAL_CAN_AddTxMessage>
 80019ec:	b918      	cbnz	r0, 80019f6 <StartMPUTask+0xaa>
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80019ee:	2108      	movs	r1, #8
 80019f0:	4821      	ldr	r0, [pc, #132]	; (8001a78 <StartMPUTask+0x12c>)
 80019f2:	f001 fa8e 	bl	8002f12 <HAL_GPIO_TogglePin>
	}
	osDelay(1);
 80019f6:	2001      	movs	r0, #1
 80019f8:	f002 fb24 	bl	8004044 <osDelay>
	memcpy(can_data, &accelZ_average, 4);
 80019fc:	683b      	ldr	r3, [r7, #0]
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeaderYaw, can_data, &TxMailbox) == HAL_OK) {
 80019fe:	4622      	mov	r2, r4
	memcpy(can_data, &accelZ_average, 4);
 8001a00:	6023      	str	r3, [r4, #0]
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeaderYaw, can_data, &TxMailbox) == HAL_OK) {
 8001a02:	491e      	ldr	r1, [pc, #120]	; (8001a7c <StartMPUTask+0x130>)
 8001a04:	4633      	mov	r3, r6
 8001a06:	481b      	ldr	r0, [pc, #108]	; (8001a74 <StartMPUTask+0x128>)
 8001a08:	f000 ffb2 	bl	8002970 <HAL_CAN_AddTxMessage>
 8001a0c:	b918      	cbnz	r0, 8001a16 <StartMPUTask+0xca>
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001a0e:	2108      	movs	r1, #8
 8001a10:	4819      	ldr	r0, [pc, #100]	; (8001a78 <StartMPUTask+0x12c>)
 8001a12:	f001 fa7e 	bl	8002f12 <HAL_GPIO_TogglePin>
//	osDelay(1);
//	memcpy(can_data, &yaw, 4);
//	if (HAL_CAN_AddTxMessage(&hcan, &TxHeaderYaw, can_data, &TxMailbox) == HAL_OK) {
//		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
//	}
	count = HAL_GetTick();
 8001a16:	f000 fe7b 	bl	8002710 <HAL_GetTick>
 8001a1a:	4b19      	ldr	r3, [pc, #100]	; (8001a80 <StartMPUTask+0x134>)
	vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8001a1c:	2105      	movs	r1, #5
	count = HAL_GetTick();
 8001a1e:	6018      	str	r0, [r3, #0]
	vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8001a20:	a805      	add	r0, sp, #20
 8001a22:	f003 f9bd 	bl	8004da0 <vTaskDelayUntil>
  {
 8001a26:	e79a      	b.n	800195e <StartMPUTask+0x12>
 8001a28:	200002a8 	.word	0x200002a8
 8001a2c:	2000036c 	.word	0x2000036c
 8001a30:	20000280 	.word	0x20000280
 8001a34:	200002bc 	.word	0x200002bc
 8001a38:	2000028c 	.word	0x2000028c
 8001a3c:	200002c8 	.word	0x200002c8
 8001a40:	20000298 	.word	0x20000298
 8001a44:	2000027c 	.word	0x2000027c
 8001a48:	200002c0 	.word	0x200002c0
 8001a4c:	20000288 	.word	0x20000288
 8001a50:	20000294 	.word	0x20000294
 8001a54:	200002cc 	.word	0x200002cc
 8001a58:	200002d8 	.word	0x200002d8
 8001a5c:	200002d4 	.word	0x200002d4
 8001a60:	200002f0 	.word	0x200002f0
 8001a64:	20000004 	.word	0x20000004
 8001a68:	200002e8 	.word	0x200002e8
 8001a6c:	200002ec 	.word	0x200002ec
 8001a70:	2000033c 	.word	0x2000033c
 8001a74:	2000024c 	.word	0x2000024c
 8001a78:	40010c00 	.word	0x40010c00
 8001a7c:	20000354 	.word	0x20000354
 8001a80:	200002b0 	.word	0x200002b0

08001a84 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8001a84:	b508      	push	{r3, lr}
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001a86:	2100      	movs	r1, #0
 8001a88:	4a06      	ldr	r2, [pc, #24]	; (8001aa4 <MX_FREERTOS_Init+0x20>)
 8001a8a:	4807      	ldr	r0, [pc, #28]	; (8001aa8 <MX_FREERTOS_Init+0x24>)
 8001a8c:	f002 fa7e 	bl	8003f8c <osThreadNew>
 8001a90:	4b06      	ldr	r3, [pc, #24]	; (8001aac <MX_FREERTOS_Init+0x28>)
  MPUTaskHandle = osThreadNew(StartMPUTask, NULL, &MPUTask_attributes);
 8001a92:	2100      	movs	r1, #0
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001a94:	6018      	str	r0, [r3, #0]
  MPUTaskHandle = osThreadNew(StartMPUTask, NULL, &MPUTask_attributes);
 8001a96:	4a06      	ldr	r2, [pc, #24]	; (8001ab0 <MX_FREERTOS_Init+0x2c>)
 8001a98:	4806      	ldr	r0, [pc, #24]	; (8001ab4 <MX_FREERTOS_Init+0x30>)
 8001a9a:	f002 fa77 	bl	8003f8c <osThreadNew>
 8001a9e:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <MX_FREERTOS_Init+0x34>)
 8001aa0:	6018      	str	r0, [r3, #0]
}
 8001aa2:	bd08      	pop	{r3, pc}
 8001aa4:	08008d80 	.word	0x08008d80
 8001aa8:	08001941 	.word	0x08001941
 8001aac:	200002b4 	.word	0x200002b4
 8001ab0:	08008d5c 	.word	0x08008d5c
 8001ab4:	0800194d 	.word	0x0800194d
 8001ab8:	20000274 	.word	0x20000274

08001abc <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001abc:	2210      	movs	r2, #16
{
 8001abe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ac2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac4:	eb0d 0002 	add.w	r0, sp, r2
 8001ac8:	2100      	movs	r1, #0
 8001aca:	f004 fcb8 	bl	800643e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ace:	4b21      	ldr	r3, [pc, #132]	; (8001b54 <MX_GPIO_Init+0x98>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_MPU_Pin|NSS_W25Q_Pin|NSS_MS_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001ad0:	f8df 8084 	ldr.w	r8, [pc, #132]	; 8001b58 <MX_GPIO_Init+0x9c>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ad4:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001ad6:	4c21      	ldr	r4, [pc, #132]	; (8001b5c <MX_GPIO_Init+0xa0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ad8:	f042 0220 	orr.w	r2, r2, #32
 8001adc:	619a      	str	r2, [r3, #24]
 8001ade:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, NSS_MPU_Pin|NSS_W25Q_Pin|NSS_MS_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001ae0:	4640      	mov	r0, r8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ae2:	f002 0220 	and.w	r2, r2, #32
 8001ae6:	9201      	str	r2, [sp, #4]
 8001ae8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aea:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, NSS_MPU_Pin|NSS_W25Q_Pin|NSS_MS_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001aec:	f248 3110 	movw	r1, #33552	; 0x8310
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af0:	f042 0204 	orr.w	r2, r2, #4
 8001af4:	619a      	str	r2, [r3, #24]
 8001af6:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = NSS_MPU_Pin|NSS_W25Q_Pin|NSS_MS_Pin|LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af8:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afa:	f002 0204 	and.w	r2, r2, #4
 8001afe:	9202      	str	r2, [sp, #8]
 8001b00:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b02:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b04:	2600      	movs	r6, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b06:	f042 0208 	orr.w	r2, r2, #8
 8001b0a:	619a      	str	r2, [r3, #24]
 8001b0c:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, NSS_MPU_Pin|NSS_W25Q_Pin|NSS_MS_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001b0e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b10:	f003 0308 	and.w	r3, r3, #8
 8001b14:	9303      	str	r3, [sp, #12]
 8001b16:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, NSS_MPU_Pin|NSS_W25Q_Pin|NSS_MS_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001b18:	f001 f9f6 	bl	8002f08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	4620      	mov	r0, r4
 8001b20:	2118      	movs	r1, #24
 8001b22:	f001 f9f1 	bl	8002f08 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	2502      	movs	r5, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b28:	f248 3310 	movw	r3, #33552	; 0x8310
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2c:	4640      	mov	r0, r8
 8001b2e:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b30:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b34:	e9cd 6506 	strd	r6, r5, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b38:	f001 f90c 	bl	8002d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin;
 8001b3c:	2318      	movs	r3, #24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b3e:	4620      	mov	r0, r4
 8001b40:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b42:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b46:	e9cd 6506 	strd	r6, r5, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b4a:	f001 f903 	bl	8002d54 <HAL_GPIO_Init>

}
 8001b4e:	b008      	add	sp, #32
 8001b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b54:	40021000 	.word	0x40021000
 8001b58:	40010800 	.word	0x40010800
 8001b5c:	40010c00 	.word	0x40010c00

08001b60 <quat_Normalization>:
// norm of a quaternion is the same as a complex number
// sqrt( q1^2 + q2^2 + q3^2 + q4^2)
// the norm is also the sqrt(q * conjugate(q)), but thats a lot of operations in the quaternion multiplication
static inline float quat_Norm (struct quaternion q)
{
    return sqrt(q.q1*q.q1 + q.q2*q.q2 + q.q3*q.q3 +q.q4*q.q4);
 8001b60:	6801      	ldr	r1, [r0, #0]
}

// Normalizes pointer q by calling quat_Norm(q),
static inline void quat_Normalization(struct quaternion * q){
 8001b62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b66:	4604      	mov	r4, r0
 8001b68:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8001b6c:	6887      	ldr	r7, [r0, #8]
 8001b6e:	68c6      	ldr	r6, [r0, #12]
    return sqrt(q.q1*q.q1 + q.q2*q.q2 + q.q3*q.q3 +q.q4*q.q4);
 8001b70:	4608      	mov	r0, r1
 8001b72:	f7ff f8e7 	bl	8000d44 <__aeabi_fmul>
 8001b76:	4641      	mov	r1, r8
 8001b78:	4605      	mov	r5, r0
 8001b7a:	4640      	mov	r0, r8
 8001b7c:	f7ff f8e2 	bl	8000d44 <__aeabi_fmul>
 8001b80:	4601      	mov	r1, r0
 8001b82:	4628      	mov	r0, r5
 8001b84:	f7fe ffd6 	bl	8000b34 <__addsf3>
 8001b88:	4639      	mov	r1, r7
 8001b8a:	4605      	mov	r5, r0
 8001b8c:	4638      	mov	r0, r7
 8001b8e:	f7ff f8d9 	bl	8000d44 <__aeabi_fmul>
 8001b92:	4601      	mov	r1, r0
 8001b94:	4628      	mov	r0, r5
 8001b96:	f7fe ffcd 	bl	8000b34 <__addsf3>
 8001b9a:	4631      	mov	r1, r6
 8001b9c:	4605      	mov	r5, r0
 8001b9e:	4630      	mov	r0, r6
 8001ba0:	f7ff f8d0 	bl	8000d44 <__aeabi_fmul>
 8001ba4:	4601      	mov	r1, r0
 8001ba6:	4628      	mov	r0, r5
 8001ba8:	f7fe ffc4 	bl	8000b34 <__addsf3>
 8001bac:	f7fe fc3c 	bl	8000428 <__aeabi_f2d>
 8001bb0:	f003 feee 	bl	8005990 <sqrt>
 8001bb4:	f7fe ff68 	bl	8000a88 <__aeabi_d2f>
 8001bb8:	4605      	mov	r5, r0
    float norm = quat_Norm(*q);
    q -> q1 /= norm;
 8001bba:	4601      	mov	r1, r0
 8001bbc:	6820      	ldr	r0, [r4, #0]
 8001bbe:	f7ff f975 	bl	8000eac <__aeabi_fdiv>
    q -> q2 /= norm;
 8001bc2:	4629      	mov	r1, r5
    q -> q1 /= norm;
 8001bc4:	6020      	str	r0, [r4, #0]
    q -> q2 /= norm;
 8001bc6:	6860      	ldr	r0, [r4, #4]
 8001bc8:	f7ff f970 	bl	8000eac <__aeabi_fdiv>
    q -> q3 /= norm;
 8001bcc:	4629      	mov	r1, r5
    q -> q2 /= norm;
 8001bce:	6060      	str	r0, [r4, #4]
    q -> q3 /= norm;
 8001bd0:	68a0      	ldr	r0, [r4, #8]
 8001bd2:	f7ff f96b 	bl	8000eac <__aeabi_fdiv>
    q -> q4 /= norm;
 8001bd6:	4629      	mov	r1, r5
    q -> q3 /= norm;
 8001bd8:	60a0      	str	r0, [r4, #8]
    q -> q4 /= norm;
 8001bda:	68e0      	ldr	r0, [r4, #12]
 8001bdc:	f7ff f966 	bl	8000eac <__aeabi_fdiv>
 8001be0:	60e0      	str	r0, [r4, #12]
}
 8001be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001be6 <quat_mult>:

#include "madgwickFilter.h"

struct quaternion q_est = { 1, 0, 0, 0};       // initialize with as unit vector with real component  = 1

struct quaternion quat_mult (struct quaternion L, struct quaternion R){
 8001be6:	b084      	sub	sp, #16
 8001be8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bec:	9000      	str	r0, [sp, #0]
 8001bee:	a80d      	add	r0, sp, #52	; 0x34
 8001bf0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001bf4:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8001bf6:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
    
    
    struct quaternion product;
    product.q1 = (L.q1 * R.q1) - (L.q2 * R.q2) - (L.q3 * R.q3) - (L.q4 * R.q4);
 8001bfa:	4631      	mov	r1, r6
 8001bfc:	4658      	mov	r0, fp
 8001bfe:	f7ff f8a1 	bl	8000d44 <__aeabi_fmul>
 8001c02:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8001c06:	f8dd 8048 	ldr.w	r8, [sp, #72]	; 0x48
 8001c0a:	9001      	str	r0, [sp, #4]
 8001c0c:	4641      	mov	r1, r8
 8001c0e:	4648      	mov	r0, r9
 8001c10:	f7ff f898 	bl	8000d44 <__aeabi_fmul>
 8001c14:	9a01      	ldr	r2, [sp, #4]
 8001c16:	4601      	mov	r1, r0
 8001c18:	4610      	mov	r0, r2
 8001c1a:	f7fe ff89 	bl	8000b30 <__aeabi_fsub>
 8001c1e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8001c20:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8001c24:	9001      	str	r0, [sp, #4]
 8001c26:	4651      	mov	r1, sl
 8001c28:	4638      	mov	r0, r7
 8001c2a:	f7ff f88b 	bl	8000d44 <__aeabi_fmul>
 8001c2e:	9a01      	ldr	r2, [sp, #4]
 8001c30:	4601      	mov	r1, r0
 8001c32:	4610      	mov	r0, r2
 8001c34:	f7fe ff7c 	bl	8000b30 <__aeabi_fsub>
 8001c38:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8001c3a:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8001c3c:	9001      	str	r0, [sp, #4]
 8001c3e:	4621      	mov	r1, r4
 8001c40:	4628      	mov	r0, r5
 8001c42:	f7ff f87f 	bl	8000d44 <__aeabi_fmul>
 8001c46:	9a01      	ldr	r2, [sp, #4]
 8001c48:	4601      	mov	r1, r0
 8001c4a:	4610      	mov	r0, r2
 8001c4c:	f7fe ff70 	bl	8000b30 <__aeabi_fsub>
    product.q2 = (L.q1 * R.q2) + (L.q2 * R.q1) + (L.q3 * R.q4) - (L.q4 * R.q3);
    product.q3 = (L.q1 * R.q3) - (L.q2 * R.q4) + (L.q3 * R.q1) + (L.q4 * R.q2);
    product.q4 = (L.q1 * R.q4) + (L.q2 * R.q3) - (L.q3 * R.q2) + (L.q4 * R.q1);
    
    return product;
 8001c50:	9b00      	ldr	r3, [sp, #0]
    product.q2 = (L.q1 * R.q2) + (L.q2 * R.q1) + (L.q3 * R.q4) - (L.q4 * R.q3);
 8001c52:	4641      	mov	r1, r8
    return product;
 8001c54:	6018      	str	r0, [r3, #0]
    product.q2 = (L.q1 * R.q2) + (L.q2 * R.q1) + (L.q3 * R.q4) - (L.q4 * R.q3);
 8001c56:	4658      	mov	r0, fp
 8001c58:	f7ff f874 	bl	8000d44 <__aeabi_fmul>
 8001c5c:	4631      	mov	r1, r6
 8001c5e:	9001      	str	r0, [sp, #4]
 8001c60:	4648      	mov	r0, r9
 8001c62:	f7ff f86f 	bl	8000d44 <__aeabi_fmul>
 8001c66:	9a01      	ldr	r2, [sp, #4]
 8001c68:	4601      	mov	r1, r0
 8001c6a:	4610      	mov	r0, r2
 8001c6c:	f7fe ff62 	bl	8000b34 <__addsf3>
 8001c70:	4621      	mov	r1, r4
 8001c72:	9001      	str	r0, [sp, #4]
 8001c74:	4638      	mov	r0, r7
 8001c76:	f7ff f865 	bl	8000d44 <__aeabi_fmul>
 8001c7a:	9a01      	ldr	r2, [sp, #4]
 8001c7c:	4601      	mov	r1, r0
 8001c7e:	4610      	mov	r0, r2
 8001c80:	f7fe ff58 	bl	8000b34 <__addsf3>
 8001c84:	4651      	mov	r1, sl
 8001c86:	9001      	str	r0, [sp, #4]
 8001c88:	4628      	mov	r0, r5
 8001c8a:	f7ff f85b 	bl	8000d44 <__aeabi_fmul>
 8001c8e:	9a01      	ldr	r2, [sp, #4]
 8001c90:	4601      	mov	r1, r0
 8001c92:	4610      	mov	r0, r2
 8001c94:	f7fe ff4c 	bl	8000b30 <__aeabi_fsub>
    return product;
 8001c98:	9b00      	ldr	r3, [sp, #0]
    product.q3 = (L.q1 * R.q3) - (L.q2 * R.q4) + (L.q3 * R.q1) + (L.q4 * R.q2);
 8001c9a:	4651      	mov	r1, sl
    return product;
 8001c9c:	6058      	str	r0, [r3, #4]
    product.q3 = (L.q1 * R.q3) - (L.q2 * R.q4) + (L.q3 * R.q1) + (L.q4 * R.q2);
 8001c9e:	4658      	mov	r0, fp
 8001ca0:	f7ff f850 	bl	8000d44 <__aeabi_fmul>
 8001ca4:	4621      	mov	r1, r4
 8001ca6:	9001      	str	r0, [sp, #4]
 8001ca8:	4648      	mov	r0, r9
 8001caa:	f7ff f84b 	bl	8000d44 <__aeabi_fmul>
 8001cae:	9a01      	ldr	r2, [sp, #4]
 8001cb0:	4601      	mov	r1, r0
 8001cb2:	4610      	mov	r0, r2
 8001cb4:	f7fe ff3c 	bl	8000b30 <__aeabi_fsub>
 8001cb8:	4631      	mov	r1, r6
 8001cba:	9001      	str	r0, [sp, #4]
 8001cbc:	4638      	mov	r0, r7
 8001cbe:	f7ff f841 	bl	8000d44 <__aeabi_fmul>
 8001cc2:	9a01      	ldr	r2, [sp, #4]
 8001cc4:	4601      	mov	r1, r0
 8001cc6:	4610      	mov	r0, r2
 8001cc8:	f7fe ff34 	bl	8000b34 <__addsf3>
 8001ccc:	4641      	mov	r1, r8
 8001cce:	9001      	str	r0, [sp, #4]
 8001cd0:	4628      	mov	r0, r5
 8001cd2:	f7ff f837 	bl	8000d44 <__aeabi_fmul>
 8001cd6:	9a01      	ldr	r2, [sp, #4]
 8001cd8:	4601      	mov	r1, r0
 8001cda:	4610      	mov	r0, r2
 8001cdc:	f7fe ff2a 	bl	8000b34 <__addsf3>
    return product;
 8001ce0:	9b00      	ldr	r3, [sp, #0]
    product.q4 = (L.q1 * R.q4) + (L.q2 * R.q3) - (L.q3 * R.q2) + (L.q4 * R.q1);
 8001ce2:	4621      	mov	r1, r4
    return product;
 8001ce4:	6098      	str	r0, [r3, #8]
    product.q4 = (L.q1 * R.q4) + (L.q2 * R.q3) - (L.q3 * R.q2) + (L.q4 * R.q1);
 8001ce6:	4658      	mov	r0, fp
 8001ce8:	f7ff f82c 	bl	8000d44 <__aeabi_fmul>
 8001cec:	4651      	mov	r1, sl
 8001cee:	4683      	mov	fp, r0
 8001cf0:	4648      	mov	r0, r9
 8001cf2:	f7ff f827 	bl	8000d44 <__aeabi_fmul>
 8001cf6:	4601      	mov	r1, r0
 8001cf8:	4658      	mov	r0, fp
 8001cfa:	f7fe ff1b 	bl	8000b34 <__addsf3>
 8001cfe:	4641      	mov	r1, r8
 8001d00:	4681      	mov	r9, r0
 8001d02:	4638      	mov	r0, r7
 8001d04:	f7ff f81e 	bl	8000d44 <__aeabi_fmul>
 8001d08:	4601      	mov	r1, r0
 8001d0a:	4648      	mov	r0, r9
 8001d0c:	f7fe ff10 	bl	8000b30 <__aeabi_fsub>
 8001d10:	4631      	mov	r1, r6
 8001d12:	4607      	mov	r7, r0
 8001d14:	4628      	mov	r0, r5
 8001d16:	f7ff f815 	bl	8000d44 <__aeabi_fmul>
 8001d1a:	4601      	mov	r1, r0
 8001d1c:	4638      	mov	r0, r7
 8001d1e:	f7fe ff09 	bl	8000b34 <__addsf3>
    return product;
 8001d22:	9b00      	ldr	r3, [sp, #0]
 8001d24:	60d8      	str	r0, [r3, #12]
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	b003      	add	sp, #12
 8001d2a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d2e:	b004      	add	sp, #16
 8001d30:	4770      	bx	lr
	...

08001d34 <imu_filter>:


// The resulting quaternion is a global variable (q_est), so it is not returned or passed by reference/pointer
// Gyroscope Angular Velocity components are in Radians per Second
// Accelerometer componets will be normalized
void imu_filter(float ax, float ay, float az, float gx, float gy, float gz){
 8001d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d38:	4694      	mov	ip, r2
 8001d3a:	468e      	mov	lr, r1
    
    //Variables and constants
    struct quaternion q_est_prev = q_est;
    struct quaternion q_est_dot = {0};            // used as a place holder in equations 42 and 43
    //const struct quaternion q_g_ref = {0, 0, 0, 1};// equation (23), reference to field of gravity for gradient descent optimization (not needed because I used eq 25 instead of eq 21
    struct quaternion q_a = {0, ax, ay, az};    // equation (24) raw acceleration values, needs to be normalized
 8001d3c:	2700      	movs	r7, #0
void imu_filter(float ax, float ay, float az, float gx, float gy, float gz){
 8001d3e:	4683      	mov	fp, r0
 8001d40:	4698      	mov	r8, r3
 8001d42:	b0a3      	sub	sp, #140	; 0x8c
    struct quaternion q_est_prev = q_est;
 8001d44:	f8df a2d4 	ldr.w	sl, [pc, #724]	; 800201c <imu_filter+0x2e8>
 8001d48:	f10d 0948 	add.w	r9, sp, #72	; 0x48
 8001d4c:	e89a 000f 	ldmia.w	sl, {r0, r1, r2, r3}
 8001d50:	e889 000f 	stmia.w	r9, {r0, r1, r2, r3}
 8001d54:	f8da 300c 	ldr.w	r3, [sl, #12]
    
    float F_g [3] = {0};                        // equation(15/21/25) objective function for gravity
    float J_g [3][4] = {0};                     // jacobian matrix for gravity
    
    struct quaternion gradient = {0};
 8001d58:	2210      	movs	r2, #16
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	a81a      	add	r0, sp, #104	; 0x68
    struct quaternion q_a = {0, ax, ay, az};    // equation (24) raw acceleration values, needs to be normalized
 8001d5e:	f8cd e060 	str.w	lr, [sp, #96]	; 0x60
    struct quaternion q_est_prev = q_est;
 8001d62:	f8da 4008 	ldr.w	r4, [sl, #8]
 8001d66:	f8da 5004 	ldr.w	r5, [sl, #4]
 8001d6a:	f8da 6000 	ldr.w	r6, [sl]
 8001d6e:	9306      	str	r3, [sp, #24]
    struct quaternion q_a = {0, ax, ay, az};    // equation (24) raw acceleration values, needs to be normalized
 8001d70:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
 8001d74:	9716      	str	r7, [sp, #88]	; 0x58
 8001d76:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    struct quaternion gradient = {0};
 8001d7a:	f004 fb60 	bl	800643e <memset>
    q -> q2 *= scalar;
 8001d7e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001d82:	4640      	mov	r0, r8
    q_w.q2 = gx;
    q_w.q3 = gy;
    q_w.q4 = gz;
    
    quat_scalar(&q_w, 0.5);                  // equation (12) dq/dt = (1/2)q*w
    q_w = quat_mult(q_est_prev, q_w);        // equation (12)
 8001d84:	971e      	str	r7, [sp, #120]	; 0x78
 8001d86:	f7fe ffdd 	bl	8000d44 <__aeabi_fmul>
    q -> q3 *= scalar;
 8001d8a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001d8e:	901f      	str	r0, [sp, #124]	; 0x7c
 8001d90:	982c      	ldr	r0, [sp, #176]	; 0xb0
 8001d92:	f7fe ffd7 	bl	8000d44 <__aeabi_fmul>
    q -> q4 *= scalar;
 8001d96:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001d9a:	9020      	str	r0, [sp, #128]	; 0x80
 8001d9c:	982d      	ldr	r0, [sp, #180]	; 0xb4
 8001d9e:	f7fe ffd1 	bl	8000d44 <__aeabi_fmul>
 8001da2:	f10d 0878 	add.w	r8, sp, #120	; 0x78
 8001da6:	f10d 0c04 	add.w	ip, sp, #4
 8001daa:	9021      	str	r0, [sp, #132]	; 0x84
 8001dac:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8001db0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8001db4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001db6:	f10d 0b38 	add.w	fp, sp, #56	; 0x38
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	4658      	mov	r0, fp
 8001dbe:	e899 000e 	ldmia.w	r9, {r1, r2, r3}
 8001dc2:	f7ff ff10 	bl	8001be6 <quat_mult>
 8001dc6:	e89b 000f 	ldmia.w	fp, {r0, r1, r2, r3}
 8001dca:	e888 000f 	stmia.w	r8, {r0, r1, r2, r3}
 8001dce:	9b1e      	ldr	r3, [sp, #120]	; 0x78
     The matrix multiplcation can also be done hard coded to reduce code.
     
     Note: it is possible to compute the objective function with quaternion multiplcation functions, but it does not take into account the many zeros that cancel terms out and is not optimized like the paper shows
     */
    
    quat_Normalization(&q_a);              // normalize the acceleration quaternion to be a unit quaternion
 8001dd0:	a816      	add	r0, sp, #88	; 0x58
    q_w = quat_mult(q_est_prev, q_w);        // equation (12)
 8001dd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8001dd4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8001dd6:	9308      	str	r3, [sp, #32]
 8001dd8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8001dda:	9309      	str	r3, [sp, #36]	; 0x24
 8001ddc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8001dde:	930a      	str	r3, [sp, #40]	; 0x28
    quat_Normalization(&q_a);              // normalize the acceleration quaternion to be a unit quaternion
 8001de0:	f7ff febe 	bl	8001b60 <quat_Normalization>
    //Compute the objective function for gravity, equation(15), simplified to equation (25) due to the 0's in the acceleration reference quaternion
    F_g[0] = 2*(q_est_prev.q2 * q_est_prev.q4 - q_est_prev.q1 * q_est_prev.q3) - q_a.q2;
 8001de4:	9906      	ldr	r1, [sp, #24]
 8001de6:	4628      	mov	r0, r5
 8001de8:	f7fe ffac 	bl	8000d44 <__aeabi_fmul>
 8001dec:	4621      	mov	r1, r4
 8001dee:	4680      	mov	r8, r0
 8001df0:	4630      	mov	r0, r6
 8001df2:	f7fe ffa7 	bl	8000d44 <__aeabi_fmul>
 8001df6:	4601      	mov	r1, r0
 8001df8:	4640      	mov	r0, r8
 8001dfa:	f7fe fe99 	bl	8000b30 <__aeabi_fsub>
 8001dfe:	4601      	mov	r1, r0
 8001e00:	f7fe fe98 	bl	8000b34 <__addsf3>
 8001e04:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8001e06:	f7fe fe93 	bl	8000b30 <__aeabi_fsub>
    F_g[1] = 2*(q_est_prev.q1 * q_est_prev.q2 + q_est_prev.q3* q_est_prev.q4) - q_a.q3;
 8001e0a:	4629      	mov	r1, r5
    F_g[0] = 2*(q_est_prev.q2 * q_est_prev.q4 - q_est_prev.q1 * q_est_prev.q3) - q_a.q2;
 8001e0c:	9007      	str	r0, [sp, #28]
    F_g[1] = 2*(q_est_prev.q1 * q_est_prev.q2 + q_est_prev.q3* q_est_prev.q4) - q_a.q3;
 8001e0e:	4630      	mov	r0, r6
 8001e10:	f7fe ff98 	bl	8000d44 <__aeabi_fmul>
 8001e14:	9906      	ldr	r1, [sp, #24]
 8001e16:	4680      	mov	r8, r0
 8001e18:	4620      	mov	r0, r4
 8001e1a:	f7fe ff93 	bl	8000d44 <__aeabi_fmul>
 8001e1e:	4601      	mov	r1, r0
 8001e20:	4640      	mov	r0, r8
 8001e22:	f7fe fe87 	bl	8000b34 <__addsf3>
 8001e26:	4601      	mov	r1, r0
 8001e28:	f7fe fe84 	bl	8000b34 <__addsf3>
 8001e2c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8001e2e:	f7fe fe7f 	bl	8000b30 <__aeabi_fsub>
    F_g[2] = 2*(0.5 - q_est_prev.q2 * q_est_prev.q2 - q_est_prev.q3 * q_est_prev.q3) - q_a.q4;
 8001e32:	4629      	mov	r1, r5
    F_g[1] = 2*(q_est_prev.q1 * q_est_prev.q2 + q_est_prev.q3* q_est_prev.q4) - q_a.q3;
 8001e34:	4683      	mov	fp, r0
    F_g[2] = 2*(0.5 - q_est_prev.q2 * q_est_prev.q2 - q_est_prev.q3 * q_est_prev.q3) - q_a.q4;
 8001e36:	4628      	mov	r0, r5
 8001e38:	f7fe ff84 	bl	8000d44 <__aeabi_fmul>
 8001e3c:	f7fe faf4 	bl	8000428 <__aeabi_f2d>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	2000      	movs	r0, #0
 8001e46:	4976      	ldr	r1, [pc, #472]	; (8002020 <imu_filter+0x2ec>)
 8001e48:	f7fe f98e 	bl	8000168 <__aeabi_dsub>
 8001e4c:	4680      	mov	r8, r0
 8001e4e:	4689      	mov	r9, r1
 8001e50:	4620      	mov	r0, r4
 8001e52:	4621      	mov	r1, r4
 8001e54:	f7fe ff76 	bl	8000d44 <__aeabi_fmul>
 8001e58:	f7fe fae6 	bl	8000428 <__aeabi_f2d>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	4640      	mov	r0, r8
 8001e62:	4649      	mov	r1, r9
 8001e64:	f7fe f980 	bl	8000168 <__aeabi_dsub>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	f7fe f97e 	bl	800016c <__adddf3>
 8001e70:	4680      	mov	r8, r0
 8001e72:	9819      	ldr	r0, [sp, #100]	; 0x64
 8001e74:	4689      	mov	r9, r1
 8001e76:	f7fe fad7 	bl	8000428 <__aeabi_f2d>
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	4649      	mov	r1, r9
 8001e80:	4640      	mov	r0, r8
 8001e82:	f7fe f971 	bl	8000168 <__aeabi_dsub>
 8001e86:	f7fe fdff 	bl	8000a88 <__aeabi_d2f>
    
    //Compute the Jacobian matrix, equation (26), for gravity
    J_g[0][0] = -2 * q_est_prev.q3;
    J_g[0][1] =  2 * q_est_prev.q4;
 8001e8a:	9906      	ldr	r1, [sp, #24]
    F_g[2] = 2*(0.5 - q_est_prev.q2 * q_est_prev.q2 - q_est_prev.q3 * q_est_prev.q3) - q_a.q4;
 8001e8c:	4680      	mov	r8, r0
    J_g[0][1] =  2 * q_est_prev.q4;
 8001e8e:	4608      	mov	r0, r1
 8001e90:	f7fe fe50 	bl	8000b34 <__addsf3>
    J_g[0][2] = -2 * q_est_prev.q1;
    J_g[0][3] =  2 * q_est_prev.q2;
 8001e94:	4629      	mov	r1, r5
    J_g[0][1] =  2 * q_est_prev.q4;
 8001e96:	4681      	mov	r9, r0
    J_g[0][3] =  2 * q_est_prev.q2;
 8001e98:	4628      	mov	r0, r5
 8001e9a:	f7fe fe4b 	bl	8000b34 <__addsf3>
    J_g[2][1] = -4 * q_est_prev.q2;
    J_g[2][2] = -4 * q_est_prev.q3;
    J_g[2][3] = 0;
    
    // now computer the gradient, equation (20), gradient = J_g'*F_g
    gradient.q1 = J_g[0][0] * F_g[0] + J_g[1][0] * F_g[1] + J_g[2][0] * F_g[2];
 8001e9e:	4639      	mov	r1, r7
    J_g[0][3] =  2 * q_est_prev.q2;
 8001ea0:	900d      	str	r0, [sp, #52]	; 0x34
    gradient.q1 = J_g[0][0] * F_g[0] + J_g[1][0] * F_g[1] + J_g[2][0] * F_g[2];
 8001ea2:	4640      	mov	r0, r8
 8001ea4:	f7fe ff4e 	bl	8000d44 <__aeabi_fmul>
    J_g[0][0] = -2 * q_est_prev.q3;
 8001ea8:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    gradient.q1 = J_g[0][0] * F_g[0] + J_g[1][0] * F_g[1] + J_g[2][0] * F_g[2];
 8001eac:	900c      	str	r0, [sp, #48]	; 0x30
    J_g[0][0] = -2 * q_est_prev.q3;
 8001eae:	4620      	mov	r0, r4
 8001eb0:	f7fe ff48 	bl	8000d44 <__aeabi_fmul>
    gradient.q1 = J_g[0][0] * F_g[0] + J_g[1][0] * F_g[1] + J_g[2][0] * F_g[2];
 8001eb4:	9907      	ldr	r1, [sp, #28]
 8001eb6:	f7fe ff45 	bl	8000d44 <__aeabi_fmul>
 8001eba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001ebc:	4607      	mov	r7, r0
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	4658      	mov	r0, fp
 8001ec2:	f7fe ff3f 	bl	8000d44 <__aeabi_fmul>
 8001ec6:	4601      	mov	r1, r0
 8001ec8:	4638      	mov	r0, r7
 8001eca:	f7fe fe33 	bl	8000b34 <__addsf3>
 8001ece:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	f7fe fe2f 	bl	8000b34 <__addsf3>
    J_g[1][1] = 2 * q_est_prev.q1;
 8001ed6:	4631      	mov	r1, r6
    gradient.q1 = J_g[0][0] * F_g[0] + J_g[1][0] * F_g[1] + J_g[2][0] * F_g[2];
 8001ed8:	901a      	str	r0, [sp, #104]	; 0x68
    J_g[1][1] = 2 * q_est_prev.q1;
 8001eda:	4630      	mov	r0, r6
 8001edc:	f7fe fe2a 	bl	8000b34 <__addsf3>
    gradient.q2 = J_g[0][1] * F_g[0] + J_g[1][1] * F_g[1] + J_g[2][1] * F_g[2];
 8001ee0:	4659      	mov	r1, fp
 8001ee2:	f7fe ff2f 	bl	8000d44 <__aeabi_fmul>
 8001ee6:	4649      	mov	r1, r9
 8001ee8:	4607      	mov	r7, r0
 8001eea:	9807      	ldr	r0, [sp, #28]
 8001eec:	f7fe ff2a 	bl	8000d44 <__aeabi_fmul>
 8001ef0:	4601      	mov	r1, r0
 8001ef2:	4638      	mov	r0, r7
 8001ef4:	f7fe fe1e 	bl	8000b34 <__addsf3>
    J_g[2][1] = -4 * q_est_prev.q2;
 8001ef8:	494a      	ldr	r1, [pc, #296]	; (8002024 <imu_filter+0x2f0>)
    gradient.q2 = J_g[0][1] * F_g[0] + J_g[1][1] * F_g[1] + J_g[2][1] * F_g[2];
 8001efa:	4607      	mov	r7, r0
    J_g[2][1] = -4 * q_est_prev.q2;
 8001efc:	4628      	mov	r0, r5
 8001efe:	f7fe ff21 	bl	8000d44 <__aeabi_fmul>
    gradient.q2 = J_g[0][1] * F_g[0] + J_g[1][1] * F_g[1] + J_g[2][1] * F_g[2];
 8001f02:	4641      	mov	r1, r8
 8001f04:	f7fe ff1e 	bl	8000d44 <__aeabi_fmul>
 8001f08:	4601      	mov	r1, r0
 8001f0a:	4638      	mov	r0, r7
 8001f0c:	f7fe fe12 	bl	8000b34 <__addsf3>
    J_g[0][2] = -2 * q_est_prev.q1;
 8001f10:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    gradient.q2 = J_g[0][1] * F_g[0] + J_g[1][1] * F_g[1] + J_g[2][1] * F_g[2];
 8001f14:	901b      	str	r0, [sp, #108]	; 0x6c
    J_g[0][2] = -2 * q_est_prev.q1;
 8001f16:	4630      	mov	r0, r6
 8001f18:	f7fe ff14 	bl	8000d44 <__aeabi_fmul>
    gradient.q3 = J_g[0][2] * F_g[0] + J_g[1][2] * F_g[1] + J_g[2][2] * F_g[2];
 8001f1c:	9907      	ldr	r1, [sp, #28]
 8001f1e:	f7fe ff11 	bl	8000d44 <__aeabi_fmul>
 8001f22:	4649      	mov	r1, r9
 8001f24:	4607      	mov	r7, r0
 8001f26:	4658      	mov	r0, fp
 8001f28:	f7fe ff0c 	bl	8000d44 <__aeabi_fmul>
 8001f2c:	4601      	mov	r1, r0
 8001f2e:	4638      	mov	r0, r7
 8001f30:	f7fe fe00 	bl	8000b34 <__addsf3>
    J_g[2][2] = -4 * q_est_prev.q3;
 8001f34:	493b      	ldr	r1, [pc, #236]	; (8002024 <imu_filter+0x2f0>)
    gradient.q3 = J_g[0][2] * F_g[0] + J_g[1][2] * F_g[1] + J_g[2][2] * F_g[2];
 8001f36:	4607      	mov	r7, r0
    J_g[2][2] = -4 * q_est_prev.q3;
 8001f38:	4620      	mov	r0, r4
 8001f3a:	f7fe ff03 	bl	8000d44 <__aeabi_fmul>
    gradient.q3 = J_g[0][2] * F_g[0] + J_g[1][2] * F_g[1] + J_g[2][2] * F_g[2];
 8001f3e:	4641      	mov	r1, r8
 8001f40:	f7fe ff00 	bl	8000d44 <__aeabi_fmul>
 8001f44:	4601      	mov	r1, r0
 8001f46:	4638      	mov	r0, r7
 8001f48:	f7fe fdf4 	bl	8000b34 <__addsf3>
    J_g[1][3] = 2 * q_est_prev.q3;
 8001f4c:	4621      	mov	r1, r4
    gradient.q3 = J_g[0][2] * F_g[0] + J_g[1][2] * F_g[1] + J_g[2][2] * F_g[2];
 8001f4e:	901c      	str	r0, [sp, #112]	; 0x70
    J_g[1][3] = 2 * q_est_prev.q3;
 8001f50:	4620      	mov	r0, r4
 8001f52:	f7fe fdef 	bl	8000b34 <__addsf3>
    gradient.q4 = J_g[0][3] * F_g[0] + J_g[1][3] * F_g[1] + J_g[2][3] * F_g[2];
 8001f56:	4659      	mov	r1, fp
 8001f58:	f7fe fef4 	bl	8000d44 <__aeabi_fmul>
 8001f5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001f5e:	4607      	mov	r7, r0
 8001f60:	4611      	mov	r1, r2
 8001f62:	9807      	ldr	r0, [sp, #28]
 8001f64:	f7fe feee 	bl	8000d44 <__aeabi_fmul>
 8001f68:	4601      	mov	r1, r0
 8001f6a:	4638      	mov	r0, r7
 8001f6c:	f7fe fde2 	bl	8000b34 <__addsf3>
 8001f70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001f72:	4619      	mov	r1, r3
 8001f74:	f7fe fdde 	bl	8000b34 <__addsf3>
 8001f78:	901d      	str	r0, [sp, #116]	; 0x74
    
    // Normalize the gradient, equation (44)
    quat_Normalization(&gradient);
 8001f7a:	a81a      	add	r0, sp, #104	; 0x68
 8001f7c:	f7ff fdf0 	bl	8001b60 <quat_Normalization>
    q -> q1 *= scalar;
 8001f80:	981a      	ldr	r0, [sp, #104]	; 0x68
 8001f82:	4929      	ldr	r1, [pc, #164]	; (8002028 <imu_filter+0x2f4>)
 8001f84:	f7fe fede 	bl	8000d44 <__aeabi_fmul>
    q -> q2 *= scalar;
 8001f88:	4927      	ldr	r1, [pc, #156]	; (8002028 <imu_filter+0x2f4>)
    q -> q1 *= scalar;
 8001f8a:	4683      	mov	fp, r0
 8001f8c:	901a      	str	r0, [sp, #104]	; 0x68
    q -> q2 *= scalar;
 8001f8e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8001f90:	f7fe fed8 	bl	8000d44 <__aeabi_fmul>
    q -> q3 *= scalar;
 8001f94:	4924      	ldr	r1, [pc, #144]	; (8002028 <imu_filter+0x2f4>)
    q -> q2 *= scalar;
 8001f96:	4681      	mov	r9, r0
 8001f98:	901b      	str	r0, [sp, #108]	; 0x6c
    q -> q3 *= scalar;
 8001f9a:	981c      	ldr	r0, [sp, #112]	; 0x70
 8001f9c:	f7fe fed2 	bl	8000d44 <__aeabi_fmul>
    q -> q4 *= scalar;
 8001fa0:	4921      	ldr	r1, [pc, #132]	; (8002028 <imu_filter+0x2f4>)
    q -> q3 *= scalar;
 8001fa2:	4680      	mov	r8, r0
 8001fa4:	901c      	str	r0, [sp, #112]	; 0x70
    q -> q4 *= scalar;
 8001fa6:	981d      	ldr	r0, [sp, #116]	; 0x74
 8001fa8:	f7fe fecc 	bl	8000d44 <__aeabi_fmul>
    Sum -> q1 = L.q1 - R.q1;
 8001fac:	4659      	mov	r1, fp
    q -> q4 *= scalar;
 8001fae:	4607      	mov	r7, r0
 8001fb0:	901d      	str	r0, [sp, #116]	; 0x74
    Sum -> q1 = L.q1 - R.q1;
 8001fb2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001fb4:	f7fe fdbc 	bl	8000b30 <__aeabi_fsub>
    q -> q1 *= scalar;
 8001fb8:	491c      	ldr	r1, [pc, #112]	; (800202c <imu_filter+0x2f8>)
 8001fba:	f7fe fec3 	bl	8000d44 <__aeabi_fmul>
    Sum -> q1 = L.q1 + R.q1;
 8001fbe:	4631      	mov	r1, r6
 8001fc0:	f7fe fdb8 	bl	8000b34 <__addsf3>
    Sum -> q2 = L.q2 - R.q2;
 8001fc4:	4649      	mov	r1, r9
    Sum -> q1 = L.q1 + R.q1;
 8001fc6:	f8ca 0000 	str.w	r0, [sl]
    Sum -> q2 = L.q2 - R.q2;
 8001fca:	9808      	ldr	r0, [sp, #32]
 8001fcc:	f7fe fdb0 	bl	8000b30 <__aeabi_fsub>
    q -> q2 *= scalar;
 8001fd0:	4916      	ldr	r1, [pc, #88]	; (800202c <imu_filter+0x2f8>)
 8001fd2:	f7fe feb7 	bl	8000d44 <__aeabi_fmul>
    Sum -> q2 = L.q2 + R.q2;
 8001fd6:	4629      	mov	r1, r5
 8001fd8:	f7fe fdac 	bl	8000b34 <__addsf3>
    Sum -> q3 = L.q3 - R.q3;
 8001fdc:	4641      	mov	r1, r8
    Sum -> q2 = L.q2 + R.q2;
 8001fde:	f8ca 0004 	str.w	r0, [sl, #4]
    Sum -> q3 = L.q3 - R.q3;
 8001fe2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001fe4:	f7fe fda4 	bl	8000b30 <__aeabi_fsub>
    q -> q3 *= scalar;
 8001fe8:	4910      	ldr	r1, [pc, #64]	; (800202c <imu_filter+0x2f8>)
 8001fea:	f7fe feab 	bl	8000d44 <__aeabi_fmul>
    Sum -> q3 = L.q3 + R.q3;
 8001fee:	4621      	mov	r1, r4
 8001ff0:	f7fe fda0 	bl	8000b34 <__addsf3>
    Sum -> q4 = L.q4 - R.q4;
 8001ff4:	4639      	mov	r1, r7
    Sum -> q3 = L.q3 + R.q3;
 8001ff6:	f8ca 0008 	str.w	r0, [sl, #8]
    Sum -> q4 = L.q4 - R.q4;
 8001ffa:	980a      	ldr	r0, [sp, #40]	; 0x28
 8001ffc:	f7fe fd98 	bl	8000b30 <__aeabi_fsub>
    q -> q4 *= scalar;
 8002000:	490a      	ldr	r1, [pc, #40]	; (800202c <imu_filter+0x2f8>)
 8002002:	f7fe fe9f 	bl	8000d44 <__aeabi_fmul>
    Sum -> q4 = L.q4 + R.q4;
 8002006:	9906      	ldr	r1, [sp, #24]
 8002008:	f7fe fd94 	bl	8000b34 <__addsf3>
 800200c:	f8ca 000c 	str.w	r0, [sl, #12]
    */
    quat_scalar(&gradient, BETA);             // multiply normalized gradient by beta
    quat_sub(&q_est_dot, q_w, gradient);        // subtract above from q_w, the integrated gyro quaternion
    quat_scalar(&q_est_dot, DELTA_T);
    quat_add(&q_est, q_est_prev, q_est_dot);     // Integrate orientation rate to find position
    quat_Normalization(&q_est);                 // normalize the orientation of the estimate
 8002010:	4650      	mov	r0, sl
 8002012:	f7ff fda5 	bl	8001b60 <quat_Normalization>
                                                //(shown in diagram, plus always use unit quaternions for orientation)
   
}
 8002016:	b023      	add	sp, #140	; 0x8c
 8002018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800201c:	20000004 	.word	0x20000004
 8002020:	3fe00000 	.word	0x3fe00000
 8002024:	c0800000 	.word	0xc0800000
 8002028:	3d9ac70e 	.word	0x3d9ac70e
 800202c:	3ba3d70a 	.word	0x3ba3d70a

08002030 <eulerAngles>:
 Assume right hand system
 Roll is about the x axis, represented as phi
 Pitch is about the y axis, represented as theta
 Yaw is about the z axis, represented as psi (trident looking greek symbol)
 */
void eulerAngles(struct quaternion q, float* roll, float* pitch, float* yaw){
 8002030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002034:	b085      	sub	sp, #20
 8002036:	ac04      	add	r4, sp, #16
 8002038:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 800203c:	9f01      	ldr	r7, [sp, #4]
 800203e:	f8dd 8000 	ldr.w	r8, [sp]
    
    *yaw = atan2f((2*q.q2*q.q3 - 2*q.q1*q.q4), (2*q.q1*q.q1 + 2*q.q2*q.q2 -1));  // equation (7)
 8002042:	4639      	mov	r1, r7
 8002044:	4638      	mov	r0, r7
 8002046:	f7fe fd75 	bl	8000b34 <__addsf3>
 800204a:	4641      	mov	r1, r8
 800204c:	4606      	mov	r6, r0
 800204e:	4640      	mov	r0, r8
 8002050:	f7fe fd70 	bl	8000b34 <__addsf3>
 8002054:	4641      	mov	r1, r8
 8002056:	4605      	mov	r5, r0
 8002058:	f7fe fe74 	bl	8000d44 <__aeabi_fmul>
 800205c:	4680      	mov	r8, r0
 800205e:	4639      	mov	r1, r7
 8002060:	4630      	mov	r0, r6
 8002062:	f7fe fe6f 	bl	8000d44 <__aeabi_fmul>
 8002066:	4641      	mov	r1, r8
 8002068:	f7fe fd64 	bl	8000b34 <__addsf3>
 800206c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002070:	f7fe fd5e 	bl	8000b30 <__aeabi_fsub>
 8002074:	f8dd b008 	ldr.w	fp, [sp, #8]
 8002078:	4681      	mov	r9, r0
 800207a:	4659      	mov	r1, fp
 800207c:	4630      	mov	r0, r6
 800207e:	f7fe fe61 	bl	8000d44 <__aeabi_fmul>
 8002082:	9c03      	ldr	r4, [sp, #12]
 8002084:	4682      	mov	sl, r0
 8002086:	4621      	mov	r1, r4
 8002088:	4628      	mov	r0, r5
 800208a:	f7fe fe5b 	bl	8000d44 <__aeabi_fmul>
 800208e:	4601      	mov	r1, r0
 8002090:	4650      	mov	r0, sl
 8002092:	f7fe fd4d 	bl	8000b30 <__aeabi_fsub>
 8002096:	4649      	mov	r1, r9
 8002098:	f003 fcbe 	bl	8005a18 <atan2f>
 800209c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    *pitch = -asinf(2*q.q2*q.q4 + 2*q.q1*q.q3);                                  // equatino (8)
 800209e:	4621      	mov	r1, r4
    *yaw = atan2f((2*q.q2*q.q3 - 2*q.q1*q.q4), (2*q.q1*q.q1 + 2*q.q2*q.q2 -1));  // equation (7)
 80020a0:	6018      	str	r0, [r3, #0]
    *pitch = -asinf(2*q.q2*q.q4 + 2*q.q1*q.q3);                                  // equatino (8)
 80020a2:	4630      	mov	r0, r6
 80020a4:	f7fe fe4e 	bl	8000d44 <__aeabi_fmul>
 80020a8:	4659      	mov	r1, fp
 80020aa:	4606      	mov	r6, r0
 80020ac:	4628      	mov	r0, r5
 80020ae:	f7fe fe49 	bl	8000d44 <__aeabi_fmul>
 80020b2:	4601      	mov	r1, r0
 80020b4:	4630      	mov	r0, r6
 80020b6:	f7fe fd3d 	bl	8000b34 <__addsf3>
 80020ba:	f003 fc8d 	bl	80059d8 <asinf>
 80020be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80020c0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80020c4:	6018      	str	r0, [r3, #0]
    *roll  = atan2f((2*q.q3*q.q4 - 2*q.q1*q.q2), (2*q.q1*q.q1 + 2*q.q4*q.q4 -1));
 80020c6:	4621      	mov	r1, r4
 80020c8:	4620      	mov	r0, r4
 80020ca:	f7fe fd33 	bl	8000b34 <__addsf3>
 80020ce:	4621      	mov	r1, r4
 80020d0:	f7fe fe38 	bl	8000d44 <__aeabi_fmul>
 80020d4:	4641      	mov	r1, r8
 80020d6:	f7fe fd2d 	bl	8000b34 <__addsf3>
 80020da:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80020de:	f7fe fd27 	bl	8000b30 <__aeabi_fsub>
 80020e2:	4659      	mov	r1, fp
 80020e4:	4606      	mov	r6, r0
 80020e6:	4658      	mov	r0, fp
 80020e8:	f7fe fd24 	bl	8000b34 <__addsf3>
 80020ec:	4621      	mov	r1, r4
 80020ee:	f7fe fe29 	bl	8000d44 <__aeabi_fmul>
 80020f2:	4639      	mov	r1, r7
 80020f4:	4604      	mov	r4, r0
 80020f6:	4628      	mov	r0, r5
 80020f8:	f7fe fe24 	bl	8000d44 <__aeabi_fmul>
 80020fc:	4601      	mov	r1, r0
 80020fe:	4620      	mov	r0, r4
 8002100:	f7fe fd16 	bl	8000b30 <__aeabi_fsub>
 8002104:	4631      	mov	r1, r6
 8002106:	f003 fc87 	bl	8005a18 <atan2f>
 800210a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    *yaw *= (180.0f / PI);
 800210c:	490c      	ldr	r1, [pc, #48]	; (8002140 <eulerAngles+0x110>)
    *roll  = atan2f((2*q.q3*q.q4 - 2*q.q1*q.q2), (2*q.q1*q.q1 + 2*q.q4*q.q4 -1));
 800210e:	6018      	str	r0, [r3, #0]
    *yaw *= (180.0f / PI);
 8002110:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002112:	6818      	ldr	r0, [r3, #0]
 8002114:	f7fe fe16 	bl	8000d44 <__aeabi_fmul>
 8002118:	9b10      	ldr	r3, [sp, #64]	; 0x40
    *pitch *= (180.0f / PI);
 800211a:	4909      	ldr	r1, [pc, #36]	; (8002140 <eulerAngles+0x110>)
    *yaw *= (180.0f / PI);
 800211c:	6018      	str	r0, [r3, #0]
    *pitch *= (180.0f / PI);
 800211e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002120:	6818      	ldr	r0, [r3, #0]
 8002122:	f7fe fe0f 	bl	8000d44 <__aeabi_fmul>
 8002126:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    *roll *= (180.0f / PI);
 8002128:	4905      	ldr	r1, [pc, #20]	; (8002140 <eulerAngles+0x110>)
    *pitch *= (180.0f / PI);
 800212a:	6018      	str	r0, [r3, #0]
    *roll *= (180.0f / PI);
 800212c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800212e:	6818      	ldr	r0, [r3, #0]
 8002130:	f7fe fe08 	bl	8000d44 <__aeabi_fmul>
 8002134:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002136:	6018      	str	r0, [r3, #0]

}
 8002138:	b005      	add	sp, #20
 800213a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800213e:	bf00      	nop
 8002140:	42652ee0 	.word	0x42652ee0

08002144 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002144:	b530      	push	{r4, r5, lr}
 8002146:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002148:	2220      	movs	r2, #32
 800214a:	2100      	movs	r1, #0
 800214c:	a807      	add	r0, sp, #28
 800214e:	f004 f976 	bl	800643e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002152:	2214      	movs	r2, #20
 8002154:	2100      	movs	r1, #0
 8002156:	a801      	add	r0, sp, #4
 8002158:	f004 f971 	bl	800643e <memset>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800215c:	2501      	movs	r5, #1
 800215e:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002160:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002162:	e9cd 530a 	strd	r5, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002166:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800216a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800216c:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800216e:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002170:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002172:	f000 fed7 	bl	8002f24 <HAL_RCC_OscConfig>
 8002176:	b108      	cbz	r0, 800217c <SystemClock_Config+0x38>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002178:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800217a:	e7fe      	b.n	800217a <SystemClock_Config+0x36>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800217c:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800217e:	e9cd 3401 	strd	r3, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002182:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002186:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002188:	e9cd 3004 	strd	r3, r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800218c:	4629      	mov	r1, r5
 800218e:	a801      	add	r0, sp, #4
 8002190:	f001 f89e 	bl	80032d0 <HAL_RCC_ClockConfig>
 8002194:	b108      	cbz	r0, 800219a <SystemClock_Config+0x56>
 8002196:	b672      	cpsid	i
  while (1)
 8002198:	e7fe      	b.n	8002198 <SystemClock_Config+0x54>
}
 800219a:	b011      	add	sp, #68	; 0x44
 800219c:	bd30      	pop	{r4, r5, pc}
	...

080021a0 <main>:
{
 80021a0:	b508      	push	{r3, lr}
  HAL_Init();
 80021a2:	f000 fa97 	bl	80026d4 <HAL_Init>
  SystemClock_Config();
 80021a6:	f7ff ffcd 	bl	8002144 <SystemClock_Config>
  MX_GPIO_Init();
 80021aa:	f7ff fc87 	bl	8001abc <MX_GPIO_Init>
  MX_CAN_Init();
 80021ae:	f7ff fb63 	bl	8001878 <MX_CAN_Init>
  MX_SPI1_Init();
 80021b2:	f000 f871 	bl	8002298 <MX_SPI1_Init>
  MX_SPI2_Init();
 80021b6:	f000 f891 	bl	80022dc <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80021ba:	f000 fa0f 	bl	80025dc <MX_USART2_UART_Init>
  MPU9250_calibrate();
 80021be:	f7ff f959 	bl	8001474 <MPU9250_calibrate>
  HAL_Delay(2000);
 80021c2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80021c6:	f000 faa9 	bl	800271c <HAL_Delay>
  MPU9250_Init();
 80021ca:	f7ff f8bd 	bl	8001348 <MPU9250_Init>
  HAL_Delay(500);
 80021ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021d2:	f000 faa3 	bl	800271c <HAL_Delay>
  TxHeaderRoll.ExtId = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	2111      	movs	r1, #17
  TxHeaderRoll.StdId = headerIdRoll;
 80021da:	4a22      	ldr	r2, [pc, #136]	; (8002264 <main+0xc4>)
  TxHeaderYaw.StdId = headerIdYaw;
 80021dc:	2013      	movs	r0, #19
  TxHeaderRoll.ExtId = 0;
 80021de:	e9c2 1300 	strd	r1, r3, [r2]
  TxHeaderRoll.DLC = 8;
 80021e2:	2108      	movs	r1, #8
 80021e4:	6111      	str	r1, [r2, #16]
  TxHeaderPitch.StdId = headerIdPitch;
 80021e6:	2112      	movs	r1, #18
  TxHeaderRoll.IDE = CAN_ID_STD;   // CAN_ID_EXT
 80021e8:	e9c2 3302 	strd	r3, r3, [r2, #8]
  TxHeaderRoll.TransmitGlobalTime = 0;
 80021ec:	7513      	strb	r3, [r2, #20]
  TxHeaderPitch.StdId = headerIdPitch;
 80021ee:	4a1e      	ldr	r2, [pc, #120]	; (8002268 <main+0xc8>)
  TxHeaderPitch.ExtId = 0;
 80021f0:	e9c2 1300 	strd	r1, r3, [r2]
  TxHeaderPitch.DLC = 4;
 80021f4:	2104      	movs	r1, #4
  TxHeaderPitch.IDE = CAN_ID_STD;   // CAN_ID_EXT
 80021f6:	e9c2 3302 	strd	r3, r3, [r2, #8]
  TxHeaderPitch.DLC = 4;
 80021fa:	6111      	str	r1, [r2, #16]
  TxHeaderPitch.TransmitGlobalTime = 0;
 80021fc:	7513      	strb	r3, [r2, #20]
  TxHeaderYaw.StdId = headerIdYaw;
 80021fe:	4a1b      	ldr	r2, [pc, #108]	; (800226c <main+0xcc>)
  TxHeaderYaw.DLC = 4;
 8002200:	6111      	str	r1, [r2, #16]
  TxHeaderAccel.StdId = headerIdAccel;
 8002202:	2114      	movs	r1, #20
  TxHeaderYaw.ExtId = 0;
 8002204:	e9c2 0300 	strd	r0, r3, [r2]
  TxHeaderYaw.IDE = CAN_ID_STD;   // CAN_ID_EXT
 8002208:	e9c2 3302 	strd	r3, r3, [r2, #8]
  TxHeaderYaw.TransmitGlobalTime = 0;
 800220c:	7513      	strb	r3, [r2, #20]
  TxHeaderAccel.StdId = headerIdAccel;
 800220e:	4a18      	ldr	r2, [pc, #96]	; (8002270 <main+0xd0>)
  TxHeaderGyro.StdId = headerIdGyro;
 8002210:	2015      	movs	r0, #21
  TxHeaderAccel.ExtId = 0;
 8002212:	e9c2 1300 	strd	r1, r3, [r2]
  TxHeaderAccel.DLC = 6;
 8002216:	2106      	movs	r1, #6
  TxHeaderAccel.IDE = CAN_ID_STD;   // CAN_ID_EXT
 8002218:	e9c2 3302 	strd	r3, r3, [r2, #8]
  TxHeaderAccel.DLC = 6;
 800221c:	6111      	str	r1, [r2, #16]
  TxHeaderAccel.TransmitGlobalTime = 0;
 800221e:	7513      	strb	r3, [r2, #20]
  TxHeaderGyro.StdId = headerIdGyro;
 8002220:	4a14      	ldr	r2, [pc, #80]	; (8002274 <main+0xd4>)
  TxHeaderGyro.DLC = 6;
 8002222:	6111      	str	r1, [r2, #16]
  sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002224:	4914      	ldr	r1, [pc, #80]	; (8002278 <main+0xd8>)
  TxHeaderGyro.ExtId = 0;
 8002226:	e9c2 0300 	strd	r0, r3, [r2]
  TxHeaderGyro.IDE = CAN_ID_STD;   // CAN_ID_EXT
 800222a:	e9c2 3302 	strd	r3, r3, [r2, #8]
  TxHeaderGyro.TransmitGlobalTime = 0;
 800222e:	7513      	strb	r3, [r2, #20]
  sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002230:	610b      	str	r3, [r1, #16]
  sFilterConfig.FilterIdLow = 0;
 8002232:	e9c1 3300 	strd	r3, r3, [r1]
  sFilterConfig.FilterMaskIdLow = 0;
 8002236:	e9c1 3302 	strd	r3, r3, [r1, #8]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800223a:	2301      	movs	r3, #1
  HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 800223c:	480f      	ldr	r0, [pc, #60]	; (800227c <main+0xdc>)
  sFilterConfig.FilterActivation = ENABLE;
 800223e:	e9c1 3307 	strd	r3, r3, [r1, #28]
  HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 8002242:	f000 faf8 	bl	8002836 <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan);
 8002246:	480d      	ldr	r0, [pc, #52]	; (800227c <main+0xdc>)
 8002248:	f000 fb64 	bl	8002914 <HAL_CAN_Start>
  HAL_Delay(500);
 800224c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002250:	f000 fa64 	bl	800271c <HAL_Delay>
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002254:	f001 fe5e 	bl	8003f14 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002258:	f7ff fc14 	bl	8001a84 <MX_FREERTOS_Init>
  osKernelStart();
 800225c:	f001 fe76 	bl	8003f4c <osKernelStart>
  while (1)
 8002260:	e7fe      	b.n	8002260 <main+0xc0>
 8002262:	bf00      	nop
 8002264:	2000033c 	.word	0x2000033c
 8002268:	20000324 	.word	0x20000324
 800226c:	20000354 	.word	0x20000354
 8002270:	200002f4 	.word	0x200002f4
 8002274:	2000030c 	.word	0x2000030c
 8002278:	20000370 	.word	0x20000370
 800227c:	2000024c 	.word	0x2000024c

08002280 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM4) {
 8002280:	6802      	ldr	r2, [r0, #0]
 8002282:	4b03      	ldr	r3, [pc, #12]	; (8002290 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8002284:	429a      	cmp	r2, r3
 8002286:	d101      	bne.n	800228c <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8002288:	f000 ba36 	b.w	80026f8 <HAL_IncTick>
}
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	40000800 	.word	0x40000800

08002294 <Error_Handler>:
 8002294:	b672      	cpsid	i
  while (1)
 8002296:	e7fe      	b.n	8002296 <Error_Handler+0x2>

08002298 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002298:	b508      	push	{r3, lr}

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800229a:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 800229e:	480d      	ldr	r0, [pc, #52]	; (80022d4 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022a0:	4a0d      	ldr	r2, [pc, #52]	; (80022d8 <MX_SPI1_Init+0x40>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80022a2:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022a6:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022aa:	2300      	movs	r3, #0
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80022ac:	2220      	movs	r2, #32
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022ae:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022b6:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022ba:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022bc:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80022be:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 80022c2:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022c4:	f001 f969 	bl	800359a <HAL_SPI_Init>
 80022c8:	b118      	cbz	r0, 80022d2 <MX_SPI1_Init+0x3a>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80022ce:	f7ff bfe1 	b.w	8002294 <Error_Handler>
}
 80022d2:	bd08      	pop	{r3, pc}
 80022d4:	20000398 	.word	0x20000398
 80022d8:	40013000 	.word	0x40013000

080022dc <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80022dc:	b508      	push	{r3, lr}

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80022de:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi2.Instance = SPI2;
 80022e2:	480d      	ldr	r0, [pc, #52]	; (8002318 <MX_SPI2_Init+0x3c>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80022e4:	4a0d      	ldr	r2, [pc, #52]	; (800231c <MX_SPI2_Init+0x40>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80022e6:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80022ea:	e9c0 2300 	strd	r2, r3, [r0]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80022ee:	2300      	movs	r3, #0
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80022f0:	2208      	movs	r2, #8
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80022f2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80022fa:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022fe:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002300:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002302:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 8002306:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002308:	f001 f947 	bl	800359a <HAL_SPI_Init>
 800230c:	b118      	cbz	r0, 8002316 <MX_SPI2_Init+0x3a>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800230e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002312:	f7ff bfbf 	b.w	8002294 <Error_Handler>
}
 8002316:	bd08      	pop	{r3, pc}
 8002318:	200003f0 	.word	0x200003f0
 800231c:	40003800 	.word	0x40003800

08002320 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	2210      	movs	r2, #16
{
 8002322:	b510      	push	{r4, lr}
 8002324:	4604      	mov	r4, r0
 8002326:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002328:	eb0d 0002 	add.w	r0, sp, r2
 800232c:	2100      	movs	r1, #0
 800232e:	f004 f886 	bl	800643e <memset>
  if(spiHandle->Instance==SPI1)
 8002332:	6823      	ldr	r3, [r4, #0]
 8002334:	4a2f      	ldr	r2, [pc, #188]	; (80023f4 <HAL_SPI_MspInit+0xd4>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d127      	bne.n	800238a <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800233a:	4b2f      	ldr	r3, [pc, #188]	; (80023f8 <HAL_SPI_MspInit+0xd8>)
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	21a0      	movs	r1, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 800233e:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002340:	482e      	ldr	r0, [pc, #184]	; (80023fc <HAL_SPI_MspInit+0xdc>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002342:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002346:	619a      	str	r2, [r3, #24]
 8002348:	699a      	ldr	r2, [r3, #24]
 800234a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800234e:	9200      	str	r2, [sp, #0]
 8002350:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002352:	699a      	ldr	r2, [r3, #24]
 8002354:	f042 0204 	orr.w	r2, r2, #4
 8002358:	619a      	str	r2, [r3, #24]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	f003 0304 	and.w	r3, r3, #4
 8002360:	9301      	str	r3, [sp, #4]
 8002362:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002364:	2302      	movs	r3, #2
 8002366:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800236a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800236e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002370:	f000 fcf0 	bl	8002d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002374:	2040      	movs	r0, #64	; 0x40
 8002376:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002378:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800237a:	e9cd 0304 	strd	r0, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800237e:	481f      	ldr	r0, [pc, #124]	; (80023fc <HAL_SPI_MspInit+0xdc>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002382:	f000 fce7 	bl	8002d54 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002386:	b008      	add	sp, #32
 8002388:	bd10      	pop	{r4, pc}
  else if(spiHandle->Instance==SPI2)
 800238a:	4a1d      	ldr	r2, [pc, #116]	; (8002400 <HAL_SPI_MspInit+0xe0>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d1fa      	bne.n	8002386 <HAL_SPI_MspInit+0x66>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002390:	4b19      	ldr	r3, [pc, #100]	; (80023f8 <HAL_SPI_MspInit+0xd8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002392:	a904      	add	r1, sp, #16
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002394:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002396:	481b      	ldr	r0, [pc, #108]	; (8002404 <HAL_SPI_MspInit+0xe4>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002398:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800239c:	61da      	str	r2, [r3, #28]
 800239e:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023a0:	2400      	movs	r4, #0
    __HAL_RCC_SPI2_CLK_ENABLE();
 80023a2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80023a6:	9202      	str	r2, [sp, #8]
 80023a8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023aa:	699a      	ldr	r2, [r3, #24]
 80023ac:	f042 0208 	orr.w	r2, r2, #8
 80023b0:	619a      	str	r2, [r3, #24]
 80023b2:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b4:	f44f 4220 	mov.w	r2, #40960	; 0xa000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023b8:	f003 0308 	and.w	r3, r3, #8
 80023bc:	9303      	str	r3, [sp, #12]
 80023be:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c0:	2302      	movs	r3, #2
 80023c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023c6:	2303      	movs	r3, #3
 80023c8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ca:	f000 fcc3 	bl	8002d54 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d2:	a904      	add	r1, sp, #16
 80023d4:	480b      	ldr	r0, [pc, #44]	; (8002404 <HAL_SPI_MspInit+0xe4>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d6:	e9cd 3404 	strd	r3, r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023dc:	f000 fcba 	bl	8002d54 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80023e0:	4622      	mov	r2, r4
 80023e2:	2105      	movs	r1, #5
 80023e4:	2024      	movs	r0, #36	; 0x24
 80023e6:	f000 fc2f 	bl	8002c48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80023ea:	2024      	movs	r0, #36	; 0x24
 80023ec:	f000 fc5e 	bl	8002cac <HAL_NVIC_EnableIRQ>
}
 80023f0:	e7c9      	b.n	8002386 <HAL_SPI_MspInit+0x66>
 80023f2:	bf00      	nop
 80023f4:	40013000 	.word	0x40013000
 80023f8:	40021000 	.word	0x40021000
 80023fc:	40010800 	.word	0x40010800
 8002400:	40003800 	.word	0x40003800
 8002404:	40010c00 	.word	0x40010c00

08002408 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002408:	4b11      	ldr	r3, [pc, #68]	; (8002450 <HAL_MspInit+0x48>)
{
 800240a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 800240c:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800240e:	210f      	movs	r1, #15
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002410:	f042 0201 	orr.w	r2, r2, #1
 8002414:	619a      	str	r2, [r3, #24]
 8002416:	699a      	ldr	r2, [r3, #24]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002418:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_AFIO_CLK_ENABLE();
 800241c:	f002 0201 	and.w	r2, r2, #1
 8002420:	9200      	str	r2, [sp, #0]
 8002422:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002424:	69da      	ldr	r2, [r3, #28]
 8002426:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800242a:	61da      	str	r2, [r3, #28]
 800242c:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800242e:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8002430:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002434:	9301      	str	r3, [sp, #4]
 8002436:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002438:	f000 fc06 	bl	8002c48 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800243c:	4a05      	ldr	r2, [pc, #20]	; (8002454 <HAL_MspInit+0x4c>)
 800243e:	6853      	ldr	r3, [r2, #4]
 8002440:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002444:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002448:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800244a:	b003      	add	sp, #12
 800244c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002450:	40021000 	.word	0x40021000
 8002454:	40010000 	.word	0x40010000

08002458 <HAL_InitTick>:
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002458:	4b21      	ldr	r3, [pc, #132]	; (80024e0 <HAL_InitTick+0x88>)
{
 800245a:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM4_CLK_ENABLE();
 800245c:	69da      	ldr	r2, [r3, #28]
{
 800245e:	b088      	sub	sp, #32
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002460:	f042 0204 	orr.w	r2, r2, #4
 8002464:	61da      	str	r2, [r3, #28]
 8002466:	69db      	ldr	r3, [r3, #28]
{
 8002468:	4605      	mov	r5, r0
  __HAL_RCC_TIM4_CLK_ENABLE();
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	9302      	str	r3, [sp, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002470:	a901      	add	r1, sp, #4
 8002472:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002474:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002476:	f000 ffe7 	bl	8003448 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800247a:	9b06      	ldr	r3, [sp, #24]
 800247c:	bb4b      	cbnz	r3, 80024d2 <HAL_InitTick+0x7a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800247e:	f000 ffc3 	bl	8003408 <HAL_RCC_GetPCLK1Freq>

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8002482:	4e18      	ldr	r6, [pc, #96]	; (80024e4 <HAL_InitTick+0x8c>)
 8002484:	4b18      	ldr	r3, [pc, #96]	; (80024e8 <HAL_InitTick+0x90>)
 8002486:	6033      	str	r3, [r6, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8002488:	f240 33e7 	movw	r3, #999	; 0x3e7
 800248c:	60f3      	str	r3, [r6, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800248e:	4b17      	ldr	r3, [pc, #92]	; (80024ec <HAL_InitTick+0x94>)
 8002490:	fbb0 f3f3 	udiv	r3, r0, r3
 8002494:	3b01      	subs	r3, #1
  htim4.Init.Prescaler = uwPrescalerValue;
 8002496:	6073      	str	r3, [r6, #4]
  htim4.Init.ClockDivision = 0;
 8002498:	2300      	movs	r3, #0
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim4);
 800249a:	4630      	mov	r0, r6
  htim4.Init.ClockDivision = 0;
 800249c:	6133      	str	r3, [r6, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800249e:	60b3      	str	r3, [r6, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a0:	61b3      	str	r3, [r6, #24]
  status = HAL_TIM_Base_Init(&htim4);
 80024a2:	f001 fca1 	bl	8003de8 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 80024a6:	4604      	mov	r4, r0
 80024a8:	b980      	cbnz	r0, 80024cc <HAL_InitTick+0x74>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80024aa:	4630      	mov	r0, r6
 80024ac:	f001 fb94 	bl	8003bd8 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80024b0:	4604      	mov	r4, r0
 80024b2:	b958      	cbnz	r0, 80024cc <HAL_InitTick+0x74>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80024b4:	201e      	movs	r0, #30
 80024b6:	f000 fbf9 	bl	8002cac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ba:	2d0f      	cmp	r5, #15
 80024bc:	d80d      	bhi.n	80024da <HAL_InitTick+0x82>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80024be:	4622      	mov	r2, r4
 80024c0:	4629      	mov	r1, r5
 80024c2:	201e      	movs	r0, #30
 80024c4:	f000 fbc0 	bl	8002c48 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024c8:	4b09      	ldr	r3, [pc, #36]	; (80024f0 <HAL_InitTick+0x98>)
 80024ca:	601d      	str	r5, [r3, #0]
    }
  }

 /* Return function status */
  return status;
}
 80024cc:	4620      	mov	r0, r4
 80024ce:	b008      	add	sp, #32
 80024d0:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80024d2:	f000 ff99 	bl	8003408 <HAL_RCC_GetPCLK1Freq>
 80024d6:	0040      	lsls	r0, r0, #1
 80024d8:	e7d3      	b.n	8002482 <HAL_InitTick+0x2a>
        status = HAL_ERROR;
 80024da:	2401      	movs	r4, #1
 80024dc:	e7f6      	b.n	80024cc <HAL_InitTick+0x74>
 80024de:	bf00      	nop
 80024e0:	40021000 	.word	0x40021000
 80024e4:	20000448 	.word	0x20000448
 80024e8:	40000800 	.word	0x40000800
 80024ec:	000f4240 	.word	0x000f4240
 80024f0:	2000001c 	.word	0x2000001c

080024f4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024f4:	e7fe      	b.n	80024f4 <NMI_Handler>

080024f6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024f6:	e7fe      	b.n	80024f6 <HardFault_Handler>

080024f8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024f8:	e7fe      	b.n	80024f8 <MemManage_Handler>

080024fa <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024fa:	e7fe      	b.n	80024fa <BusFault_Handler>

080024fc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024fc:	e7fe      	b.n	80024fc <UsageFault_Handler>

080024fe <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024fe:	4770      	bx	lr

08002500 <USB_HP_CAN1_TX_IRQHandler>:
void USB_HP_CAN1_TX_IRQHandler(void)
{
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002500:	4801      	ldr	r0, [pc, #4]	; (8002508 <USB_HP_CAN1_TX_IRQHandler+0x8>)
 8002502:	f000 ba90 	b.w	8002a26 <HAL_CAN_IRQHandler>
 8002506:	bf00      	nop
 8002508:	2000024c 	.word	0x2000024c

0800250c <USB_LP_CAN1_RX0_IRQHandler>:
 800250c:	f7ff bff8 	b.w	8002500 <USB_HP_CAN1_TX_IRQHandler>

08002510 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002510:	4801      	ldr	r0, [pc, #4]	; (8002518 <TIM4_IRQHandler+0x8>)
 8002512:	f001 bb8f 	b.w	8003c34 <HAL_TIM_IRQHandler>
 8002516:	bf00      	nop
 8002518:	20000448 	.word	0x20000448

0800251c <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800251c:	4801      	ldr	r0, [pc, #4]	; (8002524 <SPI2_IRQHandler+0x8>)
 800251e:	f001 badb 	b.w	8003ad8 <HAL_SPI_IRQHandler>
 8002522:	bf00      	nop
 8002524:	200003f0 	.word	0x200003f0

08002528 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002528:	2001      	movs	r0, #1
 800252a:	4770      	bx	lr

0800252c <_kill>:

int _kill(int pid, int sig)
{
 800252c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800252e:	f003 fe55 	bl	80061dc <__errno>
 8002532:	2316      	movs	r3, #22
 8002534:	6003      	str	r3, [r0, #0]
	return -1;
}
 8002536:	f04f 30ff 	mov.w	r0, #4294967295
 800253a:	bd08      	pop	{r3, pc}

0800253c <_exit>:

void _exit (int status)
{
 800253c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800253e:	f003 fe4d 	bl	80061dc <__errno>
 8002542:	2316      	movs	r3, #22
 8002544:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8002546:	e7fe      	b.n	8002546 <_exit+0xa>

08002548 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002548:	b570      	push	{r4, r5, r6, lr}
 800254a:	460d      	mov	r5, r1
 800254c:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800254e:	460e      	mov	r6, r1
 8002550:	1b73      	subs	r3, r6, r5
 8002552:	429c      	cmp	r4, r3
 8002554:	dc01      	bgt.n	800255a <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8002556:	4620      	mov	r0, r4
 8002558:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 800255a:	f3af 8000 	nop.w
 800255e:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002562:	e7f5      	b.n	8002550 <_read+0x8>

08002564 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002564:	b570      	push	{r4, r5, r6, lr}
 8002566:	460d      	mov	r5, r1
 8002568:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256a:	460e      	mov	r6, r1
 800256c:	1b73      	subs	r3, r6, r5
 800256e:	429c      	cmp	r4, r3
 8002570:	dc01      	bgt.n	8002576 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8002572:	4620      	mov	r0, r4
 8002574:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8002576:	f816 0b01 	ldrb.w	r0, [r6], #1
 800257a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257e:	e7f5      	b.n	800256c <_write+0x8>

08002580 <_close>:

int _close(int file)
{
	return -1;
}
 8002580:	f04f 30ff 	mov.w	r0, #4294967295
 8002584:	4770      	bx	lr

08002586 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002586:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 800258a:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 800258c:	604b      	str	r3, [r1, #4]
}
 800258e:	4770      	bx	lr

08002590 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002590:	2001      	movs	r0, #1
 8002592:	4770      	bx	lr

08002594 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002594:	2000      	movs	r0, #0
 8002596:	4770      	bx	lr

08002598 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002598:	4a0b      	ldr	r2, [pc, #44]	; (80025c8 <_sbrk+0x30>)
{
 800259a:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 800259c:	6811      	ldr	r1, [r2, #0]
{
 800259e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80025a0:	b909      	cbnz	r1, 80025a6 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 80025a2:	490a      	ldr	r1, [pc, #40]	; (80025cc <_sbrk+0x34>)
 80025a4:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025a6:	6810      	ldr	r0, [r2, #0]
 80025a8:	4909      	ldr	r1, [pc, #36]	; (80025d0 <_sbrk+0x38>)
 80025aa:	4c0a      	ldr	r4, [pc, #40]	; (80025d4 <_sbrk+0x3c>)
 80025ac:	4403      	add	r3, r0
 80025ae:	1b09      	subs	r1, r1, r4
 80025b0:	428b      	cmp	r3, r1
 80025b2:	d906      	bls.n	80025c2 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 80025b4:	f003 fe12 	bl	80061dc <__errno>
 80025b8:	230c      	movs	r3, #12
 80025ba:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80025bc:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80025c0:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80025c2:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 80025c4:	e7fc      	b.n	80025c0 <_sbrk+0x28>
 80025c6:	bf00      	nop
 80025c8:	20000490 	.word	0x20000490
 80025cc:	20001ef0 	.word	0x20001ef0
 80025d0:	20005000 	.word	0x20005000
 80025d4:	00000400 	.word	0x00000400

080025d8 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025d8:	4770      	bx	lr
	...

080025dc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80025dc:	b508      	push	{r3, lr}

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 80025de:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Instance = USART2;
 80025e2:	480a      	ldr	r0, [pc, #40]	; (800260c <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 80025e4:	4a0a      	ldr	r2, [pc, #40]	; (8002610 <MX_USART2_UART_Init+0x34>)
 80025e6:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025ea:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025ec:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025ee:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025f2:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025f6:	6103      	str	r3, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025f8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025fa:	f001 fc5d 	bl	8003eb8 <HAL_UART_Init>
 80025fe:	b118      	cbz	r0, 8002608 <MX_USART2_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002600:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002604:	f7ff be46 	b.w	8002294 <Error_Handler>
}
 8002608:	bd08      	pop	{r3, pc}
 800260a:	bf00      	nop
 800260c:	20000494 	.word	0x20000494
 8002610:	40004400 	.word	0x40004400

08002614 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002614:	b510      	push	{r4, lr}
 8002616:	4604      	mov	r4, r0
 8002618:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261a:	2210      	movs	r2, #16
 800261c:	2100      	movs	r1, #0
 800261e:	a802      	add	r0, sp, #8
 8002620:	f003 ff0d 	bl	800643e <memset>
  if(uartHandle->Instance==USART2)
 8002624:	6822      	ldr	r2, [r4, #0]
 8002626:	4b16      	ldr	r3, [pc, #88]	; (8002680 <HAL_UART_MspInit+0x6c>)
 8002628:	429a      	cmp	r2, r3
 800262a:	d126      	bne.n	800267a <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800262c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002630:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002632:	4814      	ldr	r0, [pc, #80]	; (8002684 <HAL_UART_MspInit+0x70>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002634:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002638:	61da      	str	r2, [r3, #28]
 800263a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800263c:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 800263e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002642:	9200      	str	r2, [sp, #0]
 8002644:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002646:	699a      	ldr	r2, [r3, #24]
 8002648:	f042 0204 	orr.w	r2, r2, #4
 800264c:	619a      	str	r2, [r3, #24]
 800264e:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002650:	2204      	movs	r2, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002652:	f003 0304 	and.w	r3, r3, #4
 8002656:	9301      	str	r3, [sp, #4]
 8002658:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265a:	2302      	movs	r3, #2
 800265c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002660:	2303      	movs	r3, #3
 8002662:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002664:	f000 fb76 	bl	8002d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002668:	2108      	movs	r1, #8
 800266a:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800266c:	4805      	ldr	r0, [pc, #20]	; (8002684 <HAL_UART_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800266e:	e9cd 1302 	strd	r1, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002672:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002674:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002676:	f000 fb6d 	bl	8002d54 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800267a:	b006      	add	sp, #24
 800267c:	bd10      	pop	{r4, pc}
 800267e:	bf00      	nop
 8002680:	40004400 	.word	0x40004400
 8002684:	40010800 	.word	0x40010800

08002688 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002688:	480c      	ldr	r0, [pc, #48]	; (80026bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800268a:	490d      	ldr	r1, [pc, #52]	; (80026c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800268c:	4a0d      	ldr	r2, [pc, #52]	; (80026c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800268e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002690:	e002      	b.n	8002698 <LoopCopyDataInit>

08002692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002696:	3304      	adds	r3, #4

08002698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800269a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800269c:	d3f9      	bcc.n	8002692 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800269e:	4a0a      	ldr	r2, [pc, #40]	; (80026c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026a0:	4c0a      	ldr	r4, [pc, #40]	; (80026cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80026a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026a4:	e001      	b.n	80026aa <LoopFillZerobss>

080026a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026a8:	3204      	adds	r2, #4

080026aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026ac:	d3fb      	bcc.n	80026a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026ae:	f7ff ff93 	bl	80025d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026b2:	f003 fe8f 	bl	80063d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026b6:	f7ff fd73 	bl	80021a0 <main>
  bx lr
 80026ba:	4770      	bx	lr
  ldr r0, =_sdata
 80026bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026c0:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80026c4:	080091fc 	.word	0x080091fc
  ldr r2, =_sbss
 80026c8:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80026cc:	20001ef0 	.word	0x20001ef0

080026d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026d0:	e7fe      	b.n	80026d0 <ADC1_2_IRQHandler>
	...

080026d4 <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026d4:	4a07      	ldr	r2, [pc, #28]	; (80026f4 <HAL_Init+0x20>)
{
 80026d6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026d8:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026da:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026dc:	f043 0310 	orr.w	r3, r3, #16
 80026e0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026e2:	f000 fa9f 	bl	8002c24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026e6:	200f      	movs	r0, #15
 80026e8:	f7ff feb6 	bl	8002458 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026ec:	f7ff fe8c 	bl	8002408 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80026f0:	2000      	movs	r0, #0
 80026f2:	bd08      	pop	{r3, pc}
 80026f4:	40022000 	.word	0x40022000

080026f8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80026f8:	4a03      	ldr	r2, [pc, #12]	; (8002708 <HAL_IncTick+0x10>)
 80026fa:	4b04      	ldr	r3, [pc, #16]	; (800270c <HAL_IncTick+0x14>)
 80026fc:	6811      	ldr	r1, [r2, #0]
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	440b      	add	r3, r1
 8002702:	6013      	str	r3, [r2, #0]
}
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	200004d8 	.word	0x200004d8
 800270c:	20000018 	.word	0x20000018

08002710 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002710:	4b01      	ldr	r3, [pc, #4]	; (8002718 <HAL_GetTick+0x8>)
 8002712:	6818      	ldr	r0, [r3, #0]
}
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	200004d8 	.word	0x200004d8

0800271c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800271c:	b538      	push	{r3, r4, r5, lr}
 800271e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002720:	f7ff fff6 	bl	8002710 <HAL_GetTick>
 8002724:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002726:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8002728:	bf1e      	ittt	ne
 800272a:	4b04      	ldrne	r3, [pc, #16]	; (800273c <HAL_Delay+0x20>)
 800272c:	781b      	ldrbne	r3, [r3, #0]
 800272e:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002730:	f7ff ffee 	bl	8002710 <HAL_GetTick>
 8002734:	1b43      	subs	r3, r0, r5
 8002736:	42a3      	cmp	r3, r4
 8002738:	d3fa      	bcc.n	8002730 <HAL_Delay+0x14>
  {
  }
}
 800273a:	bd38      	pop	{r3, r4, r5, pc}
 800273c:	20000018 	.word	0x20000018

08002740 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002740:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002742:	4604      	mov	r4, r0
 8002744:	2800      	cmp	r0, #0
 8002746:	d06e      	beq.n	8002826 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002748:	f890 3020 	ldrb.w	r3, [r0, #32]
 800274c:	b90b      	cbnz	r3, 8002752 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800274e:	f7ff f8af 	bl	80018b0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002752:	6822      	ldr	r2, [r4, #0]
 8002754:	6813      	ldr	r3, [r2, #0]
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800275c:	f7ff ffd8 	bl	8002710 <HAL_GetTick>
 8002760:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002762:	6823      	ldr	r3, [r4, #0]
 8002764:	685a      	ldr	r2, [r3, #4]
 8002766:	07d1      	lsls	r1, r2, #31
 8002768:	d551      	bpl.n	800280e <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	f022 0202 	bic.w	r2, r2, #2
 8002770:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002772:	f7ff ffcd 	bl	8002710 <HAL_GetTick>
 8002776:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002778:	6823      	ldr	r3, [r4, #0]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	0792      	lsls	r2, r2, #30
 800277e:	d454      	bmi.n	800282a <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002780:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002782:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002784:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	bf0c      	ite	eq
 800278a:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800278e:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8002792:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8002794:	7e62      	ldrb	r2, [r4, #25]
 8002796:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	bf0c      	ite	eq
 800279c:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80027a0:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80027a4:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 80027a6:	7ea2      	ldrb	r2, [r4, #26]
 80027a8:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	bf0c      	ite	eq
 80027ae:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80027b2:	f022 0220 	bicne.w	r2, r2, #32
 80027b6:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 80027b8:	7ee2      	ldrb	r2, [r4, #27]
 80027ba:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	bf0c      	ite	eq
 80027c0:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80027c4:	f042 0210 	orrne.w	r2, r2, #16
 80027c8:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80027ca:	7f22      	ldrb	r2, [r4, #28]
 80027cc:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	bf0c      	ite	eq
 80027d2:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80027d6:	f022 0208 	bicne.w	r2, r2, #8
 80027da:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80027dc:	7f62      	ldrb	r2, [r4, #29]
 80027de:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	bf0c      	ite	eq
 80027e4:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80027e8:	f022 0204 	bicne.w	r2, r2, #4
 80027ec:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80027ee:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	6921      	ldr	r1, [r4, #16]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	6961      	ldr	r1, [r4, #20]
 80027fa:	430a      	orrs	r2, r1
 80027fc:	6861      	ldr	r1, [r4, #4]
 80027fe:	3901      	subs	r1, #1
 8002800:	430a      	orrs	r2, r1
 8002802:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002804:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002806:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8002808:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 800280c:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800280e:	f7ff ff7f 	bl	8002710 <HAL_GetTick>
 8002812:	1b40      	subs	r0, r0, r5
 8002814:	280a      	cmp	r0, #10
 8002816:	d9a4      	bls.n	8002762 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002818:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800281a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800281e:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8002820:	2305      	movs	r3, #5
 8002822:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8002826:	2001      	movs	r0, #1
 8002828:	e7f0      	b.n	800280c <HAL_CAN_Init+0xcc>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800282a:	f7ff ff71 	bl	8002710 <HAL_GetTick>
 800282e:	1b40      	subs	r0, r0, r5
 8002830:	280a      	cmp	r0, #10
 8002832:	d9a1      	bls.n	8002778 <HAL_CAN_Init+0x38>
 8002834:	e7f0      	b.n	8002818 <HAL_CAN_Init+0xd8>

08002836 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002836:	b570      	push	{r4, r5, r6, lr}
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002838:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 800283c:	3b01      	subs	r3, #1
 800283e:	2b01      	cmp	r3, #1
 8002840:	d862      	bhi.n	8002908 <HAL_CAN_ConfigFilter+0xd2>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002842:	2401      	movs	r4, #1
  CAN_TypeDef *can_ip = hcan->Instance;
 8002844:	6803      	ldr	r3, [r0, #0]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002846:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800284a:	f042 0201 	orr.w	r2, r2, #1
 800284e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002852:	694a      	ldr	r2, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002854:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002858:	f002 001f 	and.w	r0, r2, #31
 800285c:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002860:	ea25 0500 	bic.w	r5, r5, r0
 8002864:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002868:	69cd      	ldr	r5, [r1, #28]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800286a:	43c4      	mvns	r4, r0
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800286c:	bb85      	cbnz	r5, 80028d0 <HAL_CAN_ConfigFilter+0x9a>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800286e:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002872:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002874:	4025      	ands	r5, r4
 8002876:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800287a:	888d      	ldrh	r5, [r1, #4]
 800287c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002880:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002884:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002888:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800288a:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800288c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002890:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002894:	698a      	ldr	r2, [r1, #24]
 8002896:	bb6a      	cbnz	r2, 80028f4 <HAL_CAN_ConfigFilter+0xbe>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002898:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800289c:	4022      	ands	r2, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800289e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80028a2:	690a      	ldr	r2, [r1, #16]
 80028a4:	bb52      	cbnz	r2, 80028fc <HAL_CAN_ConfigFilter+0xc6>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80028a6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80028aa:	4014      	ands	r4, r2
 80028ac:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80028b0:	6a0a      	ldr	r2, [r1, #32]
 80028b2:	2a01      	cmp	r2, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80028b4:	bf02      	ittt	eq
 80028b6:	f8d3 221c 	ldreq.w	r2, [r3, #540]	; 0x21c
 80028ba:	4310      	orreq	r0, r2
 80028bc:	f8c3 021c 	streq.w	r0, [r3, #540]	; 0x21c

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Return function status */
    return HAL_OK;
 80028c0:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80028c2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80028c6:	f022 0201 	bic.w	r2, r2, #1
 80028ca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 80028ce:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80028d0:	2d01      	cmp	r5, #1
 80028d2:	d1df      	bne.n	8002894 <HAL_CAN_ConfigFilter+0x5e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80028d4:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80028d8:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80028da:	4305      	orrs	r5, r0
 80028dc:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80028e0:	888d      	ldrh	r5, [r1, #4]
 80028e2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80028e6:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80028ea:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80028ee:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80028f0:	898d      	ldrh	r5, [r1, #12]
 80028f2:	e7cb      	b.n	800288c <HAL_CAN_ConfigFilter+0x56>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80028f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80028f8:	4302      	orrs	r2, r0
 80028fa:	e7d0      	b.n	800289e <HAL_CAN_ConfigFilter+0x68>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80028fc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002900:	4302      	orrs	r2, r0
 8002902:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002906:	e7d3      	b.n	80028b0 <HAL_CAN_ConfigFilter+0x7a>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002908:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800290a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800290e:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8002910:	2001      	movs	r0, #1
 8002912:	e7dc      	b.n	80028ce <HAL_CAN_ConfigFilter+0x98>

08002914 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002914:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002916:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 800291a:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 800291c:	2b01      	cmp	r3, #1
 800291e:	b2dd      	uxtb	r5, r3
 8002920:	d120      	bne.n	8002964 <HAL_CAN_Start+0x50>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002922:	2302      	movs	r3, #2

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002924:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002926:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800292a:	6813      	ldr	r3, [r2, #0]
 800292c:	f023 0301 	bic.w	r3, r3, #1
 8002930:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002932:	f7ff feed 	bl	8002710 <HAL_GetTick>
 8002936:	4606      	mov	r6, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002938:	6823      	ldr	r3, [r4, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f013 0301 	ands.w	r3, r3, #1
 8002940:	d102      	bne.n	8002948 <HAL_CAN_Start+0x34>

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;

    /* Return function status */
    return HAL_OK;
 8002942:	461d      	mov	r5, r3
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002944:	6263      	str	r3, [r4, #36]	; 0x24
    return HAL_OK;
 8002946:	e00b      	b.n	8002960 <HAL_CAN_Start+0x4c>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002948:	f7ff fee2 	bl	8002710 <HAL_GetTick>
 800294c:	1b80      	subs	r0, r0, r6
 800294e:	280a      	cmp	r0, #10
 8002950:	d9f2      	bls.n	8002938 <HAL_CAN_Start+0x24>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002952:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002954:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002958:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800295a:	2305      	movs	r3, #5
 800295c:	f884 3020 	strb.w	r3, [r4, #32]
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
  }
}
 8002960:	4628      	mov	r0, r5
 8002962:	bd70      	pop	{r4, r5, r6, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002964:	6a43      	ldr	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8002966:	2501      	movs	r5, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002968:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800296c:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 800296e:	e7f7      	b.n	8002960 <HAL_CAN_Start+0x4c>

08002970 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002970:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002972:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002976:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002978:	3d01      	subs	r5, #1
 800297a:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800297c:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 800297e:	d841      	bhi.n	8002a04 <HAL_CAN_AddTxMessage+0x94>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002980:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8002984:	d03a      	beq.n	80029fc <HAL_CAN_AddTxMessage+0x8c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002986:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800298a:	2c03      	cmp	r4, #3
 800298c:	f04f 0501 	mov.w	r5, #1
 8002990:	d105      	bne.n	800299e <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002992:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002994:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002998:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800299a:	2001      	movs	r0, #1
 800299c:	e028      	b.n	80029f0 <HAL_CAN_AddTxMessage+0x80>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800299e:	40a5      	lsls	r5, r4
 80029a0:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 80029a2:	e9d1 0702 	ldrd	r0, r7, [r1, #8]
 80029a6:	f104 0318 	add.w	r3, r4, #24
 80029aa:	bb10      	cbnz	r0, 80029f2 <HAL_CAN_AddTxMessage+0x82>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80029ac:	6808      	ldr	r0, [r1, #0]
 80029ae:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80029b6:	0120      	lsls	r0, r4, #4
 80029b8:	eb06 1304 	add.w	r3, r6, r4, lsl #4
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80029bc:	4406      	add	r6, r0
      return HAL_OK;
 80029be:	2000      	movs	r0, #0
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80029c0:	690d      	ldr	r5, [r1, #16]
 80029c2:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 80029c6:	7d09      	ldrb	r1, [r1, #20]
 80029c8:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80029ca:	bf02      	ittt	eq
 80029cc:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 80029d0:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 80029d4:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80029d8:	6851      	ldr	r1, [r2, #4]
 80029da:	f8c6 118c 	str.w	r1, [r6, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80029de:	6812      	ldr	r2, [r2, #0]
 80029e0:	f8c6 2188 	str.w	r2, [r6, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80029e4:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 80029e8:	f042 0201 	orr.w	r2, r2, #1
 80029ec:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 80029f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029f2:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 80029f4:	4338      	orrs	r0, r7
 80029f6:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 80029fa:	e7da      	b.n	80029b2 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80029fc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80029fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a02:	e7c9      	b.n	8002998 <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a04:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002a06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a0a:	e7c5      	b.n	8002998 <HAL_CAN_AddTxMessage+0x28>

08002a0c <HAL_CAN_TxMailbox0CompleteCallback>:
 8002a0c:	4770      	bx	lr

08002a0e <HAL_CAN_TxMailbox1CompleteCallback>:
 8002a0e:	4770      	bx	lr

08002a10 <HAL_CAN_TxMailbox2CompleteCallback>:
 8002a10:	4770      	bx	lr

08002a12 <HAL_CAN_TxMailbox0AbortCallback>:
 8002a12:	4770      	bx	lr

08002a14 <HAL_CAN_TxMailbox1AbortCallback>:
 8002a14:	4770      	bx	lr

08002a16 <HAL_CAN_TxMailbox2AbortCallback>:
 8002a16:	4770      	bx	lr

08002a18 <HAL_CAN_RxFifo0MsgPendingCallback>:
 8002a18:	4770      	bx	lr

08002a1a <HAL_CAN_RxFifo0FullCallback>:
 8002a1a:	4770      	bx	lr

08002a1c <HAL_CAN_RxFifo1MsgPendingCallback>:
 8002a1c:	4770      	bx	lr

08002a1e <HAL_CAN_RxFifo1FullCallback>:
 8002a1e:	4770      	bx	lr

08002a20 <HAL_CAN_SleepCallback>:
 8002a20:	4770      	bx	lr

08002a22 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8002a22:	4770      	bx	lr

08002a24 <HAL_CAN_ErrorCallback>:
 8002a24:	4770      	bx	lr

08002a26 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002a26:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002a2a:	6803      	ldr	r3, [r0, #0]
{
 8002a2c:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002a2e:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002a30:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002a34:	f016 0401 	ands.w	r4, r6, #1
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002a38:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002a3a:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002a3e:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002a42:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002a46:	d022      	beq.n	8002a8e <HAL_CAN_IRQHandler+0x68>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002a48:	f017 0401 	ands.w	r4, r7, #1
 8002a4c:	d007      	beq.n	8002a5e <HAL_CAN_IRQHandler+0x38>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002a4e:	2201      	movs	r2, #1

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002a50:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002a52:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002a54:	f140 80a5 	bpl.w	8002ba2 <HAL_CAN_IRQHandler+0x17c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002a58:	f7ff ffd8 	bl	8002a0c <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002a5c:	2400      	movs	r4, #0
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002a5e:	05fb      	lsls	r3, r7, #23
 8002a60:	d509      	bpl.n	8002a76 <HAL_CAN_IRQHandler+0x50>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002a62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a66:	682b      	ldr	r3, [r5, #0]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002a68:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002a6a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002a6c:	f140 80a7 	bpl.w	8002bbe <HAL_CAN_IRQHandler+0x198>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002a70:	4628      	mov	r0, r5
 8002a72:	f7ff ffcc 	bl	8002a0e <HAL_CAN_TxMailbox1CompleteCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002a76:	03fb      	lsls	r3, r7, #15
 8002a78:	d509      	bpl.n	8002a8e <HAL_CAN_IRQHandler+0x68>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002a7a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002a7e:	682b      	ldr	r3, [r5, #0]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002a80:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002a82:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002a84:	f140 80a9 	bpl.w	8002bda <HAL_CAN_IRQHandler+0x1b4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002a88:	4628      	mov	r0, r5
 8002a8a:	f7ff ffc1 	bl	8002a10 <HAL_CAN_TxMailbox2CompleteCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002a8e:	0733      	lsls	r3, r6, #28
 8002a90:	d507      	bpl.n	8002aa2 <HAL_CAN_IRQHandler+0x7c>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002a92:	f01b 0f10 	tst.w	fp, #16
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002a96:	bf1f      	itttt	ne
 8002a98:	2210      	movne	r2, #16
 8002a9a:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002a9c:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002aa0:	60da      	strne	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002aa2:	0777      	lsls	r7, r6, #29
 8002aa4:	d508      	bpl.n	8002ab8 <HAL_CAN_IRQHandler+0x92>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002aa6:	f01b 0f08 	tst.w	fp, #8
 8002aaa:	d005      	beq.n	8002ab8 <HAL_CAN_IRQHandler+0x92>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002aac:	2208      	movs	r2, #8
 8002aae:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ab0:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ab2:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ab4:	f7ff ffb1 	bl	8002a1a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002ab8:	07b0      	lsls	r0, r6, #30
 8002aba:	d506      	bpl.n	8002aca <HAL_CAN_IRQHandler+0xa4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002abc:	682b      	ldr	r3, [r5, #0]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	0799      	lsls	r1, r3, #30
 8002ac2:	d002      	beq.n	8002aca <HAL_CAN_IRQHandler+0xa4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002ac4:	4628      	mov	r0, r5
 8002ac6:	f7ff ffa7 	bl	8002a18 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002aca:	0672      	lsls	r2, r6, #25
 8002acc:	d507      	bpl.n	8002ade <HAL_CAN_IRQHandler+0xb8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002ace:	f01a 0f10 	tst.w	sl, #16
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002ad2:	bf1f      	itttt	ne
 8002ad4:	2210      	movne	r2, #16
 8002ad6:	682b      	ldrne	r3, [r5, #0]
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002ad8:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002adc:	611a      	strne	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002ade:	06b3      	lsls	r3, r6, #26
 8002ae0:	d508      	bpl.n	8002af4 <HAL_CAN_IRQHandler+0xce>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002ae2:	f01a 0f08 	tst.w	sl, #8
 8002ae6:	d005      	beq.n	8002af4 <HAL_CAN_IRQHandler+0xce>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002ae8:	2208      	movs	r2, #8
 8002aea:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002aec:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002aee:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002af0:	f7ff ff95 	bl	8002a1e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002af4:	06f7      	lsls	r7, r6, #27
 8002af6:	d506      	bpl.n	8002b06 <HAL_CAN_IRQHandler+0xe0>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002af8:	682b      	ldr	r3, [r5, #0]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	0798      	lsls	r0, r3, #30
 8002afe:	d002      	beq.n	8002b06 <HAL_CAN_IRQHandler+0xe0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002b00:	4628      	mov	r0, r5
 8002b02:	f7ff ff8b 	bl	8002a1c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002b06:	03b1      	lsls	r1, r6, #14
 8002b08:	d508      	bpl.n	8002b1c <HAL_CAN_IRQHandler+0xf6>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002b0a:	f019 0f10 	tst.w	r9, #16
 8002b0e:	d005      	beq.n	8002b1c <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002b10:	2210      	movs	r2, #16
 8002b12:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002b14:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002b16:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8002b18:	f7ff ff82 	bl	8002a20 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002b1c:	03f2      	lsls	r2, r6, #15
 8002b1e:	d508      	bpl.n	8002b32 <HAL_CAN_IRQHandler+0x10c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002b20:	f019 0f08 	tst.w	r9, #8
 8002b24:	d005      	beq.n	8002b32 <HAL_CAN_IRQHandler+0x10c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002b26:	2208      	movs	r2, #8
 8002b28:	682b      	ldr	r3, [r5, #0]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002b2a:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002b2c:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002b2e:	f7ff ff78 	bl	8002a22 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002b32:	0433      	lsls	r3, r6, #16
 8002b34:	d52c      	bpl.n	8002b90 <HAL_CAN_IRQHandler+0x16a>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002b36:	f019 0f04 	tst.w	r9, #4
 8002b3a:	682a      	ldr	r2, [r5, #0]
 8002b3c:	d026      	beq.n	8002b8c <HAL_CAN_IRQHandler+0x166>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002b3e:	05f7      	lsls	r7, r6, #23
 8002b40:	d504      	bpl.n	8002b4c <HAL_CAN_IRQHandler+0x126>
 8002b42:	f018 0f01 	tst.w	r8, #1
          ((esrflags & CAN_ESR_EWGF) != 0U))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002b46:	bf18      	it	ne
 8002b48:	f044 0401 	orrne.w	r4, r4, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002b4c:	05b0      	lsls	r0, r6, #22
 8002b4e:	d504      	bpl.n	8002b5a <HAL_CAN_IRQHandler+0x134>
 8002b50:	f018 0f02 	tst.w	r8, #2
          ((esrflags & CAN_ESR_EPVF) != 0U))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002b54:	bf18      	it	ne
 8002b56:	f044 0402 	orrne.w	r4, r4, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002b5a:	0571      	lsls	r1, r6, #21
 8002b5c:	d504      	bpl.n	8002b68 <HAL_CAN_IRQHandler+0x142>
 8002b5e:	f018 0f04 	tst.w	r8, #4
          ((esrflags & CAN_ESR_BOFF) != 0U))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002b62:	bf18      	it	ne
 8002b64:	f044 0404 	orrne.w	r4, r4, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b68:	0533      	lsls	r3, r6, #20
 8002b6a:	d50f      	bpl.n	8002b8c <HAL_CAN_IRQHandler+0x166>
 8002b6c:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8002b70:	d00c      	beq.n	8002b8c <HAL_CAN_IRQHandler+0x166>
          ((esrflags & CAN_ESR_LEC) != 0U))
      {
        switch (esrflags & CAN_ESR_LEC)
 8002b72:	2b40      	cmp	r3, #64	; 0x40
 8002b74:	d04f      	beq.n	8002c16 <HAL_CAN_IRQHandler+0x1f0>
 8002b76:	d83e      	bhi.n	8002bf6 <HAL_CAN_IRQHandler+0x1d0>
 8002b78:	2b20      	cmp	r3, #32
 8002b7a:	d046      	beq.n	8002c0a <HAL_CAN_IRQHandler+0x1e4>
 8002b7c:	2b30      	cmp	r3, #48	; 0x30
 8002b7e:	d047      	beq.n	8002c10 <HAL_CAN_IRQHandler+0x1ea>
 8002b80:	2b10      	cmp	r3, #16
 8002b82:	d03f      	beq.n	8002c04 <HAL_CAN_IRQHandler+0x1de>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002b84:	6993      	ldr	r3, [r2, #24]
 8002b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b8a:	6193      	str	r3, [r2, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002b8c:	2304      	movs	r3, #4
 8002b8e:	6053      	str	r3, [r2, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002b90:	b12c      	cbz	r4, 8002b9e <HAL_CAN_IRQHandler+0x178>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002b92:	6a6b      	ldr	r3, [r5, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002b94:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 8002b96:	431c      	orrs	r4, r3
 8002b98:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8002b9a:	f7ff ff43 	bl	8002a24 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002b9e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002ba2:	077a      	lsls	r2, r7, #29
 8002ba4:	d405      	bmi.n	8002bb2 <HAL_CAN_IRQHandler+0x18c>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002ba6:	f017 0408 	ands.w	r4, r7, #8
 8002baa:	d105      	bne.n	8002bb8 <HAL_CAN_IRQHandler+0x192>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002bac:	f7ff ff31 	bl	8002a12 <HAL_CAN_TxMailbox0AbortCallback>
 8002bb0:	e755      	b.n	8002a5e <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002bb2:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8002bb6:	e752      	b.n	8002a5e <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002bb8:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8002bbc:	e74f      	b.n	8002a5e <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002bbe:	0579      	lsls	r1, r7, #21
 8002bc0:	d502      	bpl.n	8002bc8 <HAL_CAN_IRQHandler+0x1a2>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002bc2:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 8002bc6:	e756      	b.n	8002a76 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002bc8:	053a      	lsls	r2, r7, #20
 8002bca:	d502      	bpl.n	8002bd2 <HAL_CAN_IRQHandler+0x1ac>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002bcc:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002bd0:	e751      	b.n	8002a76 <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002bd2:	4628      	mov	r0, r5
 8002bd4:	f7ff ff1e 	bl	8002a14 <HAL_CAN_TxMailbox1AbortCallback>
 8002bd8:	e74d      	b.n	8002a76 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002bda:	0379      	lsls	r1, r7, #13
 8002bdc:	d502      	bpl.n	8002be4 <HAL_CAN_IRQHandler+0x1be>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002bde:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8002be2:	e754      	b.n	8002a8e <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002be4:	033a      	lsls	r2, r7, #12
 8002be6:	d502      	bpl.n	8002bee <HAL_CAN_IRQHandler+0x1c8>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002be8:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8002bec:	e74f      	b.n	8002a8e <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002bee:	4628      	mov	r0, r5
 8002bf0:	f7ff ff11 	bl	8002a16 <HAL_CAN_TxMailbox2AbortCallback>
 8002bf4:	e74b      	b.n	8002a8e <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8002bf6:	2b50      	cmp	r3, #80	; 0x50
 8002bf8:	d010      	beq.n	8002c1c <HAL_CAN_IRQHandler+0x1f6>
 8002bfa:	2b60      	cmp	r3, #96	; 0x60
 8002bfc:	d1c2      	bne.n	8002b84 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002bfe:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 8002c02:	e7bf      	b.n	8002b84 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_STF;
 8002c04:	f044 0408 	orr.w	r4, r4, #8
            break;
 8002c08:	e7bc      	b.n	8002b84 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002c0a:	f044 0410 	orr.w	r4, r4, #16
            break;
 8002c0e:	e7b9      	b.n	8002b84 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002c10:	f044 0420 	orr.w	r4, r4, #32
            break;
 8002c14:	e7b6      	b.n	8002b84 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_BR;
 8002c16:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 8002c1a:	e7b3      	b.n	8002b84 <HAL_CAN_IRQHandler+0x15e>
            errorcode |= HAL_CAN_ERROR_BD;
 8002c1c:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 8002c20:	e7b0      	b.n	8002b84 <HAL_CAN_IRQHandler+0x15e>
	...

08002c24 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c24:	4907      	ldr	r1, [pc, #28]	; (8002c44 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c26:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c28:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c2a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c2e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002c32:	0412      	lsls	r2, r2, #16
 8002c34:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002c40:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002c42:	4770      	bx	lr
 8002c44:	e000ed00 	.word	0xe000ed00

08002c48 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c48:	4b16      	ldr	r3, [pc, #88]	; (8002ca4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c4a:	b530      	push	{r4, r5, lr}
 8002c4c:	68dc      	ldr	r4, [r3, #12]
 8002c4e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c52:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c56:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c58:	2b04      	cmp	r3, #4
 8002c5a:	bf28      	it	cs
 8002c5c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c5e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c60:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c64:	bf98      	it	ls
 8002c66:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c68:	fa05 f303 	lsl.w	r3, r5, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c6c:	bf88      	it	hi
 8002c6e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c70:	ea21 0303 	bic.w	r3, r1, r3
 8002c74:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c76:	fa05 f404 	lsl.w	r4, r5, r4
 8002c7a:	ea22 0204 	bic.w	r2, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8002c7e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c80:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c84:	bfac      	ite	ge
 8002c86:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c8a:	4a07      	ldrlt	r2, [pc, #28]	; (8002ca8 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c8c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	bfab      	itete	ge
 8002c94:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c98:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c9c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca0:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002ca2:	bd30      	pop	{r4, r5, pc}
 8002ca4:	e000ed00 	.word	0xe000ed00
 8002ca8:	e000ed14 	.word	0xe000ed14

08002cac <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002cac:	2800      	cmp	r0, #0
 8002cae:	db08      	blt.n	8002cc2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	0942      	lsrs	r2, r0, #5
 8002cb4:	f000 001f 	and.w	r0, r0, #31
 8002cb8:	fa03 f000 	lsl.w	r0, r3, r0
 8002cbc:	4b01      	ldr	r3, [pc, #4]	; (8002cc4 <HAL_NVIC_EnableIRQ+0x18>)
 8002cbe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002cc2:	4770      	bx	lr
 8002cc4:	e000e100 	.word	0xe000e100

08002cc8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002cc8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002cca:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d003      	beq.n	8002cda <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cd2:	2304      	movs	r3, #4
 8002cd4:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8002cd6:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8002cd8:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cda:	6803      	ldr	r3, [r0, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	f022 020e 	bic.w	r2, r2, #14
 8002ce2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	f022 0201 	bic.w	r2, r2, #1
 8002cea:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002cec:	4a17      	ldr	r2, [pc, #92]	; (8002d4c <HAL_DMA_Abort_IT+0x84>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d01c      	beq.n	8002d2c <HAL_DMA_Abort_IT+0x64>
 8002cf2:	3214      	adds	r2, #20
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d01b      	beq.n	8002d30 <HAL_DMA_Abort_IT+0x68>
 8002cf8:	3214      	adds	r2, #20
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d01a      	beq.n	8002d34 <HAL_DMA_Abort_IT+0x6c>
 8002cfe:	3214      	adds	r2, #20
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d01a      	beq.n	8002d3a <HAL_DMA_Abort_IT+0x72>
 8002d04:	3214      	adds	r2, #20
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d01a      	beq.n	8002d40 <HAL_DMA_Abort_IT+0x78>
 8002d0a:	3214      	adds	r2, #20
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	bf0c      	ite	eq
 8002d10:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8002d14:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8002d18:	4a0d      	ldr	r2, [pc, #52]	; (8002d50 <HAL_DMA_Abort_IT+0x88>)
 8002d1a:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8002d1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d20:	8403      	strh	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8002d22:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002d24:	b17b      	cbz	r3, 8002d46 <HAL_DMA_Abort_IT+0x7e>
      hdma->XferAbortCallback(hdma);
 8002d26:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8002d28:	2000      	movs	r0, #0
 8002d2a:	e7d5      	b.n	8002cd8 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e7f3      	b.n	8002d18 <HAL_DMA_Abort_IT+0x50>
 8002d30:	2310      	movs	r3, #16
 8002d32:	e7f1      	b.n	8002d18 <HAL_DMA_Abort_IT+0x50>
 8002d34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d38:	e7ee      	b.n	8002d18 <HAL_DMA_Abort_IT+0x50>
 8002d3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d3e:	e7eb      	b.n	8002d18 <HAL_DMA_Abort_IT+0x50>
 8002d40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d44:	e7e8      	b.n	8002d18 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8002d46:	4618      	mov	r0, r3
 8002d48:	e7c6      	b.n	8002cd8 <HAL_DMA_Abort_IT+0x10>
 8002d4a:	bf00      	nop
 8002d4c:	40020008 	.word	0x40020008
 8002d50:	40020000 	.word	0x40020000

08002d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d58:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8002d5a:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d5c:	4f64      	ldr	r7, [pc, #400]	; (8002ef0 <HAL_GPIO_Init+0x19c>)
 8002d5e:	4b65      	ldr	r3, [pc, #404]	; (8002ef4 <HAL_GPIO_Init+0x1a0>)
      switch (GPIO_Init->Mode)
 8002d60:	f8df c194 	ldr.w	ip, [pc, #404]	; 8002ef8 <HAL_GPIO_Init+0x1a4>
 8002d64:	f8df e194 	ldr.w	lr, [pc, #404]	; 8002efc <HAL_GPIO_Init+0x1a8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d68:	680d      	ldr	r5, [r1, #0]
 8002d6a:	fa35 f406 	lsrs.w	r4, r5, r6
 8002d6e:	d102      	bne.n	8002d76 <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 8002d70:	b003      	add	sp, #12
 8002d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8002d76:	f04f 0801 	mov.w	r8, #1
 8002d7a:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d7e:	ea05 0408 	and.w	r4, r5, r8
    if (iocurrent == ioposition)
 8002d82:	ea38 0505 	bics.w	r5, r8, r5
 8002d86:	d17b      	bne.n	8002e80 <HAL_GPIO_Init+0x12c>
      switch (GPIO_Init->Mode)
 8002d88:	684d      	ldr	r5, [r1, #4]
 8002d8a:	2d03      	cmp	r5, #3
 8002d8c:	d807      	bhi.n	8002d9e <HAL_GPIO_Init+0x4a>
 8002d8e:	3d01      	subs	r5, #1
 8002d90:	2d02      	cmp	r5, #2
 8002d92:	f200 8088 	bhi.w	8002ea6 <HAL_GPIO_Init+0x152>
 8002d96:	e8df f005 	tbb	[pc, r5]
 8002d9a:	9b96      	.short	0x9b96
 8002d9c:	a1          	.byte	0xa1
 8002d9d:	00          	.byte	0x00
 8002d9e:	2d12      	cmp	r5, #18
 8002da0:	f000 8099 	beq.w	8002ed6 <HAL_GPIO_Init+0x182>
 8002da4:	d86e      	bhi.n	8002e84 <HAL_GPIO_Init+0x130>
 8002da6:	2d11      	cmp	r5, #17
 8002da8:	f000 808f 	beq.w	8002eca <HAL_GPIO_Init+0x176>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002dac:	2cff      	cmp	r4, #255	; 0xff
 8002dae:	bf98      	it	ls
 8002db0:	4682      	movls	sl, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002db2:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002db6:	bf88      	it	hi
 8002db8:	f100 0a04 	addhi.w	sl, r0, #4
 8002dbc:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002dc0:	f8da 8000 	ldr.w	r8, [sl]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002dc4:	bf88      	it	hi
 8002dc6:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002dc8:	fa09 fb05 	lsl.w	fp, r9, r5
 8002dcc:	ea28 080b 	bic.w	r8, r8, fp
 8002dd0:	fa02 f505 	lsl.w	r5, r2, r5
 8002dd4:	ea48 0505 	orr.w	r5, r8, r5
 8002dd8:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ddc:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8002de0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8002de4:	d04c      	beq.n	8002e80 <HAL_GPIO_Init+0x12c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002de6:	69bd      	ldr	r5, [r7, #24]
 8002de8:	f026 0803 	bic.w	r8, r6, #3
 8002dec:	f045 0501 	orr.w	r5, r5, #1
 8002df0:	61bd      	str	r5, [r7, #24]
 8002df2:	69bd      	ldr	r5, [r7, #24]
 8002df4:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8002df8:	f005 0501 	and.w	r5, r5, #1
 8002dfc:	9501      	str	r5, [sp, #4]
 8002dfe:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e02:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e06:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e08:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8002e0c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e10:	fa09 f90b 	lsl.w	r9, r9, fp
 8002e14:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e18:	4d39      	ldr	r5, [pc, #228]	; (8002f00 <HAL_GPIO_Init+0x1ac>)
 8002e1a:	42a8      	cmp	r0, r5
 8002e1c:	d062      	beq.n	8002ee4 <HAL_GPIO_Init+0x190>
 8002e1e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002e22:	42a8      	cmp	r0, r5
 8002e24:	d060      	beq.n	8002ee8 <HAL_GPIO_Init+0x194>
 8002e26:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002e2a:	42a8      	cmp	r0, r5
 8002e2c:	d05e      	beq.n	8002eec <HAL_GPIO_Init+0x198>
 8002e2e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002e32:	42a8      	cmp	r0, r5
 8002e34:	bf0c      	ite	eq
 8002e36:	2503      	moveq	r5, #3
 8002e38:	2504      	movne	r5, #4
 8002e3a:	fa05 f50b 	lsl.w	r5, r5, fp
 8002e3e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8002e42:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8002e46:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e48:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8002e4c:	bf14      	ite	ne
 8002e4e:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e50:	43a5      	biceq	r5, r4
 8002e52:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8002e54:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e56:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8002e5a:	bf14      	ite	ne
 8002e5c:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e5e:	43a5      	biceq	r5, r4
 8002e60:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e62:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e64:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e68:	bf14      	ite	ne
 8002e6a:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e6c:	43a5      	biceq	r5, r4
 8002e6e:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e70:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e72:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e76:	bf14      	ite	ne
 8002e78:	432c      	orrne	r4, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e7a:	ea25 0404 	biceq.w	r4, r5, r4
 8002e7e:	60dc      	str	r4, [r3, #12]
	position++;
 8002e80:	3601      	adds	r6, #1
 8002e82:	e771      	b.n	8002d68 <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 8002e84:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8002f04 <HAL_GPIO_Init+0x1b0>
 8002e88:	454d      	cmp	r5, r9
 8002e8a:	d00c      	beq.n	8002ea6 <HAL_GPIO_Init+0x152>
 8002e8c:	d817      	bhi.n	8002ebe <HAL_GPIO_Init+0x16a>
 8002e8e:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8002e92:	454d      	cmp	r5, r9
 8002e94:	d007      	beq.n	8002ea6 <HAL_GPIO_Init+0x152>
 8002e96:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 8002e9a:	454d      	cmp	r5, r9
 8002e9c:	d003      	beq.n	8002ea6 <HAL_GPIO_Init+0x152>
 8002e9e:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8002ea2:	454d      	cmp	r5, r9
 8002ea4:	d182      	bne.n	8002dac <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002ea6:	688a      	ldr	r2, [r1, #8]
 8002ea8:	b1d2      	cbz	r2, 8002ee0 <HAL_GPIO_Init+0x18c>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002eaa:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8002eac:	bf08      	it	eq
 8002eae:	f8c0 8010 	streq.w	r8, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002eb2:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 8002eb6:	bf18      	it	ne
 8002eb8:	f8c0 8014 	strne.w	r8, [r0, #20]
 8002ebc:	e776      	b.n	8002dac <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8002ebe:	4565      	cmp	r5, ip
 8002ec0:	d0f1      	beq.n	8002ea6 <HAL_GPIO_Init+0x152>
 8002ec2:	4575      	cmp	r5, lr
 8002ec4:	e7ee      	b.n	8002ea4 <HAL_GPIO_Init+0x150>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ec6:	68ca      	ldr	r2, [r1, #12]
          break;
 8002ec8:	e770      	b.n	8002dac <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002eca:	68ca      	ldr	r2, [r1, #12]
 8002ecc:	3204      	adds	r2, #4
          break;
 8002ece:	e76d      	b.n	8002dac <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ed0:	68ca      	ldr	r2, [r1, #12]
 8002ed2:	3208      	adds	r2, #8
          break;
 8002ed4:	e76a      	b.n	8002dac <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ed6:	68ca      	ldr	r2, [r1, #12]
 8002ed8:	320c      	adds	r2, #12
          break;
 8002eda:	e767      	b.n	8002dac <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8002edc:	2200      	movs	r2, #0
 8002ede:	e765      	b.n	8002dac <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ee0:	2204      	movs	r2, #4
 8002ee2:	e763      	b.n	8002dac <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ee4:	2500      	movs	r5, #0
 8002ee6:	e7a8      	b.n	8002e3a <HAL_GPIO_Init+0xe6>
 8002ee8:	2501      	movs	r5, #1
 8002eea:	e7a6      	b.n	8002e3a <HAL_GPIO_Init+0xe6>
 8002eec:	2502      	movs	r5, #2
 8002eee:	e7a4      	b.n	8002e3a <HAL_GPIO_Init+0xe6>
 8002ef0:	40021000 	.word	0x40021000
 8002ef4:	40010400 	.word	0x40010400
 8002ef8:	10310000 	.word	0x10310000
 8002efc:	10320000 	.word	0x10320000
 8002f00:	40010800 	.word	0x40010800
 8002f04:	10220000 	.word	0x10220000

08002f08 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f08:	b10a      	cbz	r2, 8002f0e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f0a:	6101      	str	r1, [r0, #16]
  }
}
 8002f0c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f0e:	0409      	lsls	r1, r1, #16
 8002f10:	e7fb      	b.n	8002f0a <HAL_GPIO_WritePin+0x2>

08002f12 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002f12:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f14:	ea01 0203 	and.w	r2, r1, r3
 8002f18:	ea21 0103 	bic.w	r1, r1, r3
 8002f1c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002f20:	6101      	str	r1, [r0, #16]
}
 8002f22:	4770      	bx	lr

08002f24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f24:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f28:	4605      	mov	r5, r0
 8002f2a:	b338      	cbz	r0, 8002f7c <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f2c:	6803      	ldr	r3, [r0, #0]
 8002f2e:	07db      	lsls	r3, r3, #31
 8002f30:	d410      	bmi.n	8002f54 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f32:	682b      	ldr	r3, [r5, #0]
 8002f34:	079f      	lsls	r7, r3, #30
 8002f36:	d45e      	bmi.n	8002ff6 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f38:	682b      	ldr	r3, [r5, #0]
 8002f3a:	0719      	lsls	r1, r3, #28
 8002f3c:	f100 8095 	bmi.w	800306a <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f40:	682b      	ldr	r3, [r5, #0]
 8002f42:	075a      	lsls	r2, r3, #29
 8002f44:	f100 80c1 	bmi.w	80030ca <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f48:	69e8      	ldr	r0, [r5, #28]
 8002f4a:	2800      	cmp	r0, #0
 8002f4c:	f040 812c 	bne.w	80031a8 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 8002f50:	2000      	movs	r0, #0
 8002f52:	e029      	b.n	8002fa8 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f54:	4c90      	ldr	r4, [pc, #576]	; (8003198 <HAL_RCC_OscConfig+0x274>)
 8002f56:	6863      	ldr	r3, [r4, #4]
 8002f58:	f003 030c 	and.w	r3, r3, #12
 8002f5c:	2b04      	cmp	r3, #4
 8002f5e:	d007      	beq.n	8002f70 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f60:	6863      	ldr	r3, [r4, #4]
 8002f62:	f003 030c 	and.w	r3, r3, #12
 8002f66:	2b08      	cmp	r3, #8
 8002f68:	d10a      	bne.n	8002f80 <HAL_RCC_OscConfig+0x5c>
 8002f6a:	6863      	ldr	r3, [r4, #4]
 8002f6c:	03de      	lsls	r6, r3, #15
 8002f6e:	d507      	bpl.n	8002f80 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f70:	6823      	ldr	r3, [r4, #0]
 8002f72:	039c      	lsls	r4, r3, #14
 8002f74:	d5dd      	bpl.n	8002f32 <HAL_RCC_OscConfig+0xe>
 8002f76:	686b      	ldr	r3, [r5, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1da      	bne.n	8002f32 <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 8002f7c:	2001      	movs	r0, #1
 8002f7e:	e013      	b.n	8002fa8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f80:	686b      	ldr	r3, [r5, #4]
 8002f82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f86:	d112      	bne.n	8002fae <HAL_RCC_OscConfig+0x8a>
 8002f88:	6823      	ldr	r3, [r4, #0]
 8002f8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f8e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002f90:	f7ff fbbe 	bl	8002710 <HAL_GetTick>
 8002f94:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f96:	6823      	ldr	r3, [r4, #0]
 8002f98:	0398      	lsls	r0, r3, #14
 8002f9a:	d4ca      	bmi.n	8002f32 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f9c:	f7ff fbb8 	bl	8002710 <HAL_GetTick>
 8002fa0:	1b80      	subs	r0, r0, r6
 8002fa2:	2864      	cmp	r0, #100	; 0x64
 8002fa4:	d9f7      	bls.n	8002f96 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 8002fa6:	2003      	movs	r0, #3
}
 8002fa8:	b002      	add	sp, #8
 8002faa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fae:	b99b      	cbnz	r3, 8002fd8 <HAL_RCC_OscConfig+0xb4>
 8002fb0:	6823      	ldr	r3, [r4, #0]
 8002fb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fb6:	6023      	str	r3, [r4, #0]
 8002fb8:	6823      	ldr	r3, [r4, #0]
 8002fba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fbe:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002fc0:	f7ff fba6 	bl	8002710 <HAL_GetTick>
 8002fc4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fc6:	6823      	ldr	r3, [r4, #0]
 8002fc8:	0399      	lsls	r1, r3, #14
 8002fca:	d5b2      	bpl.n	8002f32 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fcc:	f7ff fba0 	bl	8002710 <HAL_GetTick>
 8002fd0:	1b80      	subs	r0, r0, r6
 8002fd2:	2864      	cmp	r0, #100	; 0x64
 8002fd4:	d9f7      	bls.n	8002fc6 <HAL_RCC_OscConfig+0xa2>
 8002fd6:	e7e6      	b.n	8002fa6 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fdc:	6823      	ldr	r3, [r4, #0]
 8002fde:	d103      	bne.n	8002fe8 <HAL_RCC_OscConfig+0xc4>
 8002fe0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fe4:	6023      	str	r3, [r4, #0]
 8002fe6:	e7cf      	b.n	8002f88 <HAL_RCC_OscConfig+0x64>
 8002fe8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fec:	6023      	str	r3, [r4, #0]
 8002fee:	6823      	ldr	r3, [r4, #0]
 8002ff0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ff4:	e7cb      	b.n	8002f8e <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ff6:	4c68      	ldr	r4, [pc, #416]	; (8003198 <HAL_RCC_OscConfig+0x274>)
 8002ff8:	6863      	ldr	r3, [r4, #4]
 8002ffa:	f013 0f0c 	tst.w	r3, #12
 8002ffe:	d007      	beq.n	8003010 <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003000:	6863      	ldr	r3, [r4, #4]
 8003002:	f003 030c 	and.w	r3, r3, #12
 8003006:	2b08      	cmp	r3, #8
 8003008:	d110      	bne.n	800302c <HAL_RCC_OscConfig+0x108>
 800300a:	6863      	ldr	r3, [r4, #4]
 800300c:	03da      	lsls	r2, r3, #15
 800300e:	d40d      	bmi.n	800302c <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003010:	6823      	ldr	r3, [r4, #0]
 8003012:	079b      	lsls	r3, r3, #30
 8003014:	d502      	bpl.n	800301c <HAL_RCC_OscConfig+0xf8>
 8003016:	692b      	ldr	r3, [r5, #16]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d1af      	bne.n	8002f7c <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800301c:	6823      	ldr	r3, [r4, #0]
 800301e:	696a      	ldr	r2, [r5, #20]
 8003020:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003024:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003028:	6023      	str	r3, [r4, #0]
 800302a:	e785      	b.n	8002f38 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800302c:	692a      	ldr	r2, [r5, #16]
 800302e:	4b5b      	ldr	r3, [pc, #364]	; (800319c <HAL_RCC_OscConfig+0x278>)
 8003030:	b16a      	cbz	r2, 800304e <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 8003032:	2201      	movs	r2, #1
 8003034:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003036:	f7ff fb6b 	bl	8002710 <HAL_GetTick>
 800303a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800303c:	6823      	ldr	r3, [r4, #0]
 800303e:	079f      	lsls	r7, r3, #30
 8003040:	d4ec      	bmi.n	800301c <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003042:	f7ff fb65 	bl	8002710 <HAL_GetTick>
 8003046:	1b80      	subs	r0, r0, r6
 8003048:	2802      	cmp	r0, #2
 800304a:	d9f7      	bls.n	800303c <HAL_RCC_OscConfig+0x118>
 800304c:	e7ab      	b.n	8002fa6 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 800304e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003050:	f7ff fb5e 	bl	8002710 <HAL_GetTick>
 8003054:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003056:	6823      	ldr	r3, [r4, #0]
 8003058:	0798      	lsls	r0, r3, #30
 800305a:	f57f af6d 	bpl.w	8002f38 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800305e:	f7ff fb57 	bl	8002710 <HAL_GetTick>
 8003062:	1b80      	subs	r0, r0, r6
 8003064:	2802      	cmp	r0, #2
 8003066:	d9f6      	bls.n	8003056 <HAL_RCC_OscConfig+0x132>
 8003068:	e79d      	b.n	8002fa6 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800306a:	69aa      	ldr	r2, [r5, #24]
 800306c:	4e4a      	ldr	r6, [pc, #296]	; (8003198 <HAL_RCC_OscConfig+0x274>)
 800306e:	4b4b      	ldr	r3, [pc, #300]	; (800319c <HAL_RCC_OscConfig+0x278>)
 8003070:	b1e2      	cbz	r2, 80030ac <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8003072:	2201      	movs	r2, #1
 8003074:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8003078:	f7ff fb4a 	bl	8002710 <HAL_GetTick>
 800307c:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800307e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003080:	079b      	lsls	r3, r3, #30
 8003082:	d50d      	bpl.n	80030a0 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003084:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003088:	4b45      	ldr	r3, [pc, #276]	; (80031a0 <HAL_RCC_OscConfig+0x27c>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003090:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8003092:	bf00      	nop
  }
  while (Delay --);
 8003094:	9b01      	ldr	r3, [sp, #4]
 8003096:	1e5a      	subs	r2, r3, #1
 8003098:	9201      	str	r2, [sp, #4]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f9      	bne.n	8003092 <HAL_RCC_OscConfig+0x16e>
 800309e:	e74f      	b.n	8002f40 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a0:	f7ff fb36 	bl	8002710 <HAL_GetTick>
 80030a4:	1b00      	subs	r0, r0, r4
 80030a6:	2802      	cmp	r0, #2
 80030a8:	d9e9      	bls.n	800307e <HAL_RCC_OscConfig+0x15a>
 80030aa:	e77c      	b.n	8002fa6 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 80030ac:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 80030b0:	f7ff fb2e 	bl	8002710 <HAL_GetTick>
 80030b4:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80030b8:	079f      	lsls	r7, r3, #30
 80030ba:	f57f af41 	bpl.w	8002f40 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030be:	f7ff fb27 	bl	8002710 <HAL_GetTick>
 80030c2:	1b00      	subs	r0, r0, r4
 80030c4:	2802      	cmp	r0, #2
 80030c6:	d9f6      	bls.n	80030b6 <HAL_RCC_OscConfig+0x192>
 80030c8:	e76d      	b.n	8002fa6 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030ca:	4c33      	ldr	r4, [pc, #204]	; (8003198 <HAL_RCC_OscConfig+0x274>)
 80030cc:	69e3      	ldr	r3, [r4, #28]
 80030ce:	00d8      	lsls	r0, r3, #3
 80030d0:	d424      	bmi.n	800311c <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 80030d2:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80030d4:	69e3      	ldr	r3, [r4, #28]
 80030d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030da:	61e3      	str	r3, [r4, #28]
 80030dc:	69e3      	ldr	r3, [r4, #28]
 80030de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e6:	4e2f      	ldr	r6, [pc, #188]	; (80031a4 <HAL_RCC_OscConfig+0x280>)
 80030e8:	6833      	ldr	r3, [r6, #0]
 80030ea:	05d9      	lsls	r1, r3, #23
 80030ec:	d518      	bpl.n	8003120 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030ee:	68eb      	ldr	r3, [r5, #12]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d126      	bne.n	8003142 <HAL_RCC_OscConfig+0x21e>
 80030f4:	6a23      	ldr	r3, [r4, #32]
 80030f6:	f043 0301 	orr.w	r3, r3, #1
 80030fa:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80030fc:	f7ff fb08 	bl	8002710 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003100:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003104:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003106:	6a23      	ldr	r3, [r4, #32]
 8003108:	079b      	lsls	r3, r3, #30
 800310a:	d53f      	bpl.n	800318c <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 800310c:	2f00      	cmp	r7, #0
 800310e:	f43f af1b 	beq.w	8002f48 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003112:	69e3      	ldr	r3, [r4, #28]
 8003114:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003118:	61e3      	str	r3, [r4, #28]
 800311a:	e715      	b.n	8002f48 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 800311c:	2700      	movs	r7, #0
 800311e:	e7e2      	b.n	80030e6 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003120:	6833      	ldr	r3, [r6, #0]
 8003122:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003126:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003128:	f7ff faf2 	bl	8002710 <HAL_GetTick>
 800312c:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800312e:	6833      	ldr	r3, [r6, #0]
 8003130:	05da      	lsls	r2, r3, #23
 8003132:	d4dc      	bmi.n	80030ee <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003134:	f7ff faec 	bl	8002710 <HAL_GetTick>
 8003138:	eba0 0008 	sub.w	r0, r0, r8
 800313c:	2864      	cmp	r0, #100	; 0x64
 800313e:	d9f6      	bls.n	800312e <HAL_RCC_OscConfig+0x20a>
 8003140:	e731      	b.n	8002fa6 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003142:	b9ab      	cbnz	r3, 8003170 <HAL_RCC_OscConfig+0x24c>
 8003144:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003146:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800314a:	f023 0301 	bic.w	r3, r3, #1
 800314e:	6223      	str	r3, [r4, #32]
 8003150:	6a23      	ldr	r3, [r4, #32]
 8003152:	f023 0304 	bic.w	r3, r3, #4
 8003156:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8003158:	f7ff fada 	bl	8002710 <HAL_GetTick>
 800315c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800315e:	6a23      	ldr	r3, [r4, #32]
 8003160:	0798      	lsls	r0, r3, #30
 8003162:	d5d3      	bpl.n	800310c <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003164:	f7ff fad4 	bl	8002710 <HAL_GetTick>
 8003168:	1b80      	subs	r0, r0, r6
 800316a:	4540      	cmp	r0, r8
 800316c:	d9f7      	bls.n	800315e <HAL_RCC_OscConfig+0x23a>
 800316e:	e71a      	b.n	8002fa6 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003170:	2b05      	cmp	r3, #5
 8003172:	6a23      	ldr	r3, [r4, #32]
 8003174:	d103      	bne.n	800317e <HAL_RCC_OscConfig+0x25a>
 8003176:	f043 0304 	orr.w	r3, r3, #4
 800317a:	6223      	str	r3, [r4, #32]
 800317c:	e7ba      	b.n	80030f4 <HAL_RCC_OscConfig+0x1d0>
 800317e:	f023 0301 	bic.w	r3, r3, #1
 8003182:	6223      	str	r3, [r4, #32]
 8003184:	6a23      	ldr	r3, [r4, #32]
 8003186:	f023 0304 	bic.w	r3, r3, #4
 800318a:	e7b6      	b.n	80030fa <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318c:	f7ff fac0 	bl	8002710 <HAL_GetTick>
 8003190:	1b80      	subs	r0, r0, r6
 8003192:	4540      	cmp	r0, r8
 8003194:	d9b7      	bls.n	8003106 <HAL_RCC_OscConfig+0x1e2>
 8003196:	e706      	b.n	8002fa6 <HAL_RCC_OscConfig+0x82>
 8003198:	40021000 	.word	0x40021000
 800319c:	42420000 	.word	0x42420000
 80031a0:	20000014 	.word	0x20000014
 80031a4:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031a8:	4c2a      	ldr	r4, [pc, #168]	; (8003254 <HAL_RCC_OscConfig+0x330>)
 80031aa:	6863      	ldr	r3, [r4, #4]
 80031ac:	f003 030c 	and.w	r3, r3, #12
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d03e      	beq.n	8003232 <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031b4:	2200      	movs	r2, #0
 80031b6:	4b28      	ldr	r3, [pc, #160]	; (8003258 <HAL_RCC_OscConfig+0x334>)
 80031b8:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80031ba:	661a      	str	r2, [r3, #96]	; 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031bc:	d12c      	bne.n	8003218 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80031be:	f7ff faa7 	bl	8002710 <HAL_GetTick>
 80031c2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031c4:	6823      	ldr	r3, [r4, #0]
 80031c6:	0199      	lsls	r1, r3, #6
 80031c8:	d420      	bmi.n	800320c <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031ca:	6a2b      	ldr	r3, [r5, #32]
 80031cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031d0:	d105      	bne.n	80031de <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80031d2:	6862      	ldr	r2, [r4, #4]
 80031d4:	68a9      	ldr	r1, [r5, #8]
 80031d6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80031da:	430a      	orrs	r2, r1
 80031dc:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031de:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80031e0:	6862      	ldr	r2, [r4, #4]
 80031e2:	430b      	orrs	r3, r1
 80031e4:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80031e8:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 80031ea:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031ec:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80031ee:	4b1a      	ldr	r3, [pc, #104]	; (8003258 <HAL_RCC_OscConfig+0x334>)
 80031f0:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 80031f2:	f7ff fa8d 	bl	8002710 <HAL_GetTick>
 80031f6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031f8:	6823      	ldr	r3, [r4, #0]
 80031fa:	019a      	lsls	r2, r3, #6
 80031fc:	f53f aea8 	bmi.w	8002f50 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003200:	f7ff fa86 	bl	8002710 <HAL_GetTick>
 8003204:	1b40      	subs	r0, r0, r5
 8003206:	2802      	cmp	r0, #2
 8003208:	d9f6      	bls.n	80031f8 <HAL_RCC_OscConfig+0x2d4>
 800320a:	e6cc      	b.n	8002fa6 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800320c:	f7ff fa80 	bl	8002710 <HAL_GetTick>
 8003210:	1b80      	subs	r0, r0, r6
 8003212:	2802      	cmp	r0, #2
 8003214:	d9d6      	bls.n	80031c4 <HAL_RCC_OscConfig+0x2a0>
 8003216:	e6c6      	b.n	8002fa6 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8003218:	f7ff fa7a 	bl	8002710 <HAL_GetTick>
 800321c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800321e:	6823      	ldr	r3, [r4, #0]
 8003220:	019b      	lsls	r3, r3, #6
 8003222:	f57f ae95 	bpl.w	8002f50 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003226:	f7ff fa73 	bl	8002710 <HAL_GetTick>
 800322a:	1b40      	subs	r0, r0, r5
 800322c:	2802      	cmp	r0, #2
 800322e:	d9f6      	bls.n	800321e <HAL_RCC_OscConfig+0x2fa>
 8003230:	e6b9      	b.n	8002fa6 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003232:	2801      	cmp	r0, #1
 8003234:	f43f aeb8 	beq.w	8002fa8 <HAL_RCC_OscConfig+0x84>
        pll_config = RCC->CFGR;
 8003238:	6863      	ldr	r3, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800323a:	6a2a      	ldr	r2, [r5, #32]
 800323c:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8003240:	4291      	cmp	r1, r2
 8003242:	f47f ae9b 	bne.w	8002f7c <HAL_RCC_OscConfig+0x58>
 8003246:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003248:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800324c:	4293      	cmp	r3, r2
 800324e:	f43f ae7f 	beq.w	8002f50 <HAL_RCC_OscConfig+0x2c>
 8003252:	e693      	b.n	8002f7c <HAL_RCC_OscConfig+0x58>
 8003254:	40021000 	.word	0x40021000
 8003258:	42420000 	.word	0x42420000

0800325c <HAL_RCC_GetSysClockFreq>:
{
 800325c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800325e:	4b18      	ldr	r3, [pc, #96]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8003260:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003262:	ac02      	add	r4, sp, #8
 8003264:	f103 0510 	add.w	r5, r3, #16
 8003268:	4622      	mov	r2, r4
 800326a:	6818      	ldr	r0, [r3, #0]
 800326c:	6859      	ldr	r1, [r3, #4]
 800326e:	3308      	adds	r3, #8
 8003270:	c203      	stmia	r2!, {r0, r1}
 8003272:	42ab      	cmp	r3, r5
 8003274:	4614      	mov	r4, r2
 8003276:	d1f7      	bne.n	8003268 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003278:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 800327c:	4911      	ldr	r1, [pc, #68]	; (80032c4 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800327e:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8003282:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003284:	f003 020c 	and.w	r2, r3, #12
 8003288:	2a08      	cmp	r2, #8
 800328a:	d117      	bne.n	80032bc <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800328c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8003290:	3218      	adds	r2, #24
 8003292:	446a      	add	r2, sp
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003294:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003296:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800329a:	d50c      	bpl.n	80032b6 <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800329c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800329e:	4a0a      	ldr	r2, [pc, #40]	; (80032c8 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032a0:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032a4:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032a6:	3318      	adds	r3, #24
 80032a8:	446b      	add	r3, sp
 80032aa:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032ae:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80032b2:	b007      	add	sp, #28
 80032b4:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032b6:	4b05      	ldr	r3, [pc, #20]	; (80032cc <HAL_RCC_GetSysClockFreq+0x70>)
 80032b8:	4358      	muls	r0, r3
 80032ba:	e7fa      	b.n	80032b2 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 80032bc:	4802      	ldr	r0, [pc, #8]	; (80032c8 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 80032be:	e7f8      	b.n	80032b2 <HAL_RCC_GetSysClockFreq+0x56>
 80032c0:	08008dbc 	.word	0x08008dbc
 80032c4:	40021000 	.word	0x40021000
 80032c8:	007a1200 	.word	0x007a1200
 80032cc:	003d0900 	.word	0x003d0900

080032d0 <HAL_RCC_ClockConfig>:
{
 80032d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032d4:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80032d6:	4604      	mov	r4, r0
 80032d8:	b910      	cbnz	r0, 80032e0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80032da:	2001      	movs	r0, #1
}
 80032dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032e0:	4a44      	ldr	r2, [pc, #272]	; (80033f4 <HAL_RCC_ClockConfig+0x124>)
 80032e2:	6813      	ldr	r3, [r2, #0]
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	428b      	cmp	r3, r1
 80032ea:	d328      	bcc.n	800333e <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032ec:	6821      	ldr	r1, [r4, #0]
 80032ee:	078e      	lsls	r6, r1, #30
 80032f0:	d430      	bmi.n	8003354 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032f2:	07ca      	lsls	r2, r1, #31
 80032f4:	d443      	bmi.n	800337e <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032f6:	4a3f      	ldr	r2, [pc, #252]	; (80033f4 <HAL_RCC_ClockConfig+0x124>)
 80032f8:	6813      	ldr	r3, [r2, #0]
 80032fa:	f003 0307 	and.w	r3, r3, #7
 80032fe:	42ab      	cmp	r3, r5
 8003300:	d865      	bhi.n	80033ce <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003302:	6822      	ldr	r2, [r4, #0]
 8003304:	4d3c      	ldr	r5, [pc, #240]	; (80033f8 <HAL_RCC_ClockConfig+0x128>)
 8003306:	f012 0f04 	tst.w	r2, #4
 800330a:	d16c      	bne.n	80033e6 <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800330c:	0713      	lsls	r3, r2, #28
 800330e:	d506      	bpl.n	800331e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003310:	686b      	ldr	r3, [r5, #4]
 8003312:	6922      	ldr	r2, [r4, #16]
 8003314:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003318:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800331c:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800331e:	f7ff ff9d 	bl	800325c <HAL_RCC_GetSysClockFreq>
 8003322:	686b      	ldr	r3, [r5, #4]
 8003324:	4a35      	ldr	r2, [pc, #212]	; (80033fc <HAL_RCC_ClockConfig+0x12c>)
 8003326:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800332a:	5cd3      	ldrb	r3, [r2, r3]
 800332c:	40d8      	lsrs	r0, r3
 800332e:	4b34      	ldr	r3, [pc, #208]	; (8003400 <HAL_RCC_ClockConfig+0x130>)
 8003330:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8003332:	4b34      	ldr	r3, [pc, #208]	; (8003404 <HAL_RCC_ClockConfig+0x134>)
 8003334:	6818      	ldr	r0, [r3, #0]
 8003336:	f7ff f88f 	bl	8002458 <HAL_InitTick>
  return HAL_OK;
 800333a:	2000      	movs	r0, #0
 800333c:	e7ce      	b.n	80032dc <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800333e:	6813      	ldr	r3, [r2, #0]
 8003340:	f023 0307 	bic.w	r3, r3, #7
 8003344:	430b      	orrs	r3, r1
 8003346:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003348:	6813      	ldr	r3, [r2, #0]
 800334a:	f003 0307 	and.w	r3, r3, #7
 800334e:	428b      	cmp	r3, r1
 8003350:	d1c3      	bne.n	80032da <HAL_RCC_ClockConfig+0xa>
 8003352:	e7cb      	b.n	80032ec <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003354:	4b28      	ldr	r3, [pc, #160]	; (80033f8 <HAL_RCC_ClockConfig+0x128>)
 8003356:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800335a:	bf1e      	ittt	ne
 800335c:	685a      	ldrne	r2, [r3, #4]
 800335e:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8003362:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003364:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003366:	bf42      	ittt	mi
 8003368:	685a      	ldrmi	r2, [r3, #4]
 800336a:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 800336e:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	68a0      	ldr	r0, [r4, #8]
 8003374:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003378:	4302      	orrs	r2, r0
 800337a:	605a      	str	r2, [r3, #4]
 800337c:	e7b9      	b.n	80032f2 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800337e:	6862      	ldr	r2, [r4, #4]
 8003380:	4e1d      	ldr	r6, [pc, #116]	; (80033f8 <HAL_RCC_ClockConfig+0x128>)
 8003382:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003384:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003386:	d11a      	bne.n	80033be <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003388:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800338c:	d0a5      	beq.n	80032da <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800338e:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003390:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003394:	f023 0303 	bic.w	r3, r3, #3
 8003398:	4313      	orrs	r3, r2
 800339a:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800339c:	f7ff f9b8 	bl	8002710 <HAL_GetTick>
 80033a0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033a2:	6873      	ldr	r3, [r6, #4]
 80033a4:	6862      	ldr	r2, [r4, #4]
 80033a6:	f003 030c 	and.w	r3, r3, #12
 80033aa:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80033ae:	d0a2      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033b0:	f7ff f9ae 	bl	8002710 <HAL_GetTick>
 80033b4:	1bc0      	subs	r0, r0, r7
 80033b6:	4540      	cmp	r0, r8
 80033b8:	d9f3      	bls.n	80033a2 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 80033ba:	2003      	movs	r0, #3
 80033bc:	e78e      	b.n	80032dc <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033be:	2a02      	cmp	r2, #2
 80033c0:	d102      	bne.n	80033c8 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033c2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80033c6:	e7e1      	b.n	800338c <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033c8:	f013 0f02 	tst.w	r3, #2
 80033cc:	e7de      	b.n	800338c <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ce:	6813      	ldr	r3, [r2, #0]
 80033d0:	f023 0307 	bic.w	r3, r3, #7
 80033d4:	432b      	orrs	r3, r5
 80033d6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033d8:	6813      	ldr	r3, [r2, #0]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	42ab      	cmp	r3, r5
 80033e0:	f47f af7b 	bne.w	80032da <HAL_RCC_ClockConfig+0xa>
 80033e4:	e78d      	b.n	8003302 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033e6:	686b      	ldr	r3, [r5, #4]
 80033e8:	68e1      	ldr	r1, [r4, #12]
 80033ea:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80033ee:	430b      	orrs	r3, r1
 80033f0:	606b      	str	r3, [r5, #4]
 80033f2:	e78b      	b.n	800330c <HAL_RCC_ClockConfig+0x3c>
 80033f4:	40022000 	.word	0x40022000
 80033f8:	40021000 	.word	0x40021000
 80033fc:	08008da4 	.word	0x08008da4
 8003400:	20000014 	.word	0x20000014
 8003404:	2000001c 	.word	0x2000001c

08003408 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003408:	4b04      	ldr	r3, [pc, #16]	; (800341c <HAL_RCC_GetPCLK1Freq+0x14>)
 800340a:	4a05      	ldr	r2, [pc, #20]	; (8003420 <HAL_RCC_GetPCLK1Freq+0x18>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003412:	5cd3      	ldrb	r3, [r2, r3]
 8003414:	4a03      	ldr	r2, [pc, #12]	; (8003424 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003416:	6810      	ldr	r0, [r2, #0]
}
 8003418:	40d8      	lsrs	r0, r3
 800341a:	4770      	bx	lr
 800341c:	40021000 	.word	0x40021000
 8003420:	08008db4 	.word	0x08008db4
 8003424:	20000014 	.word	0x20000014

08003428 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003428:	4b04      	ldr	r3, [pc, #16]	; (800343c <HAL_RCC_GetPCLK2Freq+0x14>)
 800342a:	4a05      	ldr	r2, [pc, #20]	; (8003440 <HAL_RCC_GetPCLK2Freq+0x18>)
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003432:	5cd3      	ldrb	r3, [r2, r3]
 8003434:	4a03      	ldr	r2, [pc, #12]	; (8003444 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003436:	6810      	ldr	r0, [r2, #0]
}
 8003438:	40d8      	lsrs	r0, r3
 800343a:	4770      	bx	lr
 800343c:	40021000 	.word	0x40021000
 8003440:	08008db4 	.word	0x08008db4
 8003444:	20000014 	.word	0x20000014

08003448 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003448:	230f      	movs	r3, #15
 800344a:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800344c:	4b0b      	ldr	r3, [pc, #44]	; (800347c <HAL_RCC_GetClockConfig+0x34>)
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	f002 0203 	and.w	r2, r2, #3
 8003454:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800345c:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003464:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	08db      	lsrs	r3, r3, #3
 800346a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800346e:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003470:	4b03      	ldr	r3, [pc, #12]	; (8003480 <HAL_RCC_GetClockConfig+0x38>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	600b      	str	r3, [r1, #0]
}
 800347a:	4770      	bx	lr
 800347c:	40021000 	.word	0x40021000
 8003480:	40022000 	.word	0x40022000

08003484 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8003484:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003488:	461c      	mov	r4, r3
 800348a:	4616      	mov	r6, r2
 800348c:	460f      	mov	r7, r1
 800348e:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003490:	f7ff f93e 	bl	8002710 <HAL_GetTick>
 8003494:	4434      	add	r4, r6
 8003496:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8003498:	f7ff f93a 	bl	8002710 <HAL_GetTick>
 800349c:	4680      	mov	r8, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800349e:	4b23      	ldr	r3, [pc, #140]	; (800352c <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa8>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80034a6:	4363      	muls	r3, r4

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034a8:	682a      	ldr	r2, [r5, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 80034aa:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034ac:	6893      	ldr	r3, [r2, #8]
 80034ae:	ea37 0303 	bics.w	r3, r7, r3
 80034b2:	d001      	beq.n	80034b8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 80034b4:	2000      	movs	r0, #0
 80034b6:	e02e      	b.n	8003516 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
    if (Timeout != HAL_MAX_DELAY)
 80034b8:	1c73      	adds	r3, r6, #1
 80034ba:	d0f7      	beq.n	80034ac <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80034bc:	f7ff f928 	bl	8002710 <HAL_GetTick>
 80034c0:	eba0 0008 	sub.w	r0, r0, r8
 80034c4:	42a0      	cmp	r0, r4
 80034c6:	d329      	bcc.n	800351c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034c8:	682b      	ldr	r3, [r5, #0]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80034d0:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034d2:	686a      	ldr	r2, [r5, #4]
 80034d4:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80034d8:	d10a      	bne.n	80034f0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
 80034da:	68aa      	ldr	r2, [r5, #8]
 80034dc:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80034e0:	d002      	beq.n	80034e8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x64>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034e2:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80034e6:	d103      	bne.n	80034f0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
          __HAL_SPI_DISABLE(hspi);
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034ee:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034f0:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80034f2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80034f6:	d107      	bne.n	8003508 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x84>
          SPI_RESET_CRC(hspi);
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034fe:	601a      	str	r2, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003506:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003508:	2301      	movs	r3, #1
 800350a:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800350e:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8003510:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8003512:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 8003516:	b002      	add	sp, #8
 8003518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(count == 0U)
 800351c:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800351e:	2b00      	cmp	r3, #0
      count--;
 8003520:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8003522:	bf08      	it	eq
 8003524:	2400      	moveq	r4, #0
      count--;
 8003526:	3b01      	subs	r3, #1
 8003528:	e7be      	b.n	80034a8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 800352a:	bf00      	nop
 800352c:	20000014 	.word	0x20000014

08003530 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003530:	b538      	push	{r3, r4, r5, lr}
 8003532:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003534:	6842      	ldr	r2, [r0, #4]
{
 8003536:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003538:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800353c:	d116      	bne.n	800356c <SPI_EndRxTransaction+0x3c>
 800353e:	6882      	ldr	r2, [r0, #8]
 8003540:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003544:	d002      	beq.n	800354c <SPI_EndRxTransaction+0x1c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003546:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800354a:	d10f      	bne.n	800356c <SPI_EndRxTransaction+0x3c>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800354c:	6825      	ldr	r5, [r4, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800354e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    __HAL_SPI_DISABLE(hspi);
 8003552:	6828      	ldr	r0, [r5, #0]
 8003554:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8003558:	6028      	str	r0, [r5, #0]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800355a:	d107      	bne.n	800356c <SPI_EndRxTransaction+0x3c>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800355c:	460a      	mov	r2, r1
 800355e:	2101      	movs	r1, #1
 8003560:	4620      	mov	r0, r4
 8003562:	f7ff ff8f 	bl	8003484 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8003566:	b920      	cbnz	r0, 8003572 <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8003568:	2000      	movs	r0, #0
}
 800356a:	bd38      	pop	{r3, r4, r5, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800356c:	460a      	mov	r2, r1
 800356e:	2180      	movs	r1, #128	; 0x80
 8003570:	e7f6      	b.n	8003560 <SPI_EndRxTransaction+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003572:	6d63      	ldr	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8003574:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003576:	f043 0320 	orr.w	r3, r3, #32
 800357a:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800357c:	e7f5      	b.n	800356a <SPI_EndRxTransaction+0x3a>

0800357e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800357e:	b510      	push	{r4, lr}
 8003580:	4613      	mov	r3, r2
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003582:	460a      	mov	r2, r1
 8003584:	2180      	movs	r1, #128	; 0x80
{
 8003586:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003588:	f7ff ff7c 	bl	8003484 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800358c:	b120      	cbz	r0, 8003598 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 800358e:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003590:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003592:	f043 0320 	orr.w	r3, r3, #32
 8003596:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8003598:	bd10      	pop	{r4, pc}

0800359a <HAL_SPI_Init>:
{
 800359a:	b510      	push	{r4, lr}
  if (hspi == NULL)
 800359c:	4604      	mov	r4, r0
 800359e:	2800      	cmp	r0, #0
 80035a0:	d051      	beq.n	8003646 <HAL_SPI_Init+0xac>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035a2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d14a      	bne.n	800363e <HAL_SPI_Init+0xa4>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035a8:	6842      	ldr	r2, [r0, #4]
 80035aa:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80035ae:	d000      	beq.n	80035b2 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035b0:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035b2:	2300      	movs	r3, #0
 80035b4:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80035b6:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 80035ba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80035be:	b923      	cbnz	r3, 80035ca <HAL_SPI_Init+0x30>
    HAL_SPI_MspInit(hspi);
 80035c0:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80035c2:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80035c6:	f7fe feab 	bl	8002320 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80035ca:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80035cc:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80035ce:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80035d2:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80035d4:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80035d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035da:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80035dc:	6863      	ldr	r3, [r4, #4]
 80035de:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 80035e2:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80035e6:	4303      	orrs	r3, r0
 80035e8:	68e0      	ldr	r0, [r4, #12]
 80035ea:	69a1      	ldr	r1, [r4, #24]
 80035ec:	f400 6000 	and.w	r0, r0, #2048	; 0x800
 80035f0:	4303      	orrs	r3, r0
 80035f2:	6920      	ldr	r0, [r4, #16]
 80035f4:	f000 0002 	and.w	r0, r0, #2
 80035f8:	4303      	orrs	r3, r0
 80035fa:	6960      	ldr	r0, [r4, #20]
 80035fc:	f000 0001 	and.w	r0, r0, #1
 8003600:	4303      	orrs	r3, r0
 8003602:	f401 7000 	and.w	r0, r1, #512	; 0x200
 8003606:	4303      	orrs	r3, r0
 8003608:	69e0      	ldr	r0, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800360a:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800360c:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8003610:	4303      	orrs	r3, r0
 8003612:	6a20      	ldr	r0, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003614:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003618:	f000 0080 	and.w	r0, r0, #128	; 0x80
 800361c:	4303      	orrs	r3, r0
 800361e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003620:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 8003624:	4303      	orrs	r3, r0
 8003626:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003628:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800362a:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800362c:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800362e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003632:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8003634:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003636:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003638:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 800363c:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800363e:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003640:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003644:	e7b5      	b.n	80035b2 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8003646:	2001      	movs	r0, #1
 8003648:	e7f8      	b.n	800363c <HAL_SPI_Init+0xa2>

0800364a <HAL_SPI_Transmit>:
{
 800364a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800364e:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8003650:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8003654:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8003656:	2b01      	cmp	r3, #1
{
 8003658:	460d      	mov	r5, r1
 800365a:	4617      	mov	r7, r2
  __HAL_LOCK(hspi);
 800365c:	f000 80a0 	beq.w	80037a0 <HAL_SPI_Transmit+0x156>
 8003660:	2301      	movs	r3, #1
 8003662:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8003666:	f7ff f853 	bl	8002710 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800366a:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 800366e:	4680      	mov	r8, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8003670:	2b01      	cmp	r3, #1
 8003672:	b2d8      	uxtb	r0, r3
 8003674:	f040 8092 	bne.w	800379c <HAL_SPI_Transmit+0x152>
  if ((pData == NULL) || (Size == 0U))
 8003678:	2d00      	cmp	r5, #0
 800367a:	d05d      	beq.n	8003738 <HAL_SPI_Transmit+0xee>
 800367c:	2f00      	cmp	r7, #0
 800367e:	d05b      	beq.n	8003738 <HAL_SPI_Transmit+0xee>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003680:	2303      	movs	r3, #3
 8003682:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003686:	2300      	movs	r3, #0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003688:	68a2      	ldr	r2, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800368a:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800368c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->RxISR       = NULL;
 8003690:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8003694:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003696:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003698:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800369a:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800369c:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_DISABLE(hspi);
 800369e:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 80036a0:	86a7      	strh	r7, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036a2:	d107      	bne.n	80036b4 <HAL_SPI_Transmit+0x6a>
    __HAL_SPI_DISABLE(hspi);
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036aa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80036b2:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036b4:	681a      	ldr	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80036b6:	68e1      	ldr	r1, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036b8:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80036ba:	bf5e      	ittt	pl
 80036bc:	681a      	ldrpl	r2, [r3, #0]
 80036be:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 80036c2:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80036c4:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036c8:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80036ca:	d141      	bne.n	8003750 <HAL_SPI_Transmit+0x106>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036cc:	b10a      	cbz	r2, 80036d2 <HAL_SPI_Transmit+0x88>
 80036ce:	2f01      	cmp	r7, #1
 80036d0:	d107      	bne.n	80036e2 <HAL_SPI_Transmit+0x98>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036d2:	f835 2b02 	ldrh.w	r2, [r5], #2
 80036d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036d8:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80036da:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80036dc:	3b01      	subs	r3, #1
 80036de:	b29b      	uxth	r3, r3
 80036e0:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80036e2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	b9a3      	cbnz	r3, 8003712 <HAL_SPI_Transmit+0xc8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036e8:	4642      	mov	r2, r8
 80036ea:	4631      	mov	r1, r6
 80036ec:	4620      	mov	r0, r4
 80036ee:	f7ff ff46 	bl	800357e <SPI_EndRxTxTransaction>
 80036f2:	2800      	cmp	r0, #0
 80036f4:	d14f      	bne.n	8003796 <HAL_SPI_Transmit+0x14c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036f6:	68a3      	ldr	r3, [r4, #8]
 80036f8:	b933      	cbnz	r3, 8003708 <HAL_SPI_Transmit+0xbe>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036fa:	9301      	str	r3, [sp, #4]
 80036fc:	6823      	ldr	r3, [r4, #0]
 80036fe:	68da      	ldr	r2, [r3, #12]
 8003700:	9201      	str	r2, [sp, #4]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	9301      	str	r3, [sp, #4]
 8003706:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003708:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800370a:	3800      	subs	r0, #0
 800370c:	bf18      	it	ne
 800370e:	2001      	movne	r0, #1
error:
 8003710:	e012      	b.n	8003738 <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003712:	6822      	ldr	r2, [r4, #0]
 8003714:	6893      	ldr	r3, [r2, #8]
 8003716:	0798      	lsls	r0, r3, #30
 8003718:	d505      	bpl.n	8003726 <HAL_SPI_Transmit+0xdc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800371a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800371c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8003720:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003722:	6323      	str	r3, [r4, #48]	; 0x30
 8003724:	e7d9      	b.n	80036da <HAL_SPI_Transmit+0x90>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003726:	f7fe fff3 	bl	8002710 <HAL_GetTick>
 800372a:	eba0 0008 	sub.w	r0, r0, r8
 800372e:	42b0      	cmp	r0, r6
 8003730:	d30b      	bcc.n	800374a <HAL_SPI_Transmit+0x100>
 8003732:	1c71      	adds	r1, r6, #1
 8003734:	d0d5      	beq.n	80036e2 <HAL_SPI_Transmit+0x98>
          errorcode = HAL_TIMEOUT;
 8003736:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8003738:	2301      	movs	r3, #1
 800373a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800373e:	2300      	movs	r3, #0
 8003740:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8003744:	b002      	add	sp, #8
 8003746:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800374a:	2e00      	cmp	r6, #0
 800374c:	d1c9      	bne.n	80036e2 <HAL_SPI_Transmit+0x98>
 800374e:	e7f2      	b.n	8003736 <HAL_SPI_Transmit+0xec>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003750:	b10a      	cbz	r2, 8003756 <HAL_SPI_Transmit+0x10c>
 8003752:	2f01      	cmp	r7, #1
 8003754:	d108      	bne.n	8003768 <HAL_SPI_Transmit+0x11e>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003756:	782a      	ldrb	r2, [r5, #0]
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003758:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800375a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800375c:	3301      	adds	r3, #1
 800375e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003760:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003762:	3b01      	subs	r3, #1
 8003764:	b29b      	uxth	r3, r3
 8003766:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8003768:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800376a:	b29b      	uxth	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	d0bb      	beq.n	80036e8 <HAL_SPI_Transmit+0x9e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003770:	6823      	ldr	r3, [r4, #0]
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	0792      	lsls	r2, r2, #30
 8003776:	d502      	bpl.n	800377e <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003778:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800377a:	7812      	ldrb	r2, [r2, #0]
 800377c:	e7ec      	b.n	8003758 <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800377e:	f7fe ffc7 	bl	8002710 <HAL_GetTick>
 8003782:	eba0 0008 	sub.w	r0, r0, r8
 8003786:	42b0      	cmp	r0, r6
 8003788:	d302      	bcc.n	8003790 <HAL_SPI_Transmit+0x146>
 800378a:	1c73      	adds	r3, r6, #1
 800378c:	d0ec      	beq.n	8003768 <HAL_SPI_Transmit+0x11e>
 800378e:	e7d2      	b.n	8003736 <HAL_SPI_Transmit+0xec>
 8003790:	2e00      	cmp	r6, #0
 8003792:	d1e9      	bne.n	8003768 <HAL_SPI_Transmit+0x11e>
 8003794:	e7cf      	b.n	8003736 <HAL_SPI_Transmit+0xec>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003796:	2320      	movs	r3, #32
 8003798:	6563      	str	r3, [r4, #84]	; 0x54
 800379a:	e7ac      	b.n	80036f6 <HAL_SPI_Transmit+0xac>
    errorcode = HAL_BUSY;
 800379c:	2002      	movs	r0, #2
 800379e:	e7cb      	b.n	8003738 <HAL_SPI_Transmit+0xee>
  __HAL_LOCK(hspi);
 80037a0:	2002      	movs	r0, #2
 80037a2:	e7cf      	b.n	8003744 <HAL_SPI_Transmit+0xfa>

080037a4 <HAL_SPI_TransmitReceive>:
{
 80037a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80037a8:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80037aa:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80037ae:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80037b0:	2b01      	cmp	r3, #1
{
 80037b2:	460d      	mov	r5, r1
 80037b4:	4691      	mov	r9, r2
 80037b6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 80037b8:	f000 80e6 	beq.w	8003988 <HAL_SPI_TransmitReceive+0x1e4>
 80037bc:	2301      	movs	r3, #1
 80037be:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80037c2:	f7fe ffa5 	bl	8002710 <HAL_GetTick>
  tmp_state           = hspi->State;
 80037c6:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 80037ca:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80037cc:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 80037ce:	6862      	ldr	r2, [r4, #4]
  tmp_state           = hspi->State;
 80037d0:	b2d9      	uxtb	r1, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80037d2:	d00a      	beq.n	80037ea <HAL_SPI_TransmitReceive+0x46>
 80037d4:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80037d8:	f040 80d4 	bne.w	8003984 <HAL_SPI_TransmitReceive+0x1e0>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80037dc:	68a3      	ldr	r3, [r4, #8]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f040 80d0 	bne.w	8003984 <HAL_SPI_TransmitReceive+0x1e0>
 80037e4:	2904      	cmp	r1, #4
 80037e6:	f040 80cd 	bne.w	8003984 <HAL_SPI_TransmitReceive+0x1e0>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80037ea:	2d00      	cmp	r5, #0
 80037ec:	d040      	beq.n	8003870 <HAL_SPI_TransmitReceive+0xcc>
 80037ee:	f1b9 0f00 	cmp.w	r9, #0
 80037f2:	d03d      	beq.n	8003870 <HAL_SPI_TransmitReceive+0xcc>
 80037f4:	2e00      	cmp	r6, #0
 80037f6:	d03b      	beq.n	8003870 <HAL_SPI_TransmitReceive+0xcc>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80037f8:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80037fc:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003800:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003802:	bf1c      	itt	ne
 8003804:	2305      	movne	r3, #5
 8003806:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800380a:	2300      	movs	r3, #0
 800380c:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 800380e:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003812:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8003814:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8003816:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003818:	6819      	ldr	r1, [r3, #0]
  hspi->RxXferSize  = Size;
 800381a:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800381c:	0649      	lsls	r1, r1, #25
    __HAL_SPI_ENABLE(hspi);
 800381e:	bf58      	it	pl
 8003820:	6819      	ldrpl	r1, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003822:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8003824:	bf58      	it	pl
 8003826:	f041 0140 	orrpl.w	r1, r1, #64	; 0x40
  hspi->TxXferSize  = Size;
 800382a:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 800382c:	bf58      	it	pl
 800382e:	6019      	strpl	r1, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003830:	68e1      	ldr	r1, [r4, #12]
 8003832:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8003836:	d152      	bne.n	80038de <HAL_SPI_TransmitReceive+0x13a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003838:	b10a      	cbz	r2, 800383e <HAL_SPI_TransmitReceive+0x9a>
 800383a:	2e01      	cmp	r6, #1
 800383c:	d107      	bne.n	800384e <HAL_SPI_TransmitReceive+0xaa>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800383e:	f835 2b02 	ldrh.w	r2, [r5], #2
 8003842:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8003844:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003846:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003848:	3b01      	subs	r3, #1
 800384a:	b29b      	uxth	r3, r3
 800384c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800384e:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003850:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003852:	b29b      	uxth	r3, r3
 8003854:	b973      	cbnz	r3, 8003874 <HAL_SPI_TransmitReceive+0xd0>
 8003856:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003858:	b29b      	uxth	r3, r3
 800385a:	b95b      	cbnz	r3, 8003874 <HAL_SPI_TransmitReceive+0xd0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800385c:	4642      	mov	r2, r8
 800385e:	4639      	mov	r1, r7
 8003860:	4620      	mov	r0, r4
 8003862:	f7ff fe8c 	bl	800357e <SPI_EndRxTxTransaction>
 8003866:	2800      	cmp	r0, #0
 8003868:	f000 8081 	beq.w	800396e <HAL_SPI_TransmitReceive+0x1ca>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800386c:	2320      	movs	r3, #32
 800386e:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8003870:	2001      	movs	r0, #1
 8003872:	e02b      	b.n	80038cc <HAL_SPI_TransmitReceive+0x128>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003874:	6821      	ldr	r1, [r4, #0]
 8003876:	688b      	ldr	r3, [r1, #8]
 8003878:	079e      	lsls	r6, r3, #30
 800387a:	d50d      	bpl.n	8003898 <HAL_SPI_TransmitReceive+0xf4>
 800387c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800387e:	b29b      	uxth	r3, r3
 8003880:	b153      	cbz	r3, 8003898 <HAL_SPI_TransmitReceive+0xf4>
 8003882:	b14d      	cbz	r5, 8003898 <HAL_SPI_TransmitReceive+0xf4>
        txallowed = 0U;
 8003884:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003886:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003888:	f833 2b02 	ldrh.w	r2, [r3], #2
 800388c:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800388e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003890:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003892:	3b01      	subs	r3, #1
 8003894:	b29b      	uxth	r3, r3
 8003896:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003898:	688a      	ldr	r2, [r1, #8]
 800389a:	f012 0201 	ands.w	r2, r2, #1
 800389e:	d00c      	beq.n	80038ba <HAL_SPI_TransmitReceive+0x116>
 80038a0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	b14b      	cbz	r3, 80038ba <HAL_SPI_TransmitReceive+0x116>
        txallowed = 1U;
 80038a6:	4615      	mov	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80038a8:	68c9      	ldr	r1, [r1, #12]
 80038aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80038ac:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80038b0:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80038b2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80038b4:	3b01      	subs	r3, #1
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80038ba:	f7fe ff29 	bl	8002710 <HAL_GetTick>
 80038be:	eba0 0008 	sub.w	r0, r0, r8
 80038c2:	42b8      	cmp	r0, r7
 80038c4:	d3c4      	bcc.n	8003850 <HAL_SPI_TransmitReceive+0xac>
 80038c6:	1c78      	adds	r0, r7, #1
 80038c8:	d0c2      	beq.n	8003850 <HAL_SPI_TransmitReceive+0xac>
        errorcode = HAL_TIMEOUT;
 80038ca:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80038cc:	2301      	movs	r3, #1
 80038ce:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80038d2:	2300      	movs	r3, #0
 80038d4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80038d8:	b003      	add	sp, #12
 80038da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038de:	b10a      	cbz	r2, 80038e4 <HAL_SPI_TransmitReceive+0x140>
 80038e0:	2e01      	cmp	r6, #1
 80038e2:	d108      	bne.n	80038f6 <HAL_SPI_TransmitReceive+0x152>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80038e4:	782a      	ldrb	r2, [r5, #0]
 80038e6:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80038e8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80038ea:	3301      	adds	r3, #1
 80038ec:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80038ee:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80038f0:	3b01      	subs	r3, #1
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80038f6:	2501      	movs	r5, #1
 80038f8:	e02d      	b.n	8003956 <HAL_SPI_TransmitReceive+0x1b2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80038fa:	6822      	ldr	r2, [r4, #0]
 80038fc:	6893      	ldr	r3, [r2, #8]
 80038fe:	0799      	lsls	r1, r3, #30
 8003900:	d50e      	bpl.n	8003920 <HAL_SPI_TransmitReceive+0x17c>
 8003902:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003904:	b29b      	uxth	r3, r3
 8003906:	b15b      	cbz	r3, 8003920 <HAL_SPI_TransmitReceive+0x17c>
 8003908:	b155      	cbz	r5, 8003920 <HAL_SPI_TransmitReceive+0x17c>
        txallowed = 0U;
 800390a:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800390c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8003912:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003914:	3301      	adds	r3, #1
 8003916:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003918:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800391a:	3b01      	subs	r3, #1
 800391c:	b29b      	uxth	r3, r3
 800391e:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003920:	6822      	ldr	r2, [r4, #0]
 8003922:	6891      	ldr	r1, [r2, #8]
 8003924:	f011 0101 	ands.w	r1, r1, #1
 8003928:	d00d      	beq.n	8003946 <HAL_SPI_TransmitReceive+0x1a2>
 800392a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800392c:	b29b      	uxth	r3, r3
 800392e:	b153      	cbz	r3, 8003946 <HAL_SPI_TransmitReceive+0x1a2>
        txallowed = 1U;
 8003930:	460d      	mov	r5, r1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003932:	68d2      	ldr	r2, [r2, #12]
 8003934:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003936:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003938:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800393a:	3301      	adds	r3, #1
 800393c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800393e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003940:	3b01      	subs	r3, #1
 8003942:	b29b      	uxth	r3, r3
 8003944:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003946:	f7fe fee3 	bl	8002710 <HAL_GetTick>
 800394a:	eba0 0008 	sub.w	r0, r0, r8
 800394e:	42b8      	cmp	r0, r7
 8003950:	d30a      	bcc.n	8003968 <HAL_SPI_TransmitReceive+0x1c4>
 8003952:	1c7b      	adds	r3, r7, #1
 8003954:	d1b9      	bne.n	80038ca <HAL_SPI_TransmitReceive+0x126>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003956:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003958:	b29b      	uxth	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1cd      	bne.n	80038fa <HAL_SPI_TransmitReceive+0x156>
 800395e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003960:	b29b      	uxth	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1c9      	bne.n	80038fa <HAL_SPI_TransmitReceive+0x156>
 8003966:	e779      	b.n	800385c <HAL_SPI_TransmitReceive+0xb8>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003968:	2f00      	cmp	r7, #0
 800396a:	d1f4      	bne.n	8003956 <HAL_SPI_TransmitReceive+0x1b2>
 800396c:	e7ad      	b.n	80038ca <HAL_SPI_TransmitReceive+0x126>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800396e:	68a3      	ldr	r3, [r4, #8]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1ab      	bne.n	80038cc <HAL_SPI_TransmitReceive+0x128>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003974:	6823      	ldr	r3, [r4, #0]
 8003976:	9001      	str	r0, [sp, #4]
 8003978:	68da      	ldr	r2, [r3, #12]
 800397a:	9201      	str	r2, [sp, #4]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	9301      	str	r3, [sp, #4]
 8003980:	9b01      	ldr	r3, [sp, #4]
 8003982:	e7a3      	b.n	80038cc <HAL_SPI_TransmitReceive+0x128>
    errorcode = HAL_BUSY;
 8003984:	2002      	movs	r0, #2
 8003986:	e7a1      	b.n	80038cc <HAL_SPI_TransmitReceive+0x128>
  __HAL_LOCK(hspi);
 8003988:	2002      	movs	r0, #2
 800398a:	e7a5      	b.n	80038d8 <HAL_SPI_TransmitReceive+0x134>

0800398c <HAL_SPI_Receive>:
{
 800398c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003990:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003992:	6843      	ldr	r3, [r0, #4]
{
 8003994:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003996:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 800399a:	4689      	mov	r9, r1
 800399c:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800399e:	d10c      	bne.n	80039ba <HAL_SPI_Receive+0x2e>
 80039a0:	6883      	ldr	r3, [r0, #8]
 80039a2:	b953      	cbnz	r3, 80039ba <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80039a4:	2304      	movs	r3, #4
 80039a6:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80039aa:	4613      	mov	r3, r2
 80039ac:	9500      	str	r5, [sp, #0]
 80039ae:	460a      	mov	r2, r1
 80039b0:	f7ff fef8 	bl	80037a4 <HAL_SPI_TransmitReceive>
}
 80039b4:	b003      	add	sp, #12
 80039b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 80039ba:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80039be:	2b01      	cmp	r3, #1
 80039c0:	f000 8086 	beq.w	8003ad0 <HAL_SPI_Receive+0x144>
 80039c4:	2301      	movs	r3, #1
 80039c6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 80039ca:	f7fe fea1 	bl	8002710 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80039ce:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 80039d2:	4680      	mov	r8, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	b2d8      	uxtb	r0, r3
 80039d8:	d178      	bne.n	8003acc <HAL_SPI_Receive+0x140>
  if ((pData == NULL) || (Size == 0U))
 80039da:	f1b9 0f00 	cmp.w	r9, #0
 80039de:	d05c      	beq.n	8003a9a <HAL_SPI_Receive+0x10e>
 80039e0:	2f00      	cmp	r7, #0
 80039e2:	d05a      	beq.n	8003a9a <HAL_SPI_Receive+0x10e>
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039e4:	2600      	movs	r6, #0
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80039e6:	2304      	movs	r3, #4
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039e8:	68a2      	ldr	r2, [r4, #8]
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80039ea:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039ee:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039f2:	6566      	str	r6, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 80039f4:	e9c4 6610 	strd	r6, r6, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 80039f8:	87e7      	strh	r7, [r4, #62]	; 0x3e
    __HAL_SPI_DISABLE(hspi);
 80039fa:	6823      	ldr	r3, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80039fc:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003a00:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003a02:	6326      	str	r6, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003a04:	86a6      	strh	r6, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003a06:	86e6      	strh	r6, [r4, #54]	; 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a08:	d107      	bne.n	8003a1a <HAL_SPI_Receive+0x8e>
    __HAL_SPI_DISABLE(hspi);
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a10:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003a18:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	0656      	lsls	r6, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8003a1e:	bf5e      	ittt	pl
 8003a20:	681a      	ldrpl	r2, [r3, #0]
 8003a22:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8003a26:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003a28:	68e3      	ldr	r3, [r4, #12]
 8003a2a:	b1f3      	cbz	r3, 8003a6a <HAL_SPI_Receive+0xde>
    while (hspi->RxXferCount > 0U)
 8003a2c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	b1fb      	cbz	r3, 8003a72 <HAL_SPI_Receive+0xe6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a32:	6823      	ldr	r3, [r4, #0]
 8003a34:	689a      	ldr	r2, [r3, #8]
 8003a36:	07d2      	lsls	r2, r2, #31
 8003a38:	d539      	bpl.n	8003aae <HAL_SPI_Receive+0x122>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a3a:	68da      	ldr	r2, [r3, #12]
 8003a3c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a3e:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a42:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8003a44:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a46:	3b01      	subs	r3, #1
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003a4c:	e7ee      	b.n	8003a2c <HAL_SPI_Receive+0xa0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a4e:	6823      	ldr	r3, [r4, #0]
 8003a50:	689a      	ldr	r2, [r3, #8]
 8003a52:	07d0      	lsls	r0, r2, #31
 8003a54:	d518      	bpl.n	8003a88 <HAL_SPI_Receive+0xfc>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003a56:	7b1b      	ldrb	r3, [r3, #12]
 8003a58:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003a5a:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003a5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a5e:	3301      	adds	r3, #1
 8003a60:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8003a62:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a64:	3b01      	subs	r3, #1
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8003a6a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1ed      	bne.n	8003a4e <HAL_SPI_Receive+0xc2>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a72:	4642      	mov	r2, r8
 8003a74:	4629      	mov	r1, r5
 8003a76:	4620      	mov	r0, r4
 8003a78:	f7ff fd5a 	bl	8003530 <SPI_EndRxTransaction>
 8003a7c:	bb18      	cbnz	r0, 8003ac6 <HAL_SPI_Receive+0x13a>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a7e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8003a80:	3800      	subs	r0, #0
 8003a82:	bf18      	it	ne
 8003a84:	2001      	movne	r0, #1
error :
 8003a86:	e008      	b.n	8003a9a <HAL_SPI_Receive+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a88:	f7fe fe42 	bl	8002710 <HAL_GetTick>
 8003a8c:	eba0 0008 	sub.w	r0, r0, r8
 8003a90:	42a8      	cmp	r0, r5
 8003a92:	d309      	bcc.n	8003aa8 <HAL_SPI_Receive+0x11c>
 8003a94:	1c69      	adds	r1, r5, #1
 8003a96:	d0e8      	beq.n	8003a6a <HAL_SPI_Receive+0xde>
          errorcode = HAL_TIMEOUT;
 8003a98:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8003aa6:	e785      	b.n	80039b4 <HAL_SPI_Receive+0x28>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003aa8:	2d00      	cmp	r5, #0
 8003aaa:	d1de      	bne.n	8003a6a <HAL_SPI_Receive+0xde>
 8003aac:	e7f4      	b.n	8003a98 <HAL_SPI_Receive+0x10c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003aae:	f7fe fe2f 	bl	8002710 <HAL_GetTick>
 8003ab2:	eba0 0008 	sub.w	r0, r0, r8
 8003ab6:	42a8      	cmp	r0, r5
 8003ab8:	d302      	bcc.n	8003ac0 <HAL_SPI_Receive+0x134>
 8003aba:	1c6b      	adds	r3, r5, #1
 8003abc:	d0b6      	beq.n	8003a2c <HAL_SPI_Receive+0xa0>
 8003abe:	e7eb      	b.n	8003a98 <HAL_SPI_Receive+0x10c>
 8003ac0:	2d00      	cmp	r5, #0
 8003ac2:	d1b3      	bne.n	8003a2c <HAL_SPI_Receive+0xa0>
 8003ac4:	e7e8      	b.n	8003a98 <HAL_SPI_Receive+0x10c>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ac6:	2320      	movs	r3, #32
 8003ac8:	6563      	str	r3, [r4, #84]	; 0x54
 8003aca:	e7d8      	b.n	8003a7e <HAL_SPI_Receive+0xf2>
    errorcode = HAL_BUSY;
 8003acc:	2002      	movs	r0, #2
 8003ace:	e7e4      	b.n	8003a9a <HAL_SPI_Receive+0x10e>
  __HAL_LOCK(hspi);
 8003ad0:	2002      	movs	r0, #2
 8003ad2:	e76f      	b.n	80039b4 <HAL_SPI_Receive+0x28>

08003ad4 <HAL_SPI_ErrorCallback>:
 8003ad4:	4770      	bx	lr
	...

08003ad8 <HAL_SPI_IRQHandler>:
{
 8003ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8003ada:	6803      	ldr	r3, [r0, #0]
{
 8003adc:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8003ade:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8003ae0:	689a      	ldr	r2, [r3, #8]
{
 8003ae2:	b085      	sub	sp, #20
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003ae4:	0656      	lsls	r6, r2, #25
 8003ae6:	ea4f 1592 	mov.w	r5, r2, lsr #6
 8003aea:	f3c2 1780 	ubfx	r7, r2, #6, #1
 8003aee:	d408      	bmi.n	8003b02 <HAL_SPI_IRQHandler+0x2a>
 8003af0:	07d6      	lsls	r6, r2, #31
 8003af2:	d506      	bpl.n	8003b02 <HAL_SPI_IRQHandler+0x2a>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003af4:	064e      	lsls	r6, r1, #25
 8003af6:	d504      	bpl.n	8003b02 <HAL_SPI_IRQHandler+0x2a>
    hspi->RxISR(hspi);
 8003af8:	6c03      	ldr	r3, [r0, #64]	; 0x40
}
 8003afa:	b005      	add	sp, #20
 8003afc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    hspi->TxISR(hspi);
 8003b00:	4718      	bx	r3
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003b02:	0796      	lsls	r6, r2, #30
 8003b04:	d504      	bpl.n	8003b10 <HAL_SPI_IRQHandler+0x38>
 8003b06:	0608      	lsls	r0, r1, #24
 8003b08:	d502      	bpl.n	8003b10 <HAL_SPI_IRQHandler+0x38>
    hspi->TxISR(hspi);
 8003b0a:	4620      	mov	r0, r4
 8003b0c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003b0e:	e7f4      	b.n	8003afa <HAL_SPI_IRQHandler+0x22>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003b10:	0956      	lsrs	r6, r2, #5
 8003b12:	ea45 1252 	orr.w	r2, r5, r2, lsr #5
 8003b16:	07d2      	lsls	r2, r2, #31
 8003b18:	d54c      	bpl.n	8003bb4 <HAL_SPI_IRQHandler+0xdc>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003b1a:	068d      	lsls	r5, r1, #26
 8003b1c:	d54a      	bpl.n	8003bb4 <HAL_SPI_IRQHandler+0xdc>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003b1e:	b177      	cbz	r7, 8003b3e <HAL_SPI_IRQHandler+0x66>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003b20:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
 8003b24:	2000      	movs	r0, #0
 8003b26:	2a03      	cmp	r2, #3
 8003b28:	d03e      	beq.n	8003ba8 <HAL_SPI_IRQHandler+0xd0>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003b2a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003b2c:	f042 0204 	orr.w	r2, r2, #4
 8003b30:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b32:	9001      	str	r0, [sp, #4]
 8003b34:	68da      	ldr	r2, [r3, #12]
 8003b36:	9201      	str	r2, [sp, #4]
 8003b38:	689a      	ldr	r2, [r3, #8]
 8003b3a:	9201      	str	r2, [sp, #4]
 8003b3c:	9a01      	ldr	r2, [sp, #4]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003b3e:	07f0      	lsls	r0, r6, #31
 8003b40:	d50c      	bpl.n	8003b5c <HAL_SPI_IRQHandler+0x84>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003b42:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003b44:	f042 0201 	orr.w	r2, r2, #1
 8003b48:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	9203      	str	r2, [sp, #12]
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	9203      	str	r2, [sp, #12]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b58:	601a      	str	r2, [r3, #0]
 8003b5a:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b5c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003b5e:	b34a      	cbz	r2, 8003bb4 <HAL_SPI_IRQHandler+0xdc>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003b66:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003b6e:	078a      	lsls	r2, r1, #30
 8003b70:	d022      	beq.n	8003bb8 <HAL_SPI_IRQHandler+0xe0>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003b72:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8003b74:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003b76:	f022 0203 	bic.w	r2, r2, #3
 8003b7a:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8003b7c:	b140      	cbz	r0, 8003b90 <HAL_SPI_IRQHandler+0xb8>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003b7e:	4b10      	ldr	r3, [pc, #64]	; (8003bc0 <HAL_SPI_IRQHandler+0xe8>)
 8003b80:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003b82:	f7ff f8a1 	bl	8002cc8 <HAL_DMA_Abort_IT>
 8003b86:	b118      	cbz	r0, 8003b90 <HAL_SPI_IRQHandler+0xb8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b88:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003b8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b8e:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003b90:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003b92:	b178      	cbz	r0, 8003bb4 <HAL_SPI_IRQHandler+0xdc>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003b94:	4b0a      	ldr	r3, [pc, #40]	; (8003bc0 <HAL_SPI_IRQHandler+0xe8>)
 8003b96:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003b98:	f7ff f896 	bl	8002cc8 <HAL_DMA_Abort_IT>
 8003b9c:	b150      	cbz	r0, 8003bb4 <HAL_SPI_IRQHandler+0xdc>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b9e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003ba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ba4:	6563      	str	r3, [r4, #84]	; 0x54
 8003ba6:	e005      	b.n	8003bb4 <HAL_SPI_IRQHandler+0xdc>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ba8:	9002      	str	r0, [sp, #8]
 8003baa:	68da      	ldr	r2, [r3, #12]
 8003bac:	9202      	str	r2, [sp, #8]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	9302      	str	r3, [sp, #8]
 8003bb2:	9b02      	ldr	r3, [sp, #8]
}
 8003bb4:	b005      	add	sp, #20
 8003bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        HAL_SPI_ErrorCallback(hspi);
 8003bb8:	4620      	mov	r0, r4
 8003bba:	f7ff ff8b 	bl	8003ad4 <HAL_SPI_ErrorCallback>
 8003bbe:	e7f9      	b.n	8003bb4 <HAL_SPI_IRQHandler+0xdc>
 8003bc0:	08003bc5 	.word	0x08003bc5

08003bc4 <SPI_DMAAbortOnError>:
{
 8003bc4:	b508      	push	{r3, lr}
  hspi->RxXferCount = 0U;
 8003bc6:	2300      	movs	r3, #0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003bc8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 8003bca:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003bcc:	86c3      	strh	r3, [r0, #54]	; 0x36
  HAL_SPI_ErrorCallback(hspi);
 8003bce:	f7ff ff81 	bl	8003ad4 <HAL_SPI_ErrorCallback>
}
 8003bd2:	bd08      	pop	{r3, pc}

08003bd4 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003bd4:	4770      	bx	lr
	...

08003bd8 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bd8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d120      	bne.n	8003c22 <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003be0:	2302      	movs	r3, #2
 8003be2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003be6:	6803      	ldr	r3, [r0, #0]
 8003be8:	68da      	ldr	r2, [r3, #12]
 8003bea:	f042 0201 	orr.w	r2, r2, #1
 8003bee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bf0:	4a0d      	ldr	r2, [pc, #52]	; (8003c28 <HAL_TIM_Base_Start_IT+0x50>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d00a      	beq.n	8003c0c <HAL_TIM_Base_Start_IT+0x34>
 8003bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bfa:	d007      	beq.n	8003c0c <HAL_TIM_Base_Start_IT+0x34>
 8003bfc:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d003      	beq.n	8003c0c <HAL_TIM_Base_Start_IT+0x34>
 8003c04:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d104      	bne.n	8003c16 <HAL_TIM_Base_Start_IT+0x3e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c0c:	689a      	ldr	r2, [r3, #8]
 8003c0e:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c12:	2a06      	cmp	r2, #6
 8003c14:	d003      	beq.n	8003c1e <HAL_TIM_Base_Start_IT+0x46>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	f042 0201 	orr.w	r2, r2, #1
 8003c1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c1e:	2000      	movs	r0, #0
}
 8003c20:	4770      	bx	lr
    return HAL_ERROR;
 8003c22:	2001      	movs	r0, #1
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	40012c00 	.word	0x40012c00

08003c2c <HAL_TIM_OC_DelayElapsedCallback>:
 8003c2c:	4770      	bx	lr

08003c2e <HAL_TIM_IC_CaptureCallback>:
 8003c2e:	4770      	bx	lr

08003c30 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003c30:	4770      	bx	lr

08003c32 <HAL_TIM_TriggerCallback>:
 8003c32:	4770      	bx	lr

08003c34 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c34:	6803      	ldr	r3, [r0, #0]
{
 8003c36:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c38:	691a      	ldr	r2, [r3, #16]
{
 8003c3a:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c3c:	0791      	lsls	r1, r2, #30
 8003c3e:	d50e      	bpl.n	8003c5e <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c40:	68da      	ldr	r2, [r3, #12]
 8003c42:	0792      	lsls	r2, r2, #30
 8003c44:	d50b      	bpl.n	8003c5e <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c46:	f06f 0202 	mvn.w	r2, #2
 8003c4a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	7702      	strb	r2, [r0, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c50:	699b      	ldr	r3, [r3, #24]
 8003c52:	079b      	lsls	r3, r3, #30
 8003c54:	d077      	beq.n	8003d46 <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c56:	f7ff ffea 	bl	8003c2e <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c5e:	6823      	ldr	r3, [r4, #0]
 8003c60:	691a      	ldr	r2, [r3, #16]
 8003c62:	0750      	lsls	r0, r2, #29
 8003c64:	d510      	bpl.n	8003c88 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c66:	68da      	ldr	r2, [r3, #12]
 8003c68:	0751      	lsls	r1, r2, #29
 8003c6a:	d50d      	bpl.n	8003c88 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003c6c:	f06f 0204 	mvn.w	r2, #4
 8003c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c72:	2202      	movs	r2, #2
 8003c74:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c76:	699b      	ldr	r3, [r3, #24]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c78:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c7a:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003c7e:	d068      	beq.n	8003d52 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003c80:	f7ff ffd5 	bl	8003c2e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c84:	2300      	movs	r3, #0
 8003c86:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003c88:	6823      	ldr	r3, [r4, #0]
 8003c8a:	691a      	ldr	r2, [r3, #16]
 8003c8c:	0712      	lsls	r2, r2, #28
 8003c8e:	d50f      	bpl.n	8003cb0 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003c90:	68da      	ldr	r2, [r3, #12]
 8003c92:	0710      	lsls	r0, r2, #28
 8003c94:	d50c      	bpl.n	8003cb0 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003c96:	f06f 0208 	mvn.w	r2, #8
 8003c9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c9c:	2204      	movs	r2, #4
 8003c9e:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ca0:	69db      	ldr	r3, [r3, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ca2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ca4:	0799      	lsls	r1, r3, #30
 8003ca6:	d05a      	beq.n	8003d5e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003ca8:	f7ff ffc1 	bl	8003c2e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cac:	2300      	movs	r3, #0
 8003cae:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003cb0:	6823      	ldr	r3, [r4, #0]
 8003cb2:	691a      	ldr	r2, [r3, #16]
 8003cb4:	06d2      	lsls	r2, r2, #27
 8003cb6:	d510      	bpl.n	8003cda <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003cb8:	68da      	ldr	r2, [r3, #12]
 8003cba:	06d0      	lsls	r0, r2, #27
 8003cbc:	d50d      	bpl.n	8003cda <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003cbe:	f06f 0210 	mvn.w	r2, #16
 8003cc2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003cc4:	2208      	movs	r2, #8
 8003cc6:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003cc8:	69db      	ldr	r3, [r3, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cca:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ccc:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003cd0:	d04b      	beq.n	8003d6a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003cd2:	f7ff ffac 	bl	8003c2e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003cda:	6823      	ldr	r3, [r4, #0]
 8003cdc:	691a      	ldr	r2, [r3, #16]
 8003cde:	07d1      	lsls	r1, r2, #31
 8003ce0:	d508      	bpl.n	8003cf4 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003ce2:	68da      	ldr	r2, [r3, #12]
 8003ce4:	07d2      	lsls	r2, r2, #31
 8003ce6:	d505      	bpl.n	8003cf4 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ce8:	f06f 0201 	mvn.w	r2, #1
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cec:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003cee:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cf0:	f7fe fac6 	bl	8002280 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003cf4:	6823      	ldr	r3, [r4, #0]
 8003cf6:	691a      	ldr	r2, [r3, #16]
 8003cf8:	0610      	lsls	r0, r2, #24
 8003cfa:	d508      	bpl.n	8003d0e <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003cfc:	68da      	ldr	r2, [r3, #12]
 8003cfe:	0611      	lsls	r1, r2, #24
 8003d00:	d505      	bpl.n	8003d0e <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d02:	f06f 0280 	mvn.w	r2, #128	; 0x80
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d06:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d08:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003d0a:	f000 f89a 	bl	8003e42 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003d0e:	6823      	ldr	r3, [r4, #0]
 8003d10:	691a      	ldr	r2, [r3, #16]
 8003d12:	0652      	lsls	r2, r2, #25
 8003d14:	d508      	bpl.n	8003d28 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003d16:	68da      	ldr	r2, [r3, #12]
 8003d18:	0650      	lsls	r0, r2, #25
 8003d1a:	d505      	bpl.n	8003d28 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d1c:	f06f 0240 	mvn.w	r2, #64	; 0x40
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d20:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d22:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003d24:	f7ff ff85 	bl	8003c32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d28:	6823      	ldr	r3, [r4, #0]
 8003d2a:	691a      	ldr	r2, [r3, #16]
 8003d2c:	0691      	lsls	r1, r2, #26
 8003d2e:	d522      	bpl.n	8003d76 <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	0692      	lsls	r2, r2, #26
 8003d34:	d51f      	bpl.n	8003d76 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d36:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d3a:	4620      	mov	r0, r4
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d40:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003d42:	f000 b87d 	b.w	8003e40 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d46:	f7ff ff71 	bl	8003c2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d4a:	4620      	mov	r0, r4
 8003d4c:	f7ff ff70 	bl	8003c30 <HAL_TIM_PWM_PulseFinishedCallback>
 8003d50:	e783      	b.n	8003c5a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d52:	f7ff ff6b 	bl	8003c2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d56:	4620      	mov	r0, r4
 8003d58:	f7ff ff6a 	bl	8003c30 <HAL_TIM_PWM_PulseFinishedCallback>
 8003d5c:	e792      	b.n	8003c84 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d5e:	f7ff ff65 	bl	8003c2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d62:	4620      	mov	r0, r4
 8003d64:	f7ff ff64 	bl	8003c30 <HAL_TIM_PWM_PulseFinishedCallback>
 8003d68:	e7a0      	b.n	8003cac <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d6a:	f7ff ff5f 	bl	8003c2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d6e:	4620      	mov	r0, r4
 8003d70:	f7ff ff5e 	bl	8003c30 <HAL_TIM_PWM_PulseFinishedCallback>
 8003d74:	e7af      	b.n	8003cd6 <HAL_TIM_IRQHandler+0xa2>
}
 8003d76:	bd10      	pop	{r4, pc}

08003d78 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d78:	4a1a      	ldr	r2, [pc, #104]	; (8003de4 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8003d7a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d7c:	4290      	cmp	r0, r2
 8003d7e:	d00a      	beq.n	8003d96 <TIM_Base_SetConfig+0x1e>
 8003d80:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003d84:	d007      	beq.n	8003d96 <TIM_Base_SetConfig+0x1e>
 8003d86:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003d8a:	4290      	cmp	r0, r2
 8003d8c:	d003      	beq.n	8003d96 <TIM_Base_SetConfig+0x1e>
 8003d8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003d92:	4290      	cmp	r0, r2
 8003d94:	d115      	bne.n	8003dc2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8003d96:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003d9c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d9e:	4a11      	ldr	r2, [pc, #68]	; (8003de4 <TIM_Base_SetConfig+0x6c>)
 8003da0:	4290      	cmp	r0, r2
 8003da2:	d00a      	beq.n	8003dba <TIM_Base_SetConfig+0x42>
 8003da4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003da8:	d007      	beq.n	8003dba <TIM_Base_SetConfig+0x42>
 8003daa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003dae:	4290      	cmp	r0, r2
 8003db0:	d003      	beq.n	8003dba <TIM_Base_SetConfig+0x42>
 8003db2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003db6:	4290      	cmp	r0, r2
 8003db8:	d103      	bne.n	8003dc2 <TIM_Base_SetConfig+0x4a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dba:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dc0:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dc2:	694a      	ldr	r2, [r1, #20]
 8003dc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003dc8:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8003dca:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dcc:	688b      	ldr	r3, [r1, #8]
 8003dce:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003dd0:	680b      	ldr	r3, [r1, #0]
 8003dd2:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003dd4:	4b03      	ldr	r3, [pc, #12]	; (8003de4 <TIM_Base_SetConfig+0x6c>)
 8003dd6:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003dd8:	bf04      	itt	eq
 8003dda:	690b      	ldreq	r3, [r1, #16]
 8003ddc:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003dde:	2301      	movs	r3, #1
 8003de0:	6143      	str	r3, [r0, #20]
}
 8003de2:	4770      	bx	lr
 8003de4:	40012c00 	.word	0x40012c00

08003de8 <HAL_TIM_Base_Init>:
{
 8003de8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003dea:	4604      	mov	r4, r0
 8003dec:	b330      	cbz	r0, 8003e3c <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003dee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003df2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003df6:	b91b      	cbnz	r3, 8003e00 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003df8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003dfc:	f7ff feea 	bl	8003bd4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003e00:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e02:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003e04:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e08:	1d21      	adds	r1, r4, #4
 8003e0a:	f7ff ffb5 	bl	8003d78 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e0e:	2301      	movs	r3, #1
  return HAL_OK;
 8003e10:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e12:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e16:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003e1a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003e1e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003e22:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e2e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003e32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003e36:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003e3a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003e3c:	2001      	movs	r0, #1
 8003e3e:	e7fc      	b.n	8003e3a <HAL_TIM_Base_Init+0x52>

08003e40 <HAL_TIMEx_CommutCallback>:
 8003e40:	4770      	bx	lr

08003e42 <HAL_TIMEx_BreakCallback>:
 8003e42:	4770      	bx	lr

08003e44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e44:	b510      	push	{r4, lr}
 8003e46:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e48:	6803      	ldr	r3, [r0, #0]
 8003e4a:	68c1      	ldr	r1, [r0, #12]
 8003e4c:	691a      	ldr	r2, [r3, #16]
 8003e4e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003e52:	430a      	orrs	r2, r1
 8003e54:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003e56:	6882      	ldr	r2, [r0, #8]
 8003e58:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8003e5a:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003e5c:	4302      	orrs	r2, r0
 8003e5e:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8003e60:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8003e64:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003e68:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e6e:	695a      	ldr	r2, [r3, #20]
 8003e70:	69a1      	ldr	r1, [r4, #24]
 8003e72:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003e76:	430a      	orrs	r2, r1
 8003e78:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003e7a:	4a0e      	ldr	r2, [pc, #56]	; (8003eb4 <UART_SetConfig+0x70>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d115      	bne.n	8003eac <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003e80:	f7ff fad2 	bl	8003428 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e84:	2319      	movs	r3, #25
 8003e86:	4343      	muls	r3, r0
 8003e88:	6862      	ldr	r2, [r4, #4]
 8003e8a:	6820      	ldr	r0, [r4, #0]
 8003e8c:	0092      	lsls	r2, r2, #2
 8003e8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e92:	2264      	movs	r2, #100	; 0x64
 8003e94:	fbb3 f1f2 	udiv	r1, r3, r2
 8003e98:	fb02 3311 	mls	r3, r2, r1, r3
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	3332      	adds	r3, #50	; 0x32
 8003ea0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ea4:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8003ea8:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 8003eaa:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8003eac:	f7ff faac 	bl	8003408 <HAL_RCC_GetPCLK1Freq>
 8003eb0:	e7e8      	b.n	8003e84 <UART_SetConfig+0x40>
 8003eb2:	bf00      	nop
 8003eb4:	40013800 	.word	0x40013800

08003eb8 <HAL_UART_Init>:
{
 8003eb8:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003eba:	4604      	mov	r4, r0
 8003ebc:	b340      	cbz	r0, 8003f10 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003ebe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003ec2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003ec6:	b91b      	cbnz	r3, 8003ed0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003ec8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8003ecc:	f7fe fba2 	bl	8002614 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003ed0:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8003ed2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003ed4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8003ed8:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8003eda:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8003edc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ee0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003ee2:	f7ff ffaf 	bl	8003e44 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ee6:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ee8:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003eea:	691a      	ldr	r2, [r3, #16]
 8003eec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ef0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ef2:	695a      	ldr	r2, [r3, #20]
 8003ef4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ef8:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003efa:	68da      	ldr	r2, [r3, #12]
 8003efc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f00:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003f02:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f04:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003f06:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003f0a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8003f0e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003f10:	2001      	movs	r0, #1
 8003f12:	e7fc      	b.n	8003f0e <HAL_UART_Init+0x56>

08003f14 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f14:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f18:	b113      	cbz	r3, 8003f20 <osKernelInitialize+0xc>
    stat = osErrorISR;
 8003f1a:	f06f 0005 	mvn.w	r0, #5
 8003f1e:	4770      	bx	lr
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f20:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d1f8      	bne.n	8003f1a <osKernelInitialize+0x6>
 8003f28:	4b07      	ldr	r3, [pc, #28]	; (8003f48 <osKernelInitialize+0x34>)
 8003f2a:	6818      	ldr	r0, [r3, #0]
 8003f2c:	2802      	cmp	r0, #2
 8003f2e:	d106      	bne.n	8003f3e <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003f30:	f3ef 8311 	mrs	r3, BASEPRI
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1f0      	bne.n	8003f1a <osKernelInitialize+0x6>
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
      stat = osOK;
    } else {
      stat = osError;
 8003f38:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8003f3c:	4770      	bx	lr
    if (KernelState == osKernelInactive) {
 8003f3e:	2800      	cmp	r0, #0
 8003f40:	d1fa      	bne.n	8003f38 <osKernelInitialize+0x24>
      KernelState = osKernelReady;
 8003f42:	2201      	movs	r2, #1
 8003f44:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003f46:	4770      	bx	lr
 8003f48:	20000798 	.word	0x20000798

08003f4c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003f4c:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f4e:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f52:	b113      	cbz	r3, 8003f5a <osKernelStart+0xe>
    stat = osErrorISR;
 8003f54:	f06f 0005 	mvn.w	r0, #5
      stat = osError;
    }
  }

  return (stat);
}
 8003f58:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f5a:	f3ef 8410 	mrs	r4, PRIMASK
  if (IS_IRQ()) {
 8003f5e:	2c00      	cmp	r4, #0
 8003f60:	d1f8      	bne.n	8003f54 <osKernelStart+0x8>
 8003f62:	4b09      	ldr	r3, [pc, #36]	; (8003f88 <osKernelStart+0x3c>)
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	2a02      	cmp	r2, #2
 8003f68:	d106      	bne.n	8003f78 <osKernelStart+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003f6a:	f3ef 8311 	mrs	r3, BASEPRI
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1f0      	bne.n	8003f54 <osKernelStart+0x8>
      stat = osError;
 8003f72:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 8003f76:	e7ef      	b.n	8003f58 <osKernelStart+0xc>
    if (KernelState == osKernelReady) {
 8003f78:	2a01      	cmp	r2, #1
 8003f7a:	d1fa      	bne.n	8003f72 <osKernelStart+0x26>
      KernelState = osKernelRunning;
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003f80:	f000 fdac 	bl	8004adc <vTaskStartScheduler>
      stat = osOK;
 8003f84:	4620      	mov	r0, r4
 8003f86:	e7e7      	b.n	8003f58 <osKernelStart+0xc>
 8003f88:	20000798 	.word	0x20000798

08003f8c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f8e:	4614      	mov	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003f90:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003f92:	b087      	sub	sp, #28
 8003f94:	460b      	mov	r3, r1
  hTask = NULL;
 8003f96:	9205      	str	r2, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f98:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8003f9c:	bb52      	cbnz	r2, 8003ff4 <osThreadNew+0x68>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f9e:	f3ef 8210 	mrs	r2, PRIMASK
 8003fa2:	bb3a      	cbnz	r2, 8003ff4 <osThreadNew+0x68>
 8003fa4:	4a26      	ldr	r2, [pc, #152]	; (8004040 <osThreadNew+0xb4>)
 8003fa6:	6812      	ldr	r2, [r2, #0]
 8003fa8:	2a02      	cmp	r2, #2
 8003faa:	d102      	bne.n	8003fb2 <osThreadNew+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003fac:	f3ef 8211 	mrs	r2, BASEPRI
 8003fb0:	bb02      	cbnz	r2, 8003ff4 <osThreadNew+0x68>
 8003fb2:	b1f8      	cbz	r0, 8003ff4 <osThreadNew+0x68>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f88d 2013 	strb.w	r2, [sp, #19]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8003fba:	2c00      	cmp	r4, #0
 8003fbc:	d030      	beq.n	8004020 <osThreadNew+0x94>
      if (attr->name != NULL) {
 8003fbe:	6821      	ldr	r1, [r4, #0]
 8003fc0:	b909      	cbnz	r1, 8003fc6 <osThreadNew+0x3a>
    name  = &empty;
 8003fc2:	f10d 0113 	add.w	r1, sp, #19
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8003fc6:	69a5      	ldr	r5, [r4, #24]
 8003fc8:	2d00      	cmp	r5, #0
 8003fca:	bf08      	it	eq
 8003fcc:	2518      	moveq	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003fce:	1e6a      	subs	r2, r5, #1
 8003fd0:	2a37      	cmp	r2, #55	; 0x37
 8003fd2:	46ac      	mov	ip, r5
 8003fd4:	d82a      	bhi.n	800402c <osThreadNew+0xa0>
 8003fd6:	6862      	ldr	r2, [r4, #4]
 8003fd8:	07d2      	lsls	r2, r2, #31
 8003fda:	d427      	bmi.n	800402c <osThreadNew+0xa0>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8003fdc:	6966      	ldr	r6, [r4, #20]
 8003fde:	b166      	cbz	r6, 8003ffa <osThreadNew+0x6e>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003fe0:	08b2      	lsrs	r2, r6, #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003fe2:	e9d4 7e02 	ldrd	r7, lr, [r4, #8]
 8003fe6:	b157      	cbz	r7, 8003ffe <osThreadNew+0x72>
 8003fe8:	f1be 0fbb 	cmp.w	lr, #187	; 0xbb
 8003fec:	d902      	bls.n	8003ff4 <osThreadNew+0x68>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003fee:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003ff0:	b104      	cbz	r4, 8003ff4 <osThreadNew+0x68>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003ff2:	b9ee      	cbnz	r6, 8004030 <osThreadNew+0xa4>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003ff4:	9805      	ldr	r0, [sp, #20]
}
 8003ff6:	b007      	add	sp, #28
 8003ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 8003ffa:	2280      	movs	r2, #128	; 0x80
 8003ffc:	e7f1      	b.n	8003fe2 <osThreadNew+0x56>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003ffe:	f1be 0f00 	cmp.w	lr, #0
 8004002:	d1f7      	bne.n	8003ff4 <osThreadNew+0x68>
      if (mem == 0) {
 8004004:	6924      	ldr	r4, [r4, #16]
 8004006:	2c00      	cmp	r4, #0
 8004008:	d1f4      	bne.n	8003ff4 <osThreadNew+0x68>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800400a:	ac05      	add	r4, sp, #20
 800400c:	e9cd c400 	strd	ip, r4, [sp]
 8004010:	b292      	uxth	r2, r2
 8004012:	f000 fd36 	bl	8004a82 <xTaskCreate>
 8004016:	2801      	cmp	r0, #1
          hTask = NULL;
 8004018:	bf1c      	itt	ne
 800401a:	2300      	movne	r3, #0
 800401c:	9305      	strne	r3, [sp, #20]
 800401e:	e7e9      	b.n	8003ff4 <osThreadNew+0x68>
    prio  = (UBaseType_t)osPriorityNormal;
 8004020:	f04f 0c18 	mov.w	ip, #24
    stack = configMINIMAL_STACK_SIZE;
 8004024:	2280      	movs	r2, #128	; 0x80
    name  = &empty;
 8004026:	f10d 0113 	add.w	r1, sp, #19
 800402a:	e7ee      	b.n	800400a <osThreadNew+0x7e>
        return (NULL);
 800402c:	2000      	movs	r0, #0
 800402e:	e7e2      	b.n	8003ff6 <osThreadNew+0x6a>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004030:	e9cd 4701 	strd	r4, r7, [sp, #4]
 8004034:	9500      	str	r5, [sp, #0]
 8004036:	f000 fced 	bl	8004a14 <xTaskCreateStatic>
 800403a:	9005      	str	r0, [sp, #20]
 800403c:	e7da      	b.n	8003ff4 <osThreadNew+0x68>
 800403e:	bf00      	nop
 8004040:	20000798 	.word	0x20000798

08004044 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004044:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004046:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800404a:	b113      	cbz	r3, 8004052 <osDelay+0xe>
    stat = osErrorISR;
 800404c:	f06f 0005 	mvn.w	r0, #5
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8004050:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004052:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f8      	bne.n	800404c <osDelay+0x8>
 800405a:	4b07      	ldr	r3, [pc, #28]	; (8004078 <osDelay+0x34>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2b02      	cmp	r3, #2
 8004060:	d103      	bne.n	800406a <osDelay+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004062:	f3ef 8311 	mrs	r3, BASEPRI
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1f0      	bne.n	800404c <osDelay+0x8>
    if (ticks != 0U) {
 800406a:	2800      	cmp	r0, #0
 800406c:	d0f0      	beq.n	8004050 <osDelay+0xc>
      vTaskDelay(ticks);
 800406e:	f000 fedf 	bl	8004e30 <vTaskDelay>
    stat = osOK;
 8004072:	2000      	movs	r0, #0
 8004074:	e7ec      	b.n	8004050 <osDelay+0xc>
 8004076:	bf00      	nop
 8004078:	20000798 	.word	0x20000798

0800407c <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800407c:	4b03      	ldr	r3, [pc, #12]	; (800408c <vApplicationGetIdleTaskMemory+0x10>)
 800407e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004080:	4b03      	ldr	r3, [pc, #12]	; (8004090 <vApplicationGetIdleTaskMemory+0x14>)
 8004082:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004084:	2380      	movs	r3, #128	; 0x80
 8004086:	6013      	str	r3, [r2, #0]
}
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	200006dc 	.word	0x200006dc
 8004090:	200004dc 	.word	0x200004dc

08004094 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004094:	4b03      	ldr	r3, [pc, #12]	; (80040a4 <vApplicationGetTimerTaskMemory+0x10>)
 8004096:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004098:	4b03      	ldr	r3, [pc, #12]	; (80040a8 <vApplicationGetTimerTaskMemory+0x14>)
 800409a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800409c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040a0:	6013      	str	r3, [r2, #0]
}
 80040a2:	4770      	bx	lr
 80040a4:	20000b9c 	.word	0x20000b9c
 80040a8:	2000079c 	.word	0x2000079c

080040ac <vListInitialise>:
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80040ac:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040b0:	f100 0308 	add.w	r3, r0, #8

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040b4:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040b8:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040ba:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80040bc:	2300      	movs	r3, #0
 80040be:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80040c0:	4770      	bx	lr

080040c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80040c2:	2300      	movs	r3, #0
 80040c4:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80040c6:	4770      	bx	lr

080040c8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80040c8:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80040ca:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80040cc:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80040ce:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80040d0:	689a      	ldr	r2, [r3, #8]
 80040d2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80040d4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80040d6:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80040d8:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80040da:	3301      	adds	r3, #1
 80040dc:	6003      	str	r3, [r0, #0]
}
 80040de:	4770      	bx	lr

080040e0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80040e0:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80040e2:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80040e4:	1c63      	adds	r3, r4, #1
 80040e6:	d10a      	bne.n	80040fe <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80040e8:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80040ee:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80040f0:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80040f2:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80040f4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80040f6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80040f8:	3301      	adds	r3, #1
 80040fa:	6003      	str	r3, [r0, #0]
}
 80040fc:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040fe:	f100 0208 	add.w	r2, r0, #8
 8004102:	4613      	mov	r3, r2
 8004104:	6852      	ldr	r2, [r2, #4]
 8004106:	6815      	ldr	r5, [r2, #0]
 8004108:	42a5      	cmp	r5, r4
 800410a:	d9fa      	bls.n	8004102 <vListInsert+0x22>
 800410c:	e7ed      	b.n	80040ea <vListInsert+0xa>

0800410e <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800410e:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004110:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
 8004114:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004116:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004118:	6859      	ldr	r1, [r3, #4]
 800411a:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800411c:	bf08      	it	eq
 800411e:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004120:	2200      	movs	r2, #0
 8004122:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	3a01      	subs	r2, #1
 8004128:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800412a:	6818      	ldr	r0, [r3, #0]
}
 800412c:	4770      	bx	lr

0800412e <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800412e:	b510      	push	{r4, lr}
 8004130:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004132:	f001 fa37 	bl	80055a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004136:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8004138:	f001 fa54 	bl	80055e4 <vPortExitCritical>

	return xReturn;
}
 800413c:	fab4 f084 	clz	r0, r4
 8004140:	0940      	lsrs	r0, r0, #5
 8004142:	bd10      	pop	{r4, pc}

08004144 <prvCopyDataToQueue>:
{
 8004144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004146:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004148:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 800414a:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800414c:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800414e:	b952      	cbnz	r2, 8004166 <prvCopyDataToQueue+0x22>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004150:	6807      	ldr	r7, [r0, #0]
 8004152:	bb47      	cbnz	r7, 80041a6 <prvCopyDataToQueue+0x62>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004154:	6840      	ldr	r0, [r0, #4]
 8004156:	f000 ffa9 	bl	80050ac <xTaskPriorityDisinherit>
 800415a:	4605      	mov	r5, r0
				pxQueue->pxMutexHolder = NULL;
 800415c:	6067      	str	r7, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800415e:	3601      	adds	r6, #1
}
 8004160:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004162:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8004164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8004166:	b965      	cbnz	r5, 8004182 <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004168:	6880      	ldr	r0, [r0, #8]
 800416a:	f002 f95a 	bl	8006422 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800416e:	68a3      	ldr	r3, [r4, #8]
 8004170:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004172:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004174:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004176:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004178:	4293      	cmp	r3, r2
 800417a:	d3f0      	bcc.n	800415e <prvCopyDataToQueue+0x1a>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800417c:	6823      	ldr	r3, [r4, #0]
 800417e:	60a3      	str	r3, [r4, #8]
 8004180:	e7ed      	b.n	800415e <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004182:	68c0      	ldr	r0, [r0, #12]
 8004184:	f002 f94d 	bl	8006422 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004188:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800418a:	68e3      	ldr	r3, [r4, #12]
 800418c:	4251      	negs	r1, r2
 800418e:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004190:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004192:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004194:	4293      	cmp	r3, r2
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004196:	bf3e      	ittt	cc
 8004198:	6863      	ldrcc	r3, [r4, #4]
 800419a:	185b      	addcc	r3, r3, r1
 800419c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800419e:	2d02      	cmp	r5, #2
 80041a0:	d101      	bne.n	80041a6 <prvCopyDataToQueue+0x62>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80041a2:	b116      	cbz	r6, 80041aa <prvCopyDataToQueue+0x66>
				--uxMessagesWaiting;
 80041a4:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 80041a6:	2500      	movs	r5, #0
 80041a8:	e7d9      	b.n	800415e <prvCopyDataToQueue+0x1a>
 80041aa:	4635      	mov	r5, r6
 80041ac:	e7d7      	b.n	800415e <prvCopyDataToQueue+0x1a>

080041ae <prvCopyDataFromQueue>:
{
 80041ae:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80041b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 80041b2:	4608      	mov	r0, r1
 80041b4:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80041b6:	b162      	cbz	r2, 80041d2 <prvCopyDataFromQueue+0x24>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80041b8:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80041ba:	6859      	ldr	r1, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80041bc:	4414      	add	r4, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80041be:	428c      	cmp	r4, r1
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80041c0:	bf28      	it	cs
 80041c2:	6819      	ldrcs	r1, [r3, #0]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80041c4:	60dc      	str	r4, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80041c6:	bf28      	it	cs
 80041c8:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80041ca:	68d9      	ldr	r1, [r3, #12]
}
 80041cc:	bc10      	pop	{r4}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80041ce:	f002 b928 	b.w	8006422 <memcpy>
}
 80041d2:	bc10      	pop	{r4}
 80041d4:	4770      	bx	lr

080041d6 <prvUnlockQueue>:
{
 80041d6:	b570      	push	{r4, r5, r6, lr}
 80041d8:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80041da:	f001 f9e3 	bl	80055a4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80041de:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041e2:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80041e6:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80041e8:	2d00      	cmp	r5, #0
 80041ea:	dc14      	bgt.n	8004216 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 80041ec:	23ff      	movs	r3, #255	; 0xff
 80041ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80041f2:	f001 f9f7 	bl	80055e4 <vPortExitCritical>
	taskENTER_CRITICAL();
 80041f6:	f001 f9d5 	bl	80055a4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80041fa:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041fe:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8004202:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004204:	2d00      	cmp	r5, #0
 8004206:	dc12      	bgt.n	800422e <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 8004208:	23ff      	movs	r3, #255	; 0xff
 800420a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 800420e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8004212:	f001 b9e7 	b.w	80055e4 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004216:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0e7      	beq.n	80041ec <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800421c:	4630      	mov	r0, r6
 800421e:	f000 fea7 	bl	8004f70 <xTaskRemoveFromEventList>
 8004222:	b108      	cbz	r0, 8004228 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8004224:	f000 ff2c 	bl	8005080 <vTaskMissedYield>
			--cTxLock;
 8004228:	3d01      	subs	r5, #1
 800422a:	b26d      	sxtb	r5, r5
 800422c:	e7dc      	b.n	80041e8 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800422e:	6923      	ldr	r3, [r4, #16]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d0e9      	beq.n	8004208 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004234:	4630      	mov	r0, r6
 8004236:	f000 fe9b 	bl	8004f70 <xTaskRemoveFromEventList>
 800423a:	b108      	cbz	r0, 8004240 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800423c:	f000 ff20 	bl	8005080 <vTaskMissedYield>
				--cRxLock;
 8004240:	3d01      	subs	r5, #1
 8004242:	b26d      	sxtb	r5, r5
 8004244:	e7de      	b.n	8004204 <prvUnlockQueue+0x2e>

08004246 <xQueueGenericReset>:
{
 8004246:	b538      	push	{r3, r4, r5, lr}
 8004248:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800424a:	4604      	mov	r4, r0
 800424c:	b940      	cbnz	r0, 8004260 <xQueueGenericReset+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800424e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004252:	f383 8811 	msr	BASEPRI, r3
 8004256:	f3bf 8f6f 	isb	sy
 800425a:	f3bf 8f4f 	dsb	sy
 800425e:	e7fe      	b.n	800425e <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8004260:	f001 f9a0 	bl	80055a4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004264:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
 8004268:	434b      	muls	r3, r1
 800426a:	6822      	ldr	r2, [r4, #0]
 800426c:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800426e:	1a5b      	subs	r3, r3, r1
 8004270:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004272:	6060      	str	r0, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004274:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004276:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8004278:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800427a:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800427c:	60a2      	str	r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 800427e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004282:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8004286:	b9a5      	cbnz	r5, 80042b2 <xQueueGenericReset+0x6c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004288:	6923      	ldr	r3, [r4, #16]
 800428a:	b173      	cbz	r3, 80042aa <xQueueGenericReset+0x64>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800428c:	f104 0010 	add.w	r0, r4, #16
 8004290:	f000 fe6e 	bl	8004f70 <xTaskRemoveFromEventList>
 8004294:	b148      	cbz	r0, 80042aa <xQueueGenericReset+0x64>
					queueYIELD_IF_USING_PREEMPTION();
 8004296:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800429a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800429e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80042a2:	f3bf 8f4f 	dsb	sy
 80042a6:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 80042aa:	f001 f99b 	bl	80055e4 <vPortExitCritical>
}
 80042ae:	2001      	movs	r0, #1
 80042b0:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80042b2:	f104 0010 	add.w	r0, r4, #16
 80042b6:	f7ff fef9 	bl	80040ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80042ba:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80042be:	f7ff fef5 	bl	80040ac <vListInitialise>
 80042c2:	e7f2      	b.n	80042aa <xQueueGenericReset+0x64>

080042c4 <xQueueGenericCreateStatic>:
	{
 80042c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80042c6:	460d      	mov	r5, r1
 80042c8:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80042ca:	b940      	cbnz	r0, 80042de <xQueueGenericCreateStatic+0x1a>
 80042cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d0:	f383 8811 	msr	BASEPRI, r3
 80042d4:	f3bf 8f6f 	isb	sy
 80042d8:	f3bf 8f4f 	dsb	sy
 80042dc:	e7fe      	b.n	80042dc <xQueueGenericCreateStatic+0x18>
		configASSERT( pxStaticQueue != NULL );
 80042de:	b943      	cbnz	r3, 80042f2 <xQueueGenericCreateStatic+0x2e>
 80042e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e4:	f383 8811 	msr	BASEPRI, r3
 80042e8:	f3bf 8f6f 	isb	sy
 80042ec:	f3bf 8f4f 	dsb	sy
 80042f0:	e7fe      	b.n	80042f0 <xQueueGenericCreateStatic+0x2c>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80042f2:	b14a      	cbz	r2, 8004308 <xQueueGenericCreateStatic+0x44>
 80042f4:	b991      	cbnz	r1, 800431c <xQueueGenericCreateStatic+0x58>
 80042f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042fa:	f383 8811 	msr	BASEPRI, r3
 80042fe:	f3bf 8f6f 	isb	sy
 8004302:	f3bf 8f4f 	dsb	sy
 8004306:	e7fe      	b.n	8004306 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004308:	b141      	cbz	r1, 800431c <xQueueGenericCreateStatic+0x58>
 800430a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800430e:	f383 8811 	msr	BASEPRI, r3
 8004312:	f3bf 8f6f 	isb	sy
 8004316:	f3bf 8f4f 	dsb	sy
 800431a:	e7fe      	b.n	800431a <xQueueGenericCreateStatic+0x56>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800431c:	2350      	movs	r3, #80	; 0x50
 800431e:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004320:	9b01      	ldr	r3, [sp, #4]
 8004322:	2b50      	cmp	r3, #80	; 0x50
 8004324:	d008      	beq.n	8004338 <xQueueGenericCreateStatic+0x74>
 8004326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800432a:	f383 8811 	msr	BASEPRI, r3
 800432e:	f3bf 8f6f 	isb	sy
 8004332:	f3bf 8f4f 	dsb	sy
 8004336:	e7fe      	b.n	8004336 <xQueueGenericCreateStatic+0x72>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004338:	2101      	movs	r1, #1
	if( uxItemSize == ( UBaseType_t ) 0 )
 800433a:	2d00      	cmp	r5, #0
 800433c:	bf08      	it	eq
 800433e:	4622      	moveq	r2, r4
	pxNewQueue->uxItemSize = uxItemSize;
 8004340:	e9c4 050f 	strd	r0, r5, [r4, #60]	; 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004344:	f884 1046 	strb.w	r1, [r4, #70]	; 0x46
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004348:	4620      	mov	r0, r4
 800434a:	6022      	str	r2, [r4, #0]
 800434c:	f7ff ff7b 	bl	8004246 <xQueueGenericReset>
	}
 8004350:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8004352:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004356:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
 800435a:	b003      	add	sp, #12
 800435c:	bd30      	pop	{r4, r5, pc}

0800435e <xQueueGenericSend>:
{
 800435e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004362:	b085      	sub	sp, #20
 8004364:	4688      	mov	r8, r1
 8004366:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8004368:	4604      	mov	r4, r0
{
 800436a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 800436c:	b940      	cbnz	r0, 8004380 <xQueueGenericSend+0x22>
 800436e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004372:	f383 8811 	msr	BASEPRI, r3
 8004376:	f3bf 8f6f 	isb	sy
 800437a:	f3bf 8f4f 	dsb	sy
 800437e:	e7fe      	b.n	800437e <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004380:	b951      	cbnz	r1, 8004398 <xQueueGenericSend+0x3a>
 8004382:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004384:	b143      	cbz	r3, 8004398 <xQueueGenericSend+0x3a>
 8004386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800438a:	f383 8811 	msr	BASEPRI, r3
 800438e:	f3bf 8f6f 	isb	sy
 8004392:	f3bf 8f4f 	dsb	sy
 8004396:	e7fe      	b.n	8004396 <xQueueGenericSend+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004398:	2f02      	cmp	r7, #2
 800439a:	d10b      	bne.n	80043b4 <xQueueGenericSend+0x56>
 800439c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d008      	beq.n	80043b4 <xQueueGenericSend+0x56>
 80043a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a6:	f383 8811 	msr	BASEPRI, r3
 80043aa:	f3bf 8f6f 	isb	sy
 80043ae:	f3bf 8f4f 	dsb	sy
 80043b2:	e7fe      	b.n	80043b2 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80043b4:	f000 fe6a 	bl	800508c <xTaskGetSchedulerState>
 80043b8:	4606      	mov	r6, r0
 80043ba:	b950      	cbnz	r0, 80043d2 <xQueueGenericSend+0x74>
 80043bc:	9b01      	ldr	r3, [sp, #4]
 80043be:	b14b      	cbz	r3, 80043d4 <xQueueGenericSend+0x76>
 80043c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043c4:	f383 8811 	msr	BASEPRI, r3
 80043c8:	f3bf 8f6f 	isb	sy
 80043cc:	f3bf 8f4f 	dsb	sy
 80043d0:	e7fe      	b.n	80043d0 <xQueueGenericSend+0x72>
 80043d2:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 80043d4:	f04f 0900 	mov.w	r9, #0
 80043d8:	e037      	b.n	800444a <xQueueGenericSend+0xec>
				if( xTicksToWait == ( TickType_t ) 0 )
 80043da:	9d01      	ldr	r5, [sp, #4]
 80043dc:	b91d      	cbnz	r5, 80043e6 <xQueueGenericSend+0x88>
					taskEXIT_CRITICAL();
 80043de:	f001 f901 	bl	80055e4 <vPortExitCritical>
			return errQUEUE_FULL;
 80043e2:	2000      	movs	r0, #0
 80043e4:	e052      	b.n	800448c <xQueueGenericSend+0x12e>
				else if( xEntryTimeSet == pdFALSE )
 80043e6:	b916      	cbnz	r6, 80043ee <xQueueGenericSend+0x90>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043e8:	a802      	add	r0, sp, #8
 80043ea:	f000 fe01 	bl	8004ff0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80043ee:	f001 f8f9 	bl	80055e4 <vPortExitCritical>
		vTaskSuspendAll();
 80043f2:	f000 fbc3 	bl	8004b7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043f6:	f001 f8d5 	bl	80055a4 <vPortEnterCritical>
 80043fa:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80043fe:	2bff      	cmp	r3, #255	; 0xff
 8004400:	bf08      	it	eq
 8004402:	f884 9044 	strbeq.w	r9, [r4, #68]	; 0x44
 8004406:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800440a:	2bff      	cmp	r3, #255	; 0xff
 800440c:	bf08      	it	eq
 800440e:	f884 9045 	strbeq.w	r9, [r4, #69]	; 0x45
 8004412:	f001 f8e7 	bl	80055e4 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004416:	a901      	add	r1, sp, #4
 8004418:	a802      	add	r0, sp, #8
 800441a:	f000 fdf5 	bl	8005008 <xTaskCheckForTimeOut>
 800441e:	2800      	cmp	r0, #0
 8004420:	d14a      	bne.n	80044b8 <xQueueGenericSend+0x15a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004422:	f001 f8bf 	bl	80055a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004426:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004428:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800442a:	429a      	cmp	r2, r3
 800442c:	d131      	bne.n	8004492 <xQueueGenericSend+0x134>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800442e:	f001 f8d9 	bl	80055e4 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004432:	9901      	ldr	r1, [sp, #4]
 8004434:	f104 0010 	add.w	r0, r4, #16
 8004438:	f000 fd60 	bl	8004efc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800443c:	4620      	mov	r0, r4
 800443e:	f7ff feca 	bl	80041d6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004442:	f000 fc39 	bl	8004cb8 <xTaskResumeAll>
 8004446:	b360      	cbz	r0, 80044a2 <xQueueGenericSend+0x144>
 8004448:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 800444a:	f001 f8ab 	bl	80055a4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800444e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004450:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004452:	429a      	cmp	r2, r3
 8004454:	d301      	bcc.n	800445a <xQueueGenericSend+0xfc>
 8004456:	2f02      	cmp	r7, #2
 8004458:	d1bf      	bne.n	80043da <xQueueGenericSend+0x7c>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800445a:	463a      	mov	r2, r7
 800445c:	4641      	mov	r1, r8
 800445e:	4620      	mov	r0, r4
 8004460:	f7ff fe70 	bl	8004144 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004464:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004466:	b11b      	cbz	r3, 8004470 <xQueueGenericSend+0x112>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004468:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800446c:	f000 fd80 	bl	8004f70 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8004470:	b148      	cbz	r0, 8004486 <xQueueGenericSend+0x128>
						queueYIELD_IF_USING_PREEMPTION();
 8004472:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800447a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800447e:	f3bf 8f4f 	dsb	sy
 8004482:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8004486:	f001 f8ad 	bl	80055e4 <vPortExitCritical>
				return pdPASS;
 800448a:	2001      	movs	r0, #1
}
 800448c:	b005      	add	sp, #20
 800448e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	taskEXIT_CRITICAL();
 8004492:	f001 f8a7 	bl	80055e4 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8004496:	4620      	mov	r0, r4
 8004498:	f7ff fe9d 	bl	80041d6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800449c:	f000 fc0c 	bl	8004cb8 <xTaskResumeAll>
 80044a0:	e7d2      	b.n	8004448 <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
 80044a2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80044a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044aa:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	f3bf 8f6f 	isb	sy
 80044b6:	e7c7      	b.n	8004448 <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
 80044b8:	4620      	mov	r0, r4
 80044ba:	f7ff fe8c 	bl	80041d6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80044be:	f000 fbfb 	bl	8004cb8 <xTaskResumeAll>
 80044c2:	e78e      	b.n	80043e2 <xQueueGenericSend+0x84>

080044c4 <xQueueGenericSendFromISR>:
{
 80044c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044c8:	4689      	mov	r9, r1
 80044ca:	4690      	mov	r8, r2
 80044cc:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 80044ce:	4604      	mov	r4, r0
 80044d0:	b940      	cbnz	r0, 80044e4 <xQueueGenericSendFromISR+0x20>
 80044d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d6:	f383 8811 	msr	BASEPRI, r3
 80044da:	f3bf 8f6f 	isb	sy
 80044de:	f3bf 8f4f 	dsb	sy
 80044e2:	e7fe      	b.n	80044e2 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044e4:	b951      	cbnz	r1, 80044fc <xQueueGenericSendFromISR+0x38>
 80044e6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80044e8:	b143      	cbz	r3, 80044fc <xQueueGenericSendFromISR+0x38>
 80044ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ee:	f383 8811 	msr	BASEPRI, r3
 80044f2:	f3bf 8f6f 	isb	sy
 80044f6:	f3bf 8f4f 	dsb	sy
 80044fa:	e7fe      	b.n	80044fa <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80044fc:	2f02      	cmp	r7, #2
 80044fe:	d10b      	bne.n	8004518 <xQueueGenericSendFromISR+0x54>
 8004500:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004502:	2b01      	cmp	r3, #1
 8004504:	d008      	beq.n	8004518 <xQueueGenericSendFromISR+0x54>
 8004506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800450a:	f383 8811 	msr	BASEPRI, r3
 800450e:	f3bf 8f6f 	isb	sy
 8004512:	f3bf 8f4f 	dsb	sy
 8004516:	e7fe      	b.n	8004516 <xQueueGenericSendFromISR+0x52>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004518:	f001 f920 	bl	800575c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800451c:	f3ef 8611 	mrs	r6, BASEPRI
 8004520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004524:	f383 8811 	msr	BASEPRI, r3
 8004528:	f3bf 8f6f 	isb	sy
 800452c:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004530:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004532:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004534:	429a      	cmp	r2, r3
 8004536:	d301      	bcc.n	800453c <xQueueGenericSendFromISR+0x78>
 8004538:	2f02      	cmp	r7, #2
 800453a:	d122      	bne.n	8004582 <xQueueGenericSendFromISR+0xbe>
			const int8_t cTxLock = pxQueue->cTxLock;
 800453c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004540:	463a      	mov	r2, r7
 8004542:	4649      	mov	r1, r9
 8004544:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8004546:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004548:	f7ff fdfc 	bl	8004144 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 800454c:	1c6b      	adds	r3, r5, #1
 800454e:	d113      	bne.n	8004578 <xQueueGenericSendFromISR+0xb4>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004550:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004552:	b90b      	cbnz	r3, 8004558 <xQueueGenericSendFromISR+0x94>
			xReturn = pdPASS;
 8004554:	2001      	movs	r0, #1
 8004556:	e00b      	b.n	8004570 <xQueueGenericSendFromISR+0xac>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004558:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800455c:	f000 fd08 	bl	8004f70 <xTaskRemoveFromEventList>
 8004560:	2800      	cmp	r0, #0
 8004562:	d0f7      	beq.n	8004554 <xQueueGenericSendFromISR+0x90>
							if( pxHigherPriorityTaskWoken != NULL )
 8004564:	f1b8 0f00 	cmp.w	r8, #0
 8004568:	d0f4      	beq.n	8004554 <xQueueGenericSendFromISR+0x90>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800456a:	2001      	movs	r0, #1
 800456c:	f8c8 0000 	str.w	r0, [r8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004570:	f386 8811 	msr	BASEPRI, r6
}
 8004574:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004578:	3501      	adds	r5, #1
 800457a:	b26d      	sxtb	r5, r5
 800457c:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8004580:	e7e8      	b.n	8004554 <xQueueGenericSendFromISR+0x90>
			xReturn = errQUEUE_FULL;
 8004582:	2000      	movs	r0, #0
 8004584:	e7f4      	b.n	8004570 <xQueueGenericSendFromISR+0xac>

08004586 <xQueueReceive>:
{
 8004586:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800458a:	460f      	mov	r7, r1
	configASSERT( ( pxQueue ) );
 800458c:	4604      	mov	r4, r0
{
 800458e:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8004590:	b940      	cbnz	r0, 80045a4 <xQueueReceive+0x1e>
	__asm volatile
 8004592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004596:	f383 8811 	msr	BASEPRI, r3
 800459a:	f3bf 8f6f 	isb	sy
 800459e:	f3bf 8f4f 	dsb	sy
 80045a2:	e7fe      	b.n	80045a2 <xQueueReceive+0x1c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045a4:	b951      	cbnz	r1, 80045bc <xQueueReceive+0x36>
 80045a6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80045a8:	b143      	cbz	r3, 80045bc <xQueueReceive+0x36>
 80045aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ae:	f383 8811 	msr	BASEPRI, r3
 80045b2:	f3bf 8f6f 	isb	sy
 80045b6:	f3bf 8f4f 	dsb	sy
 80045ba:	e7fe      	b.n	80045ba <xQueueReceive+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045bc:	f000 fd66 	bl	800508c <xTaskGetSchedulerState>
 80045c0:	4606      	mov	r6, r0
 80045c2:	b950      	cbnz	r0, 80045da <xQueueReceive+0x54>
 80045c4:	9b01      	ldr	r3, [sp, #4]
 80045c6:	b14b      	cbz	r3, 80045dc <xQueueReceive+0x56>
 80045c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045cc:	f383 8811 	msr	BASEPRI, r3
 80045d0:	f3bf 8f6f 	isb	sy
 80045d4:	f3bf 8f4f 	dsb	sy
 80045d8:	e7fe      	b.n	80045d8 <xQueueReceive+0x52>
 80045da:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 80045dc:	f04f 0800 	mov.w	r8, #0
 80045e0:	e03d      	b.n	800465e <xQueueReceive+0xd8>
				if( xTicksToWait == ( TickType_t ) 0 )
 80045e2:	9d01      	ldr	r5, [sp, #4]
 80045e4:	b91d      	cbnz	r5, 80045ee <xQueueReceive+0x68>
					taskEXIT_CRITICAL();
 80045e6:	f000 fffd 	bl	80055e4 <vPortExitCritical>
				return errQUEUE_EMPTY;
 80045ea:	2000      	movs	r0, #0
 80045ec:	e056      	b.n	800469c <xQueueReceive+0x116>
				else if( xEntryTimeSet == pdFALSE )
 80045ee:	b916      	cbnz	r6, 80045f6 <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80045f0:	a802      	add	r0, sp, #8
 80045f2:	f000 fcfd 	bl	8004ff0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80045f6:	f000 fff5 	bl	80055e4 <vPortExitCritical>
		vTaskSuspendAll();
 80045fa:	f000 fabf 	bl	8004b7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045fe:	f000 ffd1 	bl	80055a4 <vPortEnterCritical>
 8004602:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004606:	2bff      	cmp	r3, #255	; 0xff
 8004608:	bf08      	it	eq
 800460a:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 800460e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004612:	2bff      	cmp	r3, #255	; 0xff
 8004614:	bf08      	it	eq
 8004616:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 800461a:	f000 ffe3 	bl	80055e4 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800461e:	a901      	add	r1, sp, #4
 8004620:	a802      	add	r0, sp, #8
 8004622:	f000 fcf1 	bl	8005008 <xTaskCheckForTimeOut>
 8004626:	2800      	cmp	r0, #0
 8004628:	d141      	bne.n	80046ae <xQueueReceive+0x128>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800462a:	4620      	mov	r0, r4
 800462c:	f7ff fd7f 	bl	800412e <prvIsQueueEmpty>
 8004630:	b3b8      	cbz	r0, 80046a2 <xQueueReceive+0x11c>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004632:	9901      	ldr	r1, [sp, #4]
 8004634:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004638:	f000 fc60 	bl	8004efc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800463c:	4620      	mov	r0, r4
 800463e:	f7ff fdca 	bl	80041d6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004642:	f000 fb39 	bl	8004cb8 <xTaskResumeAll>
 8004646:	b948      	cbnz	r0, 800465c <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
 8004648:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800464c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004650:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004654:	f3bf 8f4f 	dsb	sy
 8004658:	f3bf 8f6f 	isb	sy
 800465c:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 800465e:	f000 ffa1 	bl	80055a4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004662:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004664:	2d00      	cmp	r5, #0
 8004666:	d0bc      	beq.n	80045e2 <xQueueReceive+0x5c>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004668:	4639      	mov	r1, r7
 800466a:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800466c:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800466e:	f7ff fd9e 	bl	80041ae <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004672:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004674:	6923      	ldr	r3, [r4, #16]
 8004676:	b173      	cbz	r3, 8004696 <xQueueReceive+0x110>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004678:	f104 0010 	add.w	r0, r4, #16
 800467c:	f000 fc78 	bl	8004f70 <xTaskRemoveFromEventList>
 8004680:	b148      	cbz	r0, 8004696 <xQueueReceive+0x110>
						queueYIELD_IF_USING_PREEMPTION();
 8004682:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004686:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800468a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800468e:	f3bf 8f4f 	dsb	sy
 8004692:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8004696:	f000 ffa5 	bl	80055e4 <vPortExitCritical>
				return pdPASS;
 800469a:	2001      	movs	r0, #1
}
 800469c:	b004      	add	sp, #16
 800469e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				prvUnlockQueue( pxQueue );
 80046a2:	4620      	mov	r0, r4
 80046a4:	f7ff fd97 	bl	80041d6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80046a8:	f000 fb06 	bl	8004cb8 <xTaskResumeAll>
 80046ac:	e7d6      	b.n	800465c <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
 80046ae:	4620      	mov	r0, r4
 80046b0:	f7ff fd91 	bl	80041d6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80046b4:	f000 fb00 	bl	8004cb8 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80046b8:	4620      	mov	r0, r4
 80046ba:	f7ff fd38 	bl	800412e <prvIsQueueEmpty>
 80046be:	2800      	cmp	r0, #0
 80046c0:	d0cc      	beq.n	800465c <xQueueReceive+0xd6>
 80046c2:	e792      	b.n	80045ea <xQueueReceive+0x64>

080046c4 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046c4:	2300      	movs	r3, #0
	{
 80046c6:	b510      	push	{r4, lr}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80046c8:	4a06      	ldr	r2, [pc, #24]	; (80046e4 <vQueueAddToRegistry+0x20>)
 80046ca:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 80046ce:	b92c      	cbnz	r4, 80046dc <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80046d0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80046d4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80046d8:	6058      	str	r0, [r3, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80046da:	bd10      	pop	{r4, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046dc:	3301      	adds	r3, #1
 80046de:	2b08      	cmp	r3, #8
 80046e0:	d1f3      	bne.n	80046ca <vQueueAddToRegistry+0x6>
 80046e2:	e7fa      	b.n	80046da <vQueueAddToRegistry+0x16>
 80046e4:	20000c58 	.word	0x20000c58

080046e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80046e8:	b570      	push	{r4, r5, r6, lr}
 80046ea:	4604      	mov	r4, r0
 80046ec:	460d      	mov	r5, r1
 80046ee:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80046f0:	f000 ff58 	bl	80055a4 <vPortEnterCritical>
 80046f4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80046f8:	2bff      	cmp	r3, #255	; 0xff
 80046fa:	bf04      	itt	eq
 80046fc:	2300      	moveq	r3, #0
 80046fe:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8004702:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004706:	2bff      	cmp	r3, #255	; 0xff
 8004708:	bf04      	itt	eq
 800470a:	2300      	moveq	r3, #0
 800470c:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8004710:	f000 ff68 	bl	80055e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004714:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004716:	b92b      	cbnz	r3, 8004724 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004718:	4632      	mov	r2, r6
 800471a:	4629      	mov	r1, r5
 800471c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004720:	f000 fc06 	bl	8004f30 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004724:	4620      	mov	r0, r4
	}
 8004726:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 800472a:	f7ff bd54 	b.w	80041d6 <prvUnlockQueue>
	...

08004730 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004734:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004736:	f000 ff35 	bl	80055a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800473a:	4b30      	ldr	r3, [pc, #192]	; (80047fc <prvAddNewTaskToReadyList+0xcc>)
		if( pxCurrentTCB == NULL )
 800473c:	4e30      	ldr	r6, [pc, #192]	; (8004800 <prvAddNewTaskToReadyList+0xd0>)
		uxCurrentNumberOfTasks++;
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	4f30      	ldr	r7, [pc, #192]	; (8004804 <prvAddNewTaskToReadyList+0xd4>)
 8004742:	3201      	adds	r2, #1
 8004744:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004746:	6835      	ldr	r5, [r6, #0]
 8004748:	2d00      	cmp	r5, #0
 800474a:	d14b      	bne.n	80047e4 <prvAddNewTaskToReadyList+0xb4>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800474c:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d11f      	bne.n	8004794 <prvAddNewTaskToReadyList+0x64>
 8004754:	46b8      	mov	r8, r7
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004756:	4640      	mov	r0, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004758:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800475a:	f7ff fca7 	bl	80040ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800475e:	2d38      	cmp	r5, #56	; 0x38
 8004760:	f108 0814 	add.w	r8, r8, #20
 8004764:	d1f7      	bne.n	8004756 <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004766:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8004808 <prvAddNewTaskToReadyList+0xd8>
	vListInitialise( &xDelayedTaskList2 );
 800476a:	4d28      	ldr	r5, [pc, #160]	; (800480c <prvAddNewTaskToReadyList+0xdc>)
	vListInitialise( &xDelayedTaskList1 );
 800476c:	4640      	mov	r0, r8
 800476e:	f7ff fc9d 	bl	80040ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004772:	4628      	mov	r0, r5
 8004774:	f7ff fc9a 	bl	80040ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004778:	4825      	ldr	r0, [pc, #148]	; (8004810 <prvAddNewTaskToReadyList+0xe0>)
 800477a:	f7ff fc97 	bl	80040ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800477e:	4825      	ldr	r0, [pc, #148]	; (8004814 <prvAddNewTaskToReadyList+0xe4>)
 8004780:	f7ff fc94 	bl	80040ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004784:	4824      	ldr	r0, [pc, #144]	; (8004818 <prvAddNewTaskToReadyList+0xe8>)
 8004786:	f7ff fc91 	bl	80040ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800478a:	4b24      	ldr	r3, [pc, #144]	; (800481c <prvAddNewTaskToReadyList+0xec>)
 800478c:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004790:	4b23      	ldr	r3, [pc, #140]	; (8004820 <prvAddNewTaskToReadyList+0xf0>)
 8004792:	601d      	str	r5, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004794:	2014      	movs	r0, #20
		uxTaskNumber++;
 8004796:	4a23      	ldr	r2, [pc, #140]	; (8004824 <prvAddNewTaskToReadyList+0xf4>)
 8004798:	6813      	ldr	r3, [r2, #0]
 800479a:	3301      	adds	r3, #1
 800479c:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800479e:	4a22      	ldr	r2, [pc, #136]	; (8004828 <prvAddNewTaskToReadyList+0xf8>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80047a0:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 80047a2:	6811      	ldr	r1, [r2, #0]
 80047a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80047a6:	428b      	cmp	r3, r1
 80047a8:	fb00 7003 	mla	r0, r0, r3, r7
 80047ac:	f104 0104 	add.w	r1, r4, #4
 80047b0:	bf88      	it	hi
 80047b2:	6013      	strhi	r3, [r2, #0]
 80047b4:	f7ff fc88 	bl	80040c8 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80047b8:	f000 ff14 	bl	80055e4 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80047bc:	4b1b      	ldr	r3, [pc, #108]	; (800482c <prvAddNewTaskToReadyList+0xfc>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	b173      	cbz	r3, 80047e0 <prvAddNewTaskToReadyList+0xb0>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80047c2:	6833      	ldr	r3, [r6, #0]
 80047c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d209      	bcs.n	80047e0 <prvAddNewTaskToReadyList+0xb0>
			taskYIELD_IF_USING_PREEMPTION();
 80047cc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80047d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047d4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80047d8:	f3bf 8f4f 	dsb	sy
 80047dc:	f3bf 8f6f 	isb	sy
}
 80047e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 80047e4:	4b11      	ldr	r3, [pc, #68]	; (800482c <prvAddNewTaskToReadyList+0xfc>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d1d3      	bne.n	8004794 <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80047ec:	6833      	ldr	r3, [r6, #0]
 80047ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80047f2:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80047f4:	bf98      	it	ls
 80047f6:	6034      	strls	r4, [r6, #0]
 80047f8:	e7cc      	b.n	8004794 <prvAddNewTaskToReadyList+0x64>
 80047fa:	bf00      	nop
 80047fc:	20001104 	.word	0x20001104
 8004800:	20000c98 	.word	0x20000c98
 8004804:	20000ca4 	.word	0x20000ca4
 8004808:	2000111c 	.word	0x2000111c
 800480c:	20001130 	.word	0x20001130
 8004810:	2000114c 	.word	0x2000114c
 8004814:	20001178 	.word	0x20001178
 8004818:	20001164 	.word	0x20001164
 800481c:	20000c9c 	.word	0x20000c9c
 8004820:	20000ca0 	.word	0x20000ca0
 8004824:	20001114 	.word	0x20001114
 8004828:	20001118 	.word	0x20001118
 800482c:	20001160 	.word	0x20001160

08004830 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004832:	4606      	mov	r6, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004834:	4b14      	ldr	r3, [pc, #80]	; (8004888 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004836:	4d15      	ldr	r5, [pc, #84]	; (800488c <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8004838:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800483a:	6828      	ldr	r0, [r5, #0]
{
 800483c:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800483e:	3004      	adds	r0, #4
 8004840:	f7ff fc65 	bl	800410e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004844:	1c73      	adds	r3, r6, #1
 8004846:	d107      	bne.n	8004858 <prvAddCurrentTaskToDelayedList+0x28>
 8004848:	b137      	cbz	r7, 8004858 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800484a:	6829      	ldr	r1, [r5, #0]
 800484c:	4810      	ldr	r0, [pc, #64]	; (8004890 <prvAddCurrentTaskToDelayedList+0x60>)
 800484e:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004850:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004854:	f7ff bc38 	b.w	80040c8 <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004858:	682b      	ldr	r3, [r5, #0]
 800485a:	19a4      	adds	r4, r4, r6
 800485c:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800485e:	d307      	bcc.n	8004870 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004860:	4b0c      	ldr	r3, [pc, #48]	; (8004894 <prvAddCurrentTaskToDelayedList+0x64>)
 8004862:	6818      	ldr	r0, [r3, #0]
 8004864:	6829      	ldr	r1, [r5, #0]
}
 8004866:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800486a:	3104      	adds	r1, #4
 800486c:	f7ff bc38 	b.w	80040e0 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004870:	4b09      	ldr	r3, [pc, #36]	; (8004898 <prvAddCurrentTaskToDelayedList+0x68>)
 8004872:	6818      	ldr	r0, [r3, #0]
 8004874:	6829      	ldr	r1, [r5, #0]
 8004876:	3104      	adds	r1, #4
 8004878:	f7ff fc32 	bl	80040e0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800487c:	4b07      	ldr	r3, [pc, #28]	; (800489c <prvAddCurrentTaskToDelayedList+0x6c>)
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8004882:	bf88      	it	hi
 8004884:	601c      	strhi	r4, [r3, #0]
}
 8004886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004888:	2000118c 	.word	0x2000118c
 800488c:	20000c98 	.word	0x20000c98
 8004890:	20001164 	.word	0x20001164
 8004894:	20000ca0 	.word	0x20000ca0
 8004898:	20000c9c 	.word	0x20000c9c
 800489c:	20001144 	.word	0x20001144

080048a0 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048a0:	4a06      	ldr	r2, [pc, #24]	; (80048bc <prvResetNextTaskUnblockTime+0x1c>)
 80048a2:	6813      	ldr	r3, [r2, #0]
 80048a4:	6819      	ldr	r1, [r3, #0]
 80048a6:	4b06      	ldr	r3, [pc, #24]	; (80048c0 <prvResetNextTaskUnblockTime+0x20>)
 80048a8:	b919      	cbnz	r1, 80048b2 <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 80048aa:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80048ae:	601a      	str	r2, [r3, #0]
}
 80048b0:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80048b2:	6812      	ldr	r2, [r2, #0]
 80048b4:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80048b6:	68d2      	ldr	r2, [r2, #12]
 80048b8:	6852      	ldr	r2, [r2, #4]
 80048ba:	e7f8      	b.n	80048ae <prvResetNextTaskUnblockTime+0xe>
 80048bc:	20000c9c 	.word	0x20000c9c
 80048c0:	20001144 	.word	0x20001144

080048c4 <prvDeleteTCB>:
	{
 80048c4:	b510      	push	{r4, lr}
 80048c6:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80048c8:	3054      	adds	r0, #84	; 0x54
 80048ca:	f002 fac3 	bl	8006e54 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80048ce:	f894 30b9 	ldrb.w	r3, [r4, #185]	; 0xb9
 80048d2:	b93b      	cbnz	r3, 80048e4 <prvDeleteTCB+0x20>
				vPortFree( pxTCB->pxStack );
 80048d4:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80048d6:	f001 f823 	bl	8005920 <vPortFree>
				vPortFree( pxTCB );
 80048da:	4620      	mov	r0, r4
	}
 80048dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80048e0:	f001 b81e 	b.w	8005920 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d0f8      	beq.n	80048da <prvDeleteTCB+0x16>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d008      	beq.n	80048fe <prvDeleteTCB+0x3a>
 80048ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f0:	f383 8811 	msr	BASEPRI, r3
 80048f4:	f3bf 8f6f 	isb	sy
 80048f8:	f3bf 8f4f 	dsb	sy
 80048fc:	e7fe      	b.n	80048fc <prvDeleteTCB+0x38>
	}
 80048fe:	bd10      	pop	{r4, pc}

08004900 <prvIdleTask>:
{
 8004900:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004902:	4c13      	ldr	r4, [pc, #76]	; (8004950 <prvIdleTask+0x50>)
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004904:	4f13      	ldr	r7, [pc, #76]	; (8004954 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8004906:	4d14      	ldr	r5, [pc, #80]	; (8004958 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004908:	6823      	ldr	r3, [r4, #0]
 800490a:	b973      	cbnz	r3, 800492a <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800490c:	4b13      	ldr	r3, [pc, #76]	; (800495c <prvIdleTask+0x5c>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2b01      	cmp	r3, #1
 8004912:	d9f8      	bls.n	8004906 <prvIdleTask+0x6>
				taskYIELD();
 8004914:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004918:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800491c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004920:	f3bf 8f4f 	dsb	sy
 8004924:	f3bf 8f6f 	isb	sy
 8004928:	e7ed      	b.n	8004906 <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 800492a:	f000 fe3b 	bl	80055a4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004932:	1d30      	adds	r0, r6, #4
 8004934:	f7ff fbeb 	bl	800410e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004938:	682b      	ldr	r3, [r5, #0]
 800493a:	3b01      	subs	r3, #1
 800493c:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 800493e:	6823      	ldr	r3, [r4, #0]
 8004940:	3b01      	subs	r3, #1
 8004942:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8004944:	f000 fe4e 	bl	80055e4 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8004948:	4630      	mov	r0, r6
 800494a:	f7ff ffbb 	bl	80048c4 <prvDeleteTCB>
 800494e:	e7db      	b.n	8004908 <prvIdleTask+0x8>
 8004950:	20001108 	.word	0x20001108
 8004954:	20001178 	.word	0x20001178
 8004958:	20001104 	.word	0x20001104
 800495c:	20000ca4 	.word	0x20000ca4

08004960 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004964:	460d      	mov	r5, r1
 8004966:	e9dd 8409 	ldrd	r8, r4, [sp, #36]	; 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800496a:	ea4f 0982 	mov.w	r9, r2, lsl #2
 800496e:	464a      	mov	r2, r9
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004970:	4606      	mov	r6, r0
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004972:	21a5      	movs	r1, #165	; 0xa5
 8004974:	6b20      	ldr	r0, [r4, #48]	; 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004976:	461f      	mov	r7, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004978:	f001 fd61 	bl	800643e <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800497c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800497e:	f1a9 0904 	sub.w	r9, r9, #4
 8004982:	4491      	add	r9, r2
 8004984:	1e6b      	subs	r3, r5, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004986:	f029 0907 	bic.w	r9, r9, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800498a:	f104 0234 	add.w	r2, r4, #52	; 0x34
 800498e:	350f      	adds	r5, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004990:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8004994:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8004998:	b109      	cbz	r1, 800499e <prvInitialiseNewTask.constprop.0+0x3e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800499a:	42ab      	cmp	r3, r5
 800499c:	d1f8      	bne.n	8004990 <prvInitialiseNewTask.constprop.0+0x30>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800499e:	9d08      	ldr	r5, [sp, #32]
 80049a0:	f04f 0a00 	mov.w	sl, #0
 80049a4:	2d37      	cmp	r5, #55	; 0x37
 80049a6:	bf28      	it	cs
 80049a8:	2537      	movcs	r5, #55	; 0x37
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80049aa:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 80049ac:	e9c4 5a13 	strd	r5, sl, [r4, #76]	; 0x4c
	pxNewTCB->uxPriority = uxPriority;
 80049b0:	62e5      	str	r5, [r4, #44]	; 0x2c
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80049b2:	f884 a043 	strb.w	sl, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80049b6:	f7ff fb84 	bl	80040c2 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049ba:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80049be:	f104 0018 	add.w	r0, r4, #24
 80049c2:	f7ff fb7e 	bl	80040c2 <vListInitialiseItem>
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80049c6:	2260      	movs	r2, #96	; 0x60
 80049c8:	4651      	mov	r1, sl
		pxNewTCB->ulNotifiedValue = 0;
 80049ca:	f8c4 a0b4 	str.w	sl, [r4, #180]	; 0xb4
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80049ce:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049d0:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80049d2:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80049d4:	f884 a0b8 	strb.w	sl, [r4, #184]	; 0xb8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80049d8:	f104 0054 	add.w	r0, r4, #84	; 0x54
 80049dc:	f001 fd2f 	bl	800643e <memset>
 80049e0:	4b09      	ldr	r3, [pc, #36]	; (8004a08 <prvInitialiseNewTask.constprop.0+0xa8>)
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049e2:	463a      	mov	r2, r7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80049e4:	65a3      	str	r3, [r4, #88]	; 0x58
 80049e6:	4b09      	ldr	r3, [pc, #36]	; (8004a0c <prvInitialiseNewTask.constprop.0+0xac>)
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049e8:	4631      	mov	r1, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80049ea:	65e3      	str	r3, [r4, #92]	; 0x5c
 80049ec:	4b08      	ldr	r3, [pc, #32]	; (8004a10 <prvInitialiseNewTask.constprop.0+0xb0>)
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049ee:	4648      	mov	r0, r9
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80049f0:	6623      	str	r3, [r4, #96]	; 0x60
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049f2:	f000 fdad 	bl	8005550 <pxPortInitialiseStack>
 80049f6:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80049f8:	f1b8 0f00 	cmp.w	r8, #0
 80049fc:	d001      	beq.n	8004a02 <prvInitialiseNewTask.constprop.0+0xa2>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80049fe:	f8c8 4000 	str.w	r4, [r8]
}
 8004a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a06:	bf00      	nop
 8004a08:	08008e38 	.word	0x08008e38
 8004a0c:	08008e58 	.word	0x08008e58
 8004a10:	08008e18 	.word	0x08008e18

08004a14 <xTaskCreateStatic>:
	{
 8004a14:	b570      	push	{r4, r5, r6, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 8004a1c:	b945      	cbnz	r5, 8004a30 <xTaskCreateStatic+0x1c>
 8004a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a22:	f383 8811 	msr	BASEPRI, r3
 8004a26:	f3bf 8f6f 	isb	sy
 8004a2a:	f3bf 8f4f 	dsb	sy
 8004a2e:	e7fe      	b.n	8004a2e <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 8004a30:	b944      	cbnz	r4, 8004a44 <xTaskCreateStatic+0x30>
 8004a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a36:	f383 8811 	msr	BASEPRI, r3
 8004a3a:	f3bf 8f6f 	isb	sy
 8004a3e:	f3bf 8f4f 	dsb	sy
 8004a42:	e7fe      	b.n	8004a42 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8004a44:	26bc      	movs	r6, #188	; 0xbc
 8004a46:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004a48:	9e05      	ldr	r6, [sp, #20]
 8004a4a:	2ebc      	cmp	r6, #188	; 0xbc
 8004a4c:	d008      	beq.n	8004a60 <xTaskCreateStatic+0x4c>
 8004a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a52:	f383 8811 	msr	BASEPRI, r3
 8004a56:	f3bf 8f6f 	isb	sy
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	e7fe      	b.n	8004a5e <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004a60:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004a62:	2502      	movs	r5, #2
 8004a64:	f884 50b9 	strb.w	r5, [r4, #185]	; 0xb9
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004a68:	ad04      	add	r5, sp, #16
 8004a6a:	9501      	str	r5, [sp, #4]
 8004a6c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004a6e:	9402      	str	r4, [sp, #8]
 8004a70:	9500      	str	r5, [sp, #0]
 8004a72:	f7ff ff75 	bl	8004960 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a76:	4620      	mov	r0, r4
 8004a78:	f7ff fe5a 	bl	8004730 <prvAddNewTaskToReadyList>
	}
 8004a7c:	9804      	ldr	r0, [sp, #16]
 8004a7e:	b006      	add	sp, #24
 8004a80:	bd70      	pop	{r4, r5, r6, pc}

08004a82 <xTaskCreate>:
	{
 8004a82:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004a86:	4607      	mov	r7, r0
 8004a88:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a8a:	0090      	lsls	r0, r2, #2
	{
 8004a8c:	4688      	mov	r8, r1
 8004a8e:	4616      	mov	r6, r2
 8004a90:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a92:	f000 feb5 	bl	8005800 <pvPortMalloc>
			if( pxStack != NULL )
 8004a96:	4605      	mov	r5, r0
 8004a98:	b1e8      	cbz	r0, 8004ad6 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004a9a:	20bc      	movs	r0, #188	; 0xbc
 8004a9c:	f000 feb0 	bl	8005800 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8004aa0:	4604      	mov	r4, r0
 8004aa2:	b1a8      	cbz	r0, 8004ad0 <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	f880 30b9 	strb.w	r3, [r0, #185]	; 0xb9
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004aaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 8004aac:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004aae:	9301      	str	r3, [sp, #4]
 8004ab0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ab2:	4632      	mov	r2, r6
 8004ab4:	4641      	mov	r1, r8
 8004ab6:	9002      	str	r0, [sp, #8]
 8004ab8:	9300      	str	r3, [sp, #0]
 8004aba:	4638      	mov	r0, r7
 8004abc:	464b      	mov	r3, r9
 8004abe:	f7ff ff4f 	bl	8004960 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004ac2:	4620      	mov	r0, r4
 8004ac4:	f7ff fe34 	bl	8004730 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004ac8:	2001      	movs	r0, #1
	}
 8004aca:	b005      	add	sp, #20
 8004acc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8004ad0:	4628      	mov	r0, r5
 8004ad2:	f000 ff25 	bl	8005920 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004ad6:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8004ada:	e7f6      	b.n	8004aca <xTaskCreate+0x48>

08004adc <vTaskStartScheduler>:
{
 8004adc:	b510      	push	{r4, lr}
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004ade:	2400      	movs	r4, #0
{
 8004ae0:	b088      	sub	sp, #32
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004ae2:	aa07      	add	r2, sp, #28
 8004ae4:	a906      	add	r1, sp, #24
 8004ae6:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004ae8:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004aec:	f7ff fac6 	bl	800407c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004af0:	9b05      	ldr	r3, [sp, #20]
 8004af2:	9a07      	ldr	r2, [sp, #28]
 8004af4:	9302      	str	r3, [sp, #8]
 8004af6:	9b06      	ldr	r3, [sp, #24]
 8004af8:	4919      	ldr	r1, [pc, #100]	; (8004b60 <vTaskStartScheduler+0x84>)
 8004afa:	e9cd 4300 	strd	r4, r3, [sp]
 8004afe:	4819      	ldr	r0, [pc, #100]	; (8004b64 <vTaskStartScheduler+0x88>)
 8004b00:	4623      	mov	r3, r4
 8004b02:	f7ff ff87 	bl	8004a14 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8004b06:	b340      	cbz	r0, 8004b5a <vTaskStartScheduler+0x7e>
			xReturn = xTimerCreateTimerTask();
 8004b08:	f000 fb64 	bl	80051d4 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8004b0c:	2801      	cmp	r0, #1
 8004b0e:	d119      	bne.n	8004b44 <vTaskStartScheduler+0x68>
 8004b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b14:	f383 8811 	msr	BASEPRI, r3
 8004b18:	f3bf 8f6f 	isb	sy
 8004b1c:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004b20:	4b11      	ldr	r3, [pc, #68]	; (8004b68 <vTaskStartScheduler+0x8c>)
 8004b22:	4a12      	ldr	r2, [pc, #72]	; (8004b6c <vTaskStartScheduler+0x90>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	3354      	adds	r3, #84	; 0x54
 8004b28:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8004b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8004b2e:	4b10      	ldr	r3, [pc, #64]	; (8004b70 <vTaskStartScheduler+0x94>)
 8004b30:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004b32:	4b10      	ldr	r3, [pc, #64]	; (8004b74 <vTaskStartScheduler+0x98>)
 8004b34:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004b36:	4b10      	ldr	r3, [pc, #64]	; (8004b78 <vTaskStartScheduler+0x9c>)
 8004b38:	601c      	str	r4, [r3, #0]
}
 8004b3a:	b008      	add	sp, #32
 8004b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8004b40:	f000 bdb0 	b.w	80056a4 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004b44:	3001      	adds	r0, #1
 8004b46:	d108      	bne.n	8004b5a <vTaskStartScheduler+0x7e>
 8004b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b4c:	f383 8811 	msr	BASEPRI, r3
 8004b50:	f3bf 8f6f 	isb	sy
 8004b54:	f3bf 8f4f 	dsb	sy
 8004b58:	e7fe      	b.n	8004b58 <vTaskStartScheduler+0x7c>
}
 8004b5a:	b008      	add	sp, #32
 8004b5c:	bd10      	pop	{r4, pc}
 8004b5e:	bf00      	nop
 8004b60:	08008dcd 	.word	0x08008dcd
 8004b64:	08004901 	.word	0x08004901
 8004b68:	20000c98 	.word	0x20000c98
 8004b6c:	20000024 	.word	0x20000024
 8004b70:	20001144 	.word	0x20001144
 8004b74:	20001160 	.word	0x20001160
 8004b78:	2000118c 	.word	0x2000118c

08004b7c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8004b7c:	4a02      	ldr	r2, [pc, #8]	; (8004b88 <vTaskSuspendAll+0xc>)
 8004b7e:	6813      	ldr	r3, [r2, #0]
 8004b80:	3301      	adds	r3, #1
 8004b82:	6013      	str	r3, [r2, #0]
}
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	20001110 	.word	0x20001110

08004b8c <xTaskGetTickCount>:
		xTicks = xTickCount;
 8004b8c:	4b01      	ldr	r3, [pc, #4]	; (8004b94 <xTaskGetTickCount+0x8>)
 8004b8e:	6818      	ldr	r0, [r3, #0]
}
 8004b90:	4770      	bx	lr
 8004b92:	bf00      	nop
 8004b94:	2000118c 	.word	0x2000118c

08004b98 <xTaskIncrementTick>:
{
 8004b98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b9c:	4b3b      	ldr	r3, [pc, #236]	; (8004c8c <xTaskIncrementTick+0xf4>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d16d      	bne.n	8004c80 <xTaskIncrementTick+0xe8>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ba4:	4b3a      	ldr	r3, [pc, #232]	; (8004c90 <xTaskIncrementTick+0xf8>)
 8004ba6:	681d      	ldr	r5, [r3, #0]
 8004ba8:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8004baa:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004bac:	b9bd      	cbnz	r5, 8004bde <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8004bae:	4b39      	ldr	r3, [pc, #228]	; (8004c94 <xTaskIncrementTick+0xfc>)
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	6812      	ldr	r2, [r2, #0]
 8004bb4:	b142      	cbz	r2, 8004bc8 <xTaskIncrementTick+0x30>
 8004bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bba:	f383 8811 	msr	BASEPRI, r3
 8004bbe:	f3bf 8f6f 	isb	sy
 8004bc2:	f3bf 8f4f 	dsb	sy
 8004bc6:	e7fe      	b.n	8004bc6 <xTaskIncrementTick+0x2e>
 8004bc8:	4a33      	ldr	r2, [pc, #204]	; (8004c98 <xTaskIncrementTick+0x100>)
 8004bca:	6819      	ldr	r1, [r3, #0]
 8004bcc:	6810      	ldr	r0, [r2, #0]
 8004bce:	6018      	str	r0, [r3, #0]
 8004bd0:	6011      	str	r1, [r2, #0]
 8004bd2:	4a32      	ldr	r2, [pc, #200]	; (8004c9c <xTaskIncrementTick+0x104>)
 8004bd4:	6813      	ldr	r3, [r2, #0]
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	6013      	str	r3, [r2, #0]
 8004bda:	f7ff fe61 	bl	80048a0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004bde:	4e30      	ldr	r6, [pc, #192]	; (8004ca0 <xTaskIncrementTick+0x108>)
BaseType_t xSwitchRequired = pdFALSE;
 8004be0:	2400      	movs	r4, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004be2:	6833      	ldr	r3, [r6, #0]
 8004be4:	4f2f      	ldr	r7, [pc, #188]	; (8004ca4 <xTaskIncrementTick+0x10c>)
 8004be6:	42ab      	cmp	r3, r5
 8004be8:	d910      	bls.n	8004c0c <xTaskIncrementTick+0x74>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004bea:	2214      	movs	r2, #20
 8004bec:	4b2e      	ldr	r3, [pc, #184]	; (8004ca8 <xTaskIncrementTick+0x110>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf2:	4353      	muls	r3, r2
 8004bf4:	58fb      	ldr	r3, [r7, r3]
				xSwitchRequired = pdTRUE;
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	bf28      	it	cs
 8004bfa:	2401      	movcs	r4, #1
		if( xYieldPending != pdFALSE )
 8004bfc:	4b2b      	ldr	r3, [pc, #172]	; (8004cac <xTaskIncrementTick+0x114>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8004c00:	2b00      	cmp	r3, #0
}
 8004c02:	bf0c      	ite	eq
 8004c04:	4620      	moveq	r0, r4
 8004c06:	2001      	movne	r0, #1
 8004c08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c0c:	f8df 9084 	ldr.w	r9, [pc, #132]	; 8004c94 <xTaskIncrementTick+0xfc>
					prvAddTaskToReadyList( pxTCB );
 8004c10:	f8df a09c 	ldr.w	sl, [pc, #156]	; 8004cb0 <xTaskIncrementTick+0x118>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c14:	f8d9 3000 	ldr.w	r3, [r9]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	b91b      	cbnz	r3, 8004c24 <xTaskIncrementTick+0x8c>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8004c20:	6033      	str	r3, [r6, #0]
					break;
 8004c22:	e7e2      	b.n	8004bea <xTaskIncrementTick+0x52>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004c24:	f8d9 3000 	ldr.w	r3, [r9]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004c2e:	f8db 2004 	ldr.w	r2, [fp, #4]
					if( xConstTickCount < xItemValue )
 8004c32:	4295      	cmp	r5, r2
 8004c34:	d201      	bcs.n	8004c3a <xTaskIncrementTick+0xa2>
						xNextTaskUnblockTime = xItemValue;
 8004c36:	6032      	str	r2, [r6, #0]
						break;
 8004c38:	e7d7      	b.n	8004bea <xTaskIncrementTick+0x52>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c3a:	f10b 0804 	add.w	r8, fp, #4
 8004c3e:	4640      	mov	r0, r8
 8004c40:	f7ff fa65 	bl	800410e <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004c44:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
 8004c48:	b11a      	cbz	r2, 8004c52 <xTaskIncrementTick+0xba>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c4a:	f10b 0018 	add.w	r0, fp, #24
 8004c4e:	f7ff fa5e 	bl	800410e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004c52:	2314      	movs	r3, #20
 8004c54:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 8004c58:	f8da 2000 	ldr.w	r2, [sl]
 8004c5c:	4641      	mov	r1, r8
 8004c5e:	4290      	cmp	r0, r2
 8004c60:	bf88      	it	hi
 8004c62:	f8ca 0000 	strhi.w	r0, [sl]
 8004c66:	fb03 7000 	mla	r0, r3, r0, r7
 8004c6a:	f7ff fa2d 	bl	80040c8 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c6e:	4b0e      	ldr	r3, [pc, #56]	; (8004ca8 <xTaskIncrementTick+0x110>)
 8004c70:	f8db 202c 	ldr.w	r2, [fp, #44]	; 0x2c
 8004c74:	6819      	ldr	r1, [r3, #0]
 8004c76:	6acb      	ldr	r3, [r1, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	bf28      	it	cs
 8004c7c:	2401      	movcs	r4, #1
 8004c7e:	e7c9      	b.n	8004c14 <xTaskIncrementTick+0x7c>
		++uxPendedTicks;
 8004c80:	4a0c      	ldr	r2, [pc, #48]	; (8004cb4 <xTaskIncrementTick+0x11c>)
BaseType_t xSwitchRequired = pdFALSE;
 8004c82:	2400      	movs	r4, #0
		++uxPendedTicks;
 8004c84:	6813      	ldr	r3, [r2, #0]
 8004c86:	3301      	adds	r3, #1
 8004c88:	6013      	str	r3, [r2, #0]
 8004c8a:	e7b7      	b.n	8004bfc <xTaskIncrementTick+0x64>
 8004c8c:	20001110 	.word	0x20001110
 8004c90:	2000118c 	.word	0x2000118c
 8004c94:	20000c9c 	.word	0x20000c9c
 8004c98:	20000ca0 	.word	0x20000ca0
 8004c9c:	20001148 	.word	0x20001148
 8004ca0:	20001144 	.word	0x20001144
 8004ca4:	20000ca4 	.word	0x20000ca4
 8004ca8:	20000c98 	.word	0x20000c98
 8004cac:	20001190 	.word	0x20001190
 8004cb0:	20001118 	.word	0x20001118
 8004cb4:	2000110c 	.word	0x2000110c

08004cb8 <xTaskResumeAll>:
{
 8004cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 8004cbc:	4c30      	ldr	r4, [pc, #192]	; (8004d80 <xTaskResumeAll+0xc8>)
 8004cbe:	6823      	ldr	r3, [r4, #0]
 8004cc0:	b943      	cbnz	r3, 8004cd4 <xTaskResumeAll+0x1c>
 8004cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc6:	f383 8811 	msr	BASEPRI, r3
 8004cca:	f3bf 8f6f 	isb	sy
 8004cce:	f3bf 8f4f 	dsb	sy
 8004cd2:	e7fe      	b.n	8004cd2 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8004cd4:	f000 fc66 	bl	80055a4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8004cd8:	6823      	ldr	r3, [r4, #0]
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004cde:	6824      	ldr	r4, [r4, #0]
 8004ce0:	b12c      	cbz	r4, 8004cee <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8004ce2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004ce4:	f000 fc7e 	bl	80055e4 <vPortExitCritical>
}
 8004ce8:	4620      	mov	r0, r4
 8004cea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004cee:	4b25      	ldr	r3, [pc, #148]	; (8004d84 <xTaskResumeAll+0xcc>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d0f5      	beq.n	8004ce2 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cf6:	4d24      	ldr	r5, [pc, #144]	; (8004d88 <xTaskResumeAll+0xd0>)
					prvAddTaskToReadyList( pxTCB );
 8004cf8:	4e24      	ldr	r6, [pc, #144]	; (8004d8c <xTaskResumeAll+0xd4>)
 8004cfa:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8004d90 <xTaskResumeAll+0xd8>
 8004cfe:	e01d      	b.n	8004d3c <xTaskResumeAll+0x84>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004d00:	68eb      	ldr	r3, [r5, #12]
 8004d02:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d04:	1d27      	adds	r7, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d06:	f104 0018 	add.w	r0, r4, #24
 8004d0a:	f7ff fa00 	bl	800410e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d0e:	4638      	mov	r0, r7
 8004d10:	f7ff f9fd 	bl	800410e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004d14:	2014      	movs	r0, #20
 8004d16:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004d18:	6832      	ldr	r2, [r6, #0]
 8004d1a:	fb00 8003 	mla	r0, r0, r3, r8
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	4639      	mov	r1, r7
 8004d22:	bf88      	it	hi
 8004d24:	6033      	strhi	r3, [r6, #0]
 8004d26:	f7ff f9cf 	bl	80040c8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d2a:	4b1a      	ldr	r3, [pc, #104]	; (8004d94 <xTaskResumeAll+0xdc>)
 8004d2c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d302      	bcc.n	8004d3c <xTaskResumeAll+0x84>
						xYieldPending = pdTRUE;
 8004d36:	2201      	movs	r2, #1
 8004d38:	4b17      	ldr	r3, [pc, #92]	; (8004d98 <xTaskResumeAll+0xe0>)
 8004d3a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d3c:	682b      	ldr	r3, [r5, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1de      	bne.n	8004d00 <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 8004d42:	b10c      	cbz	r4, 8004d48 <xTaskResumeAll+0x90>
					prvResetNextTaskUnblockTime();
 8004d44:	f7ff fdac 	bl	80048a0 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004d48:	4d14      	ldr	r5, [pc, #80]	; (8004d9c <xTaskResumeAll+0xe4>)
 8004d4a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004d4c:	b144      	cbz	r4, 8004d60 <xTaskResumeAll+0xa8>
								xYieldPending = pdTRUE;
 8004d4e:	2701      	movs	r7, #1
 8004d50:	4e11      	ldr	r6, [pc, #68]	; (8004d98 <xTaskResumeAll+0xe0>)
							if( xTaskIncrementTick() != pdFALSE )
 8004d52:	f7ff ff21 	bl	8004b98 <xTaskIncrementTick>
 8004d56:	b100      	cbz	r0, 8004d5a <xTaskResumeAll+0xa2>
								xYieldPending = pdTRUE;
 8004d58:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004d5a:	3c01      	subs	r4, #1
 8004d5c:	d1f9      	bne.n	8004d52 <xTaskResumeAll+0x9a>
						uxPendedTicks = 0;
 8004d5e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8004d60:	4b0d      	ldr	r3, [pc, #52]	; (8004d98 <xTaskResumeAll+0xe0>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0bc      	beq.n	8004ce2 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8004d68:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004d6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d70:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004d74:	f3bf 8f4f 	dsb	sy
 8004d78:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8004d7c:	2401      	movs	r4, #1
 8004d7e:	e7b1      	b.n	8004ce4 <xTaskResumeAll+0x2c>
 8004d80:	20001110 	.word	0x20001110
 8004d84:	20001104 	.word	0x20001104
 8004d88:	2000114c 	.word	0x2000114c
 8004d8c:	20001118 	.word	0x20001118
 8004d90:	20000ca4 	.word	0x20000ca4
 8004d94:	20000c98 	.word	0x20000c98
 8004d98:	20001190 	.word	0x20001190
 8004d9c:	2000110c 	.word	0x2000110c

08004da0 <vTaskDelayUntil>:
	{
 8004da0:	b510      	push	{r4, lr}
		configASSERT( pxPreviousWakeTime );
 8004da2:	b940      	cbnz	r0, 8004db6 <vTaskDelayUntil+0x16>
 8004da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004da8:	f383 8811 	msr	BASEPRI, r3
 8004dac:	f3bf 8f6f 	isb	sy
 8004db0:	f3bf 8f4f 	dsb	sy
 8004db4:	e7fe      	b.n	8004db4 <vTaskDelayUntil+0x14>
		configASSERT( ( xTimeIncrement > 0U ) );
 8004db6:	b941      	cbnz	r1, 8004dca <vTaskDelayUntil+0x2a>
 8004db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dbc:	f383 8811 	msr	BASEPRI, r3
 8004dc0:	f3bf 8f6f 	isb	sy
 8004dc4:	f3bf 8f4f 	dsb	sy
 8004dc8:	e7fe      	b.n	8004dc8 <vTaskDelayUntil+0x28>
		configASSERT( uxSchedulerSuspended == 0 );
 8004dca:	4b17      	ldr	r3, [pc, #92]	; (8004e28 <vTaskDelayUntil+0x88>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	b143      	cbz	r3, 8004de2 <vTaskDelayUntil+0x42>
 8004dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd4:	f383 8811 	msr	BASEPRI, r3
 8004dd8:	f3bf 8f6f 	isb	sy
 8004ddc:	f3bf 8f4f 	dsb	sy
 8004de0:	e7fe      	b.n	8004de0 <vTaskDelayUntil+0x40>
		vTaskSuspendAll();
 8004de2:	f7ff fecb 	bl	8004b7c <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
 8004de6:	4b11      	ldr	r3, [pc, #68]	; (8004e2c <vTaskDelayUntil+0x8c>)
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8004de8:	6804      	ldr	r4, [r0, #0]
			const TickType_t xConstTickCount = xTickCount;
 8004dea:	681a      	ldr	r2, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8004dec:	1863      	adds	r3, r4, r1
 8004dee:	bf2c      	ite	cs
 8004df0:	2101      	movcs	r1, #1
 8004df2:	2100      	movcc	r1, #0
			if( xConstTickCount < *pxPreviousWakeTime )
 8004df4:	4294      	cmp	r4, r2
			*pxPreviousWakeTime = xTimeToWake;
 8004df6:	6003      	str	r3, [r0, #0]
			if( xConstTickCount < *pxPreviousWakeTime )
 8004df8:	d90e      	bls.n	8004e18 <vTaskDelayUntil+0x78>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8004dfa:	b971      	cbnz	r1, 8004e1a <vTaskDelayUntil+0x7a>
		xAlreadyYielded = xTaskResumeAll();
 8004dfc:	f7ff ff5c 	bl	8004cb8 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8004e00:	b948      	cbnz	r0, 8004e16 <vTaskDelayUntil+0x76>
			portYIELD_WITHIN_API();
 8004e02:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004e06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e0a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004e0e:	f3bf 8f4f 	dsb	sy
 8004e12:	f3bf 8f6f 	isb	sy
	}
 8004e16:	bd10      	pop	{r4, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8004e18:	b909      	cbnz	r1, 8004e1e <vTaskDelayUntil+0x7e>
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d2ee      	bcs.n	8004dfc <vTaskDelayUntil+0x5c>
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8004e1e:	2100      	movs	r1, #0
 8004e20:	1a98      	subs	r0, r3, r2
 8004e22:	f7ff fd05 	bl	8004830 <prvAddCurrentTaskToDelayedList>
 8004e26:	e7e9      	b.n	8004dfc <vTaskDelayUntil+0x5c>
 8004e28:	20001110 	.word	0x20001110
 8004e2c:	2000118c 	.word	0x2000118c

08004e30 <vTaskDelay>:
	{
 8004e30:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004e32:	b950      	cbnz	r0, 8004e4a <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8004e34:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004e38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e3c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004e40:	f3bf 8f4f 	dsb	sy
 8004e44:	f3bf 8f6f 	isb	sy
	}
 8004e48:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8004e4a:	4b0a      	ldr	r3, [pc, #40]	; (8004e74 <vTaskDelay+0x44>)
 8004e4c:	6819      	ldr	r1, [r3, #0]
 8004e4e:	b141      	cbz	r1, 8004e62 <vTaskDelay+0x32>
 8004e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e54:	f383 8811 	msr	BASEPRI, r3
 8004e58:	f3bf 8f6f 	isb	sy
 8004e5c:	f3bf 8f4f 	dsb	sy
 8004e60:	e7fe      	b.n	8004e60 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8004e62:	f7ff fe8b 	bl	8004b7c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004e66:	f7ff fce3 	bl	8004830 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8004e6a:	f7ff ff25 	bl	8004cb8 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8004e6e:	2800      	cmp	r0, #0
 8004e70:	d0e0      	beq.n	8004e34 <vTaskDelay+0x4>
 8004e72:	e7e9      	b.n	8004e48 <vTaskDelay+0x18>
 8004e74:	20001110 	.word	0x20001110

08004e78 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004e78:	4b1a      	ldr	r3, [pc, #104]	; (8004ee4 <vTaskSwitchContext+0x6c>)
{
 8004e7a:	b570      	push	{r4, r5, r6, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	4b1a      	ldr	r3, [pc, #104]	; (8004ee8 <vTaskSwitchContext+0x70>)
 8004e80:	b112      	cbz	r2, 8004e88 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8004e82:	2201      	movs	r2, #1
 8004e84:	601a      	str	r2, [r3, #0]
}
 8004e86:	bd70      	pop	{r4, r5, r6, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004e88:	2614      	movs	r6, #20
 8004e8a:	4d18      	ldr	r5, [pc, #96]	; (8004eec <vTaskSwitchContext+0x74>)
		xYieldPending = pdFALSE;
 8004e8c:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004e8e:	682a      	ldr	r2, [r5, #0]
 8004e90:	4917      	ldr	r1, [pc, #92]	; (8004ef0 <vTaskSwitchContext+0x78>)
 8004e92:	fb06 f302 	mul.w	r3, r6, r2
 8004e96:	58cc      	ldr	r4, [r1, r3]
 8004e98:	18c8      	adds	r0, r1, r3
 8004e9a:	b1b4      	cbz	r4, 8004eca <vTaskSwitchContext+0x52>
 8004e9c:	6844      	ldr	r4, [r0, #4]
 8004e9e:	3308      	adds	r3, #8
 8004ea0:	6864      	ldr	r4, [r4, #4]
 8004ea2:	440b      	add	r3, r1
 8004ea4:	429c      	cmp	r4, r3
 8004ea6:	bf08      	it	eq
 8004ea8:	6863      	ldreq	r3, [r4, #4]
 8004eaa:	6044      	str	r4, [r0, #4]
 8004eac:	bf08      	it	eq
 8004eae:	6043      	streq	r3, [r0, #4]
 8004eb0:	2314      	movs	r3, #20
 8004eb2:	fb03 1102 	mla	r1, r3, r2, r1
 8004eb6:	684b      	ldr	r3, [r1, #4]
 8004eb8:	68d9      	ldr	r1, [r3, #12]
 8004eba:	4b0e      	ldr	r3, [pc, #56]	; (8004ef4 <vTaskSwitchContext+0x7c>)
 8004ebc:	6019      	str	r1, [r3, #0]
 8004ebe:	602a      	str	r2, [r5, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a0d      	ldr	r2, [pc, #52]	; (8004ef8 <vTaskSwitchContext+0x80>)
 8004ec4:	3354      	adds	r3, #84	; 0x54
 8004ec6:	6013      	str	r3, [r2, #0]
}
 8004ec8:	e7dd      	b.n	8004e86 <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004eca:	b942      	cbnz	r2, 8004ede <vTaskSwitchContext+0x66>
 8004ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed0:	f383 8811 	msr	BASEPRI, r3
 8004ed4:	f3bf 8f6f 	isb	sy
 8004ed8:	f3bf 8f4f 	dsb	sy
 8004edc:	e7fe      	b.n	8004edc <vTaskSwitchContext+0x64>
 8004ede:	3a01      	subs	r2, #1
 8004ee0:	e7d7      	b.n	8004e92 <vTaskSwitchContext+0x1a>
 8004ee2:	bf00      	nop
 8004ee4:	20001110 	.word	0x20001110
 8004ee8:	20001190 	.word	0x20001190
 8004eec:	20001118 	.word	0x20001118
 8004ef0:	20000ca4 	.word	0x20000ca4
 8004ef4:	20000c98 	.word	0x20000c98
 8004ef8:	20000024 	.word	0x20000024

08004efc <vTaskPlaceOnEventList>:
{
 8004efc:	b510      	push	{r4, lr}
 8004efe:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8004f00:	b940      	cbnz	r0, 8004f14 <vTaskPlaceOnEventList+0x18>
 8004f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f06:	f383 8811 	msr	BASEPRI, r3
 8004f0a:	f3bf 8f6f 	isb	sy
 8004f0e:	f3bf 8f4f 	dsb	sy
 8004f12:	e7fe      	b.n	8004f12 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f14:	4b05      	ldr	r3, [pc, #20]	; (8004f2c <vTaskPlaceOnEventList+0x30>)
 8004f16:	6819      	ldr	r1, [r3, #0]
 8004f18:	3118      	adds	r1, #24
 8004f1a:	f7ff f8e1 	bl	80040e0 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f1e:	4620      	mov	r0, r4
}
 8004f20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f24:	2101      	movs	r1, #1
 8004f26:	f7ff bc83 	b.w	8004830 <prvAddCurrentTaskToDelayedList>
 8004f2a:	bf00      	nop
 8004f2c:	20000c98 	.word	0x20000c98

08004f30 <vTaskPlaceOnEventListRestricted>:
	{
 8004f30:	b538      	push	{r3, r4, r5, lr}
 8004f32:	460d      	mov	r5, r1
 8004f34:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 8004f36:	b940      	cbnz	r0, 8004f4a <vTaskPlaceOnEventListRestricted+0x1a>
 8004f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f3c:	f383 8811 	msr	BASEPRI, r3
 8004f40:	f3bf 8f6f 	isb	sy
 8004f44:	f3bf 8f4f 	dsb	sy
 8004f48:	e7fe      	b.n	8004f48 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f4a:	4b08      	ldr	r3, [pc, #32]	; (8004f6c <vTaskPlaceOnEventListRestricted+0x3c>)
 8004f4c:	6819      	ldr	r1, [r3, #0]
 8004f4e:	3118      	adds	r1, #24
 8004f50:	f7ff f8ba 	bl	80040c8 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8004f54:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004f56:	4621      	mov	r1, r4
 8004f58:	bf08      	it	eq
 8004f5a:	4628      	moveq	r0, r5
	}
 8004f5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004f60:	bf18      	it	ne
 8004f62:	f04f 30ff 	movne.w	r0, #4294967295
 8004f66:	f7ff bc63 	b.w	8004830 <prvAddCurrentTaskToDelayedList>
 8004f6a:	bf00      	nop
 8004f6c:	20000c98 	.word	0x20000c98

08004f70 <xTaskRemoveFromEventList>:
{
 8004f70:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004f72:	68c3      	ldr	r3, [r0, #12]
 8004f74:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8004f76:	b944      	cbnz	r4, 8004f8a <xTaskRemoveFromEventList+0x1a>
 8004f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f7c:	f383 8811 	msr	BASEPRI, r3
 8004f80:	f3bf 8f6f 	isb	sy
 8004f84:	f3bf 8f4f 	dsb	sy
 8004f88:	e7fe      	b.n	8004f88 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004f8a:	f104 0518 	add.w	r5, r4, #24
 8004f8e:	4628      	mov	r0, r5
 8004f90:	f7ff f8bd 	bl	800410e <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f94:	4b10      	ldr	r3, [pc, #64]	; (8004fd8 <xTaskRemoveFromEventList+0x68>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	b9db      	cbnz	r3, 8004fd2 <xTaskRemoveFromEventList+0x62>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004f9a:	1d25      	adds	r5, r4, #4
 8004f9c:	4628      	mov	r0, r5
 8004f9e:	f7ff f8b6 	bl	800410e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004fa2:	4a0e      	ldr	r2, [pc, #56]	; (8004fdc <xTaskRemoveFromEventList+0x6c>)
 8004fa4:	2014      	movs	r0, #20
 8004fa6:	6811      	ldr	r1, [r2, #0]
 8004fa8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004faa:	428b      	cmp	r3, r1
 8004fac:	4629      	mov	r1, r5
 8004fae:	bf88      	it	hi
 8004fb0:	6013      	strhi	r3, [r2, #0]
 8004fb2:	4a0b      	ldr	r2, [pc, #44]	; (8004fe0 <xTaskRemoveFromEventList+0x70>)
 8004fb4:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004fb8:	f7ff f886 	bl	80040c8 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004fbc:	4b09      	ldr	r3, [pc, #36]	; (8004fe4 <xTaskRemoveFromEventList+0x74>)
 8004fbe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc4:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8004fc6:	bf85      	ittet	hi
 8004fc8:	2001      	movhi	r0, #1
 8004fca:	4b07      	ldrhi	r3, [pc, #28]	; (8004fe8 <xTaskRemoveFromEventList+0x78>)
		xReturn = pdFALSE;
 8004fcc:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 8004fce:	6018      	strhi	r0, [r3, #0]
}
 8004fd0:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004fd2:	4629      	mov	r1, r5
 8004fd4:	4805      	ldr	r0, [pc, #20]	; (8004fec <xTaskRemoveFromEventList+0x7c>)
 8004fd6:	e7ef      	b.n	8004fb8 <xTaskRemoveFromEventList+0x48>
 8004fd8:	20001110 	.word	0x20001110
 8004fdc:	20001118 	.word	0x20001118
 8004fe0:	20000ca4 	.word	0x20000ca4
 8004fe4:	20000c98 	.word	0x20000c98
 8004fe8:	20001190 	.word	0x20001190
 8004fec:	2000114c 	.word	0x2000114c

08004ff0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004ff0:	4b03      	ldr	r3, [pc, #12]	; (8005000 <vTaskInternalSetTimeOutState+0x10>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004ff6:	4b03      	ldr	r3, [pc, #12]	; (8005004 <vTaskInternalSetTimeOutState+0x14>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	6043      	str	r3, [r0, #4]
}
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	20001148 	.word	0x20001148
 8005004:	2000118c 	.word	0x2000118c

08005008 <xTaskCheckForTimeOut>:
{
 8005008:	b570      	push	{r4, r5, r6, lr}
 800500a:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 800500c:	4605      	mov	r5, r0
 800500e:	b940      	cbnz	r0, 8005022 <xTaskCheckForTimeOut+0x1a>
 8005010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005014:	f383 8811 	msr	BASEPRI, r3
 8005018:	f3bf 8f6f 	isb	sy
 800501c:	f3bf 8f4f 	dsb	sy
 8005020:	e7fe      	b.n	8005020 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8005022:	b941      	cbnz	r1, 8005036 <xTaskCheckForTimeOut+0x2e>
 8005024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005028:	f383 8811 	msr	BASEPRI, r3
 800502c:	f3bf 8f6f 	isb	sy
 8005030:	f3bf 8f4f 	dsb	sy
 8005034:	e7fe      	b.n	8005034 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8005036:	f000 fab5 	bl	80055a4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800503a:	4b0f      	ldr	r3, [pc, #60]	; (8005078 <xTaskCheckForTimeOut+0x70>)
 800503c:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 800503e:	6823      	ldr	r3, [r4, #0]
 8005040:	1c5a      	adds	r2, r3, #1
 8005042:	d010      	beq.n	8005066 <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005044:	480d      	ldr	r0, [pc, #52]	; (800507c <xTaskCheckForTimeOut+0x74>)
 8005046:	682e      	ldr	r6, [r5, #0]
 8005048:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800504a:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800504c:	4286      	cmp	r6, r0
 800504e:	d001      	beq.n	8005054 <xTaskCheckForTimeOut+0x4c>
 8005050:	428a      	cmp	r2, r1
 8005052:	d90f      	bls.n	8005074 <xTaskCheckForTimeOut+0x6c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005054:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005056:	4283      	cmp	r3, r0
 8005058:	d90a      	bls.n	8005070 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 800505a:	1a5b      	subs	r3, r3, r1
 800505c:	4413      	add	r3, r2
			vTaskInternalSetTimeOutState( pxTimeOut );
 800505e:	4628      	mov	r0, r5
			*pxTicksToWait -= xElapsedTime;
 8005060:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005062:	f7ff ffc5 	bl	8004ff0 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8005066:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005068:	f000 fabc 	bl	80055e4 <vPortExitCritical>
}
 800506c:	4620      	mov	r0, r4
 800506e:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8005070:	2300      	movs	r3, #0
 8005072:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8005074:	2401      	movs	r4, #1
 8005076:	e7f7      	b.n	8005068 <xTaskCheckForTimeOut+0x60>
 8005078:	2000118c 	.word	0x2000118c
 800507c:	20001148 	.word	0x20001148

08005080 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8005080:	2201      	movs	r2, #1
 8005082:	4b01      	ldr	r3, [pc, #4]	; (8005088 <vTaskMissedYield+0x8>)
 8005084:	601a      	str	r2, [r3, #0]
}
 8005086:	4770      	bx	lr
 8005088:	20001190 	.word	0x20001190

0800508c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800508c:	4b05      	ldr	r3, [pc, #20]	; (80050a4 <xTaskGetSchedulerState+0x18>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	b133      	cbz	r3, 80050a0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005092:	4b05      	ldr	r3, [pc, #20]	; (80050a8 <xTaskGetSchedulerState+0x1c>)
 8005094:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8005096:	2b00      	cmp	r3, #0
 8005098:	bf0c      	ite	eq
 800509a:	2002      	moveq	r0, #2
 800509c:	2000      	movne	r0, #0
 800509e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80050a0:	2001      	movs	r0, #1
	}
 80050a2:	4770      	bx	lr
 80050a4:	20001160 	.word	0x20001160
 80050a8:	20001110 	.word	0x20001110

080050ac <xTaskPriorityDisinherit>:
	{
 80050ac:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 80050ae:	b908      	cbnz	r0, 80050b4 <xTaskPriorityDisinherit+0x8>
	BaseType_t xReturn = pdFALSE;
 80050b0:	2000      	movs	r0, #0
	}
 80050b2:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 80050b4:	4b1b      	ldr	r3, [pc, #108]	; (8005124 <xTaskPriorityDisinherit+0x78>)
 80050b6:	681c      	ldr	r4, [r3, #0]
 80050b8:	4284      	cmp	r4, r0
 80050ba:	d008      	beq.n	80050ce <xTaskPriorityDisinherit+0x22>
 80050bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c0:	f383 8811 	msr	BASEPRI, r3
 80050c4:	f3bf 8f6f 	isb	sy
 80050c8:	f3bf 8f4f 	dsb	sy
 80050cc:	e7fe      	b.n	80050cc <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 80050ce:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80050d0:	b943      	cbnz	r3, 80050e4 <xTaskPriorityDisinherit+0x38>
 80050d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d6:	f383 8811 	msr	BASEPRI, r3
 80050da:	f3bf 8f6f 	isb	sy
 80050de:	f3bf 8f4f 	dsb	sy
 80050e2:	e7fe      	b.n	80050e2 <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80050e4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80050e6:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 80050e8:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80050ea:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 80050ec:	6523      	str	r3, [r4, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80050ee:	d0df      	beq.n	80050b0 <xTaskPriorityDisinherit+0x4>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1dd      	bne.n	80050b0 <xTaskPriorityDisinherit+0x4>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80050f4:	1d25      	adds	r5, r4, #4
 80050f6:	4628      	mov	r0, r5
 80050f8:	f7ff f809 	bl	800410e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80050fc:	2014      	movs	r0, #20
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80050fe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005100:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005104:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8005106:	4a08      	ldr	r2, [pc, #32]	; (8005128 <xTaskPriorityDisinherit+0x7c>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005108:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800510a:	6811      	ldr	r1, [r2, #0]
 800510c:	428b      	cmp	r3, r1
 800510e:	bf88      	it	hi
 8005110:	6013      	strhi	r3, [r2, #0]
 8005112:	4a06      	ldr	r2, [pc, #24]	; (800512c <xTaskPriorityDisinherit+0x80>)
 8005114:	4629      	mov	r1, r5
 8005116:	fb00 2003 	mla	r0, r0, r3, r2
 800511a:	f7fe ffd5 	bl	80040c8 <vListInsertEnd>
					xReturn = pdTRUE;
 800511e:	2001      	movs	r0, #1
		return xReturn;
 8005120:	e7c7      	b.n	80050b2 <xTaskPriorityDisinherit+0x6>
 8005122:	bf00      	nop
 8005124:	20000c98 	.word	0x20000c98
 8005128:	20001118 	.word	0x20001118
 800512c:	20000ca4 	.word	0x20000ca4

08005130 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8005132:	4c11      	ldr	r4, [pc, #68]	; (8005178 <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 8005134:	f000 fa36 	bl	80055a4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8005138:	6825      	ldr	r5, [r4, #0]
 800513a:	b9bd      	cbnz	r5, 800516c <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 800513c:	4f0f      	ldr	r7, [pc, #60]	; (800517c <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 800513e:	4e10      	ldr	r6, [pc, #64]	; (8005180 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 8005140:	4638      	mov	r0, r7
 8005142:	f7fe ffb3 	bl	80040ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005146:	4630      	mov	r0, r6
 8005148:	f7fe ffb0 	bl	80040ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800514c:	4b0d      	ldr	r3, [pc, #52]	; (8005184 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800514e:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 8005150:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005152:	4b0d      	ldr	r3, [pc, #52]	; (8005188 <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005154:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 8005156:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005158:	4a0c      	ldr	r2, [pc, #48]	; (800518c <prvCheckForValidListAndQueue+0x5c>)
 800515a:	4b0d      	ldr	r3, [pc, #52]	; (8005190 <prvCheckForValidListAndQueue+0x60>)
 800515c:	9500      	str	r5, [sp, #0]
 800515e:	f7ff f8b1 	bl	80042c4 <xQueueGenericCreateStatic>
 8005162:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005164:	b110      	cbz	r0, 800516c <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005166:	490b      	ldr	r1, [pc, #44]	; (8005194 <prvCheckForValidListAndQueue+0x64>)
 8005168:	f7ff faac 	bl	80046c4 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 800516c:	b003      	add	sp, #12
 800516e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8005172:	f000 ba37 	b.w	80055e4 <vPortExitCritical>
 8005176:	bf00      	nop
 8005178:	200012b8 	.word	0x200012b8
 800517c:	2000123c 	.word	0x2000123c
 8005180:	20001250 	.word	0x20001250
 8005184:	20001194 	.word	0x20001194
 8005188:	20001198 	.word	0x20001198
 800518c:	2000119c 	.word	0x2000119c
 8005190:	20001268 	.word	0x20001268
 8005194:	08008dd2 	.word	0x08008dd2

08005198 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8005198:	4291      	cmp	r1, r2
{
 800519a:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800519c:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800519e:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 80051a0:	d80a      	bhi.n	80051b8 <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051a2:	1ad2      	subs	r2, r2, r3
 80051a4:	6983      	ldr	r3, [r0, #24]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d20d      	bcs.n	80051c6 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80051aa:	4b08      	ldr	r3, [pc, #32]	; (80051cc <prvInsertTimerInActiveList+0x34>)
 80051ac:	1d01      	adds	r1, r0, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80051ae:	6818      	ldr	r0, [r3, #0]
 80051b0:	f7fe ff96 	bl	80040e0 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80051b4:	2000      	movs	r0, #0
}
 80051b6:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d201      	bcs.n	80051c0 <prvInsertTimerInActiveList+0x28>
 80051bc:	4299      	cmp	r1, r3
 80051be:	d202      	bcs.n	80051c6 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80051c0:	4b03      	ldr	r3, [pc, #12]	; (80051d0 <prvInsertTimerInActiveList+0x38>)
 80051c2:	1d01      	adds	r1, r0, #4
 80051c4:	e7f3      	b.n	80051ae <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 80051c6:	2001      	movs	r0, #1
	return xProcessTimerNow;
 80051c8:	e7f5      	b.n	80051b6 <prvInsertTimerInActiveList+0x1e>
 80051ca:	bf00      	nop
 80051cc:	20001198 	.word	0x20001198
 80051d0:	20001194 	.word	0x20001194

080051d4 <xTimerCreateTimerTask>:
{
 80051d4:	b510      	push	{r4, lr}
 80051d6:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 80051d8:	f7ff ffaa 	bl	8005130 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 80051dc:	4b12      	ldr	r3, [pc, #72]	; (8005228 <xTimerCreateTimerTask+0x54>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	b1b3      	cbz	r3, 8005210 <xTimerCreateTimerTask+0x3c>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80051e2:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80051e4:	aa07      	add	r2, sp, #28
 80051e6:	a906      	add	r1, sp, #24
 80051e8:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80051ea:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80051ee:	f7fe ff51 	bl	8004094 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80051f2:	9b05      	ldr	r3, [sp, #20]
 80051f4:	9a07      	ldr	r2, [sp, #28]
 80051f6:	9302      	str	r3, [sp, #8]
 80051f8:	9b06      	ldr	r3, [sp, #24]
 80051fa:	490c      	ldr	r1, [pc, #48]	; (800522c <xTimerCreateTimerTask+0x58>)
 80051fc:	9301      	str	r3, [sp, #4]
 80051fe:	2302      	movs	r3, #2
 8005200:	480b      	ldr	r0, [pc, #44]	; (8005230 <xTimerCreateTimerTask+0x5c>)
 8005202:	9300      	str	r3, [sp, #0]
 8005204:	4623      	mov	r3, r4
 8005206:	f7ff fc05 	bl	8004a14 <xTaskCreateStatic>
 800520a:	4b0a      	ldr	r3, [pc, #40]	; (8005234 <xTimerCreateTimerTask+0x60>)
 800520c:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800520e:	b940      	cbnz	r0, 8005222 <xTimerCreateTimerTask+0x4e>
 8005210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005214:	f383 8811 	msr	BASEPRI, r3
 8005218:	f3bf 8f6f 	isb	sy
 800521c:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8005220:	e7fe      	b.n	8005220 <xTimerCreateTimerTask+0x4c>
}
 8005222:	2001      	movs	r0, #1
 8005224:	b008      	add	sp, #32
 8005226:	bd10      	pop	{r4, pc}
 8005228:	200012b8 	.word	0x200012b8
 800522c:	08008dd7 	.word	0x08008dd7
 8005230:	08005339 	.word	0x08005339
 8005234:	200012bc 	.word	0x200012bc

08005238 <xTimerGenericCommand>:
{
 8005238:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800523a:	4616      	mov	r6, r2
	configASSERT( xTimer );
 800523c:	4604      	mov	r4, r0
{
 800523e:	461a      	mov	r2, r3
	configASSERT( xTimer );
 8005240:	b940      	cbnz	r0, 8005254 <xTimerGenericCommand+0x1c>
 8005242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005246:	f383 8811 	msr	BASEPRI, r3
 800524a:	f3bf 8f6f 	isb	sy
 800524e:	f3bf 8f4f 	dsb	sy
 8005252:	e7fe      	b.n	8005252 <xTimerGenericCommand+0x1a>
	if( xTimerQueue != NULL )
 8005254:	4d0d      	ldr	r5, [pc, #52]	; (800528c <xTimerGenericCommand+0x54>)
 8005256:	6828      	ldr	r0, [r5, #0]
 8005258:	b180      	cbz	r0, 800527c <xTimerGenericCommand+0x44>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800525a:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800525c:	e9cd 1600 	strd	r1, r6, [sp]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8005260:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005262:	dc0d      	bgt.n	8005280 <xTimerGenericCommand+0x48>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005264:	f7ff ff12 	bl	800508c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005268:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800526a:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800526c:	bf18      	it	ne
 800526e:	461a      	movne	r2, r3
 8005270:	4669      	mov	r1, sp
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005272:	bf08      	it	eq
 8005274:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005276:	6828      	ldr	r0, [r5, #0]
 8005278:	f7ff f871 	bl	800435e <xQueueGenericSend>
}
 800527c:	b004      	add	sp, #16
 800527e:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005280:	2300      	movs	r3, #0
 8005282:	4669      	mov	r1, sp
 8005284:	f7ff f91e 	bl	80044c4 <xQueueGenericSendFromISR>
 8005288:	e7f8      	b.n	800527c <xTimerGenericCommand+0x44>
 800528a:	bf00      	nop
 800528c:	200012b8 	.word	0x200012b8

08005290 <prvSampleTimeNow>:
{
 8005290:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005294:	4606      	mov	r6, r0
	xTimeNow = xTaskGetTickCount();
 8005296:	f7ff fc79 	bl	8004b8c <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800529a:	f8df 8090 	ldr.w	r8, [pc, #144]	; 800532c <prvSampleTimeNow+0x9c>
	xTimeNow = xTaskGetTickCount();
 800529e:	4605      	mov	r5, r0
	if( xTimeNow < xLastTime )
 80052a0:	f8d8 3000 	ldr.w	r3, [r8]
 80052a4:	4283      	cmp	r3, r0
 80052a6:	d93e      	bls.n	8005326 <prvSampleTimeNow+0x96>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80052a8:	f04f 0900 	mov.w	r9, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80052ac:	4f20      	ldr	r7, [pc, #128]	; (8005330 <prvSampleTimeNow+0xa0>)
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	b95a      	cbnz	r2, 80052cc <prvSampleTimeNow+0x3c>
	pxCurrentTimerList = pxOverflowTimerList;
 80052b4:	4a1f      	ldr	r2, [pc, #124]	; (8005334 <prvSampleTimeNow+0xa4>)
 80052b6:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80052b8:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 80052ba:	2301      	movs	r3, #1
	pxCurrentTimerList = pxOverflowTimerList;
 80052bc:	6039      	str	r1, [r7, #0]
}
 80052be:	4628      	mov	r0, r5
		*pxTimerListsWereSwitched = pdFALSE;
 80052c0:	6033      	str	r3, [r6, #0]
	xLastTime = xTimeNow;
 80052c2:	f8c8 5000 	str.w	r5, [r8]
}
 80052c6:	b003      	add	sp, #12
 80052c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80052cc:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80052ce:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80052d0:	f8d3 a000 	ldr.w	sl, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80052d4:	f104 0b04 	add.w	fp, r4, #4
 80052d8:	4658      	mov	r0, fp
 80052da:	f7fe ff18 	bl	800410e <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80052de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052e0:	4620      	mov	r0, r4
 80052e2:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80052e4:	69e3      	ldr	r3, [r4, #28]
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d1e1      	bne.n	80052ae <prvSampleTimeNow+0x1e>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80052ea:	69a3      	ldr	r3, [r4, #24]
 80052ec:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
 80052ee:	459a      	cmp	sl, r3
 80052f0:	d206      	bcs.n	8005300 <prvSampleTimeNow+0x70>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80052f2:	4659      	mov	r1, fp
 80052f4:	6838      	ldr	r0, [r7, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80052f6:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80052f8:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80052fa:	f7fe fef1 	bl	80040e0 <vListInsert>
 80052fe:	e7d6      	b.n	80052ae <prvSampleTimeNow+0x1e>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005300:	2300      	movs	r3, #0
 8005302:	4652      	mov	r2, sl
 8005304:	4619      	mov	r1, r3
 8005306:	4620      	mov	r0, r4
 8005308:	f8cd 9000 	str.w	r9, [sp]
 800530c:	f7ff ff94 	bl	8005238 <xTimerGenericCommand>
				configASSERT( xResult );
 8005310:	2800      	cmp	r0, #0
 8005312:	d1cc      	bne.n	80052ae <prvSampleTimeNow+0x1e>
 8005314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005318:	f383 8811 	msr	BASEPRI, r3
 800531c:	f3bf 8f6f 	isb	sy
 8005320:	f3bf 8f4f 	dsb	sy
 8005324:	e7fe      	b.n	8005324 <prvSampleTimeNow+0x94>
		*pxTimerListsWereSwitched = pdFALSE;
 8005326:	2300      	movs	r3, #0
 8005328:	e7c9      	b.n	80052be <prvSampleTimeNow+0x2e>
 800532a:	bf00      	nop
 800532c:	20001264 	.word	0x20001264
 8005330:	20001194 	.word	0x20001194
 8005334:	20001198 	.word	0x20001198

08005338 <prvTimerTask>:
{
 8005338:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800533c:	4e69      	ldr	r6, [pc, #420]	; (80054e4 <prvTimerTask+0x1ac>)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800533e:	4f6a      	ldr	r7, [pc, #424]	; (80054e8 <prvTimerTask+0x1b0>)
{
 8005340:	b089      	sub	sp, #36	; 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005342:	6833      	ldr	r3, [r6, #0]
 8005344:	681d      	ldr	r5, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005346:	2d00      	cmp	r5, #0
 8005348:	d033      	beq.n	80053b2 <prvTimerTask+0x7a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	f8d3 8000 	ldr.w	r8, [r3]
	vTaskSuspendAll();
 8005350:	f7ff fc14 	bl	8004b7c <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005354:	a804      	add	r0, sp, #16
 8005356:	f7ff ff9b 	bl	8005290 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 800535a:	9c04      	ldr	r4, [sp, #16]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800535c:	4681      	mov	r9, r0
		if( xTimerListsWereSwitched == pdFALSE )
 800535e:	2c00      	cmp	r4, #0
 8005360:	d175      	bne.n	800544e <prvTimerTask+0x116>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005362:	2d00      	cmp	r5, #0
 8005364:	d058      	beq.n	8005418 <prvTimerTask+0xe0>
 8005366:	4540      	cmp	r0, r8
 8005368:	d35c      	bcc.n	8005424 <prvTimerTask+0xec>
				( void ) xTaskResumeAll();
 800536a:	f7ff fca5 	bl	8004cb8 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800536e:	6833      	ldr	r3, [r6, #0]
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	68dd      	ldr	r5, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005374:	1d28      	adds	r0, r5, #4
 8005376:	f7fe feca 	bl	800410e <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800537a:	69eb      	ldr	r3, [r5, #28]
 800537c:	2b01      	cmp	r3, #1
 800537e:	d11a      	bne.n	80053b6 <prvTimerTask+0x7e>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005380:	69a9      	ldr	r1, [r5, #24]
 8005382:	4643      	mov	r3, r8
 8005384:	464a      	mov	r2, r9
 8005386:	4628      	mov	r0, r5
 8005388:	4441      	add	r1, r8
 800538a:	f7ff ff05 	bl	8005198 <prvInsertTimerInActiveList>
 800538e:	b190      	cbz	r0, 80053b6 <prvTimerTask+0x7e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005390:	4623      	mov	r3, r4
 8005392:	4642      	mov	r2, r8
 8005394:	4621      	mov	r1, r4
 8005396:	4628      	mov	r0, r5
 8005398:	9400      	str	r4, [sp, #0]
 800539a:	f7ff ff4d 	bl	8005238 <xTimerGenericCommand>
			configASSERT( xResult );
 800539e:	b950      	cbnz	r0, 80053b6 <prvTimerTask+0x7e>
 80053a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a4:	f383 8811 	msr	BASEPRI, r3
 80053a8:	f3bf 8f6f 	isb	sy
 80053ac:	f3bf 8f4f 	dsb	sy
 80053b0:	e7fe      	b.n	80053b0 <prvTimerTask+0x78>
		xNextExpireTime = ( TickType_t ) 0U;
 80053b2:	46a8      	mov	r8, r5
 80053b4:	e7cc      	b.n	8005350 <prvTimerTask+0x18>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053b6:	4628      	mov	r0, r5
 80053b8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80053ba:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80053bc:	2500      	movs	r5, #0
 80053be:	2200      	movs	r2, #0
 80053c0:	6838      	ldr	r0, [r7, #0]
 80053c2:	a904      	add	r1, sp, #16
 80053c4:	f7ff f8df 	bl	8004586 <xQueueReceive>
 80053c8:	2800      	cmp	r0, #0
 80053ca:	d0ba      	beq.n	8005342 <prvTimerTask+0xa>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80053cc:	9b04      	ldr	r3, [sp, #16]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80053ce:	9806      	ldr	r0, [sp, #24]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	db3f      	blt.n	8005454 <prvTimerTask+0x11c>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80053d4:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80053d6:	6963      	ldr	r3, [r4, #20]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d142      	bne.n	8005462 <prvTimerTask+0x12a>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80053dc:	a803      	add	r0, sp, #12
 80053de:	f7ff ff57 	bl	8005290 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 80053e2:	9b04      	ldr	r3, [sp, #16]
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80053e4:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 80053e6:	2b09      	cmp	r3, #9
 80053e8:	d8e9      	bhi.n	80053be <prvTimerTask+0x86>
 80053ea:	a101      	add	r1, pc, #4	; (adr r1, 80053f0 <prvTimerTask+0xb8>)
 80053ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053f0:	0800546b 	.word	0x0800546b
 80053f4:	0800546b 	.word	0x0800546b
 80053f8:	0800546b 	.word	0x0800546b
 80053fc:	080053bf 	.word	0x080053bf
 8005400:	080054af 	.word	0x080054af
 8005404:	080054d3 	.word	0x080054d3
 8005408:	0800546b 	.word	0x0800546b
 800540c:	0800546b 	.word	0x0800546b
 8005410:	080053bf 	.word	0x080053bf
 8005414:	080054af 	.word	0x080054af
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005418:	4b34      	ldr	r3, [pc, #208]	; (80054ec <prvTimerTask+0x1b4>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681c      	ldr	r4, [r3, #0]
 800541e:	fab4 f484 	clz	r4, r4
 8005422:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005424:	4622      	mov	r2, r4
 8005426:	6838      	ldr	r0, [r7, #0]
 8005428:	eba8 0109 	sub.w	r1, r8, r9
 800542c:	f7ff f95c 	bl	80046e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005430:	f7ff fc42 	bl	8004cb8 <xTaskResumeAll>
 8005434:	2800      	cmp	r0, #0
 8005436:	d1c1      	bne.n	80053bc <prvTimerTask+0x84>
					portYIELD_WITHIN_API();
 8005438:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800543c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005440:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005444:	f3bf 8f4f 	dsb	sy
 8005448:	f3bf 8f6f 	isb	sy
 800544c:	e7b6      	b.n	80053bc <prvTimerTask+0x84>
			( void ) xTaskResumeAll();
 800544e:	f7ff fc33 	bl	8004cb8 <xTaskResumeAll>
 8005452:	e7b3      	b.n	80053bc <prvTimerTask+0x84>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005454:	9b05      	ldr	r3, [sp, #20]
 8005456:	9907      	ldr	r1, [sp, #28]
 8005458:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800545a:	9b04      	ldr	r3, [sp, #16]
 800545c:	2b00      	cmp	r3, #0
 800545e:	dbae      	blt.n	80053be <prvTimerTask+0x86>
 8005460:	e7b8      	b.n	80053d4 <prvTimerTask+0x9c>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005462:	1d20      	adds	r0, r4, #4
 8005464:	f7fe fe53 	bl	800410e <uxListRemove>
 8005468:	e7b8      	b.n	80053dc <prvTimerTask+0xa4>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800546a:	69a1      	ldr	r1, [r4, #24]
 800546c:	9b05      	ldr	r3, [sp, #20]
 800546e:	4620      	mov	r0, r4
 8005470:	4419      	add	r1, r3
 8005472:	f7ff fe91 	bl	8005198 <prvInsertTimerInActiveList>
 8005476:	2800      	cmp	r0, #0
 8005478:	d0a1      	beq.n	80053be <prvTimerTask+0x86>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800547a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800547c:	4620      	mov	r0, r4
 800547e:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005480:	69e3      	ldr	r3, [r4, #28]
 8005482:	2b01      	cmp	r3, #1
 8005484:	d19b      	bne.n	80053be <prvTimerTask+0x86>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005486:	2300      	movs	r3, #0
 8005488:	69a2      	ldr	r2, [r4, #24]
 800548a:	9905      	ldr	r1, [sp, #20]
 800548c:	4620      	mov	r0, r4
 800548e:	440a      	add	r2, r1
 8005490:	9500      	str	r5, [sp, #0]
 8005492:	4619      	mov	r1, r3
 8005494:	f7ff fed0 	bl	8005238 <xTimerGenericCommand>
							configASSERT( xResult );
 8005498:	2800      	cmp	r0, #0
 800549a:	d190      	bne.n	80053be <prvTimerTask+0x86>
 800549c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a0:	f383 8811 	msr	BASEPRI, r3
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	f3bf 8f4f 	dsb	sy
 80054ac:	e7fe      	b.n	80054ac <prvTimerTask+0x174>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80054ae:	9905      	ldr	r1, [sp, #20]
 80054b0:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80054b2:	b941      	cbnz	r1, 80054c6 <prvTimerTask+0x18e>
 80054b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b8:	f383 8811 	msr	BASEPRI, r3
 80054bc:	f3bf 8f6f 	isb	sy
 80054c0:	f3bf 8f4f 	dsb	sy
 80054c4:	e7fe      	b.n	80054c4 <prvTimerTask+0x18c>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80054c6:	4603      	mov	r3, r0
 80054c8:	4401      	add	r1, r0
 80054ca:	4620      	mov	r0, r4
 80054cc:	f7ff fe64 	bl	8005198 <prvInsertTimerInActiveList>
					break;
 80054d0:	e775      	b.n	80053be <prvTimerTask+0x86>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80054d2:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f47f af71 	bne.w	80053be <prvTimerTask+0x86>
							vPortFree( pxTimer );
 80054dc:	4620      	mov	r0, r4
 80054de:	f000 fa1f 	bl	8005920 <vPortFree>
 80054e2:	e76c      	b.n	80053be <prvTimerTask+0x86>
 80054e4:	20001194 	.word	0x20001194
 80054e8:	200012b8 	.word	0x200012b8
 80054ec:	20001198 	.word	0x20001198

080054f0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80054f0:	4806      	ldr	r0, [pc, #24]	; (800550c <prvPortStartFirstTask+0x1c>)
 80054f2:	6800      	ldr	r0, [r0, #0]
 80054f4:	6800      	ldr	r0, [r0, #0]
 80054f6:	f380 8808 	msr	MSP, r0
 80054fa:	b662      	cpsie	i
 80054fc:	b661      	cpsie	f
 80054fe:	f3bf 8f4f 	dsb	sy
 8005502:	f3bf 8f6f 	isb	sy
 8005506:	df00      	svc	0
 8005508:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800550a:	0000      	.short	0x0000
 800550c:	e000ed08 	.word	0xe000ed08

08005510 <prvTaskExitError>:
volatile uint32_t ulDummy = 0UL;
 8005510:	2300      	movs	r3, #0
{
 8005512:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8005514:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8005516:	4b0d      	ldr	r3, [pc, #52]	; (800554c <prvTaskExitError+0x3c>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	3301      	adds	r3, #1
 800551c:	d008      	beq.n	8005530 <prvTaskExitError+0x20>
 800551e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005522:	f383 8811 	msr	BASEPRI, r3
 8005526:	f3bf 8f6f 	isb	sy
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	e7fe      	b.n	800552e <prvTaskExitError+0x1e>
 8005530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005534:	f383 8811 	msr	BASEPRI, r3
 8005538:	f3bf 8f6f 	isb	sy
 800553c:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8005540:	9b01      	ldr	r3, [sp, #4]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d0fc      	beq.n	8005540 <prvTaskExitError+0x30>
}
 8005546:	b002      	add	sp, #8
 8005548:	4770      	bx	lr
 800554a:	bf00      	nop
 800554c:	20000020 	.word	0x20000020

08005550 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005550:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005554:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005558:	4b05      	ldr	r3, [pc, #20]	; (8005570 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800555a:	f021 0101 	bic.w	r1, r1, #1
 800555e:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005562:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005566:	f840 2c20 	str.w	r2, [r0, #-32]
}
 800556a:	3840      	subs	r0, #64	; 0x40
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	08005511 	.word	0x08005511
	...

08005580 <SVC_Handler>:
	__asm volatile (
 8005580:	4b07      	ldr	r3, [pc, #28]	; (80055a0 <pxCurrentTCBConst2>)
 8005582:	6819      	ldr	r1, [r3, #0]
 8005584:	6808      	ldr	r0, [r1, #0]
 8005586:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800558a:	f380 8809 	msr	PSP, r0
 800558e:	f3bf 8f6f 	isb	sy
 8005592:	f04f 0000 	mov.w	r0, #0
 8005596:	f380 8811 	msr	BASEPRI, r0
 800559a:	f04e 0e0d 	orr.w	lr, lr, #13
 800559e:	4770      	bx	lr

080055a0 <pxCurrentTCBConst2>:
 80055a0:	20000c98 	.word	0x20000c98

080055a4 <vPortEnterCritical>:
 80055a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a8:	f383 8811 	msr	BASEPRI, r3
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80055b4:	4a0a      	ldr	r2, [pc, #40]	; (80055e0 <vPortEnterCritical+0x3c>)
 80055b6:	6813      	ldr	r3, [r2, #0]
 80055b8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80055ba:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80055bc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80055be:	d10e      	bne.n	80055de <vPortEnterCritical+0x3a>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80055c0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80055c4:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	b143      	cbz	r3, 80055de <vPortEnterCritical+0x3a>
 80055cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d0:	f383 8811 	msr	BASEPRI, r3
 80055d4:	f3bf 8f6f 	isb	sy
 80055d8:	f3bf 8f4f 	dsb	sy
 80055dc:	e7fe      	b.n	80055dc <vPortEnterCritical+0x38>
	}
}
 80055de:	4770      	bx	lr
 80055e0:	20000020 	.word	0x20000020

080055e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 80055e4:	4a08      	ldr	r2, [pc, #32]	; (8005608 <vPortExitCritical+0x24>)
 80055e6:	6813      	ldr	r3, [r2, #0]
 80055e8:	b943      	cbnz	r3, 80055fc <vPortExitCritical+0x18>
 80055ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ee:	f383 8811 	msr	BASEPRI, r3
 80055f2:	f3bf 8f6f 	isb	sy
 80055f6:	f3bf 8f4f 	dsb	sy
 80055fa:	e7fe      	b.n	80055fa <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80055fc:	3b01      	subs	r3, #1
 80055fe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005600:	b90b      	cbnz	r3, 8005606 <vPortExitCritical+0x22>
	__asm volatile
 8005602:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005606:	4770      	bx	lr
 8005608:	20000020 	.word	0x20000020
 800560c:	00000000 	.word	0x00000000

08005610 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005610:	f3ef 8009 	mrs	r0, PSP
 8005614:	f3bf 8f6f 	isb	sy
 8005618:	4b0d      	ldr	r3, [pc, #52]	; (8005650 <pxCurrentTCBConst>)
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005620:	6010      	str	r0, [r2, #0]
 8005622:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005626:	f04f 0050 	mov.w	r0, #80	; 0x50
 800562a:	f380 8811 	msr	BASEPRI, r0
 800562e:	f7ff fc23 	bl	8004e78 <vTaskSwitchContext>
 8005632:	f04f 0000 	mov.w	r0, #0
 8005636:	f380 8811 	msr	BASEPRI, r0
 800563a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800563e:	6819      	ldr	r1, [r3, #0]
 8005640:	6808      	ldr	r0, [r1, #0]
 8005642:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005646:	f380 8809 	msr	PSP, r0
 800564a:	f3bf 8f6f 	isb	sy
 800564e:	4770      	bx	lr

08005650 <pxCurrentTCBConst>:
 8005650:	20000c98 	.word	0x20000c98

08005654 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005654:	b508      	push	{r3, lr}
	__asm volatile
 8005656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005666:	f7ff fa97 	bl	8004b98 <xTaskIncrementTick>
 800566a:	b128      	cbz	r0, 8005678 <SysTick_Handler+0x24>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800566c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005670:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005674:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 8005678:	2300      	movs	r3, #0
 800567a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800567e:	bd08      	pop	{r3, pc}

08005680 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005680:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8005684:	2300      	movs	r3, #0
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005686:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800568a:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800568c:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800568e:	4b04      	ldr	r3, [pc, #16]	; (80056a0 <vPortSetupTimerInterrupt+0x20>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	fbb3 f3f1 	udiv	r3, r3, r1
 8005696:	3b01      	subs	r3, #1
 8005698:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800569a:	2307      	movs	r3, #7
 800569c:	6113      	str	r3, [r2, #16]
}
 800569e:	4770      	bx	lr
 80056a0:	20000014 	.word	0x20000014

080056a4 <xPortStartScheduler>:
{
 80056a4:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80056a6:	4b29      	ldr	r3, [pc, #164]	; (800574c <xPortStartScheduler+0xa8>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80056a8:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80056aa:	781a      	ldrb	r2, [r3, #0]
 80056ac:	b2d2      	uxtb	r2, r2
 80056ae:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80056b0:	22ff      	movs	r2, #255	; 0xff
 80056b2:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80056b4:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80056b6:	4a26      	ldr	r2, [pc, #152]	; (8005750 <xPortStartScheduler+0xac>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80056be:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80056c2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80056c6:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80056c8:	2307      	movs	r3, #7
 80056ca:	4a22      	ldr	r2, [pc, #136]	; (8005754 <xPortStartScheduler+0xb0>)
 80056cc:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80056ce:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80056d2:	1e5c      	subs	r4, r3, #1
 80056d4:	0600      	lsls	r0, r0, #24
 80056d6:	d40c      	bmi.n	80056f2 <xPortStartScheduler+0x4e>
 80056d8:	b111      	cbz	r1, 80056e0 <xPortStartScheduler+0x3c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80056da:	2b03      	cmp	r3, #3
 80056dc:	6013      	str	r3, [r2, #0]
 80056de:	d011      	beq.n	8005704 <xPortStartScheduler+0x60>
	__asm volatile
 80056e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056e4:	f383 8811 	msr	BASEPRI, r3
 80056e8:	f3bf 8f6f 	isb	sy
 80056ec:	f3bf 8f4f 	dsb	sy
 80056f0:	e7fe      	b.n	80056f0 <xPortStartScheduler+0x4c>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80056f2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80056f6:	2101      	movs	r1, #1
 80056f8:	005b      	lsls	r3, r3, #1
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	f88d 3003 	strb.w	r3, [sp, #3]
 8005700:	4623      	mov	r3, r4
 8005702:	e7e4      	b.n	80056ce <xPortStartScheduler+0x2a>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005704:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005708:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800570a:	9b01      	ldr	r3, [sp, #4]
 800570c:	4a0f      	ldr	r2, [pc, #60]	; (800574c <xPortStartScheduler+0xa8>)
 800570e:	b2db      	uxtb	r3, r3
 8005710:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005712:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
	uxCriticalNesting = 0;
 8005716:	2400      	movs	r4, #0
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005718:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 800571c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005720:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005724:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 8005728:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800572c:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 8005730:	f7ff ffa6 	bl	8005680 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8005734:	4b08      	ldr	r3, [pc, #32]	; (8005758 <xPortStartScheduler+0xb4>)
 8005736:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 8005738:	f7ff feda 	bl	80054f0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800573c:	f7ff fb9c 	bl	8004e78 <vTaskSwitchContext>
}
 8005740:	4620      	mov	r0, r4
	prvTaskExitError();
 8005742:	f7ff fee5 	bl	8005510 <prvTaskExitError>
}
 8005746:	b002      	add	sp, #8
 8005748:	bd10      	pop	{r4, pc}
 800574a:	bf00      	nop
 800574c:	e000e400 	.word	0xe000e400
 8005750:	200012c0 	.word	0x200012c0
 8005754:	200012c4 	.word	0x200012c4
 8005758:	20000020 	.word	0x20000020

0800575c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800575c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005760:	2b0f      	cmp	r3, #15
 8005762:	d90e      	bls.n	8005782 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005764:	4a11      	ldr	r2, [pc, #68]	; (80057ac <vPortValidateInterruptPriority+0x50>)
 8005766:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005768:	4a11      	ldr	r2, [pc, #68]	; (80057b0 <vPortValidateInterruptPriority+0x54>)
 800576a:	7812      	ldrb	r2, [r2, #0]
 800576c:	429a      	cmp	r2, r3
 800576e:	d908      	bls.n	8005782 <vPortValidateInterruptPriority+0x26>
 8005770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005774:	f383 8811 	msr	BASEPRI, r3
 8005778:	f3bf 8f6f 	isb	sy
 800577c:	f3bf 8f4f 	dsb	sy
 8005780:	e7fe      	b.n	8005780 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005782:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005786:	4a0b      	ldr	r2, [pc, #44]	; (80057b4 <vPortValidateInterruptPriority+0x58>)
 8005788:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 800578c:	6812      	ldr	r2, [r2, #0]
 800578e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005792:	4293      	cmp	r3, r2
 8005794:	d908      	bls.n	80057a8 <vPortValidateInterruptPriority+0x4c>
 8005796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800579a:	f383 8811 	msr	BASEPRI, r3
 800579e:	f3bf 8f6f 	isb	sy
 80057a2:	f3bf 8f4f 	dsb	sy
 80057a6:	e7fe      	b.n	80057a6 <vPortValidateInterruptPriority+0x4a>
	}
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	e000e3f0 	.word	0xe000e3f0
 80057b0:	200012c0 	.word	0x200012c0
 80057b4:	200012c4 	.word	0x200012c4

080057b8 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80057b8:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80057ba:	4b0f      	ldr	r3, [pc, #60]	; (80057f8 <prvInsertBlockIntoFreeList+0x40>)
 80057bc:	461a      	mov	r2, r3
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4283      	cmp	r3, r0
 80057c2:	d3fb      	bcc.n	80057bc <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80057c4:	6854      	ldr	r4, [r2, #4]
 80057c6:	1911      	adds	r1, r2, r4
 80057c8:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80057ca:	bf01      	itttt	eq
 80057cc:	6841      	ldreq	r1, [r0, #4]
 80057ce:	4610      	moveq	r0, r2
 80057d0:	1909      	addeq	r1, r1, r4
 80057d2:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80057d4:	6844      	ldr	r4, [r0, #4]
 80057d6:	1901      	adds	r1, r0, r4
 80057d8:	428b      	cmp	r3, r1
 80057da:	d107      	bne.n	80057ec <prvInsertBlockIntoFreeList+0x34>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80057dc:	4907      	ldr	r1, [pc, #28]	; (80057fc <prvInsertBlockIntoFreeList+0x44>)
 80057de:	6809      	ldr	r1, [r1, #0]
 80057e0:	428b      	cmp	r3, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80057e2:	bf1f      	itttt	ne
 80057e4:	6859      	ldrne	r1, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80057e6:	681b      	ldrne	r3, [r3, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80057e8:	1909      	addne	r1, r1, r4
 80057ea:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80057ec:	4290      	cmp	r0, r2
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80057ee:	6003      	str	r3, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80057f0:	bf18      	it	ne
 80057f2:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057f4:	bd10      	pop	{r4, pc}
 80057f6:	bf00      	nop
 80057f8:	20001ed8 	.word	0x20001ed8
 80057fc:	200012c8 	.word	0x200012c8

08005800 <pvPortMalloc>:
{
 8005800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005804:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8005806:	f7ff f9b9 	bl	8004b7c <vTaskSuspendAll>
		if( pxEnd == NULL )
 800580a:	483f      	ldr	r0, [pc, #252]	; (8005908 <pvPortMalloc+0x108>)
 800580c:	4d3f      	ldr	r5, [pc, #252]	; (800590c <pvPortMalloc+0x10c>)
 800580e:	6803      	ldr	r3, [r0, #0]
 8005810:	bb0b      	cbnz	r3, 8005856 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8005812:	493f      	ldr	r1, [pc, #252]	; (8005910 <pvPortMalloc+0x110>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005814:	074e      	lsls	r6, r1, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005816:	bf1d      	ittte	ne
 8005818:	1dcb      	addne	r3, r1, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800581a:	f023 0307 	bicne.w	r3, r3, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800581e:	f501 6240 	addne.w	r2, r1, #3072	; 0xc00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005822:	f44f 6240 	moveq.w	r2, #3072	; 0xc00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005826:	bf1c      	itt	ne
 8005828:	4619      	movne	r1, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800582a:	1ad2      	subne	r2, r2, r3
	xStart.xBlockSize = ( size_t ) 0;
 800582c:	2300      	movs	r3, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800582e:	440a      	add	r2, r1
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005830:	4e38      	ldr	r6, [pc, #224]	; (8005914 <pvPortMalloc+0x114>)
	uxAddress -= xHeapStructSize;
 8005832:	3a08      	subs	r2, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005834:	f022 0207 	bic.w	r2, r2, #7
	xStart.xBlockSize = ( size_t ) 0;
 8005838:	6073      	str	r3, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800583a:	6031      	str	r1, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 800583c:	e9c2 3300 	strd	r3, r3, [r2]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005840:	1a53      	subs	r3, r2, r1
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005842:	e9c1 2300 	strd	r2, r3, [r1]
	pxEnd = ( void * ) uxAddress;
 8005846:	6002      	str	r2, [r0, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005848:	4a33      	ldr	r2, [pc, #204]	; (8005918 <pvPortMalloc+0x118>)
 800584a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800584c:	4a33      	ldr	r2, [pc, #204]	; (800591c <pvPortMalloc+0x11c>)
 800584e:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005850:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005854:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005856:	682f      	ldr	r7, [r5, #0]
 8005858:	4227      	tst	r7, r4
 800585a:	d150      	bne.n	80058fe <pvPortMalloc+0xfe>
			if( xWantedSize > 0 )
 800585c:	2c00      	cmp	r4, #0
 800585e:	d041      	beq.n	80058e4 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8005860:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005864:	0761      	lsls	r1, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005866:	bf1c      	itt	ne
 8005868:	f023 0307 	bicne.w	r3, r3, #7
 800586c:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800586e:	2b00      	cmp	r3, #0
 8005870:	d045      	beq.n	80058fe <pvPortMalloc+0xfe>
 8005872:	4c2a      	ldr	r4, [pc, #168]	; (800591c <pvPortMalloc+0x11c>)
 8005874:	6826      	ldr	r6, [r4, #0]
 8005876:	429e      	cmp	r6, r3
 8005878:	d341      	bcc.n	80058fe <pvPortMalloc+0xfe>
				pxBlock = xStart.pxNextFreeBlock;
 800587a:	4a26      	ldr	r2, [pc, #152]	; (8005914 <pvPortMalloc+0x114>)
 800587c:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800587e:	6869      	ldr	r1, [r5, #4]
 8005880:	4299      	cmp	r1, r3
 8005882:	d204      	bcs.n	800588e <pvPortMalloc+0x8e>
 8005884:	f8d5 c000 	ldr.w	ip, [r5]
 8005888:	f1bc 0f00 	cmp.w	ip, #0
 800588c:	d115      	bne.n	80058ba <pvPortMalloc+0xba>
				if( pxBlock != pxEnd )
 800588e:	6800      	ldr	r0, [r0, #0]
 8005890:	42a8      	cmp	r0, r5
 8005892:	d034      	beq.n	80058fe <pvPortMalloc+0xfe>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005894:	6828      	ldr	r0, [r5, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005896:	1ac9      	subs	r1, r1, r3
 8005898:	2910      	cmp	r1, #16
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800589a:	f8d2 8000 	ldr.w	r8, [r2]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800589e:	6010      	str	r0, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80058a0:	d912      	bls.n	80058c8 <pvPortMalloc+0xc8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80058a2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80058a4:	0742      	lsls	r2, r0, #29
 80058a6:	d00b      	beq.n	80058c0 <pvPortMalloc+0xc0>
 80058a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ac:	f383 8811 	msr	BASEPRI, r3
 80058b0:	f3bf 8f6f 	isb	sy
 80058b4:	f3bf 8f4f 	dsb	sy
 80058b8:	e7fe      	b.n	80058b8 <pvPortMalloc+0xb8>
 80058ba:	462a      	mov	r2, r5
 80058bc:	4665      	mov	r5, ip
 80058be:	e7de      	b.n	800587e <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80058c0:	6041      	str	r1, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80058c2:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80058c4:	f7ff ff78 	bl	80057b8 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80058c8:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80058ca:	4913      	ldr	r1, [pc, #76]	; (8005918 <pvPortMalloc+0x118>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80058cc:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80058ce:	431f      	orrs	r7, r3
					pxBlock->pxNextFreeBlock = NULL;
 80058d0:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80058d2:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80058d4:	6026      	str	r6, [r4, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80058d6:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80058d8:	bf38      	it	cc
 80058da:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80058dc:	f108 0408 	add.w	r4, r8, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80058e0:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80058e2:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 80058e4:	f7ff f9e8 	bl	8004cb8 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80058e8:	0763      	lsls	r3, r4, #29
 80058ea:	d00a      	beq.n	8005902 <pvPortMalloc+0x102>
 80058ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f0:	f383 8811 	msr	BASEPRI, r3
 80058f4:	f3bf 8f6f 	isb	sy
 80058f8:	f3bf 8f4f 	dsb	sy
 80058fc:	e7fe      	b.n	80058fc <pvPortMalloc+0xfc>
void *pvReturn = NULL;
 80058fe:	2400      	movs	r4, #0
 8005900:	e7f0      	b.n	80058e4 <pvPortMalloc+0xe4>
}
 8005902:	4620      	mov	r0, r4
 8005904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005908:	200012c8 	.word	0x200012c8
 800590c:	20001ecc 	.word	0x20001ecc
 8005910:	200012cc 	.word	0x200012cc
 8005914:	20001ed8 	.word	0x20001ed8
 8005918:	20001ed4 	.word	0x20001ed4
 800591c:	20001ed0 	.word	0x20001ed0

08005920 <vPortFree>:
{
 8005920:	b510      	push	{r4, lr}
	if( pv != NULL )
 8005922:	4604      	mov	r4, r0
 8005924:	b370      	cbz	r0, 8005984 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005926:	4a18      	ldr	r2, [pc, #96]	; (8005988 <vPortFree+0x68>)
 8005928:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800592c:	6812      	ldr	r2, [r2, #0]
 800592e:	4213      	tst	r3, r2
 8005930:	d108      	bne.n	8005944 <vPortFree+0x24>
 8005932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005936:	f383 8811 	msr	BASEPRI, r3
 800593a:	f3bf 8f6f 	isb	sy
 800593e:	f3bf 8f4f 	dsb	sy
 8005942:	e7fe      	b.n	8005942 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005944:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8005948:	b141      	cbz	r1, 800595c <vPortFree+0x3c>
 800594a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800594e:	f383 8811 	msr	BASEPRI, r3
 8005952:	f3bf 8f6f 	isb	sy
 8005956:	f3bf 8f4f 	dsb	sy
 800595a:	e7fe      	b.n	800595a <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800595c:	ea23 0302 	bic.w	r3, r3, r2
 8005960:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8005964:	f7ff f90a 	bl	8004b7c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005968:	4a08      	ldr	r2, [pc, #32]	; (800598c <vPortFree+0x6c>)
 800596a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800596e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005970:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005974:	440b      	add	r3, r1
 8005976:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005978:	f7ff ff1e 	bl	80057b8 <prvInsertBlockIntoFreeList>
}
 800597c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8005980:	f7ff b99a 	b.w	8004cb8 <xTaskResumeAll>
}
 8005984:	bd10      	pop	{r4, pc}
 8005986:	bf00      	nop
 8005988:	20001ecc 	.word	0x20001ecc
 800598c:	20001ed0 	.word	0x20001ed0

08005990 <sqrt>:
 8005990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005992:	4606      	mov	r6, r0
 8005994:	460f      	mov	r7, r1
 8005996:	f000 f841 	bl	8005a1c <__ieee754_sqrt>
 800599a:	4632      	mov	r2, r6
 800599c:	4604      	mov	r4, r0
 800599e:	460d      	mov	r5, r1
 80059a0:	463b      	mov	r3, r7
 80059a2:	4630      	mov	r0, r6
 80059a4:	4639      	mov	r1, r7
 80059a6:	f7fb f831 	bl	8000a0c <__aeabi_dcmpun>
 80059aa:	b990      	cbnz	r0, 80059d2 <sqrt+0x42>
 80059ac:	2200      	movs	r2, #0
 80059ae:	2300      	movs	r3, #0
 80059b0:	4630      	mov	r0, r6
 80059b2:	4639      	mov	r1, r7
 80059b4:	f7fb f802 	bl	80009bc <__aeabi_dcmplt>
 80059b8:	b158      	cbz	r0, 80059d2 <sqrt+0x42>
 80059ba:	f000 fc0f 	bl	80061dc <__errno>
 80059be:	2321      	movs	r3, #33	; 0x21
 80059c0:	2200      	movs	r2, #0
 80059c2:	6003      	str	r3, [r0, #0]
 80059c4:	2300      	movs	r3, #0
 80059c6:	4610      	mov	r0, r2
 80059c8:	4619      	mov	r1, r3
 80059ca:	f7fa feaf 	bl	800072c <__aeabi_ddiv>
 80059ce:	4604      	mov	r4, r0
 80059d0:	460d      	mov	r5, r1
 80059d2:	4620      	mov	r0, r4
 80059d4:	4629      	mov	r1, r5
 80059d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080059d8 <asinf>:
 80059d8:	b538      	push	{r3, r4, r5, lr}
 80059da:	4604      	mov	r4, r0
 80059dc:	f000 f8ce 	bl	8005b7c <__ieee754_asinf>
 80059e0:	4621      	mov	r1, r4
 80059e2:	4605      	mov	r5, r0
 80059e4:	4620      	mov	r0, r4
 80059e6:	f7fb fb73 	bl	80010d0 <__aeabi_fcmpun>
 80059ea:	b980      	cbnz	r0, 8005a0e <asinf+0x36>
 80059ec:	4620      	mov	r0, r4
 80059ee:	f000 fbed 	bl	80061cc <fabsf>
 80059f2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80059f6:	f7fb fb61 	bl	80010bc <__aeabi_fcmpgt>
 80059fa:	b140      	cbz	r0, 8005a0e <asinf+0x36>
 80059fc:	f000 fbee 	bl	80061dc <__errno>
 8005a00:	2321      	movs	r3, #33	; 0x21
 8005a02:	6003      	str	r3, [r0, #0]
 8005a04:	4803      	ldr	r0, [pc, #12]	; (8005a14 <asinf+0x3c>)
 8005a06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a0a:	f000 bbe3 	b.w	80061d4 <nanf>
 8005a0e:	4628      	mov	r0, r5
 8005a10:	bd38      	pop	{r3, r4, r5, pc}
 8005a12:	bf00      	nop
 8005a14:	080090d7 	.word	0x080090d7

08005a18 <atan2f>:
 8005a18:	f000 b9f4 	b.w	8005e04 <__ieee754_atan2f>

08005a1c <__ieee754_sqrt>:
 8005a1c:	f8df c158 	ldr.w	ip, [pc, #344]	; 8005b78 <__ieee754_sqrt+0x15c>
 8005a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a24:	ea3c 0c01 	bics.w	ip, ip, r1
 8005a28:	4606      	mov	r6, r0
 8005a2a:	460d      	mov	r5, r1
 8005a2c:	460c      	mov	r4, r1
 8005a2e:	460a      	mov	r2, r1
 8005a30:	4607      	mov	r7, r0
 8005a32:	4603      	mov	r3, r0
 8005a34:	d10f      	bne.n	8005a56 <__ieee754_sqrt+0x3a>
 8005a36:	4602      	mov	r2, r0
 8005a38:	460b      	mov	r3, r1
 8005a3a:	f7fa fd4d 	bl	80004d8 <__aeabi_dmul>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	460b      	mov	r3, r1
 8005a42:	4630      	mov	r0, r6
 8005a44:	4629      	mov	r1, r5
 8005a46:	f7fa fb91 	bl	800016c <__adddf3>
 8005a4a:	4606      	mov	r6, r0
 8005a4c:	460d      	mov	r5, r1
 8005a4e:	4630      	mov	r0, r6
 8005a50:	4629      	mov	r1, r5
 8005a52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a56:	2900      	cmp	r1, #0
 8005a58:	dc0e      	bgt.n	8005a78 <__ieee754_sqrt+0x5c>
 8005a5a:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8005a5e:	ea5c 0707 	orrs.w	r7, ip, r7
 8005a62:	d0f4      	beq.n	8005a4e <__ieee754_sqrt+0x32>
 8005a64:	b141      	cbz	r1, 8005a78 <__ieee754_sqrt+0x5c>
 8005a66:	4602      	mov	r2, r0
 8005a68:	460b      	mov	r3, r1
 8005a6a:	f7fa fb7d 	bl	8000168 <__aeabi_dsub>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	460b      	mov	r3, r1
 8005a72:	f7fa fe5b 	bl	800072c <__aeabi_ddiv>
 8005a76:	e7e8      	b.n	8005a4a <__ieee754_sqrt+0x2e>
 8005a78:	1521      	asrs	r1, r4, #20
 8005a7a:	d075      	beq.n	8005b68 <__ieee754_sqrt+0x14c>
 8005a7c:	07cc      	lsls	r4, r1, #31
 8005a7e:	f04f 0400 	mov.w	r4, #0
 8005a82:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8005a86:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8005a8a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005a8e:	bf5e      	ittt	pl
 8005a90:	0fd9      	lsrpl	r1, r3, #31
 8005a92:	005b      	lslpl	r3, r3, #1
 8005a94:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8005a98:	0fd9      	lsrs	r1, r3, #31
 8005a9a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8005a9e:	2516      	movs	r5, #22
 8005aa0:	4620      	mov	r0, r4
 8005aa2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005aa6:	107f      	asrs	r7, r7, #1
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	1846      	adds	r6, r0, r1
 8005aac:	4296      	cmp	r6, r2
 8005aae:	bfde      	ittt	le
 8005ab0:	1b92      	suble	r2, r2, r6
 8005ab2:	1870      	addle	r0, r6, r1
 8005ab4:	1864      	addle	r4, r4, r1
 8005ab6:	0052      	lsls	r2, r2, #1
 8005ab8:	3d01      	subs	r5, #1
 8005aba:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8005abe:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005ac2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005ac6:	d1f0      	bne.n	8005aaa <__ieee754_sqrt+0x8e>
 8005ac8:	4629      	mov	r1, r5
 8005aca:	f04f 0e20 	mov.w	lr, #32
 8005ace:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005ad2:	4282      	cmp	r2, r0
 8005ad4:	eb06 0c05 	add.w	ip, r6, r5
 8005ad8:	dc02      	bgt.n	8005ae0 <__ieee754_sqrt+0xc4>
 8005ada:	d113      	bne.n	8005b04 <__ieee754_sqrt+0xe8>
 8005adc:	459c      	cmp	ip, r3
 8005ade:	d811      	bhi.n	8005b04 <__ieee754_sqrt+0xe8>
 8005ae0:	f1bc 0f00 	cmp.w	ip, #0
 8005ae4:	eb0c 0506 	add.w	r5, ip, r6
 8005ae8:	da43      	bge.n	8005b72 <__ieee754_sqrt+0x156>
 8005aea:	2d00      	cmp	r5, #0
 8005aec:	db41      	blt.n	8005b72 <__ieee754_sqrt+0x156>
 8005aee:	f100 0801 	add.w	r8, r0, #1
 8005af2:	1a12      	subs	r2, r2, r0
 8005af4:	4640      	mov	r0, r8
 8005af6:	459c      	cmp	ip, r3
 8005af8:	bf88      	it	hi
 8005afa:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8005afe:	eba3 030c 	sub.w	r3, r3, ip
 8005b02:	4431      	add	r1, r6
 8005b04:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8005b08:	f1be 0e01 	subs.w	lr, lr, #1
 8005b0c:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8005b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005b14:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005b18:	d1db      	bne.n	8005ad2 <__ieee754_sqrt+0xb6>
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	d006      	beq.n	8005b2c <__ieee754_sqrt+0x110>
 8005b1e:	1c48      	adds	r0, r1, #1
 8005b20:	bf0b      	itete	eq
 8005b22:	4671      	moveq	r1, lr
 8005b24:	3101      	addne	r1, #1
 8005b26:	3401      	addeq	r4, #1
 8005b28:	f021 0101 	bicne.w	r1, r1, #1
 8005b2c:	1063      	asrs	r3, r4, #1
 8005b2e:	0849      	lsrs	r1, r1, #1
 8005b30:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005b34:	07e2      	lsls	r2, r4, #31
 8005b36:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005b3a:	bf48      	it	mi
 8005b3c:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8005b40:	460e      	mov	r6, r1
 8005b42:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8005b46:	e782      	b.n	8005a4e <__ieee754_sqrt+0x32>
 8005b48:	0ada      	lsrs	r2, r3, #11
 8005b4a:	3815      	subs	r0, #21
 8005b4c:	055b      	lsls	r3, r3, #21
 8005b4e:	2a00      	cmp	r2, #0
 8005b50:	d0fa      	beq.n	8005b48 <__ieee754_sqrt+0x12c>
 8005b52:	02d5      	lsls	r5, r2, #11
 8005b54:	d50a      	bpl.n	8005b6c <__ieee754_sqrt+0x150>
 8005b56:	f1c1 0420 	rsb	r4, r1, #32
 8005b5a:	fa23 f404 	lsr.w	r4, r3, r4
 8005b5e:	1e4d      	subs	r5, r1, #1
 8005b60:	408b      	lsls	r3, r1
 8005b62:	4322      	orrs	r2, r4
 8005b64:	1b41      	subs	r1, r0, r5
 8005b66:	e789      	b.n	8005a7c <__ieee754_sqrt+0x60>
 8005b68:	4608      	mov	r0, r1
 8005b6a:	e7f0      	b.n	8005b4e <__ieee754_sqrt+0x132>
 8005b6c:	0052      	lsls	r2, r2, #1
 8005b6e:	3101      	adds	r1, #1
 8005b70:	e7ef      	b.n	8005b52 <__ieee754_sqrt+0x136>
 8005b72:	4680      	mov	r8, r0
 8005b74:	e7bd      	b.n	8005af2 <__ieee754_sqrt+0xd6>
 8005b76:	bf00      	nop
 8005b78:	7ff00000 	.word	0x7ff00000

08005b7c <__ieee754_asinf>:
 8005b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b80:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 8005b84:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8005b88:	4604      	mov	r4, r0
 8005b8a:	4605      	mov	r5, r0
 8005b8c:	d10c      	bne.n	8005ba8 <__ieee754_asinf+0x2c>
 8005b8e:	498d      	ldr	r1, [pc, #564]	; (8005dc4 <__ieee754_asinf+0x248>)
 8005b90:	f7fb f8d8 	bl	8000d44 <__aeabi_fmul>
 8005b94:	498c      	ldr	r1, [pc, #560]	; (8005dc8 <__ieee754_asinf+0x24c>)
 8005b96:	4605      	mov	r5, r0
 8005b98:	4620      	mov	r0, r4
 8005b9a:	f7fb f8d3 	bl	8000d44 <__aeabi_fmul>
 8005b9e:	4601      	mov	r1, r0
 8005ba0:	4628      	mov	r0, r5
 8005ba2:	f7fa ffc7 	bl	8000b34 <__addsf3>
 8005ba6:	e006      	b.n	8005bb6 <__ieee754_asinf+0x3a>
 8005ba8:	dd07      	ble.n	8005bba <__ieee754_asinf+0x3e>
 8005baa:	4601      	mov	r1, r0
 8005bac:	f7fa ffc0 	bl	8000b30 <__aeabi_fsub>
 8005bb0:	4601      	mov	r1, r0
 8005bb2:	f7fb f97b 	bl	8000eac <__aeabi_fdiv>
 8005bb6:	4604      	mov	r4, r0
 8005bb8:	e00e      	b.n	8005bd8 <__ieee754_asinf+0x5c>
 8005bba:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 8005bbe:	da58      	bge.n	8005c72 <__ieee754_asinf+0xf6>
 8005bc0:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 8005bc4:	da0b      	bge.n	8005bde <__ieee754_asinf+0x62>
 8005bc6:	4981      	ldr	r1, [pc, #516]	; (8005dcc <__ieee754_asinf+0x250>)
 8005bc8:	f7fa ffb4 	bl	8000b34 <__addsf3>
 8005bcc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005bd0:	f7fb fa74 	bl	80010bc <__aeabi_fcmpgt>
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	d04c      	beq.n	8005c72 <__ieee754_asinf+0xf6>
 8005bd8:	4620      	mov	r0, r4
 8005bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bde:	4601      	mov	r1, r0
 8005be0:	f7fb f8b0 	bl	8000d44 <__aeabi_fmul>
 8005be4:	4605      	mov	r5, r0
 8005be6:	497a      	ldr	r1, [pc, #488]	; (8005dd0 <__ieee754_asinf+0x254>)
 8005be8:	f7fb f8ac 	bl	8000d44 <__aeabi_fmul>
 8005bec:	4979      	ldr	r1, [pc, #484]	; (8005dd4 <__ieee754_asinf+0x258>)
 8005bee:	f7fa ffa1 	bl	8000b34 <__addsf3>
 8005bf2:	4629      	mov	r1, r5
 8005bf4:	f7fb f8a6 	bl	8000d44 <__aeabi_fmul>
 8005bf8:	4977      	ldr	r1, [pc, #476]	; (8005dd8 <__ieee754_asinf+0x25c>)
 8005bfa:	f7fa ff99 	bl	8000b30 <__aeabi_fsub>
 8005bfe:	4629      	mov	r1, r5
 8005c00:	f7fb f8a0 	bl	8000d44 <__aeabi_fmul>
 8005c04:	4975      	ldr	r1, [pc, #468]	; (8005ddc <__ieee754_asinf+0x260>)
 8005c06:	f7fa ff95 	bl	8000b34 <__addsf3>
 8005c0a:	4629      	mov	r1, r5
 8005c0c:	f7fb f89a 	bl	8000d44 <__aeabi_fmul>
 8005c10:	4973      	ldr	r1, [pc, #460]	; (8005de0 <__ieee754_asinf+0x264>)
 8005c12:	f7fa ff8d 	bl	8000b30 <__aeabi_fsub>
 8005c16:	4629      	mov	r1, r5
 8005c18:	f7fb f894 	bl	8000d44 <__aeabi_fmul>
 8005c1c:	4971      	ldr	r1, [pc, #452]	; (8005de4 <__ieee754_asinf+0x268>)
 8005c1e:	f7fa ff89 	bl	8000b34 <__addsf3>
 8005c22:	4629      	mov	r1, r5
 8005c24:	f7fb f88e 	bl	8000d44 <__aeabi_fmul>
 8005c28:	496f      	ldr	r1, [pc, #444]	; (8005de8 <__ieee754_asinf+0x26c>)
 8005c2a:	4606      	mov	r6, r0
 8005c2c:	4628      	mov	r0, r5
 8005c2e:	f7fb f889 	bl	8000d44 <__aeabi_fmul>
 8005c32:	496e      	ldr	r1, [pc, #440]	; (8005dec <__ieee754_asinf+0x270>)
 8005c34:	f7fa ff7c 	bl	8000b30 <__aeabi_fsub>
 8005c38:	4629      	mov	r1, r5
 8005c3a:	f7fb f883 	bl	8000d44 <__aeabi_fmul>
 8005c3e:	496c      	ldr	r1, [pc, #432]	; (8005df0 <__ieee754_asinf+0x274>)
 8005c40:	f7fa ff78 	bl	8000b34 <__addsf3>
 8005c44:	4629      	mov	r1, r5
 8005c46:	f7fb f87d 	bl	8000d44 <__aeabi_fmul>
 8005c4a:	496a      	ldr	r1, [pc, #424]	; (8005df4 <__ieee754_asinf+0x278>)
 8005c4c:	f7fa ff70 	bl	8000b30 <__aeabi_fsub>
 8005c50:	4629      	mov	r1, r5
 8005c52:	f7fb f877 	bl	8000d44 <__aeabi_fmul>
 8005c56:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005c5a:	f7fa ff6b 	bl	8000b34 <__addsf3>
 8005c5e:	4601      	mov	r1, r0
 8005c60:	4630      	mov	r0, r6
 8005c62:	f7fb f923 	bl	8000eac <__aeabi_fdiv>
 8005c66:	4621      	mov	r1, r4
 8005c68:	f7fb f86c 	bl	8000d44 <__aeabi_fmul>
 8005c6c:	4601      	mov	r1, r0
 8005c6e:	4620      	mov	r0, r4
 8005c70:	e797      	b.n	8005ba2 <__ieee754_asinf+0x26>
 8005c72:	4620      	mov	r0, r4
 8005c74:	f000 faaa 	bl	80061cc <fabsf>
 8005c78:	4601      	mov	r1, r0
 8005c7a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005c7e:	f7fa ff57 	bl	8000b30 <__aeabi_fsub>
 8005c82:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005c86:	f7fb f85d 	bl	8000d44 <__aeabi_fmul>
 8005c8a:	4606      	mov	r6, r0
 8005c8c:	4950      	ldr	r1, [pc, #320]	; (8005dd0 <__ieee754_asinf+0x254>)
 8005c8e:	f7fb f859 	bl	8000d44 <__aeabi_fmul>
 8005c92:	4950      	ldr	r1, [pc, #320]	; (8005dd4 <__ieee754_asinf+0x258>)
 8005c94:	f7fa ff4e 	bl	8000b34 <__addsf3>
 8005c98:	4631      	mov	r1, r6
 8005c9a:	f7fb f853 	bl	8000d44 <__aeabi_fmul>
 8005c9e:	494e      	ldr	r1, [pc, #312]	; (8005dd8 <__ieee754_asinf+0x25c>)
 8005ca0:	f7fa ff46 	bl	8000b30 <__aeabi_fsub>
 8005ca4:	4631      	mov	r1, r6
 8005ca6:	f7fb f84d 	bl	8000d44 <__aeabi_fmul>
 8005caa:	494c      	ldr	r1, [pc, #304]	; (8005ddc <__ieee754_asinf+0x260>)
 8005cac:	f7fa ff42 	bl	8000b34 <__addsf3>
 8005cb0:	4631      	mov	r1, r6
 8005cb2:	f7fb f847 	bl	8000d44 <__aeabi_fmul>
 8005cb6:	494a      	ldr	r1, [pc, #296]	; (8005de0 <__ieee754_asinf+0x264>)
 8005cb8:	f7fa ff3a 	bl	8000b30 <__aeabi_fsub>
 8005cbc:	4631      	mov	r1, r6
 8005cbe:	f7fb f841 	bl	8000d44 <__aeabi_fmul>
 8005cc2:	4948      	ldr	r1, [pc, #288]	; (8005de4 <__ieee754_asinf+0x268>)
 8005cc4:	f7fa ff36 	bl	8000b34 <__addsf3>
 8005cc8:	4631      	mov	r1, r6
 8005cca:	f7fb f83b 	bl	8000d44 <__aeabi_fmul>
 8005cce:	4946      	ldr	r1, [pc, #280]	; (8005de8 <__ieee754_asinf+0x26c>)
 8005cd0:	4681      	mov	r9, r0
 8005cd2:	4630      	mov	r0, r6
 8005cd4:	f7fb f836 	bl	8000d44 <__aeabi_fmul>
 8005cd8:	4944      	ldr	r1, [pc, #272]	; (8005dec <__ieee754_asinf+0x270>)
 8005cda:	f7fa ff29 	bl	8000b30 <__aeabi_fsub>
 8005cde:	4631      	mov	r1, r6
 8005ce0:	f7fb f830 	bl	8000d44 <__aeabi_fmul>
 8005ce4:	4942      	ldr	r1, [pc, #264]	; (8005df0 <__ieee754_asinf+0x274>)
 8005ce6:	f7fa ff25 	bl	8000b34 <__addsf3>
 8005cea:	4631      	mov	r1, r6
 8005cec:	f7fb f82a 	bl	8000d44 <__aeabi_fmul>
 8005cf0:	4940      	ldr	r1, [pc, #256]	; (8005df4 <__ieee754_asinf+0x278>)
 8005cf2:	f7fa ff1d 	bl	8000b30 <__aeabi_fsub>
 8005cf6:	4631      	mov	r1, r6
 8005cf8:	f7fb f824 	bl	8000d44 <__aeabi_fmul>
 8005cfc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005d00:	f7fa ff18 	bl	8000b34 <__addsf3>
 8005d04:	4682      	mov	sl, r0
 8005d06:	4630      	mov	r0, r6
 8005d08:	f000 f902 	bl	8005f10 <__ieee754_sqrtf>
 8005d0c:	4b3a      	ldr	r3, [pc, #232]	; (8005df8 <__ieee754_asinf+0x27c>)
 8005d0e:	4607      	mov	r7, r0
 8005d10:	4598      	cmp	r8, r3
 8005d12:	dd1a      	ble.n	8005d4a <__ieee754_asinf+0x1ce>
 8005d14:	4651      	mov	r1, sl
 8005d16:	4648      	mov	r0, r9
 8005d18:	f7fb f8c8 	bl	8000eac <__aeabi_fdiv>
 8005d1c:	4639      	mov	r1, r7
 8005d1e:	f7fb f811 	bl	8000d44 <__aeabi_fmul>
 8005d22:	4639      	mov	r1, r7
 8005d24:	f7fa ff06 	bl	8000b34 <__addsf3>
 8005d28:	4601      	mov	r1, r0
 8005d2a:	f7fa ff03 	bl	8000b34 <__addsf3>
 8005d2e:	4933      	ldr	r1, [pc, #204]	; (8005dfc <__ieee754_asinf+0x280>)
 8005d30:	f7fa ff00 	bl	8000b34 <__addsf3>
 8005d34:	4601      	mov	r1, r0
 8005d36:	4823      	ldr	r0, [pc, #140]	; (8005dc4 <__ieee754_asinf+0x248>)
 8005d38:	f7fa fefa 	bl	8000b30 <__aeabi_fsub>
 8005d3c:	2d00      	cmp	r5, #0
 8005d3e:	4604      	mov	r4, r0
 8005d40:	f73f af4a 	bgt.w	8005bd8 <__ieee754_asinf+0x5c>
 8005d44:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005d48:	e735      	b.n	8005bb6 <__ieee754_asinf+0x3a>
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 8005d50:	f7fa fef0 	bl	8000b34 <__addsf3>
 8005d54:	4651      	mov	r1, sl
 8005d56:	4604      	mov	r4, r0
 8005d58:	4648      	mov	r0, r9
 8005d5a:	f7fb f8a7 	bl	8000eac <__aeabi_fdiv>
 8005d5e:	4601      	mov	r1, r0
 8005d60:	4620      	mov	r0, r4
 8005d62:	f7fa ffef 	bl	8000d44 <__aeabi_fmul>
 8005d66:	f028 080f 	bic.w	r8, r8, #15
 8005d6a:	4681      	mov	r9, r0
 8005d6c:	4641      	mov	r1, r8
 8005d6e:	4640      	mov	r0, r8
 8005d70:	f7fa ffe8 	bl	8000d44 <__aeabi_fmul>
 8005d74:	4601      	mov	r1, r0
 8005d76:	4630      	mov	r0, r6
 8005d78:	f7fa feda 	bl	8000b30 <__aeabi_fsub>
 8005d7c:	4641      	mov	r1, r8
 8005d7e:	4604      	mov	r4, r0
 8005d80:	4638      	mov	r0, r7
 8005d82:	f7fa fed7 	bl	8000b34 <__addsf3>
 8005d86:	4601      	mov	r1, r0
 8005d88:	4620      	mov	r0, r4
 8005d8a:	f7fb f88f 	bl	8000eac <__aeabi_fdiv>
 8005d8e:	4601      	mov	r1, r0
 8005d90:	f7fa fed0 	bl	8000b34 <__addsf3>
 8005d94:	4601      	mov	r1, r0
 8005d96:	480c      	ldr	r0, [pc, #48]	; (8005dc8 <__ieee754_asinf+0x24c>)
 8005d98:	f7fa feca 	bl	8000b30 <__aeabi_fsub>
 8005d9c:	4601      	mov	r1, r0
 8005d9e:	4648      	mov	r0, r9
 8005da0:	f7fa fec6 	bl	8000b30 <__aeabi_fsub>
 8005da4:	4641      	mov	r1, r8
 8005da6:	4604      	mov	r4, r0
 8005da8:	4640      	mov	r0, r8
 8005daa:	f7fa fec3 	bl	8000b34 <__addsf3>
 8005dae:	4601      	mov	r1, r0
 8005db0:	4813      	ldr	r0, [pc, #76]	; (8005e00 <__ieee754_asinf+0x284>)
 8005db2:	f7fa febd 	bl	8000b30 <__aeabi_fsub>
 8005db6:	4601      	mov	r1, r0
 8005db8:	4620      	mov	r0, r4
 8005dba:	f7fa feb9 	bl	8000b30 <__aeabi_fsub>
 8005dbe:	4601      	mov	r1, r0
 8005dc0:	480f      	ldr	r0, [pc, #60]	; (8005e00 <__ieee754_asinf+0x284>)
 8005dc2:	e7b9      	b.n	8005d38 <__ieee754_asinf+0x1bc>
 8005dc4:	3fc90fdb 	.word	0x3fc90fdb
 8005dc8:	b33bbd2e 	.word	0xb33bbd2e
 8005dcc:	7149f2ca 	.word	0x7149f2ca
 8005dd0:	3811ef08 	.word	0x3811ef08
 8005dd4:	3a4f7f04 	.word	0x3a4f7f04
 8005dd8:	3d241146 	.word	0x3d241146
 8005ddc:	3e4e0aa8 	.word	0x3e4e0aa8
 8005de0:	3ea6b090 	.word	0x3ea6b090
 8005de4:	3e2aaaab 	.word	0x3e2aaaab
 8005de8:	3d9dc62e 	.word	0x3d9dc62e
 8005dec:	3f303361 	.word	0x3f303361
 8005df0:	4001572d 	.word	0x4001572d
 8005df4:	4019d139 	.word	0x4019d139
 8005df8:	3f799999 	.word	0x3f799999
 8005dfc:	333bbd2e 	.word	0x333bbd2e
 8005e00:	3f490fdb 	.word	0x3f490fdb

08005e04 <__ieee754_atan2f>:
 8005e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e06:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005e0a:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8005e0e:	4603      	mov	r3, r0
 8005e10:	dc05      	bgt.n	8005e1e <__ieee754_atan2f+0x1a>
 8005e12:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8005e16:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005e1a:	4607      	mov	r7, r0
 8005e1c:	dd04      	ble.n	8005e28 <__ieee754_atan2f+0x24>
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fa fe88 	bl	8000b34 <__addsf3>
 8005e24:	4603      	mov	r3, r0
 8005e26:	e011      	b.n	8005e4c <__ieee754_atan2f+0x48>
 8005e28:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8005e2c:	d103      	bne.n	8005e36 <__ieee754_atan2f+0x32>
 8005e2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005e32:	f000 b8bf 	b.w	8005fb4 <atanf>
 8005e36:	178c      	asrs	r4, r1, #30
 8005e38:	f004 0402 	and.w	r4, r4, #2
 8005e3c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8005e40:	b932      	cbnz	r2, 8005e50 <__ieee754_atan2f+0x4c>
 8005e42:	2c02      	cmp	r4, #2
 8005e44:	d04c      	beq.n	8005ee0 <__ieee754_atan2f+0xdc>
 8005e46:	2c03      	cmp	r4, #3
 8005e48:	d100      	bne.n	8005e4c <__ieee754_atan2f+0x48>
 8005e4a:	4b29      	ldr	r3, [pc, #164]	; (8005ef0 <__ieee754_atan2f+0xec>)
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e50:	b91e      	cbnz	r6, 8005e5a <__ieee754_atan2f+0x56>
 8005e52:	2f00      	cmp	r7, #0
 8005e54:	da4a      	bge.n	8005eec <__ieee754_atan2f+0xe8>
 8005e56:	4b27      	ldr	r3, [pc, #156]	; (8005ef4 <__ieee754_atan2f+0xf0>)
 8005e58:	e7f8      	b.n	8005e4c <__ieee754_atan2f+0x48>
 8005e5a:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8005e5e:	d10e      	bne.n	8005e7e <__ieee754_atan2f+0x7a>
 8005e60:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005e64:	f104 34ff 	add.w	r4, r4, #4294967295
 8005e68:	d105      	bne.n	8005e76 <__ieee754_atan2f+0x72>
 8005e6a:	2c02      	cmp	r4, #2
 8005e6c:	d83a      	bhi.n	8005ee4 <__ieee754_atan2f+0xe0>
 8005e6e:	4b22      	ldr	r3, [pc, #136]	; (8005ef8 <__ieee754_atan2f+0xf4>)
 8005e70:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005e74:	e7ea      	b.n	8005e4c <__ieee754_atan2f+0x48>
 8005e76:	2c02      	cmp	r4, #2
 8005e78:	d836      	bhi.n	8005ee8 <__ieee754_atan2f+0xe4>
 8005e7a:	4b20      	ldr	r3, [pc, #128]	; (8005efc <__ieee754_atan2f+0xf8>)
 8005e7c:	e7f8      	b.n	8005e70 <__ieee754_atan2f+0x6c>
 8005e7e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005e82:	d0e6      	beq.n	8005e52 <__ieee754_atan2f+0x4e>
 8005e84:	1b92      	subs	r2, r2, r6
 8005e86:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 8005e8a:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8005e8e:	da17      	bge.n	8005ec0 <__ieee754_atan2f+0xbc>
 8005e90:	2900      	cmp	r1, #0
 8005e92:	da01      	bge.n	8005e98 <__ieee754_atan2f+0x94>
 8005e94:	303c      	adds	r0, #60	; 0x3c
 8005e96:	db15      	blt.n	8005ec4 <__ieee754_atan2f+0xc0>
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f7fb f807 	bl	8000eac <__aeabi_fdiv>
 8005e9e:	f000 f995 	bl	80061cc <fabsf>
 8005ea2:	f000 f887 	bl	8005fb4 <atanf>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	2c01      	cmp	r4, #1
 8005eaa:	d00d      	beq.n	8005ec8 <__ieee754_atan2f+0xc4>
 8005eac:	2c02      	cmp	r4, #2
 8005eae:	d00e      	beq.n	8005ece <__ieee754_atan2f+0xca>
 8005eb0:	2c00      	cmp	r4, #0
 8005eb2:	d0cb      	beq.n	8005e4c <__ieee754_atan2f+0x48>
 8005eb4:	4912      	ldr	r1, [pc, #72]	; (8005f00 <__ieee754_atan2f+0xfc>)
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f7fa fe3c 	bl	8000b34 <__addsf3>
 8005ebc:	4911      	ldr	r1, [pc, #68]	; (8005f04 <__ieee754_atan2f+0x100>)
 8005ebe:	e00c      	b.n	8005eda <__ieee754_atan2f+0xd6>
 8005ec0:	4b11      	ldr	r3, [pc, #68]	; (8005f08 <__ieee754_atan2f+0x104>)
 8005ec2:	e7f1      	b.n	8005ea8 <__ieee754_atan2f+0xa4>
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	e7ef      	b.n	8005ea8 <__ieee754_atan2f+0xa4>
 8005ec8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005ecc:	e7be      	b.n	8005e4c <__ieee754_atan2f+0x48>
 8005ece:	490c      	ldr	r1, [pc, #48]	; (8005f00 <__ieee754_atan2f+0xfc>)
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7fa fe2f 	bl	8000b34 <__addsf3>
 8005ed6:	4601      	mov	r1, r0
 8005ed8:	480a      	ldr	r0, [pc, #40]	; (8005f04 <__ieee754_atan2f+0x100>)
 8005eda:	f7fa fe29 	bl	8000b30 <__aeabi_fsub>
 8005ede:	e7a1      	b.n	8005e24 <__ieee754_atan2f+0x20>
 8005ee0:	4b08      	ldr	r3, [pc, #32]	; (8005f04 <__ieee754_atan2f+0x100>)
 8005ee2:	e7b3      	b.n	8005e4c <__ieee754_atan2f+0x48>
 8005ee4:	4b09      	ldr	r3, [pc, #36]	; (8005f0c <__ieee754_atan2f+0x108>)
 8005ee6:	e7b1      	b.n	8005e4c <__ieee754_atan2f+0x48>
 8005ee8:	2300      	movs	r3, #0
 8005eea:	e7af      	b.n	8005e4c <__ieee754_atan2f+0x48>
 8005eec:	4b06      	ldr	r3, [pc, #24]	; (8005f08 <__ieee754_atan2f+0x104>)
 8005eee:	e7ad      	b.n	8005e4c <__ieee754_atan2f+0x48>
 8005ef0:	c0490fdb 	.word	0xc0490fdb
 8005ef4:	bfc90fdb 	.word	0xbfc90fdb
 8005ef8:	08008de0 	.word	0x08008de0
 8005efc:	08008dec 	.word	0x08008dec
 8005f00:	33bbbd2e 	.word	0x33bbbd2e
 8005f04:	40490fdb 	.word	0x40490fdb
 8005f08:	3fc90fdb 	.word	0x3fc90fdb
 8005f0c:	3f490fdb 	.word	0x3f490fdb

08005f10 <__ieee754_sqrtf>:
 8005f10:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8005f14:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005f18:	b570      	push	{r4, r5, r6, lr}
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	4604      	mov	r4, r0
 8005f1e:	d309      	bcc.n	8005f34 <__ieee754_sqrtf+0x24>
 8005f20:	4601      	mov	r1, r0
 8005f22:	f7fa ff0f 	bl	8000d44 <__aeabi_fmul>
 8005f26:	4601      	mov	r1, r0
 8005f28:	4620      	mov	r0, r4
 8005f2a:	f7fa fe03 	bl	8000b34 <__addsf3>
 8005f2e:	4604      	mov	r4, r0
 8005f30:	4620      	mov	r0, r4
 8005f32:	bd70      	pop	{r4, r5, r6, pc}
 8005f34:	2a00      	cmp	r2, #0
 8005f36:	d0fb      	beq.n	8005f30 <__ieee754_sqrtf+0x20>
 8005f38:	2800      	cmp	r0, #0
 8005f3a:	da06      	bge.n	8005f4a <__ieee754_sqrtf+0x3a>
 8005f3c:	4601      	mov	r1, r0
 8005f3e:	f7fa fdf7 	bl	8000b30 <__aeabi_fsub>
 8005f42:	4601      	mov	r1, r0
 8005f44:	f7fa ffb2 	bl	8000eac <__aeabi_fdiv>
 8005f48:	e7f1      	b.n	8005f2e <__ieee754_sqrtf+0x1e>
 8005f4a:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8005f4e:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8005f52:	d029      	beq.n	8005fa8 <__ieee754_sqrtf+0x98>
 8005f54:	f3c3 0216 	ubfx	r2, r3, #0, #23
 8005f58:	07cb      	lsls	r3, r1, #31
 8005f5a:	f04f 0300 	mov.w	r3, #0
 8005f5e:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8005f62:	f04f 0419 	mov.w	r4, #25
 8005f66:	461e      	mov	r6, r3
 8005f68:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8005f6c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005f70:	bf58      	it	pl
 8005f72:	0052      	lslpl	r2, r2, #1
 8005f74:	1040      	asrs	r0, r0, #1
 8005f76:	0052      	lsls	r2, r2, #1
 8005f78:	1875      	adds	r5, r6, r1
 8005f7a:	4295      	cmp	r5, r2
 8005f7c:	bfde      	ittt	le
 8005f7e:	186e      	addle	r6, r5, r1
 8005f80:	1b52      	suble	r2, r2, r5
 8005f82:	185b      	addle	r3, r3, r1
 8005f84:	3c01      	subs	r4, #1
 8005f86:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8005f8a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005f8e:	d1f3      	bne.n	8005f78 <__ieee754_sqrtf+0x68>
 8005f90:	b112      	cbz	r2, 8005f98 <__ieee754_sqrtf+0x88>
 8005f92:	3301      	adds	r3, #1
 8005f94:	f023 0301 	bic.w	r3, r3, #1
 8005f98:	105c      	asrs	r4, r3, #1
 8005f9a:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8005f9e:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8005fa2:	e7c5      	b.n	8005f30 <__ieee754_sqrtf+0x20>
 8005fa4:	005b      	lsls	r3, r3, #1
 8005fa6:	3201      	adds	r2, #1
 8005fa8:	0218      	lsls	r0, r3, #8
 8005faa:	d5fb      	bpl.n	8005fa4 <__ieee754_sqrtf+0x94>
 8005fac:	3a01      	subs	r2, #1
 8005fae:	1a89      	subs	r1, r1, r2
 8005fb0:	e7d0      	b.n	8005f54 <__ieee754_sqrtf+0x44>
	...

08005fb4 <atanf>:
 8005fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fb8:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8005fbc:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8005fc0:	4604      	mov	r4, r0
 8005fc2:	4680      	mov	r8, r0
 8005fc4:	db0e      	blt.n	8005fe4 <atanf+0x30>
 8005fc6:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8005fca:	dd04      	ble.n	8005fd6 <atanf+0x22>
 8005fcc:	4601      	mov	r1, r0
 8005fce:	f7fa fdb1 	bl	8000b34 <__addsf3>
 8005fd2:	4604      	mov	r4, r0
 8005fd4:	e003      	b.n	8005fde <atanf+0x2a>
 8005fd6:	2800      	cmp	r0, #0
 8005fd8:	f300 80ce 	bgt.w	8006178 <atanf+0x1c4>
 8005fdc:	4c67      	ldr	r4, [pc, #412]	; (800617c <atanf+0x1c8>)
 8005fde:	4620      	mov	r0, r4
 8005fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fe4:	4b66      	ldr	r3, [pc, #408]	; (8006180 <atanf+0x1cc>)
 8005fe6:	429d      	cmp	r5, r3
 8005fe8:	dc0e      	bgt.n	8006008 <atanf+0x54>
 8005fea:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8005fee:	da08      	bge.n	8006002 <atanf+0x4e>
 8005ff0:	4964      	ldr	r1, [pc, #400]	; (8006184 <atanf+0x1d0>)
 8005ff2:	f7fa fd9f 	bl	8000b34 <__addsf3>
 8005ff6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005ffa:	f7fb f85f 	bl	80010bc <__aeabi_fcmpgt>
 8005ffe:	2800      	cmp	r0, #0
 8006000:	d1ed      	bne.n	8005fde <atanf+0x2a>
 8006002:	f04f 36ff 	mov.w	r6, #4294967295
 8006006:	e01c      	b.n	8006042 <atanf+0x8e>
 8006008:	f000 f8e0 	bl	80061cc <fabsf>
 800600c:	4b5e      	ldr	r3, [pc, #376]	; (8006188 <atanf+0x1d4>)
 800600e:	4604      	mov	r4, r0
 8006010:	429d      	cmp	r5, r3
 8006012:	dc7c      	bgt.n	800610e <atanf+0x15a>
 8006014:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8006018:	429d      	cmp	r5, r3
 800601a:	dc67      	bgt.n	80060ec <atanf+0x138>
 800601c:	4601      	mov	r1, r0
 800601e:	f7fa fd89 	bl	8000b34 <__addsf3>
 8006022:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8006026:	f7fa fd83 	bl	8000b30 <__aeabi_fsub>
 800602a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800602e:	4605      	mov	r5, r0
 8006030:	4620      	mov	r0, r4
 8006032:	f7fa fd7f 	bl	8000b34 <__addsf3>
 8006036:	4601      	mov	r1, r0
 8006038:	4628      	mov	r0, r5
 800603a:	f7fa ff37 	bl	8000eac <__aeabi_fdiv>
 800603e:	2600      	movs	r6, #0
 8006040:	4604      	mov	r4, r0
 8006042:	4621      	mov	r1, r4
 8006044:	4620      	mov	r0, r4
 8006046:	f7fa fe7d 	bl	8000d44 <__aeabi_fmul>
 800604a:	4601      	mov	r1, r0
 800604c:	4607      	mov	r7, r0
 800604e:	f7fa fe79 	bl	8000d44 <__aeabi_fmul>
 8006052:	4605      	mov	r5, r0
 8006054:	494d      	ldr	r1, [pc, #308]	; (800618c <atanf+0x1d8>)
 8006056:	f7fa fe75 	bl	8000d44 <__aeabi_fmul>
 800605a:	494d      	ldr	r1, [pc, #308]	; (8006190 <atanf+0x1dc>)
 800605c:	f7fa fd6a 	bl	8000b34 <__addsf3>
 8006060:	4629      	mov	r1, r5
 8006062:	f7fa fe6f 	bl	8000d44 <__aeabi_fmul>
 8006066:	494b      	ldr	r1, [pc, #300]	; (8006194 <atanf+0x1e0>)
 8006068:	f7fa fd64 	bl	8000b34 <__addsf3>
 800606c:	4629      	mov	r1, r5
 800606e:	f7fa fe69 	bl	8000d44 <__aeabi_fmul>
 8006072:	4949      	ldr	r1, [pc, #292]	; (8006198 <atanf+0x1e4>)
 8006074:	f7fa fd5e 	bl	8000b34 <__addsf3>
 8006078:	4629      	mov	r1, r5
 800607a:	f7fa fe63 	bl	8000d44 <__aeabi_fmul>
 800607e:	4947      	ldr	r1, [pc, #284]	; (800619c <atanf+0x1e8>)
 8006080:	f7fa fd58 	bl	8000b34 <__addsf3>
 8006084:	4629      	mov	r1, r5
 8006086:	f7fa fe5d 	bl	8000d44 <__aeabi_fmul>
 800608a:	4945      	ldr	r1, [pc, #276]	; (80061a0 <atanf+0x1ec>)
 800608c:	f7fa fd52 	bl	8000b34 <__addsf3>
 8006090:	4639      	mov	r1, r7
 8006092:	f7fa fe57 	bl	8000d44 <__aeabi_fmul>
 8006096:	4943      	ldr	r1, [pc, #268]	; (80061a4 <atanf+0x1f0>)
 8006098:	4607      	mov	r7, r0
 800609a:	4628      	mov	r0, r5
 800609c:	f7fa fe52 	bl	8000d44 <__aeabi_fmul>
 80060a0:	4941      	ldr	r1, [pc, #260]	; (80061a8 <atanf+0x1f4>)
 80060a2:	f7fa fd45 	bl	8000b30 <__aeabi_fsub>
 80060a6:	4629      	mov	r1, r5
 80060a8:	f7fa fe4c 	bl	8000d44 <__aeabi_fmul>
 80060ac:	493f      	ldr	r1, [pc, #252]	; (80061ac <atanf+0x1f8>)
 80060ae:	f7fa fd3f 	bl	8000b30 <__aeabi_fsub>
 80060b2:	4629      	mov	r1, r5
 80060b4:	f7fa fe46 	bl	8000d44 <__aeabi_fmul>
 80060b8:	493d      	ldr	r1, [pc, #244]	; (80061b0 <atanf+0x1fc>)
 80060ba:	f7fa fd39 	bl	8000b30 <__aeabi_fsub>
 80060be:	4629      	mov	r1, r5
 80060c0:	f7fa fe40 	bl	8000d44 <__aeabi_fmul>
 80060c4:	493b      	ldr	r1, [pc, #236]	; (80061b4 <atanf+0x200>)
 80060c6:	f7fa fd33 	bl	8000b30 <__aeabi_fsub>
 80060ca:	4629      	mov	r1, r5
 80060cc:	f7fa fe3a 	bl	8000d44 <__aeabi_fmul>
 80060d0:	4601      	mov	r1, r0
 80060d2:	4638      	mov	r0, r7
 80060d4:	f7fa fd2e 	bl	8000b34 <__addsf3>
 80060d8:	4621      	mov	r1, r4
 80060da:	f7fa fe33 	bl	8000d44 <__aeabi_fmul>
 80060de:	1c73      	adds	r3, r6, #1
 80060e0:	4601      	mov	r1, r0
 80060e2:	d133      	bne.n	800614c <atanf+0x198>
 80060e4:	4620      	mov	r0, r4
 80060e6:	f7fa fd23 	bl	8000b30 <__aeabi_fsub>
 80060ea:	e772      	b.n	8005fd2 <atanf+0x1e>
 80060ec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80060f0:	f7fa fd1e 	bl	8000b30 <__aeabi_fsub>
 80060f4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80060f8:	4605      	mov	r5, r0
 80060fa:	4620      	mov	r0, r4
 80060fc:	f7fa fd1a 	bl	8000b34 <__addsf3>
 8006100:	4601      	mov	r1, r0
 8006102:	4628      	mov	r0, r5
 8006104:	f7fa fed2 	bl	8000eac <__aeabi_fdiv>
 8006108:	2601      	movs	r6, #1
 800610a:	4604      	mov	r4, r0
 800610c:	e799      	b.n	8006042 <atanf+0x8e>
 800610e:	4b2a      	ldr	r3, [pc, #168]	; (80061b8 <atanf+0x204>)
 8006110:	429d      	cmp	r5, r3
 8006112:	dc14      	bgt.n	800613e <atanf+0x18a>
 8006114:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8006118:	f7fa fd0a 	bl	8000b30 <__aeabi_fsub>
 800611c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8006120:	4605      	mov	r5, r0
 8006122:	4620      	mov	r0, r4
 8006124:	f7fa fe0e 	bl	8000d44 <__aeabi_fmul>
 8006128:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800612c:	f7fa fd02 	bl	8000b34 <__addsf3>
 8006130:	4601      	mov	r1, r0
 8006132:	4628      	mov	r0, r5
 8006134:	f7fa feba 	bl	8000eac <__aeabi_fdiv>
 8006138:	2602      	movs	r6, #2
 800613a:	4604      	mov	r4, r0
 800613c:	e781      	b.n	8006042 <atanf+0x8e>
 800613e:	4601      	mov	r1, r0
 8006140:	481e      	ldr	r0, [pc, #120]	; (80061bc <atanf+0x208>)
 8006142:	f7fa feb3 	bl	8000eac <__aeabi_fdiv>
 8006146:	2603      	movs	r6, #3
 8006148:	4604      	mov	r4, r0
 800614a:	e77a      	b.n	8006042 <atanf+0x8e>
 800614c:	4b1c      	ldr	r3, [pc, #112]	; (80061c0 <atanf+0x20c>)
 800614e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8006152:	f7fa fced 	bl	8000b30 <__aeabi_fsub>
 8006156:	4621      	mov	r1, r4
 8006158:	f7fa fcea 	bl	8000b30 <__aeabi_fsub>
 800615c:	4b19      	ldr	r3, [pc, #100]	; (80061c4 <atanf+0x210>)
 800615e:	4601      	mov	r1, r0
 8006160:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006164:	f7fa fce4 	bl	8000b30 <__aeabi_fsub>
 8006168:	f1b8 0f00 	cmp.w	r8, #0
 800616c:	4604      	mov	r4, r0
 800616e:	f6bf af36 	bge.w	8005fde <atanf+0x2a>
 8006172:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8006176:	e72c      	b.n	8005fd2 <atanf+0x1e>
 8006178:	4c13      	ldr	r4, [pc, #76]	; (80061c8 <atanf+0x214>)
 800617a:	e730      	b.n	8005fde <atanf+0x2a>
 800617c:	bfc90fdb 	.word	0xbfc90fdb
 8006180:	3edfffff 	.word	0x3edfffff
 8006184:	7149f2ca 	.word	0x7149f2ca
 8006188:	3f97ffff 	.word	0x3f97ffff
 800618c:	3c8569d7 	.word	0x3c8569d7
 8006190:	3d4bda59 	.word	0x3d4bda59
 8006194:	3d886b35 	.word	0x3d886b35
 8006198:	3dba2e6e 	.word	0x3dba2e6e
 800619c:	3e124925 	.word	0x3e124925
 80061a0:	3eaaaaab 	.word	0x3eaaaaab
 80061a4:	bd15a221 	.word	0xbd15a221
 80061a8:	3d6ef16b 	.word	0x3d6ef16b
 80061ac:	3d9d8795 	.word	0x3d9d8795
 80061b0:	3de38e38 	.word	0x3de38e38
 80061b4:	3e4ccccd 	.word	0x3e4ccccd
 80061b8:	401bffff 	.word	0x401bffff
 80061bc:	bf800000 	.word	0xbf800000
 80061c0:	08008e08 	.word	0x08008e08
 80061c4:	08008df8 	.word	0x08008df8
 80061c8:	3fc90fdb 	.word	0x3fc90fdb

080061cc <fabsf>:
 80061cc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80061d0:	4770      	bx	lr
	...

080061d4 <nanf>:
 80061d4:	4800      	ldr	r0, [pc, #0]	; (80061d8 <nanf+0x4>)
 80061d6:	4770      	bx	lr
 80061d8:	7fc00000 	.word	0x7fc00000

080061dc <__errno>:
 80061dc:	4b01      	ldr	r3, [pc, #4]	; (80061e4 <__errno+0x8>)
 80061de:	6818      	ldr	r0, [r3, #0]
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	20000024 	.word	0x20000024

080061e8 <std>:
 80061e8:	2300      	movs	r3, #0
 80061ea:	b510      	push	{r4, lr}
 80061ec:	4604      	mov	r4, r0
 80061ee:	e9c0 3300 	strd	r3, r3, [r0]
 80061f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061f6:	6083      	str	r3, [r0, #8]
 80061f8:	8181      	strh	r1, [r0, #12]
 80061fa:	6643      	str	r3, [r0, #100]	; 0x64
 80061fc:	81c2      	strh	r2, [r0, #14]
 80061fe:	6183      	str	r3, [r0, #24]
 8006200:	4619      	mov	r1, r3
 8006202:	2208      	movs	r2, #8
 8006204:	305c      	adds	r0, #92	; 0x5c
 8006206:	f000 f91a 	bl	800643e <memset>
 800620a:	4b05      	ldr	r3, [pc, #20]	; (8006220 <std+0x38>)
 800620c:	6224      	str	r4, [r4, #32]
 800620e:	6263      	str	r3, [r4, #36]	; 0x24
 8006210:	4b04      	ldr	r3, [pc, #16]	; (8006224 <std+0x3c>)
 8006212:	62a3      	str	r3, [r4, #40]	; 0x28
 8006214:	4b04      	ldr	r3, [pc, #16]	; (8006228 <std+0x40>)
 8006216:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006218:	4b04      	ldr	r3, [pc, #16]	; (800622c <std+0x44>)
 800621a:	6323      	str	r3, [r4, #48]	; 0x30
 800621c:	bd10      	pop	{r4, pc}
 800621e:	bf00      	nop
 8006220:	08006f2d 	.word	0x08006f2d
 8006224:	08006f4f 	.word	0x08006f4f
 8006228:	08006f87 	.word	0x08006f87
 800622c:	08006fab 	.word	0x08006fab

08006230 <_cleanup_r>:
 8006230:	4901      	ldr	r1, [pc, #4]	; (8006238 <_cleanup_r+0x8>)
 8006232:	f000 b8af 	b.w	8006394 <_fwalk_reent>
 8006236:	bf00      	nop
 8006238:	08007df1 	.word	0x08007df1

0800623c <__sfmoreglue>:
 800623c:	2268      	movs	r2, #104	; 0x68
 800623e:	b570      	push	{r4, r5, r6, lr}
 8006240:	1e4d      	subs	r5, r1, #1
 8006242:	4355      	muls	r5, r2
 8006244:	460e      	mov	r6, r1
 8006246:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800624a:	f000 f921 	bl	8006490 <_malloc_r>
 800624e:	4604      	mov	r4, r0
 8006250:	b140      	cbz	r0, 8006264 <__sfmoreglue+0x28>
 8006252:	2100      	movs	r1, #0
 8006254:	e9c0 1600 	strd	r1, r6, [r0]
 8006258:	300c      	adds	r0, #12
 800625a:	60a0      	str	r0, [r4, #8]
 800625c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006260:	f000 f8ed 	bl	800643e <memset>
 8006264:	4620      	mov	r0, r4
 8006266:	bd70      	pop	{r4, r5, r6, pc}

08006268 <__sfp_lock_acquire>:
 8006268:	4801      	ldr	r0, [pc, #4]	; (8006270 <__sfp_lock_acquire+0x8>)
 800626a:	f000 b8d8 	b.w	800641e <__retarget_lock_acquire_recursive>
 800626e:	bf00      	nop
 8006270:	20001ee1 	.word	0x20001ee1

08006274 <__sfp_lock_release>:
 8006274:	4801      	ldr	r0, [pc, #4]	; (800627c <__sfp_lock_release+0x8>)
 8006276:	f000 b8d3 	b.w	8006420 <__retarget_lock_release_recursive>
 800627a:	bf00      	nop
 800627c:	20001ee1 	.word	0x20001ee1

08006280 <__sinit_lock_acquire>:
 8006280:	4801      	ldr	r0, [pc, #4]	; (8006288 <__sinit_lock_acquire+0x8>)
 8006282:	f000 b8cc 	b.w	800641e <__retarget_lock_acquire_recursive>
 8006286:	bf00      	nop
 8006288:	20001ee2 	.word	0x20001ee2

0800628c <__sinit_lock_release>:
 800628c:	4801      	ldr	r0, [pc, #4]	; (8006294 <__sinit_lock_release+0x8>)
 800628e:	f000 b8c7 	b.w	8006420 <__retarget_lock_release_recursive>
 8006292:	bf00      	nop
 8006294:	20001ee2 	.word	0x20001ee2

08006298 <__sinit>:
 8006298:	b510      	push	{r4, lr}
 800629a:	4604      	mov	r4, r0
 800629c:	f7ff fff0 	bl	8006280 <__sinit_lock_acquire>
 80062a0:	69a3      	ldr	r3, [r4, #24]
 80062a2:	b11b      	cbz	r3, 80062ac <__sinit+0x14>
 80062a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062a8:	f7ff bff0 	b.w	800628c <__sinit_lock_release>
 80062ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80062b0:	6523      	str	r3, [r4, #80]	; 0x50
 80062b2:	4b13      	ldr	r3, [pc, #76]	; (8006300 <__sinit+0x68>)
 80062b4:	4a13      	ldr	r2, [pc, #76]	; (8006304 <__sinit+0x6c>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80062ba:	42a3      	cmp	r3, r4
 80062bc:	bf08      	it	eq
 80062be:	2301      	moveq	r3, #1
 80062c0:	4620      	mov	r0, r4
 80062c2:	bf08      	it	eq
 80062c4:	61a3      	streq	r3, [r4, #24]
 80062c6:	f000 f81f 	bl	8006308 <__sfp>
 80062ca:	6060      	str	r0, [r4, #4]
 80062cc:	4620      	mov	r0, r4
 80062ce:	f000 f81b 	bl	8006308 <__sfp>
 80062d2:	60a0      	str	r0, [r4, #8]
 80062d4:	4620      	mov	r0, r4
 80062d6:	f000 f817 	bl	8006308 <__sfp>
 80062da:	2200      	movs	r2, #0
 80062dc:	2104      	movs	r1, #4
 80062de:	60e0      	str	r0, [r4, #12]
 80062e0:	6860      	ldr	r0, [r4, #4]
 80062e2:	f7ff ff81 	bl	80061e8 <std>
 80062e6:	2201      	movs	r2, #1
 80062e8:	2109      	movs	r1, #9
 80062ea:	68a0      	ldr	r0, [r4, #8]
 80062ec:	f7ff ff7c 	bl	80061e8 <std>
 80062f0:	2202      	movs	r2, #2
 80062f2:	2112      	movs	r1, #18
 80062f4:	68e0      	ldr	r0, [r4, #12]
 80062f6:	f7ff ff77 	bl	80061e8 <std>
 80062fa:	2301      	movs	r3, #1
 80062fc:	61a3      	str	r3, [r4, #24]
 80062fe:	e7d1      	b.n	80062a4 <__sinit+0xc>
 8006300:	08008e78 	.word	0x08008e78
 8006304:	08006231 	.word	0x08006231

08006308 <__sfp>:
 8006308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800630a:	4607      	mov	r7, r0
 800630c:	f7ff ffac 	bl	8006268 <__sfp_lock_acquire>
 8006310:	4b1e      	ldr	r3, [pc, #120]	; (800638c <__sfp+0x84>)
 8006312:	681e      	ldr	r6, [r3, #0]
 8006314:	69b3      	ldr	r3, [r6, #24]
 8006316:	b913      	cbnz	r3, 800631e <__sfp+0x16>
 8006318:	4630      	mov	r0, r6
 800631a:	f7ff ffbd 	bl	8006298 <__sinit>
 800631e:	3648      	adds	r6, #72	; 0x48
 8006320:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006324:	3b01      	subs	r3, #1
 8006326:	d503      	bpl.n	8006330 <__sfp+0x28>
 8006328:	6833      	ldr	r3, [r6, #0]
 800632a:	b30b      	cbz	r3, 8006370 <__sfp+0x68>
 800632c:	6836      	ldr	r6, [r6, #0]
 800632e:	e7f7      	b.n	8006320 <__sfp+0x18>
 8006330:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006334:	b9d5      	cbnz	r5, 800636c <__sfp+0x64>
 8006336:	4b16      	ldr	r3, [pc, #88]	; (8006390 <__sfp+0x88>)
 8006338:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800633c:	60e3      	str	r3, [r4, #12]
 800633e:	6665      	str	r5, [r4, #100]	; 0x64
 8006340:	f000 f86c 	bl	800641c <__retarget_lock_init_recursive>
 8006344:	f7ff ff96 	bl	8006274 <__sfp_lock_release>
 8006348:	2208      	movs	r2, #8
 800634a:	4629      	mov	r1, r5
 800634c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006350:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006354:	6025      	str	r5, [r4, #0]
 8006356:	61a5      	str	r5, [r4, #24]
 8006358:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800635c:	f000 f86f 	bl	800643e <memset>
 8006360:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006364:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006368:	4620      	mov	r0, r4
 800636a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800636c:	3468      	adds	r4, #104	; 0x68
 800636e:	e7d9      	b.n	8006324 <__sfp+0x1c>
 8006370:	2104      	movs	r1, #4
 8006372:	4638      	mov	r0, r7
 8006374:	f7ff ff62 	bl	800623c <__sfmoreglue>
 8006378:	4604      	mov	r4, r0
 800637a:	6030      	str	r0, [r6, #0]
 800637c:	2800      	cmp	r0, #0
 800637e:	d1d5      	bne.n	800632c <__sfp+0x24>
 8006380:	f7ff ff78 	bl	8006274 <__sfp_lock_release>
 8006384:	230c      	movs	r3, #12
 8006386:	603b      	str	r3, [r7, #0]
 8006388:	e7ee      	b.n	8006368 <__sfp+0x60>
 800638a:	bf00      	nop
 800638c:	08008e78 	.word	0x08008e78
 8006390:	ffff0001 	.word	0xffff0001

08006394 <_fwalk_reent>:
 8006394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006398:	4606      	mov	r6, r0
 800639a:	4688      	mov	r8, r1
 800639c:	2700      	movs	r7, #0
 800639e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80063a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063a6:	f1b9 0901 	subs.w	r9, r9, #1
 80063aa:	d505      	bpl.n	80063b8 <_fwalk_reent+0x24>
 80063ac:	6824      	ldr	r4, [r4, #0]
 80063ae:	2c00      	cmp	r4, #0
 80063b0:	d1f7      	bne.n	80063a2 <_fwalk_reent+0xe>
 80063b2:	4638      	mov	r0, r7
 80063b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063b8:	89ab      	ldrh	r3, [r5, #12]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d907      	bls.n	80063ce <_fwalk_reent+0x3a>
 80063be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063c2:	3301      	adds	r3, #1
 80063c4:	d003      	beq.n	80063ce <_fwalk_reent+0x3a>
 80063c6:	4629      	mov	r1, r5
 80063c8:	4630      	mov	r0, r6
 80063ca:	47c0      	blx	r8
 80063cc:	4307      	orrs	r7, r0
 80063ce:	3568      	adds	r5, #104	; 0x68
 80063d0:	e7e9      	b.n	80063a6 <_fwalk_reent+0x12>
	...

080063d4 <__libc_init_array>:
 80063d4:	b570      	push	{r4, r5, r6, lr}
 80063d6:	2600      	movs	r6, #0
 80063d8:	4d0c      	ldr	r5, [pc, #48]	; (800640c <__libc_init_array+0x38>)
 80063da:	4c0d      	ldr	r4, [pc, #52]	; (8006410 <__libc_init_array+0x3c>)
 80063dc:	1b64      	subs	r4, r4, r5
 80063de:	10a4      	asrs	r4, r4, #2
 80063e0:	42a6      	cmp	r6, r4
 80063e2:	d109      	bne.n	80063f8 <__libc_init_array+0x24>
 80063e4:	f002 fca2 	bl	8008d2c <_init>
 80063e8:	2600      	movs	r6, #0
 80063ea:	4d0a      	ldr	r5, [pc, #40]	; (8006414 <__libc_init_array+0x40>)
 80063ec:	4c0a      	ldr	r4, [pc, #40]	; (8006418 <__libc_init_array+0x44>)
 80063ee:	1b64      	subs	r4, r4, r5
 80063f0:	10a4      	asrs	r4, r4, #2
 80063f2:	42a6      	cmp	r6, r4
 80063f4:	d105      	bne.n	8006402 <__libc_init_array+0x2e>
 80063f6:	bd70      	pop	{r4, r5, r6, pc}
 80063f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80063fc:	4798      	blx	r3
 80063fe:	3601      	adds	r6, #1
 8006400:	e7ee      	b.n	80063e0 <__libc_init_array+0xc>
 8006402:	f855 3b04 	ldr.w	r3, [r5], #4
 8006406:	4798      	blx	r3
 8006408:	3601      	adds	r6, #1
 800640a:	e7f2      	b.n	80063f2 <__libc_init_array+0x1e>
 800640c:	080091f4 	.word	0x080091f4
 8006410:	080091f4 	.word	0x080091f4
 8006414:	080091f4 	.word	0x080091f4
 8006418:	080091f8 	.word	0x080091f8

0800641c <__retarget_lock_init_recursive>:
 800641c:	4770      	bx	lr

0800641e <__retarget_lock_acquire_recursive>:
 800641e:	4770      	bx	lr

08006420 <__retarget_lock_release_recursive>:
 8006420:	4770      	bx	lr

08006422 <memcpy>:
 8006422:	440a      	add	r2, r1
 8006424:	4291      	cmp	r1, r2
 8006426:	f100 33ff 	add.w	r3, r0, #4294967295
 800642a:	d100      	bne.n	800642e <memcpy+0xc>
 800642c:	4770      	bx	lr
 800642e:	b510      	push	{r4, lr}
 8006430:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006434:	4291      	cmp	r1, r2
 8006436:	f803 4f01 	strb.w	r4, [r3, #1]!
 800643a:	d1f9      	bne.n	8006430 <memcpy+0xe>
 800643c:	bd10      	pop	{r4, pc}

0800643e <memset>:
 800643e:	4603      	mov	r3, r0
 8006440:	4402      	add	r2, r0
 8006442:	4293      	cmp	r3, r2
 8006444:	d100      	bne.n	8006448 <memset+0xa>
 8006446:	4770      	bx	lr
 8006448:	f803 1b01 	strb.w	r1, [r3], #1
 800644c:	e7f9      	b.n	8006442 <memset+0x4>
	...

08006450 <sbrk_aligned>:
 8006450:	b570      	push	{r4, r5, r6, lr}
 8006452:	4e0e      	ldr	r6, [pc, #56]	; (800648c <sbrk_aligned+0x3c>)
 8006454:	460c      	mov	r4, r1
 8006456:	6831      	ldr	r1, [r6, #0]
 8006458:	4605      	mov	r5, r0
 800645a:	b911      	cbnz	r1, 8006462 <sbrk_aligned+0x12>
 800645c:	f000 fd56 	bl	8006f0c <_sbrk_r>
 8006460:	6030      	str	r0, [r6, #0]
 8006462:	4621      	mov	r1, r4
 8006464:	4628      	mov	r0, r5
 8006466:	f000 fd51 	bl	8006f0c <_sbrk_r>
 800646a:	1c43      	adds	r3, r0, #1
 800646c:	d00a      	beq.n	8006484 <sbrk_aligned+0x34>
 800646e:	1cc4      	adds	r4, r0, #3
 8006470:	f024 0403 	bic.w	r4, r4, #3
 8006474:	42a0      	cmp	r0, r4
 8006476:	d007      	beq.n	8006488 <sbrk_aligned+0x38>
 8006478:	1a21      	subs	r1, r4, r0
 800647a:	4628      	mov	r0, r5
 800647c:	f000 fd46 	bl	8006f0c <_sbrk_r>
 8006480:	3001      	adds	r0, #1
 8006482:	d101      	bne.n	8006488 <sbrk_aligned+0x38>
 8006484:	f04f 34ff 	mov.w	r4, #4294967295
 8006488:	4620      	mov	r0, r4
 800648a:	bd70      	pop	{r4, r5, r6, pc}
 800648c:	20001ee8 	.word	0x20001ee8

08006490 <_malloc_r>:
 8006490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006494:	1ccd      	adds	r5, r1, #3
 8006496:	f025 0503 	bic.w	r5, r5, #3
 800649a:	3508      	adds	r5, #8
 800649c:	2d0c      	cmp	r5, #12
 800649e:	bf38      	it	cc
 80064a0:	250c      	movcc	r5, #12
 80064a2:	2d00      	cmp	r5, #0
 80064a4:	4607      	mov	r7, r0
 80064a6:	db01      	blt.n	80064ac <_malloc_r+0x1c>
 80064a8:	42a9      	cmp	r1, r5
 80064aa:	d905      	bls.n	80064b8 <_malloc_r+0x28>
 80064ac:	230c      	movs	r3, #12
 80064ae:	2600      	movs	r6, #0
 80064b0:	603b      	str	r3, [r7, #0]
 80064b2:	4630      	mov	r0, r6
 80064b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064b8:	4e2e      	ldr	r6, [pc, #184]	; (8006574 <_malloc_r+0xe4>)
 80064ba:	f001 fd01 	bl	8007ec0 <__malloc_lock>
 80064be:	6833      	ldr	r3, [r6, #0]
 80064c0:	461c      	mov	r4, r3
 80064c2:	bb34      	cbnz	r4, 8006512 <_malloc_r+0x82>
 80064c4:	4629      	mov	r1, r5
 80064c6:	4638      	mov	r0, r7
 80064c8:	f7ff ffc2 	bl	8006450 <sbrk_aligned>
 80064cc:	1c43      	adds	r3, r0, #1
 80064ce:	4604      	mov	r4, r0
 80064d0:	d14d      	bne.n	800656e <_malloc_r+0xde>
 80064d2:	6834      	ldr	r4, [r6, #0]
 80064d4:	4626      	mov	r6, r4
 80064d6:	2e00      	cmp	r6, #0
 80064d8:	d140      	bne.n	800655c <_malloc_r+0xcc>
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	4631      	mov	r1, r6
 80064de:	4638      	mov	r0, r7
 80064e0:	eb04 0803 	add.w	r8, r4, r3
 80064e4:	f000 fd12 	bl	8006f0c <_sbrk_r>
 80064e8:	4580      	cmp	r8, r0
 80064ea:	d13a      	bne.n	8006562 <_malloc_r+0xd2>
 80064ec:	6821      	ldr	r1, [r4, #0]
 80064ee:	3503      	adds	r5, #3
 80064f0:	1a6d      	subs	r5, r5, r1
 80064f2:	f025 0503 	bic.w	r5, r5, #3
 80064f6:	3508      	adds	r5, #8
 80064f8:	2d0c      	cmp	r5, #12
 80064fa:	bf38      	it	cc
 80064fc:	250c      	movcc	r5, #12
 80064fe:	4638      	mov	r0, r7
 8006500:	4629      	mov	r1, r5
 8006502:	f7ff ffa5 	bl	8006450 <sbrk_aligned>
 8006506:	3001      	adds	r0, #1
 8006508:	d02b      	beq.n	8006562 <_malloc_r+0xd2>
 800650a:	6823      	ldr	r3, [r4, #0]
 800650c:	442b      	add	r3, r5
 800650e:	6023      	str	r3, [r4, #0]
 8006510:	e00e      	b.n	8006530 <_malloc_r+0xa0>
 8006512:	6822      	ldr	r2, [r4, #0]
 8006514:	1b52      	subs	r2, r2, r5
 8006516:	d41e      	bmi.n	8006556 <_malloc_r+0xc6>
 8006518:	2a0b      	cmp	r2, #11
 800651a:	d916      	bls.n	800654a <_malloc_r+0xba>
 800651c:	1961      	adds	r1, r4, r5
 800651e:	42a3      	cmp	r3, r4
 8006520:	6025      	str	r5, [r4, #0]
 8006522:	bf18      	it	ne
 8006524:	6059      	strne	r1, [r3, #4]
 8006526:	6863      	ldr	r3, [r4, #4]
 8006528:	bf08      	it	eq
 800652a:	6031      	streq	r1, [r6, #0]
 800652c:	5162      	str	r2, [r4, r5]
 800652e:	604b      	str	r3, [r1, #4]
 8006530:	4638      	mov	r0, r7
 8006532:	f104 060b 	add.w	r6, r4, #11
 8006536:	f001 fcc9 	bl	8007ecc <__malloc_unlock>
 800653a:	f026 0607 	bic.w	r6, r6, #7
 800653e:	1d23      	adds	r3, r4, #4
 8006540:	1af2      	subs	r2, r6, r3
 8006542:	d0b6      	beq.n	80064b2 <_malloc_r+0x22>
 8006544:	1b9b      	subs	r3, r3, r6
 8006546:	50a3      	str	r3, [r4, r2]
 8006548:	e7b3      	b.n	80064b2 <_malloc_r+0x22>
 800654a:	6862      	ldr	r2, [r4, #4]
 800654c:	42a3      	cmp	r3, r4
 800654e:	bf0c      	ite	eq
 8006550:	6032      	streq	r2, [r6, #0]
 8006552:	605a      	strne	r2, [r3, #4]
 8006554:	e7ec      	b.n	8006530 <_malloc_r+0xa0>
 8006556:	4623      	mov	r3, r4
 8006558:	6864      	ldr	r4, [r4, #4]
 800655a:	e7b2      	b.n	80064c2 <_malloc_r+0x32>
 800655c:	4634      	mov	r4, r6
 800655e:	6876      	ldr	r6, [r6, #4]
 8006560:	e7b9      	b.n	80064d6 <_malloc_r+0x46>
 8006562:	230c      	movs	r3, #12
 8006564:	4638      	mov	r0, r7
 8006566:	603b      	str	r3, [r7, #0]
 8006568:	f001 fcb0 	bl	8007ecc <__malloc_unlock>
 800656c:	e7a1      	b.n	80064b2 <_malloc_r+0x22>
 800656e:	6025      	str	r5, [r4, #0]
 8006570:	e7de      	b.n	8006530 <_malloc_r+0xa0>
 8006572:	bf00      	nop
 8006574:	20001ee4 	.word	0x20001ee4

08006578 <__cvt>:
 8006578:	2b00      	cmp	r3, #0
 800657a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800657e:	461f      	mov	r7, r3
 8006580:	bfbb      	ittet	lt
 8006582:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006586:	461f      	movlt	r7, r3
 8006588:	2300      	movge	r3, #0
 800658a:	232d      	movlt	r3, #45	; 0x2d
 800658c:	b088      	sub	sp, #32
 800658e:	4614      	mov	r4, r2
 8006590:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006592:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006594:	7013      	strb	r3, [r2, #0]
 8006596:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006598:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800659c:	f023 0820 	bic.w	r8, r3, #32
 80065a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065a4:	d005      	beq.n	80065b2 <__cvt+0x3a>
 80065a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80065aa:	d100      	bne.n	80065ae <__cvt+0x36>
 80065ac:	3501      	adds	r5, #1
 80065ae:	2302      	movs	r3, #2
 80065b0:	e000      	b.n	80065b4 <__cvt+0x3c>
 80065b2:	2303      	movs	r3, #3
 80065b4:	aa07      	add	r2, sp, #28
 80065b6:	9204      	str	r2, [sp, #16]
 80065b8:	aa06      	add	r2, sp, #24
 80065ba:	e9cd a202 	strd	sl, r2, [sp, #8]
 80065be:	e9cd 3500 	strd	r3, r5, [sp]
 80065c2:	4622      	mov	r2, r4
 80065c4:	463b      	mov	r3, r7
 80065c6:	f000 fda3 	bl	8007110 <_dtoa_r>
 80065ca:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80065ce:	4606      	mov	r6, r0
 80065d0:	d102      	bne.n	80065d8 <__cvt+0x60>
 80065d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80065d4:	07db      	lsls	r3, r3, #31
 80065d6:	d522      	bpl.n	800661e <__cvt+0xa6>
 80065d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065dc:	eb06 0905 	add.w	r9, r6, r5
 80065e0:	d110      	bne.n	8006604 <__cvt+0x8c>
 80065e2:	7833      	ldrb	r3, [r6, #0]
 80065e4:	2b30      	cmp	r3, #48	; 0x30
 80065e6:	d10a      	bne.n	80065fe <__cvt+0x86>
 80065e8:	2200      	movs	r2, #0
 80065ea:	2300      	movs	r3, #0
 80065ec:	4620      	mov	r0, r4
 80065ee:	4639      	mov	r1, r7
 80065f0:	f7fa f9da 	bl	80009a8 <__aeabi_dcmpeq>
 80065f4:	b918      	cbnz	r0, 80065fe <__cvt+0x86>
 80065f6:	f1c5 0501 	rsb	r5, r5, #1
 80065fa:	f8ca 5000 	str.w	r5, [sl]
 80065fe:	f8da 3000 	ldr.w	r3, [sl]
 8006602:	4499      	add	r9, r3
 8006604:	2200      	movs	r2, #0
 8006606:	2300      	movs	r3, #0
 8006608:	4620      	mov	r0, r4
 800660a:	4639      	mov	r1, r7
 800660c:	f7fa f9cc 	bl	80009a8 <__aeabi_dcmpeq>
 8006610:	b108      	cbz	r0, 8006616 <__cvt+0x9e>
 8006612:	f8cd 901c 	str.w	r9, [sp, #28]
 8006616:	2230      	movs	r2, #48	; 0x30
 8006618:	9b07      	ldr	r3, [sp, #28]
 800661a:	454b      	cmp	r3, r9
 800661c:	d307      	bcc.n	800662e <__cvt+0xb6>
 800661e:	4630      	mov	r0, r6
 8006620:	9b07      	ldr	r3, [sp, #28]
 8006622:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006624:	1b9b      	subs	r3, r3, r6
 8006626:	6013      	str	r3, [r2, #0]
 8006628:	b008      	add	sp, #32
 800662a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800662e:	1c59      	adds	r1, r3, #1
 8006630:	9107      	str	r1, [sp, #28]
 8006632:	701a      	strb	r2, [r3, #0]
 8006634:	e7f0      	b.n	8006618 <__cvt+0xa0>

08006636 <__exponent>:
 8006636:	4603      	mov	r3, r0
 8006638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800663a:	2900      	cmp	r1, #0
 800663c:	f803 2b02 	strb.w	r2, [r3], #2
 8006640:	bfb6      	itet	lt
 8006642:	222d      	movlt	r2, #45	; 0x2d
 8006644:	222b      	movge	r2, #43	; 0x2b
 8006646:	4249      	neglt	r1, r1
 8006648:	2909      	cmp	r1, #9
 800664a:	7042      	strb	r2, [r0, #1]
 800664c:	dd2b      	ble.n	80066a6 <__exponent+0x70>
 800664e:	f10d 0407 	add.w	r4, sp, #7
 8006652:	46a4      	mov	ip, r4
 8006654:	270a      	movs	r7, #10
 8006656:	fb91 f6f7 	sdiv	r6, r1, r7
 800665a:	460a      	mov	r2, r1
 800665c:	46a6      	mov	lr, r4
 800665e:	fb07 1516 	mls	r5, r7, r6, r1
 8006662:	2a63      	cmp	r2, #99	; 0x63
 8006664:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006668:	4631      	mov	r1, r6
 800666a:	f104 34ff 	add.w	r4, r4, #4294967295
 800666e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006672:	dcf0      	bgt.n	8006656 <__exponent+0x20>
 8006674:	3130      	adds	r1, #48	; 0x30
 8006676:	f1ae 0502 	sub.w	r5, lr, #2
 800667a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800667e:	4629      	mov	r1, r5
 8006680:	1c44      	adds	r4, r0, #1
 8006682:	4561      	cmp	r1, ip
 8006684:	d30a      	bcc.n	800669c <__exponent+0x66>
 8006686:	f10d 0209 	add.w	r2, sp, #9
 800668a:	eba2 020e 	sub.w	r2, r2, lr
 800668e:	4565      	cmp	r5, ip
 8006690:	bf88      	it	hi
 8006692:	2200      	movhi	r2, #0
 8006694:	4413      	add	r3, r2
 8006696:	1a18      	subs	r0, r3, r0
 8006698:	b003      	add	sp, #12
 800669a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800669c:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066a0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80066a4:	e7ed      	b.n	8006682 <__exponent+0x4c>
 80066a6:	2330      	movs	r3, #48	; 0x30
 80066a8:	3130      	adds	r1, #48	; 0x30
 80066aa:	7083      	strb	r3, [r0, #2]
 80066ac:	70c1      	strb	r1, [r0, #3]
 80066ae:	1d03      	adds	r3, r0, #4
 80066b0:	e7f1      	b.n	8006696 <__exponent+0x60>
	...

080066b4 <_printf_float>:
 80066b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b8:	b091      	sub	sp, #68	; 0x44
 80066ba:	460c      	mov	r4, r1
 80066bc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80066c0:	4616      	mov	r6, r2
 80066c2:	461f      	mov	r7, r3
 80066c4:	4605      	mov	r5, r0
 80066c6:	f001 fbcf 	bl	8007e68 <_localeconv_r>
 80066ca:	6803      	ldr	r3, [r0, #0]
 80066cc:	4618      	mov	r0, r3
 80066ce:	9309      	str	r3, [sp, #36]	; 0x24
 80066d0:	f7f9 fd3e 	bl	8000150 <strlen>
 80066d4:	2300      	movs	r3, #0
 80066d6:	930e      	str	r3, [sp, #56]	; 0x38
 80066d8:	f8d8 3000 	ldr.w	r3, [r8]
 80066dc:	900a      	str	r0, [sp, #40]	; 0x28
 80066de:	3307      	adds	r3, #7
 80066e0:	f023 0307 	bic.w	r3, r3, #7
 80066e4:	f103 0208 	add.w	r2, r3, #8
 80066e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80066ec:	f8d4 b000 	ldr.w	fp, [r4]
 80066f0:	f8c8 2000 	str.w	r2, [r8]
 80066f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80066fc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006700:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006704:	930b      	str	r3, [sp, #44]	; 0x2c
 8006706:	f04f 32ff 	mov.w	r2, #4294967295
 800670a:	4640      	mov	r0, r8
 800670c:	4b9c      	ldr	r3, [pc, #624]	; (8006980 <_printf_float+0x2cc>)
 800670e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006710:	f7fa f97c 	bl	8000a0c <__aeabi_dcmpun>
 8006714:	bb70      	cbnz	r0, 8006774 <_printf_float+0xc0>
 8006716:	f04f 32ff 	mov.w	r2, #4294967295
 800671a:	4640      	mov	r0, r8
 800671c:	4b98      	ldr	r3, [pc, #608]	; (8006980 <_printf_float+0x2cc>)
 800671e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006720:	f7fa f956 	bl	80009d0 <__aeabi_dcmple>
 8006724:	bb30      	cbnz	r0, 8006774 <_printf_float+0xc0>
 8006726:	2200      	movs	r2, #0
 8006728:	2300      	movs	r3, #0
 800672a:	4640      	mov	r0, r8
 800672c:	4651      	mov	r1, sl
 800672e:	f7fa f945 	bl	80009bc <__aeabi_dcmplt>
 8006732:	b110      	cbz	r0, 800673a <_printf_float+0x86>
 8006734:	232d      	movs	r3, #45	; 0x2d
 8006736:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800673a:	4b92      	ldr	r3, [pc, #584]	; (8006984 <_printf_float+0x2d0>)
 800673c:	4892      	ldr	r0, [pc, #584]	; (8006988 <_printf_float+0x2d4>)
 800673e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006742:	bf94      	ite	ls
 8006744:	4698      	movls	r8, r3
 8006746:	4680      	movhi	r8, r0
 8006748:	2303      	movs	r3, #3
 800674a:	f04f 0a00 	mov.w	sl, #0
 800674e:	6123      	str	r3, [r4, #16]
 8006750:	f02b 0304 	bic.w	r3, fp, #4
 8006754:	6023      	str	r3, [r4, #0]
 8006756:	4633      	mov	r3, r6
 8006758:	4621      	mov	r1, r4
 800675a:	4628      	mov	r0, r5
 800675c:	9700      	str	r7, [sp, #0]
 800675e:	aa0f      	add	r2, sp, #60	; 0x3c
 8006760:	f000 f9d4 	bl	8006b0c <_printf_common>
 8006764:	3001      	adds	r0, #1
 8006766:	f040 8090 	bne.w	800688a <_printf_float+0x1d6>
 800676a:	f04f 30ff 	mov.w	r0, #4294967295
 800676e:	b011      	add	sp, #68	; 0x44
 8006770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006774:	4642      	mov	r2, r8
 8006776:	4653      	mov	r3, sl
 8006778:	4640      	mov	r0, r8
 800677a:	4651      	mov	r1, sl
 800677c:	f7fa f946 	bl	8000a0c <__aeabi_dcmpun>
 8006780:	b148      	cbz	r0, 8006796 <_printf_float+0xe2>
 8006782:	f1ba 0f00 	cmp.w	sl, #0
 8006786:	bfb8      	it	lt
 8006788:	232d      	movlt	r3, #45	; 0x2d
 800678a:	4880      	ldr	r0, [pc, #512]	; (800698c <_printf_float+0x2d8>)
 800678c:	bfb8      	it	lt
 800678e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006792:	4b7f      	ldr	r3, [pc, #508]	; (8006990 <_printf_float+0x2dc>)
 8006794:	e7d3      	b.n	800673e <_printf_float+0x8a>
 8006796:	6863      	ldr	r3, [r4, #4]
 8006798:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800679c:	1c5a      	adds	r2, r3, #1
 800679e:	d142      	bne.n	8006826 <_printf_float+0x172>
 80067a0:	2306      	movs	r3, #6
 80067a2:	6063      	str	r3, [r4, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	9206      	str	r2, [sp, #24]
 80067a8:	aa0e      	add	r2, sp, #56	; 0x38
 80067aa:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80067ae:	aa0d      	add	r2, sp, #52	; 0x34
 80067b0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80067b4:	9203      	str	r2, [sp, #12]
 80067b6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80067ba:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80067be:	6023      	str	r3, [r4, #0]
 80067c0:	6863      	ldr	r3, [r4, #4]
 80067c2:	4642      	mov	r2, r8
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	4628      	mov	r0, r5
 80067c8:	4653      	mov	r3, sl
 80067ca:	910b      	str	r1, [sp, #44]	; 0x2c
 80067cc:	f7ff fed4 	bl	8006578 <__cvt>
 80067d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80067d2:	4680      	mov	r8, r0
 80067d4:	2947      	cmp	r1, #71	; 0x47
 80067d6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80067d8:	d108      	bne.n	80067ec <_printf_float+0x138>
 80067da:	1cc8      	adds	r0, r1, #3
 80067dc:	db02      	blt.n	80067e4 <_printf_float+0x130>
 80067de:	6863      	ldr	r3, [r4, #4]
 80067e0:	4299      	cmp	r1, r3
 80067e2:	dd40      	ble.n	8006866 <_printf_float+0x1b2>
 80067e4:	f1a9 0902 	sub.w	r9, r9, #2
 80067e8:	fa5f f989 	uxtb.w	r9, r9
 80067ec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80067f0:	d81f      	bhi.n	8006832 <_printf_float+0x17e>
 80067f2:	464a      	mov	r2, r9
 80067f4:	3901      	subs	r1, #1
 80067f6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80067fa:	910d      	str	r1, [sp, #52]	; 0x34
 80067fc:	f7ff ff1b 	bl	8006636 <__exponent>
 8006800:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006802:	4682      	mov	sl, r0
 8006804:	1813      	adds	r3, r2, r0
 8006806:	2a01      	cmp	r2, #1
 8006808:	6123      	str	r3, [r4, #16]
 800680a:	dc02      	bgt.n	8006812 <_printf_float+0x15e>
 800680c:	6822      	ldr	r2, [r4, #0]
 800680e:	07d2      	lsls	r2, r2, #31
 8006810:	d501      	bpl.n	8006816 <_printf_float+0x162>
 8006812:	3301      	adds	r3, #1
 8006814:	6123      	str	r3, [r4, #16]
 8006816:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800681a:	2b00      	cmp	r3, #0
 800681c:	d09b      	beq.n	8006756 <_printf_float+0xa2>
 800681e:	232d      	movs	r3, #45	; 0x2d
 8006820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006824:	e797      	b.n	8006756 <_printf_float+0xa2>
 8006826:	2947      	cmp	r1, #71	; 0x47
 8006828:	d1bc      	bne.n	80067a4 <_printf_float+0xf0>
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1ba      	bne.n	80067a4 <_printf_float+0xf0>
 800682e:	2301      	movs	r3, #1
 8006830:	e7b7      	b.n	80067a2 <_printf_float+0xee>
 8006832:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006836:	d118      	bne.n	800686a <_printf_float+0x1b6>
 8006838:	2900      	cmp	r1, #0
 800683a:	6863      	ldr	r3, [r4, #4]
 800683c:	dd0b      	ble.n	8006856 <_printf_float+0x1a2>
 800683e:	6121      	str	r1, [r4, #16]
 8006840:	b913      	cbnz	r3, 8006848 <_printf_float+0x194>
 8006842:	6822      	ldr	r2, [r4, #0]
 8006844:	07d0      	lsls	r0, r2, #31
 8006846:	d502      	bpl.n	800684e <_printf_float+0x19a>
 8006848:	3301      	adds	r3, #1
 800684a:	440b      	add	r3, r1
 800684c:	6123      	str	r3, [r4, #16]
 800684e:	f04f 0a00 	mov.w	sl, #0
 8006852:	65a1      	str	r1, [r4, #88]	; 0x58
 8006854:	e7df      	b.n	8006816 <_printf_float+0x162>
 8006856:	b913      	cbnz	r3, 800685e <_printf_float+0x1aa>
 8006858:	6822      	ldr	r2, [r4, #0]
 800685a:	07d2      	lsls	r2, r2, #31
 800685c:	d501      	bpl.n	8006862 <_printf_float+0x1ae>
 800685e:	3302      	adds	r3, #2
 8006860:	e7f4      	b.n	800684c <_printf_float+0x198>
 8006862:	2301      	movs	r3, #1
 8006864:	e7f2      	b.n	800684c <_printf_float+0x198>
 8006866:	f04f 0967 	mov.w	r9, #103	; 0x67
 800686a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800686c:	4299      	cmp	r1, r3
 800686e:	db05      	blt.n	800687c <_printf_float+0x1c8>
 8006870:	6823      	ldr	r3, [r4, #0]
 8006872:	6121      	str	r1, [r4, #16]
 8006874:	07d8      	lsls	r0, r3, #31
 8006876:	d5ea      	bpl.n	800684e <_printf_float+0x19a>
 8006878:	1c4b      	adds	r3, r1, #1
 800687a:	e7e7      	b.n	800684c <_printf_float+0x198>
 800687c:	2900      	cmp	r1, #0
 800687e:	bfcc      	ite	gt
 8006880:	2201      	movgt	r2, #1
 8006882:	f1c1 0202 	rsble	r2, r1, #2
 8006886:	4413      	add	r3, r2
 8006888:	e7e0      	b.n	800684c <_printf_float+0x198>
 800688a:	6823      	ldr	r3, [r4, #0]
 800688c:	055a      	lsls	r2, r3, #21
 800688e:	d407      	bmi.n	80068a0 <_printf_float+0x1ec>
 8006890:	6923      	ldr	r3, [r4, #16]
 8006892:	4642      	mov	r2, r8
 8006894:	4631      	mov	r1, r6
 8006896:	4628      	mov	r0, r5
 8006898:	47b8      	blx	r7
 800689a:	3001      	adds	r0, #1
 800689c:	d12b      	bne.n	80068f6 <_printf_float+0x242>
 800689e:	e764      	b.n	800676a <_printf_float+0xb6>
 80068a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80068a4:	f240 80dd 	bls.w	8006a62 <_printf_float+0x3ae>
 80068a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068ac:	2200      	movs	r2, #0
 80068ae:	2300      	movs	r3, #0
 80068b0:	f7fa f87a 	bl	80009a8 <__aeabi_dcmpeq>
 80068b4:	2800      	cmp	r0, #0
 80068b6:	d033      	beq.n	8006920 <_printf_float+0x26c>
 80068b8:	2301      	movs	r3, #1
 80068ba:	4631      	mov	r1, r6
 80068bc:	4628      	mov	r0, r5
 80068be:	4a35      	ldr	r2, [pc, #212]	; (8006994 <_printf_float+0x2e0>)
 80068c0:	47b8      	blx	r7
 80068c2:	3001      	adds	r0, #1
 80068c4:	f43f af51 	beq.w	800676a <_printf_float+0xb6>
 80068c8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80068cc:	429a      	cmp	r2, r3
 80068ce:	db02      	blt.n	80068d6 <_printf_float+0x222>
 80068d0:	6823      	ldr	r3, [r4, #0]
 80068d2:	07d8      	lsls	r0, r3, #31
 80068d4:	d50f      	bpl.n	80068f6 <_printf_float+0x242>
 80068d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068da:	4631      	mov	r1, r6
 80068dc:	4628      	mov	r0, r5
 80068de:	47b8      	blx	r7
 80068e0:	3001      	adds	r0, #1
 80068e2:	f43f af42 	beq.w	800676a <_printf_float+0xb6>
 80068e6:	f04f 0800 	mov.w	r8, #0
 80068ea:	f104 091a 	add.w	r9, r4, #26
 80068ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068f0:	3b01      	subs	r3, #1
 80068f2:	4543      	cmp	r3, r8
 80068f4:	dc09      	bgt.n	800690a <_printf_float+0x256>
 80068f6:	6823      	ldr	r3, [r4, #0]
 80068f8:	079b      	lsls	r3, r3, #30
 80068fa:	f100 8102 	bmi.w	8006b02 <_printf_float+0x44e>
 80068fe:	68e0      	ldr	r0, [r4, #12]
 8006900:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006902:	4298      	cmp	r0, r3
 8006904:	bfb8      	it	lt
 8006906:	4618      	movlt	r0, r3
 8006908:	e731      	b.n	800676e <_printf_float+0xba>
 800690a:	2301      	movs	r3, #1
 800690c:	464a      	mov	r2, r9
 800690e:	4631      	mov	r1, r6
 8006910:	4628      	mov	r0, r5
 8006912:	47b8      	blx	r7
 8006914:	3001      	adds	r0, #1
 8006916:	f43f af28 	beq.w	800676a <_printf_float+0xb6>
 800691a:	f108 0801 	add.w	r8, r8, #1
 800691e:	e7e6      	b.n	80068ee <_printf_float+0x23a>
 8006920:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006922:	2b00      	cmp	r3, #0
 8006924:	dc38      	bgt.n	8006998 <_printf_float+0x2e4>
 8006926:	2301      	movs	r3, #1
 8006928:	4631      	mov	r1, r6
 800692a:	4628      	mov	r0, r5
 800692c:	4a19      	ldr	r2, [pc, #100]	; (8006994 <_printf_float+0x2e0>)
 800692e:	47b8      	blx	r7
 8006930:	3001      	adds	r0, #1
 8006932:	f43f af1a 	beq.w	800676a <_printf_float+0xb6>
 8006936:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800693a:	4313      	orrs	r3, r2
 800693c:	d102      	bne.n	8006944 <_printf_float+0x290>
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	07d9      	lsls	r1, r3, #31
 8006942:	d5d8      	bpl.n	80068f6 <_printf_float+0x242>
 8006944:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006948:	4631      	mov	r1, r6
 800694a:	4628      	mov	r0, r5
 800694c:	47b8      	blx	r7
 800694e:	3001      	adds	r0, #1
 8006950:	f43f af0b 	beq.w	800676a <_printf_float+0xb6>
 8006954:	f04f 0900 	mov.w	r9, #0
 8006958:	f104 0a1a 	add.w	sl, r4, #26
 800695c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800695e:	425b      	negs	r3, r3
 8006960:	454b      	cmp	r3, r9
 8006962:	dc01      	bgt.n	8006968 <_printf_float+0x2b4>
 8006964:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006966:	e794      	b.n	8006892 <_printf_float+0x1de>
 8006968:	2301      	movs	r3, #1
 800696a:	4652      	mov	r2, sl
 800696c:	4631      	mov	r1, r6
 800696e:	4628      	mov	r0, r5
 8006970:	47b8      	blx	r7
 8006972:	3001      	adds	r0, #1
 8006974:	f43f aef9 	beq.w	800676a <_printf_float+0xb6>
 8006978:	f109 0901 	add.w	r9, r9, #1
 800697c:	e7ee      	b.n	800695c <_printf_float+0x2a8>
 800697e:	bf00      	nop
 8006980:	7fefffff 	.word	0x7fefffff
 8006984:	08008e7c 	.word	0x08008e7c
 8006988:	08008e80 	.word	0x08008e80
 800698c:	08008e88 	.word	0x08008e88
 8006990:	08008e84 	.word	0x08008e84
 8006994:	08008e8c 	.word	0x08008e8c
 8006998:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800699a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800699c:	429a      	cmp	r2, r3
 800699e:	bfa8      	it	ge
 80069a0:	461a      	movge	r2, r3
 80069a2:	2a00      	cmp	r2, #0
 80069a4:	4691      	mov	r9, r2
 80069a6:	dc37      	bgt.n	8006a18 <_printf_float+0x364>
 80069a8:	f04f 0b00 	mov.w	fp, #0
 80069ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069b0:	f104 021a 	add.w	r2, r4, #26
 80069b4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80069b8:	ebaa 0309 	sub.w	r3, sl, r9
 80069bc:	455b      	cmp	r3, fp
 80069be:	dc33      	bgt.n	8006a28 <_printf_float+0x374>
 80069c0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80069c4:	429a      	cmp	r2, r3
 80069c6:	db3b      	blt.n	8006a40 <_printf_float+0x38c>
 80069c8:	6823      	ldr	r3, [r4, #0]
 80069ca:	07da      	lsls	r2, r3, #31
 80069cc:	d438      	bmi.n	8006a40 <_printf_float+0x38c>
 80069ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069d0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80069d2:	eba3 020a 	sub.w	r2, r3, sl
 80069d6:	eba3 0901 	sub.w	r9, r3, r1
 80069da:	4591      	cmp	r9, r2
 80069dc:	bfa8      	it	ge
 80069de:	4691      	movge	r9, r2
 80069e0:	f1b9 0f00 	cmp.w	r9, #0
 80069e4:	dc34      	bgt.n	8006a50 <_printf_float+0x39c>
 80069e6:	f04f 0800 	mov.w	r8, #0
 80069ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069ee:	f104 0a1a 	add.w	sl, r4, #26
 80069f2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80069f6:	1a9b      	subs	r3, r3, r2
 80069f8:	eba3 0309 	sub.w	r3, r3, r9
 80069fc:	4543      	cmp	r3, r8
 80069fe:	f77f af7a 	ble.w	80068f6 <_printf_float+0x242>
 8006a02:	2301      	movs	r3, #1
 8006a04:	4652      	mov	r2, sl
 8006a06:	4631      	mov	r1, r6
 8006a08:	4628      	mov	r0, r5
 8006a0a:	47b8      	blx	r7
 8006a0c:	3001      	adds	r0, #1
 8006a0e:	f43f aeac 	beq.w	800676a <_printf_float+0xb6>
 8006a12:	f108 0801 	add.w	r8, r8, #1
 8006a16:	e7ec      	b.n	80069f2 <_printf_float+0x33e>
 8006a18:	4613      	mov	r3, r2
 8006a1a:	4631      	mov	r1, r6
 8006a1c:	4642      	mov	r2, r8
 8006a1e:	4628      	mov	r0, r5
 8006a20:	47b8      	blx	r7
 8006a22:	3001      	adds	r0, #1
 8006a24:	d1c0      	bne.n	80069a8 <_printf_float+0x2f4>
 8006a26:	e6a0      	b.n	800676a <_printf_float+0xb6>
 8006a28:	2301      	movs	r3, #1
 8006a2a:	4631      	mov	r1, r6
 8006a2c:	4628      	mov	r0, r5
 8006a2e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006a30:	47b8      	blx	r7
 8006a32:	3001      	adds	r0, #1
 8006a34:	f43f ae99 	beq.w	800676a <_printf_float+0xb6>
 8006a38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a3a:	f10b 0b01 	add.w	fp, fp, #1
 8006a3e:	e7b9      	b.n	80069b4 <_printf_float+0x300>
 8006a40:	4631      	mov	r1, r6
 8006a42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a46:	4628      	mov	r0, r5
 8006a48:	47b8      	blx	r7
 8006a4a:	3001      	adds	r0, #1
 8006a4c:	d1bf      	bne.n	80069ce <_printf_float+0x31a>
 8006a4e:	e68c      	b.n	800676a <_printf_float+0xb6>
 8006a50:	464b      	mov	r3, r9
 8006a52:	4631      	mov	r1, r6
 8006a54:	4628      	mov	r0, r5
 8006a56:	eb08 020a 	add.w	r2, r8, sl
 8006a5a:	47b8      	blx	r7
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	d1c2      	bne.n	80069e6 <_printf_float+0x332>
 8006a60:	e683      	b.n	800676a <_printf_float+0xb6>
 8006a62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a64:	2a01      	cmp	r2, #1
 8006a66:	dc01      	bgt.n	8006a6c <_printf_float+0x3b8>
 8006a68:	07db      	lsls	r3, r3, #31
 8006a6a:	d537      	bpl.n	8006adc <_printf_float+0x428>
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	4642      	mov	r2, r8
 8006a70:	4631      	mov	r1, r6
 8006a72:	4628      	mov	r0, r5
 8006a74:	47b8      	blx	r7
 8006a76:	3001      	adds	r0, #1
 8006a78:	f43f ae77 	beq.w	800676a <_printf_float+0xb6>
 8006a7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a80:	4631      	mov	r1, r6
 8006a82:	4628      	mov	r0, r5
 8006a84:	47b8      	blx	r7
 8006a86:	3001      	adds	r0, #1
 8006a88:	f43f ae6f 	beq.w	800676a <_printf_float+0xb6>
 8006a8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a90:	2200      	movs	r2, #0
 8006a92:	2300      	movs	r3, #0
 8006a94:	f7f9 ff88 	bl	80009a8 <__aeabi_dcmpeq>
 8006a98:	b9d8      	cbnz	r0, 8006ad2 <_printf_float+0x41e>
 8006a9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a9c:	f108 0201 	add.w	r2, r8, #1
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	4631      	mov	r1, r6
 8006aa4:	4628      	mov	r0, r5
 8006aa6:	47b8      	blx	r7
 8006aa8:	3001      	adds	r0, #1
 8006aaa:	d10e      	bne.n	8006aca <_printf_float+0x416>
 8006aac:	e65d      	b.n	800676a <_printf_float+0xb6>
 8006aae:	2301      	movs	r3, #1
 8006ab0:	464a      	mov	r2, r9
 8006ab2:	4631      	mov	r1, r6
 8006ab4:	4628      	mov	r0, r5
 8006ab6:	47b8      	blx	r7
 8006ab8:	3001      	adds	r0, #1
 8006aba:	f43f ae56 	beq.w	800676a <_printf_float+0xb6>
 8006abe:	f108 0801 	add.w	r8, r8, #1
 8006ac2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	4543      	cmp	r3, r8
 8006ac8:	dcf1      	bgt.n	8006aae <_printf_float+0x3fa>
 8006aca:	4653      	mov	r3, sl
 8006acc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ad0:	e6e0      	b.n	8006894 <_printf_float+0x1e0>
 8006ad2:	f04f 0800 	mov.w	r8, #0
 8006ad6:	f104 091a 	add.w	r9, r4, #26
 8006ada:	e7f2      	b.n	8006ac2 <_printf_float+0x40e>
 8006adc:	2301      	movs	r3, #1
 8006ade:	4642      	mov	r2, r8
 8006ae0:	e7df      	b.n	8006aa2 <_printf_float+0x3ee>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	464a      	mov	r2, r9
 8006ae6:	4631      	mov	r1, r6
 8006ae8:	4628      	mov	r0, r5
 8006aea:	47b8      	blx	r7
 8006aec:	3001      	adds	r0, #1
 8006aee:	f43f ae3c 	beq.w	800676a <_printf_float+0xb6>
 8006af2:	f108 0801 	add.w	r8, r8, #1
 8006af6:	68e3      	ldr	r3, [r4, #12]
 8006af8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006afa:	1a5b      	subs	r3, r3, r1
 8006afc:	4543      	cmp	r3, r8
 8006afe:	dcf0      	bgt.n	8006ae2 <_printf_float+0x42e>
 8006b00:	e6fd      	b.n	80068fe <_printf_float+0x24a>
 8006b02:	f04f 0800 	mov.w	r8, #0
 8006b06:	f104 0919 	add.w	r9, r4, #25
 8006b0a:	e7f4      	b.n	8006af6 <_printf_float+0x442>

08006b0c <_printf_common>:
 8006b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b10:	4616      	mov	r6, r2
 8006b12:	4699      	mov	r9, r3
 8006b14:	688a      	ldr	r2, [r1, #8]
 8006b16:	690b      	ldr	r3, [r1, #16]
 8006b18:	4607      	mov	r7, r0
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	bfb8      	it	lt
 8006b1e:	4613      	movlt	r3, r2
 8006b20:	6033      	str	r3, [r6, #0]
 8006b22:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b26:	460c      	mov	r4, r1
 8006b28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b2c:	b10a      	cbz	r2, 8006b32 <_printf_common+0x26>
 8006b2e:	3301      	adds	r3, #1
 8006b30:	6033      	str	r3, [r6, #0]
 8006b32:	6823      	ldr	r3, [r4, #0]
 8006b34:	0699      	lsls	r1, r3, #26
 8006b36:	bf42      	ittt	mi
 8006b38:	6833      	ldrmi	r3, [r6, #0]
 8006b3a:	3302      	addmi	r3, #2
 8006b3c:	6033      	strmi	r3, [r6, #0]
 8006b3e:	6825      	ldr	r5, [r4, #0]
 8006b40:	f015 0506 	ands.w	r5, r5, #6
 8006b44:	d106      	bne.n	8006b54 <_printf_common+0x48>
 8006b46:	f104 0a19 	add.w	sl, r4, #25
 8006b4a:	68e3      	ldr	r3, [r4, #12]
 8006b4c:	6832      	ldr	r2, [r6, #0]
 8006b4e:	1a9b      	subs	r3, r3, r2
 8006b50:	42ab      	cmp	r3, r5
 8006b52:	dc28      	bgt.n	8006ba6 <_printf_common+0x9a>
 8006b54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b58:	1e13      	subs	r3, r2, #0
 8006b5a:	6822      	ldr	r2, [r4, #0]
 8006b5c:	bf18      	it	ne
 8006b5e:	2301      	movne	r3, #1
 8006b60:	0692      	lsls	r2, r2, #26
 8006b62:	d42d      	bmi.n	8006bc0 <_printf_common+0xb4>
 8006b64:	4649      	mov	r1, r9
 8006b66:	4638      	mov	r0, r7
 8006b68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b6c:	47c0      	blx	r8
 8006b6e:	3001      	adds	r0, #1
 8006b70:	d020      	beq.n	8006bb4 <_printf_common+0xa8>
 8006b72:	6823      	ldr	r3, [r4, #0]
 8006b74:	68e5      	ldr	r5, [r4, #12]
 8006b76:	f003 0306 	and.w	r3, r3, #6
 8006b7a:	2b04      	cmp	r3, #4
 8006b7c:	bf18      	it	ne
 8006b7e:	2500      	movne	r5, #0
 8006b80:	6832      	ldr	r2, [r6, #0]
 8006b82:	f04f 0600 	mov.w	r6, #0
 8006b86:	68a3      	ldr	r3, [r4, #8]
 8006b88:	bf08      	it	eq
 8006b8a:	1aad      	subeq	r5, r5, r2
 8006b8c:	6922      	ldr	r2, [r4, #16]
 8006b8e:	bf08      	it	eq
 8006b90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b94:	4293      	cmp	r3, r2
 8006b96:	bfc4      	itt	gt
 8006b98:	1a9b      	subgt	r3, r3, r2
 8006b9a:	18ed      	addgt	r5, r5, r3
 8006b9c:	341a      	adds	r4, #26
 8006b9e:	42b5      	cmp	r5, r6
 8006ba0:	d11a      	bne.n	8006bd8 <_printf_common+0xcc>
 8006ba2:	2000      	movs	r0, #0
 8006ba4:	e008      	b.n	8006bb8 <_printf_common+0xac>
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	4652      	mov	r2, sl
 8006baa:	4649      	mov	r1, r9
 8006bac:	4638      	mov	r0, r7
 8006bae:	47c0      	blx	r8
 8006bb0:	3001      	adds	r0, #1
 8006bb2:	d103      	bne.n	8006bbc <_printf_common+0xb0>
 8006bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bbc:	3501      	adds	r5, #1
 8006bbe:	e7c4      	b.n	8006b4a <_printf_common+0x3e>
 8006bc0:	2030      	movs	r0, #48	; 0x30
 8006bc2:	18e1      	adds	r1, r4, r3
 8006bc4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006bc8:	1c5a      	adds	r2, r3, #1
 8006bca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006bce:	4422      	add	r2, r4
 8006bd0:	3302      	adds	r3, #2
 8006bd2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006bd6:	e7c5      	b.n	8006b64 <_printf_common+0x58>
 8006bd8:	2301      	movs	r3, #1
 8006bda:	4622      	mov	r2, r4
 8006bdc:	4649      	mov	r1, r9
 8006bde:	4638      	mov	r0, r7
 8006be0:	47c0      	blx	r8
 8006be2:	3001      	adds	r0, #1
 8006be4:	d0e6      	beq.n	8006bb4 <_printf_common+0xa8>
 8006be6:	3601      	adds	r6, #1
 8006be8:	e7d9      	b.n	8006b9e <_printf_common+0x92>
	...

08006bec <_printf_i>:
 8006bec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf0:	7e0f      	ldrb	r7, [r1, #24]
 8006bf2:	4691      	mov	r9, r2
 8006bf4:	2f78      	cmp	r7, #120	; 0x78
 8006bf6:	4680      	mov	r8, r0
 8006bf8:	460c      	mov	r4, r1
 8006bfa:	469a      	mov	sl, r3
 8006bfc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006bfe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006c02:	d807      	bhi.n	8006c14 <_printf_i+0x28>
 8006c04:	2f62      	cmp	r7, #98	; 0x62
 8006c06:	d80a      	bhi.n	8006c1e <_printf_i+0x32>
 8006c08:	2f00      	cmp	r7, #0
 8006c0a:	f000 80d9 	beq.w	8006dc0 <_printf_i+0x1d4>
 8006c0e:	2f58      	cmp	r7, #88	; 0x58
 8006c10:	f000 80a4 	beq.w	8006d5c <_printf_i+0x170>
 8006c14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c1c:	e03a      	b.n	8006c94 <_printf_i+0xa8>
 8006c1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c22:	2b15      	cmp	r3, #21
 8006c24:	d8f6      	bhi.n	8006c14 <_printf_i+0x28>
 8006c26:	a101      	add	r1, pc, #4	; (adr r1, 8006c2c <_printf_i+0x40>)
 8006c28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c2c:	08006c85 	.word	0x08006c85
 8006c30:	08006c99 	.word	0x08006c99
 8006c34:	08006c15 	.word	0x08006c15
 8006c38:	08006c15 	.word	0x08006c15
 8006c3c:	08006c15 	.word	0x08006c15
 8006c40:	08006c15 	.word	0x08006c15
 8006c44:	08006c99 	.word	0x08006c99
 8006c48:	08006c15 	.word	0x08006c15
 8006c4c:	08006c15 	.word	0x08006c15
 8006c50:	08006c15 	.word	0x08006c15
 8006c54:	08006c15 	.word	0x08006c15
 8006c58:	08006da7 	.word	0x08006da7
 8006c5c:	08006cc9 	.word	0x08006cc9
 8006c60:	08006d89 	.word	0x08006d89
 8006c64:	08006c15 	.word	0x08006c15
 8006c68:	08006c15 	.word	0x08006c15
 8006c6c:	08006dc9 	.word	0x08006dc9
 8006c70:	08006c15 	.word	0x08006c15
 8006c74:	08006cc9 	.word	0x08006cc9
 8006c78:	08006c15 	.word	0x08006c15
 8006c7c:	08006c15 	.word	0x08006c15
 8006c80:	08006d91 	.word	0x08006d91
 8006c84:	682b      	ldr	r3, [r5, #0]
 8006c86:	1d1a      	adds	r2, r3, #4
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	602a      	str	r2, [r5, #0]
 8006c8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c94:	2301      	movs	r3, #1
 8006c96:	e0a4      	b.n	8006de2 <_printf_i+0x1f6>
 8006c98:	6820      	ldr	r0, [r4, #0]
 8006c9a:	6829      	ldr	r1, [r5, #0]
 8006c9c:	0606      	lsls	r6, r0, #24
 8006c9e:	f101 0304 	add.w	r3, r1, #4
 8006ca2:	d50a      	bpl.n	8006cba <_printf_i+0xce>
 8006ca4:	680e      	ldr	r6, [r1, #0]
 8006ca6:	602b      	str	r3, [r5, #0]
 8006ca8:	2e00      	cmp	r6, #0
 8006caa:	da03      	bge.n	8006cb4 <_printf_i+0xc8>
 8006cac:	232d      	movs	r3, #45	; 0x2d
 8006cae:	4276      	negs	r6, r6
 8006cb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cb4:	230a      	movs	r3, #10
 8006cb6:	485e      	ldr	r0, [pc, #376]	; (8006e30 <_printf_i+0x244>)
 8006cb8:	e019      	b.n	8006cee <_printf_i+0x102>
 8006cba:	680e      	ldr	r6, [r1, #0]
 8006cbc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006cc0:	602b      	str	r3, [r5, #0]
 8006cc2:	bf18      	it	ne
 8006cc4:	b236      	sxthne	r6, r6
 8006cc6:	e7ef      	b.n	8006ca8 <_printf_i+0xbc>
 8006cc8:	682b      	ldr	r3, [r5, #0]
 8006cca:	6820      	ldr	r0, [r4, #0]
 8006ccc:	1d19      	adds	r1, r3, #4
 8006cce:	6029      	str	r1, [r5, #0]
 8006cd0:	0601      	lsls	r1, r0, #24
 8006cd2:	d501      	bpl.n	8006cd8 <_printf_i+0xec>
 8006cd4:	681e      	ldr	r6, [r3, #0]
 8006cd6:	e002      	b.n	8006cde <_printf_i+0xf2>
 8006cd8:	0646      	lsls	r6, r0, #25
 8006cda:	d5fb      	bpl.n	8006cd4 <_printf_i+0xe8>
 8006cdc:	881e      	ldrh	r6, [r3, #0]
 8006cde:	2f6f      	cmp	r7, #111	; 0x6f
 8006ce0:	bf0c      	ite	eq
 8006ce2:	2308      	moveq	r3, #8
 8006ce4:	230a      	movne	r3, #10
 8006ce6:	4852      	ldr	r0, [pc, #328]	; (8006e30 <_printf_i+0x244>)
 8006ce8:	2100      	movs	r1, #0
 8006cea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006cee:	6865      	ldr	r5, [r4, #4]
 8006cf0:	2d00      	cmp	r5, #0
 8006cf2:	bfa8      	it	ge
 8006cf4:	6821      	ldrge	r1, [r4, #0]
 8006cf6:	60a5      	str	r5, [r4, #8]
 8006cf8:	bfa4      	itt	ge
 8006cfa:	f021 0104 	bicge.w	r1, r1, #4
 8006cfe:	6021      	strge	r1, [r4, #0]
 8006d00:	b90e      	cbnz	r6, 8006d06 <_printf_i+0x11a>
 8006d02:	2d00      	cmp	r5, #0
 8006d04:	d04d      	beq.n	8006da2 <_printf_i+0x1b6>
 8006d06:	4615      	mov	r5, r2
 8006d08:	fbb6 f1f3 	udiv	r1, r6, r3
 8006d0c:	fb03 6711 	mls	r7, r3, r1, r6
 8006d10:	5dc7      	ldrb	r7, [r0, r7]
 8006d12:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006d16:	4637      	mov	r7, r6
 8006d18:	42bb      	cmp	r3, r7
 8006d1a:	460e      	mov	r6, r1
 8006d1c:	d9f4      	bls.n	8006d08 <_printf_i+0x11c>
 8006d1e:	2b08      	cmp	r3, #8
 8006d20:	d10b      	bne.n	8006d3a <_printf_i+0x14e>
 8006d22:	6823      	ldr	r3, [r4, #0]
 8006d24:	07de      	lsls	r6, r3, #31
 8006d26:	d508      	bpl.n	8006d3a <_printf_i+0x14e>
 8006d28:	6923      	ldr	r3, [r4, #16]
 8006d2a:	6861      	ldr	r1, [r4, #4]
 8006d2c:	4299      	cmp	r1, r3
 8006d2e:	bfde      	ittt	le
 8006d30:	2330      	movle	r3, #48	; 0x30
 8006d32:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d36:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006d3a:	1b52      	subs	r2, r2, r5
 8006d3c:	6122      	str	r2, [r4, #16]
 8006d3e:	464b      	mov	r3, r9
 8006d40:	4621      	mov	r1, r4
 8006d42:	4640      	mov	r0, r8
 8006d44:	f8cd a000 	str.w	sl, [sp]
 8006d48:	aa03      	add	r2, sp, #12
 8006d4a:	f7ff fedf 	bl	8006b0c <_printf_common>
 8006d4e:	3001      	adds	r0, #1
 8006d50:	d14c      	bne.n	8006dec <_printf_i+0x200>
 8006d52:	f04f 30ff 	mov.w	r0, #4294967295
 8006d56:	b004      	add	sp, #16
 8006d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d5c:	4834      	ldr	r0, [pc, #208]	; (8006e30 <_printf_i+0x244>)
 8006d5e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006d62:	6829      	ldr	r1, [r5, #0]
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	f851 6b04 	ldr.w	r6, [r1], #4
 8006d6a:	6029      	str	r1, [r5, #0]
 8006d6c:	061d      	lsls	r5, r3, #24
 8006d6e:	d514      	bpl.n	8006d9a <_printf_i+0x1ae>
 8006d70:	07df      	lsls	r7, r3, #31
 8006d72:	bf44      	itt	mi
 8006d74:	f043 0320 	orrmi.w	r3, r3, #32
 8006d78:	6023      	strmi	r3, [r4, #0]
 8006d7a:	b91e      	cbnz	r6, 8006d84 <_printf_i+0x198>
 8006d7c:	6823      	ldr	r3, [r4, #0]
 8006d7e:	f023 0320 	bic.w	r3, r3, #32
 8006d82:	6023      	str	r3, [r4, #0]
 8006d84:	2310      	movs	r3, #16
 8006d86:	e7af      	b.n	8006ce8 <_printf_i+0xfc>
 8006d88:	6823      	ldr	r3, [r4, #0]
 8006d8a:	f043 0320 	orr.w	r3, r3, #32
 8006d8e:	6023      	str	r3, [r4, #0]
 8006d90:	2378      	movs	r3, #120	; 0x78
 8006d92:	4828      	ldr	r0, [pc, #160]	; (8006e34 <_printf_i+0x248>)
 8006d94:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d98:	e7e3      	b.n	8006d62 <_printf_i+0x176>
 8006d9a:	0659      	lsls	r1, r3, #25
 8006d9c:	bf48      	it	mi
 8006d9e:	b2b6      	uxthmi	r6, r6
 8006da0:	e7e6      	b.n	8006d70 <_printf_i+0x184>
 8006da2:	4615      	mov	r5, r2
 8006da4:	e7bb      	b.n	8006d1e <_printf_i+0x132>
 8006da6:	682b      	ldr	r3, [r5, #0]
 8006da8:	6826      	ldr	r6, [r4, #0]
 8006daa:	1d18      	adds	r0, r3, #4
 8006dac:	6961      	ldr	r1, [r4, #20]
 8006dae:	6028      	str	r0, [r5, #0]
 8006db0:	0635      	lsls	r5, r6, #24
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	d501      	bpl.n	8006dba <_printf_i+0x1ce>
 8006db6:	6019      	str	r1, [r3, #0]
 8006db8:	e002      	b.n	8006dc0 <_printf_i+0x1d4>
 8006dba:	0670      	lsls	r0, r6, #25
 8006dbc:	d5fb      	bpl.n	8006db6 <_printf_i+0x1ca>
 8006dbe:	8019      	strh	r1, [r3, #0]
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	4615      	mov	r5, r2
 8006dc4:	6123      	str	r3, [r4, #16]
 8006dc6:	e7ba      	b.n	8006d3e <_printf_i+0x152>
 8006dc8:	682b      	ldr	r3, [r5, #0]
 8006dca:	2100      	movs	r1, #0
 8006dcc:	1d1a      	adds	r2, r3, #4
 8006dce:	602a      	str	r2, [r5, #0]
 8006dd0:	681d      	ldr	r5, [r3, #0]
 8006dd2:	6862      	ldr	r2, [r4, #4]
 8006dd4:	4628      	mov	r0, r5
 8006dd6:	f001 f865 	bl	8007ea4 <memchr>
 8006dda:	b108      	cbz	r0, 8006de0 <_printf_i+0x1f4>
 8006ddc:	1b40      	subs	r0, r0, r5
 8006dde:	6060      	str	r0, [r4, #4]
 8006de0:	6863      	ldr	r3, [r4, #4]
 8006de2:	6123      	str	r3, [r4, #16]
 8006de4:	2300      	movs	r3, #0
 8006de6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dea:	e7a8      	b.n	8006d3e <_printf_i+0x152>
 8006dec:	462a      	mov	r2, r5
 8006dee:	4649      	mov	r1, r9
 8006df0:	4640      	mov	r0, r8
 8006df2:	6923      	ldr	r3, [r4, #16]
 8006df4:	47d0      	blx	sl
 8006df6:	3001      	adds	r0, #1
 8006df8:	d0ab      	beq.n	8006d52 <_printf_i+0x166>
 8006dfa:	6823      	ldr	r3, [r4, #0]
 8006dfc:	079b      	lsls	r3, r3, #30
 8006dfe:	d413      	bmi.n	8006e28 <_printf_i+0x23c>
 8006e00:	68e0      	ldr	r0, [r4, #12]
 8006e02:	9b03      	ldr	r3, [sp, #12]
 8006e04:	4298      	cmp	r0, r3
 8006e06:	bfb8      	it	lt
 8006e08:	4618      	movlt	r0, r3
 8006e0a:	e7a4      	b.n	8006d56 <_printf_i+0x16a>
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	4632      	mov	r2, r6
 8006e10:	4649      	mov	r1, r9
 8006e12:	4640      	mov	r0, r8
 8006e14:	47d0      	blx	sl
 8006e16:	3001      	adds	r0, #1
 8006e18:	d09b      	beq.n	8006d52 <_printf_i+0x166>
 8006e1a:	3501      	adds	r5, #1
 8006e1c:	68e3      	ldr	r3, [r4, #12]
 8006e1e:	9903      	ldr	r1, [sp, #12]
 8006e20:	1a5b      	subs	r3, r3, r1
 8006e22:	42ab      	cmp	r3, r5
 8006e24:	dcf2      	bgt.n	8006e0c <_printf_i+0x220>
 8006e26:	e7eb      	b.n	8006e00 <_printf_i+0x214>
 8006e28:	2500      	movs	r5, #0
 8006e2a:	f104 0619 	add.w	r6, r4, #25
 8006e2e:	e7f5      	b.n	8006e1c <_printf_i+0x230>
 8006e30:	08008e8e 	.word	0x08008e8e
 8006e34:	08008e9f 	.word	0x08008e9f

08006e38 <cleanup_glue>:
 8006e38:	b538      	push	{r3, r4, r5, lr}
 8006e3a:	460c      	mov	r4, r1
 8006e3c:	6809      	ldr	r1, [r1, #0]
 8006e3e:	4605      	mov	r5, r0
 8006e40:	b109      	cbz	r1, 8006e46 <cleanup_glue+0xe>
 8006e42:	f7ff fff9 	bl	8006e38 <cleanup_glue>
 8006e46:	4621      	mov	r1, r4
 8006e48:	4628      	mov	r0, r5
 8006e4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e4e:	f001 bbd9 	b.w	8008604 <_free_r>
	...

08006e54 <_reclaim_reent>:
 8006e54:	4b2c      	ldr	r3, [pc, #176]	; (8006f08 <_reclaim_reent+0xb4>)
 8006e56:	b570      	push	{r4, r5, r6, lr}
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4604      	mov	r4, r0
 8006e5c:	4283      	cmp	r3, r0
 8006e5e:	d051      	beq.n	8006f04 <_reclaim_reent+0xb0>
 8006e60:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006e62:	b143      	cbz	r3, 8006e76 <_reclaim_reent+0x22>
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d14a      	bne.n	8006f00 <_reclaim_reent+0xac>
 8006e6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e6c:	6819      	ldr	r1, [r3, #0]
 8006e6e:	b111      	cbz	r1, 8006e76 <_reclaim_reent+0x22>
 8006e70:	4620      	mov	r0, r4
 8006e72:	f001 fbc7 	bl	8008604 <_free_r>
 8006e76:	6961      	ldr	r1, [r4, #20]
 8006e78:	b111      	cbz	r1, 8006e80 <_reclaim_reent+0x2c>
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	f001 fbc2 	bl	8008604 <_free_r>
 8006e80:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006e82:	b111      	cbz	r1, 8006e8a <_reclaim_reent+0x36>
 8006e84:	4620      	mov	r0, r4
 8006e86:	f001 fbbd 	bl	8008604 <_free_r>
 8006e8a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006e8c:	b111      	cbz	r1, 8006e94 <_reclaim_reent+0x40>
 8006e8e:	4620      	mov	r0, r4
 8006e90:	f001 fbb8 	bl	8008604 <_free_r>
 8006e94:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006e96:	b111      	cbz	r1, 8006e9e <_reclaim_reent+0x4a>
 8006e98:	4620      	mov	r0, r4
 8006e9a:	f001 fbb3 	bl	8008604 <_free_r>
 8006e9e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006ea0:	b111      	cbz	r1, 8006ea8 <_reclaim_reent+0x54>
 8006ea2:	4620      	mov	r0, r4
 8006ea4:	f001 fbae 	bl	8008604 <_free_r>
 8006ea8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006eaa:	b111      	cbz	r1, 8006eb2 <_reclaim_reent+0x5e>
 8006eac:	4620      	mov	r0, r4
 8006eae:	f001 fba9 	bl	8008604 <_free_r>
 8006eb2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006eb4:	b111      	cbz	r1, 8006ebc <_reclaim_reent+0x68>
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	f001 fba4 	bl	8008604 <_free_r>
 8006ebc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ebe:	b111      	cbz	r1, 8006ec6 <_reclaim_reent+0x72>
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f001 fb9f 	bl	8008604 <_free_r>
 8006ec6:	69a3      	ldr	r3, [r4, #24]
 8006ec8:	b1e3      	cbz	r3, 8006f04 <_reclaim_reent+0xb0>
 8006eca:	4620      	mov	r0, r4
 8006ecc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006ece:	4798      	blx	r3
 8006ed0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006ed2:	b1b9      	cbz	r1, 8006f04 <_reclaim_reent+0xb0>
 8006ed4:	4620      	mov	r0, r4
 8006ed6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006eda:	f7ff bfad 	b.w	8006e38 <cleanup_glue>
 8006ede:	5949      	ldr	r1, [r1, r5]
 8006ee0:	b941      	cbnz	r1, 8006ef4 <_reclaim_reent+0xa0>
 8006ee2:	3504      	adds	r5, #4
 8006ee4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ee6:	2d80      	cmp	r5, #128	; 0x80
 8006ee8:	68d9      	ldr	r1, [r3, #12]
 8006eea:	d1f8      	bne.n	8006ede <_reclaim_reent+0x8a>
 8006eec:	4620      	mov	r0, r4
 8006eee:	f001 fb89 	bl	8008604 <_free_r>
 8006ef2:	e7ba      	b.n	8006e6a <_reclaim_reent+0x16>
 8006ef4:	680e      	ldr	r6, [r1, #0]
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	f001 fb84 	bl	8008604 <_free_r>
 8006efc:	4631      	mov	r1, r6
 8006efe:	e7ef      	b.n	8006ee0 <_reclaim_reent+0x8c>
 8006f00:	2500      	movs	r5, #0
 8006f02:	e7ef      	b.n	8006ee4 <_reclaim_reent+0x90>
 8006f04:	bd70      	pop	{r4, r5, r6, pc}
 8006f06:	bf00      	nop
 8006f08:	20000024 	.word	0x20000024

08006f0c <_sbrk_r>:
 8006f0c:	b538      	push	{r3, r4, r5, lr}
 8006f0e:	2300      	movs	r3, #0
 8006f10:	4d05      	ldr	r5, [pc, #20]	; (8006f28 <_sbrk_r+0x1c>)
 8006f12:	4604      	mov	r4, r0
 8006f14:	4608      	mov	r0, r1
 8006f16:	602b      	str	r3, [r5, #0]
 8006f18:	f7fb fb3e 	bl	8002598 <_sbrk>
 8006f1c:	1c43      	adds	r3, r0, #1
 8006f1e:	d102      	bne.n	8006f26 <_sbrk_r+0x1a>
 8006f20:	682b      	ldr	r3, [r5, #0]
 8006f22:	b103      	cbz	r3, 8006f26 <_sbrk_r+0x1a>
 8006f24:	6023      	str	r3, [r4, #0]
 8006f26:	bd38      	pop	{r3, r4, r5, pc}
 8006f28:	20001eec 	.word	0x20001eec

08006f2c <__sread>:
 8006f2c:	b510      	push	{r4, lr}
 8006f2e:	460c      	mov	r4, r1
 8006f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f34:	f001 fbae 	bl	8008694 <_read_r>
 8006f38:	2800      	cmp	r0, #0
 8006f3a:	bfab      	itete	ge
 8006f3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f3e:	89a3      	ldrhlt	r3, [r4, #12]
 8006f40:	181b      	addge	r3, r3, r0
 8006f42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f46:	bfac      	ite	ge
 8006f48:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f4a:	81a3      	strhlt	r3, [r4, #12]
 8006f4c:	bd10      	pop	{r4, pc}

08006f4e <__swrite>:
 8006f4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f52:	461f      	mov	r7, r3
 8006f54:	898b      	ldrh	r3, [r1, #12]
 8006f56:	4605      	mov	r5, r0
 8006f58:	05db      	lsls	r3, r3, #23
 8006f5a:	460c      	mov	r4, r1
 8006f5c:	4616      	mov	r6, r2
 8006f5e:	d505      	bpl.n	8006f6c <__swrite+0x1e>
 8006f60:	2302      	movs	r3, #2
 8006f62:	2200      	movs	r2, #0
 8006f64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f68:	f000 ff82 	bl	8007e70 <_lseek_r>
 8006f6c:	89a3      	ldrh	r3, [r4, #12]
 8006f6e:	4632      	mov	r2, r6
 8006f70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f74:	81a3      	strh	r3, [r4, #12]
 8006f76:	4628      	mov	r0, r5
 8006f78:	463b      	mov	r3, r7
 8006f7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f82:	f000 b817 	b.w	8006fb4 <_write_r>

08006f86 <__sseek>:
 8006f86:	b510      	push	{r4, lr}
 8006f88:	460c      	mov	r4, r1
 8006f8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f8e:	f000 ff6f 	bl	8007e70 <_lseek_r>
 8006f92:	1c43      	adds	r3, r0, #1
 8006f94:	89a3      	ldrh	r3, [r4, #12]
 8006f96:	bf15      	itete	ne
 8006f98:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006fa2:	81a3      	strheq	r3, [r4, #12]
 8006fa4:	bf18      	it	ne
 8006fa6:	81a3      	strhne	r3, [r4, #12]
 8006fa8:	bd10      	pop	{r4, pc}

08006faa <__sclose>:
 8006faa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fae:	f000 b813 	b.w	8006fd8 <_close_r>
	...

08006fb4 <_write_r>:
 8006fb4:	b538      	push	{r3, r4, r5, lr}
 8006fb6:	4604      	mov	r4, r0
 8006fb8:	4608      	mov	r0, r1
 8006fba:	4611      	mov	r1, r2
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	4d05      	ldr	r5, [pc, #20]	; (8006fd4 <_write_r+0x20>)
 8006fc0:	602a      	str	r2, [r5, #0]
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	f7fb face 	bl	8002564 <_write>
 8006fc8:	1c43      	adds	r3, r0, #1
 8006fca:	d102      	bne.n	8006fd2 <_write_r+0x1e>
 8006fcc:	682b      	ldr	r3, [r5, #0]
 8006fce:	b103      	cbz	r3, 8006fd2 <_write_r+0x1e>
 8006fd0:	6023      	str	r3, [r4, #0]
 8006fd2:	bd38      	pop	{r3, r4, r5, pc}
 8006fd4:	20001eec 	.word	0x20001eec

08006fd8 <_close_r>:
 8006fd8:	b538      	push	{r3, r4, r5, lr}
 8006fda:	2300      	movs	r3, #0
 8006fdc:	4d05      	ldr	r5, [pc, #20]	; (8006ff4 <_close_r+0x1c>)
 8006fde:	4604      	mov	r4, r0
 8006fe0:	4608      	mov	r0, r1
 8006fe2:	602b      	str	r3, [r5, #0]
 8006fe4:	f7fb facc 	bl	8002580 <_close>
 8006fe8:	1c43      	adds	r3, r0, #1
 8006fea:	d102      	bne.n	8006ff2 <_close_r+0x1a>
 8006fec:	682b      	ldr	r3, [r5, #0]
 8006fee:	b103      	cbz	r3, 8006ff2 <_close_r+0x1a>
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	bd38      	pop	{r3, r4, r5, pc}
 8006ff4:	20001eec 	.word	0x20001eec

08006ff8 <quorem>:
 8006ff8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ffc:	6903      	ldr	r3, [r0, #16]
 8006ffe:	690c      	ldr	r4, [r1, #16]
 8007000:	4607      	mov	r7, r0
 8007002:	42a3      	cmp	r3, r4
 8007004:	f2c0 8082 	blt.w	800710c <quorem+0x114>
 8007008:	3c01      	subs	r4, #1
 800700a:	f100 0514 	add.w	r5, r0, #20
 800700e:	f101 0814 	add.w	r8, r1, #20
 8007012:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007016:	9301      	str	r3, [sp, #4]
 8007018:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800701c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007020:	3301      	adds	r3, #1
 8007022:	429a      	cmp	r2, r3
 8007024:	fbb2 f6f3 	udiv	r6, r2, r3
 8007028:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800702c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007030:	d331      	bcc.n	8007096 <quorem+0x9e>
 8007032:	f04f 0e00 	mov.w	lr, #0
 8007036:	4640      	mov	r0, r8
 8007038:	46ac      	mov	ip, r5
 800703a:	46f2      	mov	sl, lr
 800703c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007040:	b293      	uxth	r3, r2
 8007042:	fb06 e303 	mla	r3, r6, r3, lr
 8007046:	0c12      	lsrs	r2, r2, #16
 8007048:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800704c:	b29b      	uxth	r3, r3
 800704e:	fb06 e202 	mla	r2, r6, r2, lr
 8007052:	ebaa 0303 	sub.w	r3, sl, r3
 8007056:	f8dc a000 	ldr.w	sl, [ip]
 800705a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800705e:	fa1f fa8a 	uxth.w	sl, sl
 8007062:	4453      	add	r3, sl
 8007064:	f8dc a000 	ldr.w	sl, [ip]
 8007068:	b292      	uxth	r2, r2
 800706a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800706e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007072:	b29b      	uxth	r3, r3
 8007074:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007078:	4581      	cmp	r9, r0
 800707a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800707e:	f84c 3b04 	str.w	r3, [ip], #4
 8007082:	d2db      	bcs.n	800703c <quorem+0x44>
 8007084:	f855 300b 	ldr.w	r3, [r5, fp]
 8007088:	b92b      	cbnz	r3, 8007096 <quorem+0x9e>
 800708a:	9b01      	ldr	r3, [sp, #4]
 800708c:	3b04      	subs	r3, #4
 800708e:	429d      	cmp	r5, r3
 8007090:	461a      	mov	r2, r3
 8007092:	d32f      	bcc.n	80070f4 <quorem+0xfc>
 8007094:	613c      	str	r4, [r7, #16]
 8007096:	4638      	mov	r0, r7
 8007098:	f001 f99c 	bl	80083d4 <__mcmp>
 800709c:	2800      	cmp	r0, #0
 800709e:	db25      	blt.n	80070ec <quorem+0xf4>
 80070a0:	4628      	mov	r0, r5
 80070a2:	f04f 0c00 	mov.w	ip, #0
 80070a6:	3601      	adds	r6, #1
 80070a8:	f858 1b04 	ldr.w	r1, [r8], #4
 80070ac:	f8d0 e000 	ldr.w	lr, [r0]
 80070b0:	b28b      	uxth	r3, r1
 80070b2:	ebac 0303 	sub.w	r3, ip, r3
 80070b6:	fa1f f28e 	uxth.w	r2, lr
 80070ba:	4413      	add	r3, r2
 80070bc:	0c0a      	lsrs	r2, r1, #16
 80070be:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80070c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070cc:	45c1      	cmp	r9, r8
 80070ce:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80070d2:	f840 3b04 	str.w	r3, [r0], #4
 80070d6:	d2e7      	bcs.n	80070a8 <quorem+0xb0>
 80070d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070e0:	b922      	cbnz	r2, 80070ec <quorem+0xf4>
 80070e2:	3b04      	subs	r3, #4
 80070e4:	429d      	cmp	r5, r3
 80070e6:	461a      	mov	r2, r3
 80070e8:	d30a      	bcc.n	8007100 <quorem+0x108>
 80070ea:	613c      	str	r4, [r7, #16]
 80070ec:	4630      	mov	r0, r6
 80070ee:	b003      	add	sp, #12
 80070f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070f4:	6812      	ldr	r2, [r2, #0]
 80070f6:	3b04      	subs	r3, #4
 80070f8:	2a00      	cmp	r2, #0
 80070fa:	d1cb      	bne.n	8007094 <quorem+0x9c>
 80070fc:	3c01      	subs	r4, #1
 80070fe:	e7c6      	b.n	800708e <quorem+0x96>
 8007100:	6812      	ldr	r2, [r2, #0]
 8007102:	3b04      	subs	r3, #4
 8007104:	2a00      	cmp	r2, #0
 8007106:	d1f0      	bne.n	80070ea <quorem+0xf2>
 8007108:	3c01      	subs	r4, #1
 800710a:	e7eb      	b.n	80070e4 <quorem+0xec>
 800710c:	2000      	movs	r0, #0
 800710e:	e7ee      	b.n	80070ee <quorem+0xf6>

08007110 <_dtoa_r>:
 8007110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007114:	4616      	mov	r6, r2
 8007116:	461f      	mov	r7, r3
 8007118:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800711a:	b099      	sub	sp, #100	; 0x64
 800711c:	4605      	mov	r5, r0
 800711e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007122:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007126:	b974      	cbnz	r4, 8007146 <_dtoa_r+0x36>
 8007128:	2010      	movs	r0, #16
 800712a:	f000 feb3 	bl	8007e94 <malloc>
 800712e:	4602      	mov	r2, r0
 8007130:	6268      	str	r0, [r5, #36]	; 0x24
 8007132:	b920      	cbnz	r0, 800713e <_dtoa_r+0x2e>
 8007134:	21ea      	movs	r1, #234	; 0xea
 8007136:	4ba8      	ldr	r3, [pc, #672]	; (80073d8 <_dtoa_r+0x2c8>)
 8007138:	48a8      	ldr	r0, [pc, #672]	; (80073dc <_dtoa_r+0x2cc>)
 800713a:	f001 fabd 	bl	80086b8 <__assert_func>
 800713e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007142:	6004      	str	r4, [r0, #0]
 8007144:	60c4      	str	r4, [r0, #12]
 8007146:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007148:	6819      	ldr	r1, [r3, #0]
 800714a:	b151      	cbz	r1, 8007162 <_dtoa_r+0x52>
 800714c:	685a      	ldr	r2, [r3, #4]
 800714e:	2301      	movs	r3, #1
 8007150:	4093      	lsls	r3, r2
 8007152:	604a      	str	r2, [r1, #4]
 8007154:	608b      	str	r3, [r1, #8]
 8007156:	4628      	mov	r0, r5
 8007158:	f000 fefe 	bl	8007f58 <_Bfree>
 800715c:	2200      	movs	r2, #0
 800715e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007160:	601a      	str	r2, [r3, #0]
 8007162:	1e3b      	subs	r3, r7, #0
 8007164:	bfaf      	iteee	ge
 8007166:	2300      	movge	r3, #0
 8007168:	2201      	movlt	r2, #1
 800716a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800716e:	9305      	strlt	r3, [sp, #20]
 8007170:	bfa8      	it	ge
 8007172:	f8c8 3000 	strge.w	r3, [r8]
 8007176:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800717a:	4b99      	ldr	r3, [pc, #612]	; (80073e0 <_dtoa_r+0x2d0>)
 800717c:	bfb8      	it	lt
 800717e:	f8c8 2000 	strlt.w	r2, [r8]
 8007182:	ea33 0309 	bics.w	r3, r3, r9
 8007186:	d119      	bne.n	80071bc <_dtoa_r+0xac>
 8007188:	f242 730f 	movw	r3, #9999	; 0x270f
 800718c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800718e:	6013      	str	r3, [r2, #0]
 8007190:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007194:	4333      	orrs	r3, r6
 8007196:	f000 857f 	beq.w	8007c98 <_dtoa_r+0xb88>
 800719a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800719c:	b953      	cbnz	r3, 80071b4 <_dtoa_r+0xa4>
 800719e:	4b91      	ldr	r3, [pc, #580]	; (80073e4 <_dtoa_r+0x2d4>)
 80071a0:	e022      	b.n	80071e8 <_dtoa_r+0xd8>
 80071a2:	4b91      	ldr	r3, [pc, #580]	; (80073e8 <_dtoa_r+0x2d8>)
 80071a4:	9303      	str	r3, [sp, #12]
 80071a6:	3308      	adds	r3, #8
 80071a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80071aa:	6013      	str	r3, [r2, #0]
 80071ac:	9803      	ldr	r0, [sp, #12]
 80071ae:	b019      	add	sp, #100	; 0x64
 80071b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071b4:	4b8b      	ldr	r3, [pc, #556]	; (80073e4 <_dtoa_r+0x2d4>)
 80071b6:	9303      	str	r3, [sp, #12]
 80071b8:	3303      	adds	r3, #3
 80071ba:	e7f5      	b.n	80071a8 <_dtoa_r+0x98>
 80071bc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80071c0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80071c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80071c8:	2200      	movs	r2, #0
 80071ca:	2300      	movs	r3, #0
 80071cc:	f7f9 fbec 	bl	80009a8 <__aeabi_dcmpeq>
 80071d0:	4680      	mov	r8, r0
 80071d2:	b158      	cbz	r0, 80071ec <_dtoa_r+0xdc>
 80071d4:	2301      	movs	r3, #1
 80071d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80071d8:	6013      	str	r3, [r2, #0]
 80071da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80071dc:	2b00      	cmp	r3, #0
 80071de:	f000 8558 	beq.w	8007c92 <_dtoa_r+0xb82>
 80071e2:	4882      	ldr	r0, [pc, #520]	; (80073ec <_dtoa_r+0x2dc>)
 80071e4:	6018      	str	r0, [r3, #0]
 80071e6:	1e43      	subs	r3, r0, #1
 80071e8:	9303      	str	r3, [sp, #12]
 80071ea:	e7df      	b.n	80071ac <_dtoa_r+0x9c>
 80071ec:	ab16      	add	r3, sp, #88	; 0x58
 80071ee:	9301      	str	r3, [sp, #4]
 80071f0:	ab17      	add	r3, sp, #92	; 0x5c
 80071f2:	9300      	str	r3, [sp, #0]
 80071f4:	4628      	mov	r0, r5
 80071f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80071fa:	f001 f993 	bl	8008524 <__d2b>
 80071fe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007202:	4683      	mov	fp, r0
 8007204:	2c00      	cmp	r4, #0
 8007206:	d07f      	beq.n	8007308 <_dtoa_r+0x1f8>
 8007208:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800720c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800720e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007212:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007216:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800721a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800721e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007222:	2200      	movs	r2, #0
 8007224:	4b72      	ldr	r3, [pc, #456]	; (80073f0 <_dtoa_r+0x2e0>)
 8007226:	f7f8 ff9f 	bl	8000168 <__aeabi_dsub>
 800722a:	a365      	add	r3, pc, #404	; (adr r3, 80073c0 <_dtoa_r+0x2b0>)
 800722c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007230:	f7f9 f952 	bl	80004d8 <__aeabi_dmul>
 8007234:	a364      	add	r3, pc, #400	; (adr r3, 80073c8 <_dtoa_r+0x2b8>)
 8007236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723a:	f7f8 ff97 	bl	800016c <__adddf3>
 800723e:	4606      	mov	r6, r0
 8007240:	4620      	mov	r0, r4
 8007242:	460f      	mov	r7, r1
 8007244:	f7f9 f8de 	bl	8000404 <__aeabi_i2d>
 8007248:	a361      	add	r3, pc, #388	; (adr r3, 80073d0 <_dtoa_r+0x2c0>)
 800724a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800724e:	f7f9 f943 	bl	80004d8 <__aeabi_dmul>
 8007252:	4602      	mov	r2, r0
 8007254:	460b      	mov	r3, r1
 8007256:	4630      	mov	r0, r6
 8007258:	4639      	mov	r1, r7
 800725a:	f7f8 ff87 	bl	800016c <__adddf3>
 800725e:	4606      	mov	r6, r0
 8007260:	460f      	mov	r7, r1
 8007262:	f7f9 fbe9 	bl	8000a38 <__aeabi_d2iz>
 8007266:	2200      	movs	r2, #0
 8007268:	4682      	mov	sl, r0
 800726a:	2300      	movs	r3, #0
 800726c:	4630      	mov	r0, r6
 800726e:	4639      	mov	r1, r7
 8007270:	f7f9 fba4 	bl	80009bc <__aeabi_dcmplt>
 8007274:	b148      	cbz	r0, 800728a <_dtoa_r+0x17a>
 8007276:	4650      	mov	r0, sl
 8007278:	f7f9 f8c4 	bl	8000404 <__aeabi_i2d>
 800727c:	4632      	mov	r2, r6
 800727e:	463b      	mov	r3, r7
 8007280:	f7f9 fb92 	bl	80009a8 <__aeabi_dcmpeq>
 8007284:	b908      	cbnz	r0, 800728a <_dtoa_r+0x17a>
 8007286:	f10a 3aff 	add.w	sl, sl, #4294967295
 800728a:	f1ba 0f16 	cmp.w	sl, #22
 800728e:	d858      	bhi.n	8007342 <_dtoa_r+0x232>
 8007290:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007294:	4b57      	ldr	r3, [pc, #348]	; (80073f4 <_dtoa_r+0x2e4>)
 8007296:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800729a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729e:	f7f9 fb8d 	bl	80009bc <__aeabi_dcmplt>
 80072a2:	2800      	cmp	r0, #0
 80072a4:	d04f      	beq.n	8007346 <_dtoa_r+0x236>
 80072a6:	2300      	movs	r3, #0
 80072a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80072ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80072b0:	1b1c      	subs	r4, r3, r4
 80072b2:	1e63      	subs	r3, r4, #1
 80072b4:	9309      	str	r3, [sp, #36]	; 0x24
 80072b6:	bf49      	itett	mi
 80072b8:	f1c4 0301 	rsbmi	r3, r4, #1
 80072bc:	2300      	movpl	r3, #0
 80072be:	9306      	strmi	r3, [sp, #24]
 80072c0:	2300      	movmi	r3, #0
 80072c2:	bf54      	ite	pl
 80072c4:	9306      	strpl	r3, [sp, #24]
 80072c6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80072c8:	f1ba 0f00 	cmp.w	sl, #0
 80072cc:	db3d      	blt.n	800734a <_dtoa_r+0x23a>
 80072ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072d0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80072d4:	4453      	add	r3, sl
 80072d6:	9309      	str	r3, [sp, #36]	; 0x24
 80072d8:	2300      	movs	r3, #0
 80072da:	930a      	str	r3, [sp, #40]	; 0x28
 80072dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80072de:	2b09      	cmp	r3, #9
 80072e0:	f200 808c 	bhi.w	80073fc <_dtoa_r+0x2ec>
 80072e4:	2b05      	cmp	r3, #5
 80072e6:	bfc4      	itt	gt
 80072e8:	3b04      	subgt	r3, #4
 80072ea:	9322      	strgt	r3, [sp, #136]	; 0x88
 80072ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80072ee:	bfc8      	it	gt
 80072f0:	2400      	movgt	r4, #0
 80072f2:	f1a3 0302 	sub.w	r3, r3, #2
 80072f6:	bfd8      	it	le
 80072f8:	2401      	movle	r4, #1
 80072fa:	2b03      	cmp	r3, #3
 80072fc:	f200 808a 	bhi.w	8007414 <_dtoa_r+0x304>
 8007300:	e8df f003 	tbb	[pc, r3]
 8007304:	5b4d4f2d 	.word	0x5b4d4f2d
 8007308:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800730c:	441c      	add	r4, r3
 800730e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007312:	2b20      	cmp	r3, #32
 8007314:	bfc3      	ittte	gt
 8007316:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800731a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800731e:	fa09 f303 	lslgt.w	r3, r9, r3
 8007322:	f1c3 0320 	rsble	r3, r3, #32
 8007326:	bfc6      	itte	gt
 8007328:	fa26 f000 	lsrgt.w	r0, r6, r0
 800732c:	4318      	orrgt	r0, r3
 800732e:	fa06 f003 	lslle.w	r0, r6, r3
 8007332:	f7f9 f857 	bl	80003e4 <__aeabi_ui2d>
 8007336:	2301      	movs	r3, #1
 8007338:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800733c:	3c01      	subs	r4, #1
 800733e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007340:	e76f      	b.n	8007222 <_dtoa_r+0x112>
 8007342:	2301      	movs	r3, #1
 8007344:	e7b2      	b.n	80072ac <_dtoa_r+0x19c>
 8007346:	900f      	str	r0, [sp, #60]	; 0x3c
 8007348:	e7b1      	b.n	80072ae <_dtoa_r+0x19e>
 800734a:	9b06      	ldr	r3, [sp, #24]
 800734c:	eba3 030a 	sub.w	r3, r3, sl
 8007350:	9306      	str	r3, [sp, #24]
 8007352:	f1ca 0300 	rsb	r3, sl, #0
 8007356:	930a      	str	r3, [sp, #40]	; 0x28
 8007358:	2300      	movs	r3, #0
 800735a:	930e      	str	r3, [sp, #56]	; 0x38
 800735c:	e7be      	b.n	80072dc <_dtoa_r+0x1cc>
 800735e:	2300      	movs	r3, #0
 8007360:	930b      	str	r3, [sp, #44]	; 0x2c
 8007362:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007364:	2b00      	cmp	r3, #0
 8007366:	dc58      	bgt.n	800741a <_dtoa_r+0x30a>
 8007368:	f04f 0901 	mov.w	r9, #1
 800736c:	464b      	mov	r3, r9
 800736e:	f8cd 9020 	str.w	r9, [sp, #32]
 8007372:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007376:	2200      	movs	r2, #0
 8007378:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800737a:	6042      	str	r2, [r0, #4]
 800737c:	2204      	movs	r2, #4
 800737e:	f102 0614 	add.w	r6, r2, #20
 8007382:	429e      	cmp	r6, r3
 8007384:	6841      	ldr	r1, [r0, #4]
 8007386:	d94e      	bls.n	8007426 <_dtoa_r+0x316>
 8007388:	4628      	mov	r0, r5
 800738a:	f000 fda5 	bl	8007ed8 <_Balloc>
 800738e:	9003      	str	r0, [sp, #12]
 8007390:	2800      	cmp	r0, #0
 8007392:	d14c      	bne.n	800742e <_dtoa_r+0x31e>
 8007394:	4602      	mov	r2, r0
 8007396:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800739a:	4b17      	ldr	r3, [pc, #92]	; (80073f8 <_dtoa_r+0x2e8>)
 800739c:	e6cc      	b.n	8007138 <_dtoa_r+0x28>
 800739e:	2301      	movs	r3, #1
 80073a0:	e7de      	b.n	8007360 <_dtoa_r+0x250>
 80073a2:	2300      	movs	r3, #0
 80073a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80073a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80073a8:	eb0a 0903 	add.w	r9, sl, r3
 80073ac:	f109 0301 	add.w	r3, r9, #1
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	9308      	str	r3, [sp, #32]
 80073b4:	bfb8      	it	lt
 80073b6:	2301      	movlt	r3, #1
 80073b8:	e7dd      	b.n	8007376 <_dtoa_r+0x266>
 80073ba:	2301      	movs	r3, #1
 80073bc:	e7f2      	b.n	80073a4 <_dtoa_r+0x294>
 80073be:	bf00      	nop
 80073c0:	636f4361 	.word	0x636f4361
 80073c4:	3fd287a7 	.word	0x3fd287a7
 80073c8:	8b60c8b3 	.word	0x8b60c8b3
 80073cc:	3fc68a28 	.word	0x3fc68a28
 80073d0:	509f79fb 	.word	0x509f79fb
 80073d4:	3fd34413 	.word	0x3fd34413
 80073d8:	08008ebd 	.word	0x08008ebd
 80073dc:	08008ed4 	.word	0x08008ed4
 80073e0:	7ff00000 	.word	0x7ff00000
 80073e4:	08008eb9 	.word	0x08008eb9
 80073e8:	08008eb0 	.word	0x08008eb0
 80073ec:	08008e8d 	.word	0x08008e8d
 80073f0:	3ff80000 	.word	0x3ff80000
 80073f4:	08008fc8 	.word	0x08008fc8
 80073f8:	08008f2f 	.word	0x08008f2f
 80073fc:	2401      	movs	r4, #1
 80073fe:	2300      	movs	r3, #0
 8007400:	940b      	str	r4, [sp, #44]	; 0x2c
 8007402:	9322      	str	r3, [sp, #136]	; 0x88
 8007404:	f04f 39ff 	mov.w	r9, #4294967295
 8007408:	2200      	movs	r2, #0
 800740a:	2312      	movs	r3, #18
 800740c:	f8cd 9020 	str.w	r9, [sp, #32]
 8007410:	9223      	str	r2, [sp, #140]	; 0x8c
 8007412:	e7b0      	b.n	8007376 <_dtoa_r+0x266>
 8007414:	2301      	movs	r3, #1
 8007416:	930b      	str	r3, [sp, #44]	; 0x2c
 8007418:	e7f4      	b.n	8007404 <_dtoa_r+0x2f4>
 800741a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800741e:	464b      	mov	r3, r9
 8007420:	f8cd 9020 	str.w	r9, [sp, #32]
 8007424:	e7a7      	b.n	8007376 <_dtoa_r+0x266>
 8007426:	3101      	adds	r1, #1
 8007428:	6041      	str	r1, [r0, #4]
 800742a:	0052      	lsls	r2, r2, #1
 800742c:	e7a7      	b.n	800737e <_dtoa_r+0x26e>
 800742e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007430:	9a03      	ldr	r2, [sp, #12]
 8007432:	601a      	str	r2, [r3, #0]
 8007434:	9b08      	ldr	r3, [sp, #32]
 8007436:	2b0e      	cmp	r3, #14
 8007438:	f200 80a8 	bhi.w	800758c <_dtoa_r+0x47c>
 800743c:	2c00      	cmp	r4, #0
 800743e:	f000 80a5 	beq.w	800758c <_dtoa_r+0x47c>
 8007442:	f1ba 0f00 	cmp.w	sl, #0
 8007446:	dd34      	ble.n	80074b2 <_dtoa_r+0x3a2>
 8007448:	4a9a      	ldr	r2, [pc, #616]	; (80076b4 <_dtoa_r+0x5a4>)
 800744a:	f00a 030f 	and.w	r3, sl, #15
 800744e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007452:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007456:	e9d3 3400 	ldrd	r3, r4, [r3]
 800745a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800745e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007462:	d016      	beq.n	8007492 <_dtoa_r+0x382>
 8007464:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007468:	4b93      	ldr	r3, [pc, #588]	; (80076b8 <_dtoa_r+0x5a8>)
 800746a:	2703      	movs	r7, #3
 800746c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007470:	f7f9 f95c 	bl	800072c <__aeabi_ddiv>
 8007474:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007478:	f004 040f 	and.w	r4, r4, #15
 800747c:	4e8e      	ldr	r6, [pc, #568]	; (80076b8 <_dtoa_r+0x5a8>)
 800747e:	b954      	cbnz	r4, 8007496 <_dtoa_r+0x386>
 8007480:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007484:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007488:	f7f9 f950 	bl	800072c <__aeabi_ddiv>
 800748c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007490:	e029      	b.n	80074e6 <_dtoa_r+0x3d6>
 8007492:	2702      	movs	r7, #2
 8007494:	e7f2      	b.n	800747c <_dtoa_r+0x36c>
 8007496:	07e1      	lsls	r1, r4, #31
 8007498:	d508      	bpl.n	80074ac <_dtoa_r+0x39c>
 800749a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800749e:	e9d6 2300 	ldrd	r2, r3, [r6]
 80074a2:	f7f9 f819 	bl	80004d8 <__aeabi_dmul>
 80074a6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80074aa:	3701      	adds	r7, #1
 80074ac:	1064      	asrs	r4, r4, #1
 80074ae:	3608      	adds	r6, #8
 80074b0:	e7e5      	b.n	800747e <_dtoa_r+0x36e>
 80074b2:	f000 80a5 	beq.w	8007600 <_dtoa_r+0x4f0>
 80074b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80074ba:	f1ca 0400 	rsb	r4, sl, #0
 80074be:	4b7d      	ldr	r3, [pc, #500]	; (80076b4 <_dtoa_r+0x5a4>)
 80074c0:	f004 020f 	and.w	r2, r4, #15
 80074c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074cc:	f7f9 f804 	bl	80004d8 <__aeabi_dmul>
 80074d0:	2702      	movs	r7, #2
 80074d2:	2300      	movs	r3, #0
 80074d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074d8:	4e77      	ldr	r6, [pc, #476]	; (80076b8 <_dtoa_r+0x5a8>)
 80074da:	1124      	asrs	r4, r4, #4
 80074dc:	2c00      	cmp	r4, #0
 80074de:	f040 8084 	bne.w	80075ea <_dtoa_r+0x4da>
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1d2      	bne.n	800748c <_dtoa_r+0x37c>
 80074e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	f000 808b 	beq.w	8007604 <_dtoa_r+0x4f4>
 80074ee:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80074f2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80074f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80074fa:	2200      	movs	r2, #0
 80074fc:	4b6f      	ldr	r3, [pc, #444]	; (80076bc <_dtoa_r+0x5ac>)
 80074fe:	f7f9 fa5d 	bl	80009bc <__aeabi_dcmplt>
 8007502:	2800      	cmp	r0, #0
 8007504:	d07e      	beq.n	8007604 <_dtoa_r+0x4f4>
 8007506:	9b08      	ldr	r3, [sp, #32]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d07b      	beq.n	8007604 <_dtoa_r+0x4f4>
 800750c:	f1b9 0f00 	cmp.w	r9, #0
 8007510:	dd38      	ble.n	8007584 <_dtoa_r+0x474>
 8007512:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007516:	2200      	movs	r2, #0
 8007518:	4b69      	ldr	r3, [pc, #420]	; (80076c0 <_dtoa_r+0x5b0>)
 800751a:	f7f8 ffdd 	bl	80004d8 <__aeabi_dmul>
 800751e:	464c      	mov	r4, r9
 8007520:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007524:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007528:	3701      	adds	r7, #1
 800752a:	4638      	mov	r0, r7
 800752c:	f7f8 ff6a 	bl	8000404 <__aeabi_i2d>
 8007530:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007534:	f7f8 ffd0 	bl	80004d8 <__aeabi_dmul>
 8007538:	2200      	movs	r2, #0
 800753a:	4b62      	ldr	r3, [pc, #392]	; (80076c4 <_dtoa_r+0x5b4>)
 800753c:	f7f8 fe16 	bl	800016c <__adddf3>
 8007540:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007544:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007548:	9611      	str	r6, [sp, #68]	; 0x44
 800754a:	2c00      	cmp	r4, #0
 800754c:	d15d      	bne.n	800760a <_dtoa_r+0x4fa>
 800754e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007552:	2200      	movs	r2, #0
 8007554:	4b5c      	ldr	r3, [pc, #368]	; (80076c8 <_dtoa_r+0x5b8>)
 8007556:	f7f8 fe07 	bl	8000168 <__aeabi_dsub>
 800755a:	4602      	mov	r2, r0
 800755c:	460b      	mov	r3, r1
 800755e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007562:	4633      	mov	r3, r6
 8007564:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007566:	f7f9 fa47 	bl	80009f8 <__aeabi_dcmpgt>
 800756a:	2800      	cmp	r0, #0
 800756c:	f040 829c 	bne.w	8007aa8 <_dtoa_r+0x998>
 8007570:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007574:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007576:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800757a:	f7f9 fa1f 	bl	80009bc <__aeabi_dcmplt>
 800757e:	2800      	cmp	r0, #0
 8007580:	f040 8290 	bne.w	8007aa4 <_dtoa_r+0x994>
 8007584:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007588:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800758c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800758e:	2b00      	cmp	r3, #0
 8007590:	f2c0 8152 	blt.w	8007838 <_dtoa_r+0x728>
 8007594:	f1ba 0f0e 	cmp.w	sl, #14
 8007598:	f300 814e 	bgt.w	8007838 <_dtoa_r+0x728>
 800759c:	4b45      	ldr	r3, [pc, #276]	; (80076b4 <_dtoa_r+0x5a4>)
 800759e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80075a2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80075a6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80075aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	f280 80db 	bge.w	8007768 <_dtoa_r+0x658>
 80075b2:	9b08      	ldr	r3, [sp, #32]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f300 80d7 	bgt.w	8007768 <_dtoa_r+0x658>
 80075ba:	f040 8272 	bne.w	8007aa2 <_dtoa_r+0x992>
 80075be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075c2:	2200      	movs	r2, #0
 80075c4:	4b40      	ldr	r3, [pc, #256]	; (80076c8 <_dtoa_r+0x5b8>)
 80075c6:	f7f8 ff87 	bl	80004d8 <__aeabi_dmul>
 80075ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075ce:	f7f9 fa09 	bl	80009e4 <__aeabi_dcmpge>
 80075d2:	9c08      	ldr	r4, [sp, #32]
 80075d4:	4626      	mov	r6, r4
 80075d6:	2800      	cmp	r0, #0
 80075d8:	f040 8248 	bne.w	8007a6c <_dtoa_r+0x95c>
 80075dc:	2331      	movs	r3, #49	; 0x31
 80075de:	9f03      	ldr	r7, [sp, #12]
 80075e0:	f10a 0a01 	add.w	sl, sl, #1
 80075e4:	f807 3b01 	strb.w	r3, [r7], #1
 80075e8:	e244      	b.n	8007a74 <_dtoa_r+0x964>
 80075ea:	07e2      	lsls	r2, r4, #31
 80075ec:	d505      	bpl.n	80075fa <_dtoa_r+0x4ea>
 80075ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 80075f2:	f7f8 ff71 	bl	80004d8 <__aeabi_dmul>
 80075f6:	2301      	movs	r3, #1
 80075f8:	3701      	adds	r7, #1
 80075fa:	1064      	asrs	r4, r4, #1
 80075fc:	3608      	adds	r6, #8
 80075fe:	e76d      	b.n	80074dc <_dtoa_r+0x3cc>
 8007600:	2702      	movs	r7, #2
 8007602:	e770      	b.n	80074e6 <_dtoa_r+0x3d6>
 8007604:	46d0      	mov	r8, sl
 8007606:	9c08      	ldr	r4, [sp, #32]
 8007608:	e78f      	b.n	800752a <_dtoa_r+0x41a>
 800760a:	9903      	ldr	r1, [sp, #12]
 800760c:	4b29      	ldr	r3, [pc, #164]	; (80076b4 <_dtoa_r+0x5a4>)
 800760e:	4421      	add	r1, r4
 8007610:	9112      	str	r1, [sp, #72]	; 0x48
 8007612:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007614:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007618:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800761c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007620:	2900      	cmp	r1, #0
 8007622:	d055      	beq.n	80076d0 <_dtoa_r+0x5c0>
 8007624:	2000      	movs	r0, #0
 8007626:	4929      	ldr	r1, [pc, #164]	; (80076cc <_dtoa_r+0x5bc>)
 8007628:	f7f9 f880 	bl	800072c <__aeabi_ddiv>
 800762c:	463b      	mov	r3, r7
 800762e:	4632      	mov	r2, r6
 8007630:	f7f8 fd9a 	bl	8000168 <__aeabi_dsub>
 8007634:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007638:	9f03      	ldr	r7, [sp, #12]
 800763a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800763e:	f7f9 f9fb 	bl	8000a38 <__aeabi_d2iz>
 8007642:	4604      	mov	r4, r0
 8007644:	f7f8 fede 	bl	8000404 <__aeabi_i2d>
 8007648:	4602      	mov	r2, r0
 800764a:	460b      	mov	r3, r1
 800764c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007650:	f7f8 fd8a 	bl	8000168 <__aeabi_dsub>
 8007654:	4602      	mov	r2, r0
 8007656:	460b      	mov	r3, r1
 8007658:	3430      	adds	r4, #48	; 0x30
 800765a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800765e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007662:	f807 4b01 	strb.w	r4, [r7], #1
 8007666:	f7f9 f9a9 	bl	80009bc <__aeabi_dcmplt>
 800766a:	2800      	cmp	r0, #0
 800766c:	d174      	bne.n	8007758 <_dtoa_r+0x648>
 800766e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007672:	2000      	movs	r0, #0
 8007674:	4911      	ldr	r1, [pc, #68]	; (80076bc <_dtoa_r+0x5ac>)
 8007676:	f7f8 fd77 	bl	8000168 <__aeabi_dsub>
 800767a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800767e:	f7f9 f99d 	bl	80009bc <__aeabi_dcmplt>
 8007682:	2800      	cmp	r0, #0
 8007684:	f040 80b7 	bne.w	80077f6 <_dtoa_r+0x6e6>
 8007688:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800768a:	429f      	cmp	r7, r3
 800768c:	f43f af7a 	beq.w	8007584 <_dtoa_r+0x474>
 8007690:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007694:	2200      	movs	r2, #0
 8007696:	4b0a      	ldr	r3, [pc, #40]	; (80076c0 <_dtoa_r+0x5b0>)
 8007698:	f7f8 ff1e 	bl	80004d8 <__aeabi_dmul>
 800769c:	2200      	movs	r2, #0
 800769e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80076a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076a6:	4b06      	ldr	r3, [pc, #24]	; (80076c0 <_dtoa_r+0x5b0>)
 80076a8:	f7f8 ff16 	bl	80004d8 <__aeabi_dmul>
 80076ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076b0:	e7c3      	b.n	800763a <_dtoa_r+0x52a>
 80076b2:	bf00      	nop
 80076b4:	08008fc8 	.word	0x08008fc8
 80076b8:	08008fa0 	.word	0x08008fa0
 80076bc:	3ff00000 	.word	0x3ff00000
 80076c0:	40240000 	.word	0x40240000
 80076c4:	401c0000 	.word	0x401c0000
 80076c8:	40140000 	.word	0x40140000
 80076cc:	3fe00000 	.word	0x3fe00000
 80076d0:	4630      	mov	r0, r6
 80076d2:	4639      	mov	r1, r7
 80076d4:	f7f8 ff00 	bl	80004d8 <__aeabi_dmul>
 80076d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80076da:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80076de:	9c03      	ldr	r4, [sp, #12]
 80076e0:	9314      	str	r3, [sp, #80]	; 0x50
 80076e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076e6:	f7f9 f9a7 	bl	8000a38 <__aeabi_d2iz>
 80076ea:	9015      	str	r0, [sp, #84]	; 0x54
 80076ec:	f7f8 fe8a 	bl	8000404 <__aeabi_i2d>
 80076f0:	4602      	mov	r2, r0
 80076f2:	460b      	mov	r3, r1
 80076f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076f8:	f7f8 fd36 	bl	8000168 <__aeabi_dsub>
 80076fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80076fe:	4606      	mov	r6, r0
 8007700:	3330      	adds	r3, #48	; 0x30
 8007702:	f804 3b01 	strb.w	r3, [r4], #1
 8007706:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007708:	460f      	mov	r7, r1
 800770a:	429c      	cmp	r4, r3
 800770c:	f04f 0200 	mov.w	r2, #0
 8007710:	d124      	bne.n	800775c <_dtoa_r+0x64c>
 8007712:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007716:	4bb0      	ldr	r3, [pc, #704]	; (80079d8 <_dtoa_r+0x8c8>)
 8007718:	f7f8 fd28 	bl	800016c <__adddf3>
 800771c:	4602      	mov	r2, r0
 800771e:	460b      	mov	r3, r1
 8007720:	4630      	mov	r0, r6
 8007722:	4639      	mov	r1, r7
 8007724:	f7f9 f968 	bl	80009f8 <__aeabi_dcmpgt>
 8007728:	2800      	cmp	r0, #0
 800772a:	d163      	bne.n	80077f4 <_dtoa_r+0x6e4>
 800772c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007730:	2000      	movs	r0, #0
 8007732:	49a9      	ldr	r1, [pc, #676]	; (80079d8 <_dtoa_r+0x8c8>)
 8007734:	f7f8 fd18 	bl	8000168 <__aeabi_dsub>
 8007738:	4602      	mov	r2, r0
 800773a:	460b      	mov	r3, r1
 800773c:	4630      	mov	r0, r6
 800773e:	4639      	mov	r1, r7
 8007740:	f7f9 f93c 	bl	80009bc <__aeabi_dcmplt>
 8007744:	2800      	cmp	r0, #0
 8007746:	f43f af1d 	beq.w	8007584 <_dtoa_r+0x474>
 800774a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800774c:	1e7b      	subs	r3, r7, #1
 800774e:	9314      	str	r3, [sp, #80]	; 0x50
 8007750:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007754:	2b30      	cmp	r3, #48	; 0x30
 8007756:	d0f8      	beq.n	800774a <_dtoa_r+0x63a>
 8007758:	46c2      	mov	sl, r8
 800775a:	e03b      	b.n	80077d4 <_dtoa_r+0x6c4>
 800775c:	4b9f      	ldr	r3, [pc, #636]	; (80079dc <_dtoa_r+0x8cc>)
 800775e:	f7f8 febb 	bl	80004d8 <__aeabi_dmul>
 8007762:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007766:	e7bc      	b.n	80076e2 <_dtoa_r+0x5d2>
 8007768:	9f03      	ldr	r7, [sp, #12]
 800776a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800776e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007772:	4640      	mov	r0, r8
 8007774:	4649      	mov	r1, r9
 8007776:	f7f8 ffd9 	bl	800072c <__aeabi_ddiv>
 800777a:	f7f9 f95d 	bl	8000a38 <__aeabi_d2iz>
 800777e:	4604      	mov	r4, r0
 8007780:	f7f8 fe40 	bl	8000404 <__aeabi_i2d>
 8007784:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007788:	f7f8 fea6 	bl	80004d8 <__aeabi_dmul>
 800778c:	4602      	mov	r2, r0
 800778e:	460b      	mov	r3, r1
 8007790:	4640      	mov	r0, r8
 8007792:	4649      	mov	r1, r9
 8007794:	f7f8 fce8 	bl	8000168 <__aeabi_dsub>
 8007798:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800779c:	f807 6b01 	strb.w	r6, [r7], #1
 80077a0:	9e03      	ldr	r6, [sp, #12]
 80077a2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80077a6:	1bbe      	subs	r6, r7, r6
 80077a8:	45b4      	cmp	ip, r6
 80077aa:	4602      	mov	r2, r0
 80077ac:	460b      	mov	r3, r1
 80077ae:	d136      	bne.n	800781e <_dtoa_r+0x70e>
 80077b0:	f7f8 fcdc 	bl	800016c <__adddf3>
 80077b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077b8:	4680      	mov	r8, r0
 80077ba:	4689      	mov	r9, r1
 80077bc:	f7f9 f91c 	bl	80009f8 <__aeabi_dcmpgt>
 80077c0:	bb58      	cbnz	r0, 800781a <_dtoa_r+0x70a>
 80077c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077c6:	4640      	mov	r0, r8
 80077c8:	4649      	mov	r1, r9
 80077ca:	f7f9 f8ed 	bl	80009a8 <__aeabi_dcmpeq>
 80077ce:	b108      	cbz	r0, 80077d4 <_dtoa_r+0x6c4>
 80077d0:	07e1      	lsls	r1, r4, #31
 80077d2:	d422      	bmi.n	800781a <_dtoa_r+0x70a>
 80077d4:	4628      	mov	r0, r5
 80077d6:	4659      	mov	r1, fp
 80077d8:	f000 fbbe 	bl	8007f58 <_Bfree>
 80077dc:	2300      	movs	r3, #0
 80077de:	703b      	strb	r3, [r7, #0]
 80077e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80077e2:	f10a 0001 	add.w	r0, sl, #1
 80077e6:	6018      	str	r0, [r3, #0]
 80077e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	f43f acde 	beq.w	80071ac <_dtoa_r+0x9c>
 80077f0:	601f      	str	r7, [r3, #0]
 80077f2:	e4db      	b.n	80071ac <_dtoa_r+0x9c>
 80077f4:	4627      	mov	r7, r4
 80077f6:	463b      	mov	r3, r7
 80077f8:	461f      	mov	r7, r3
 80077fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077fe:	2a39      	cmp	r2, #57	; 0x39
 8007800:	d107      	bne.n	8007812 <_dtoa_r+0x702>
 8007802:	9a03      	ldr	r2, [sp, #12]
 8007804:	429a      	cmp	r2, r3
 8007806:	d1f7      	bne.n	80077f8 <_dtoa_r+0x6e8>
 8007808:	2230      	movs	r2, #48	; 0x30
 800780a:	9903      	ldr	r1, [sp, #12]
 800780c:	f108 0801 	add.w	r8, r8, #1
 8007810:	700a      	strb	r2, [r1, #0]
 8007812:	781a      	ldrb	r2, [r3, #0]
 8007814:	3201      	adds	r2, #1
 8007816:	701a      	strb	r2, [r3, #0]
 8007818:	e79e      	b.n	8007758 <_dtoa_r+0x648>
 800781a:	46d0      	mov	r8, sl
 800781c:	e7eb      	b.n	80077f6 <_dtoa_r+0x6e6>
 800781e:	2200      	movs	r2, #0
 8007820:	4b6e      	ldr	r3, [pc, #440]	; (80079dc <_dtoa_r+0x8cc>)
 8007822:	f7f8 fe59 	bl	80004d8 <__aeabi_dmul>
 8007826:	2200      	movs	r2, #0
 8007828:	2300      	movs	r3, #0
 800782a:	4680      	mov	r8, r0
 800782c:	4689      	mov	r9, r1
 800782e:	f7f9 f8bb 	bl	80009a8 <__aeabi_dcmpeq>
 8007832:	2800      	cmp	r0, #0
 8007834:	d09b      	beq.n	800776e <_dtoa_r+0x65e>
 8007836:	e7cd      	b.n	80077d4 <_dtoa_r+0x6c4>
 8007838:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800783a:	2a00      	cmp	r2, #0
 800783c:	f000 80d0 	beq.w	80079e0 <_dtoa_r+0x8d0>
 8007840:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007842:	2a01      	cmp	r2, #1
 8007844:	f300 80ae 	bgt.w	80079a4 <_dtoa_r+0x894>
 8007848:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800784a:	2a00      	cmp	r2, #0
 800784c:	f000 80a6 	beq.w	800799c <_dtoa_r+0x88c>
 8007850:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007854:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007856:	9f06      	ldr	r7, [sp, #24]
 8007858:	9a06      	ldr	r2, [sp, #24]
 800785a:	2101      	movs	r1, #1
 800785c:	441a      	add	r2, r3
 800785e:	9206      	str	r2, [sp, #24]
 8007860:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007862:	4628      	mov	r0, r5
 8007864:	441a      	add	r2, r3
 8007866:	9209      	str	r2, [sp, #36]	; 0x24
 8007868:	f000 fc2c 	bl	80080c4 <__i2b>
 800786c:	4606      	mov	r6, r0
 800786e:	2f00      	cmp	r7, #0
 8007870:	dd0c      	ble.n	800788c <_dtoa_r+0x77c>
 8007872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007874:	2b00      	cmp	r3, #0
 8007876:	dd09      	ble.n	800788c <_dtoa_r+0x77c>
 8007878:	42bb      	cmp	r3, r7
 800787a:	bfa8      	it	ge
 800787c:	463b      	movge	r3, r7
 800787e:	9a06      	ldr	r2, [sp, #24]
 8007880:	1aff      	subs	r7, r7, r3
 8007882:	1ad2      	subs	r2, r2, r3
 8007884:	9206      	str	r2, [sp, #24]
 8007886:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007888:	1ad3      	subs	r3, r2, r3
 800788a:	9309      	str	r3, [sp, #36]	; 0x24
 800788c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800788e:	b1f3      	cbz	r3, 80078ce <_dtoa_r+0x7be>
 8007890:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007892:	2b00      	cmp	r3, #0
 8007894:	f000 80a8 	beq.w	80079e8 <_dtoa_r+0x8d8>
 8007898:	2c00      	cmp	r4, #0
 800789a:	dd10      	ble.n	80078be <_dtoa_r+0x7ae>
 800789c:	4631      	mov	r1, r6
 800789e:	4622      	mov	r2, r4
 80078a0:	4628      	mov	r0, r5
 80078a2:	f000 fccd 	bl	8008240 <__pow5mult>
 80078a6:	465a      	mov	r2, fp
 80078a8:	4601      	mov	r1, r0
 80078aa:	4606      	mov	r6, r0
 80078ac:	4628      	mov	r0, r5
 80078ae:	f000 fc1f 	bl	80080f0 <__multiply>
 80078b2:	4680      	mov	r8, r0
 80078b4:	4659      	mov	r1, fp
 80078b6:	4628      	mov	r0, r5
 80078b8:	f000 fb4e 	bl	8007f58 <_Bfree>
 80078bc:	46c3      	mov	fp, r8
 80078be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078c0:	1b1a      	subs	r2, r3, r4
 80078c2:	d004      	beq.n	80078ce <_dtoa_r+0x7be>
 80078c4:	4659      	mov	r1, fp
 80078c6:	4628      	mov	r0, r5
 80078c8:	f000 fcba 	bl	8008240 <__pow5mult>
 80078cc:	4683      	mov	fp, r0
 80078ce:	2101      	movs	r1, #1
 80078d0:	4628      	mov	r0, r5
 80078d2:	f000 fbf7 	bl	80080c4 <__i2b>
 80078d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078d8:	4604      	mov	r4, r0
 80078da:	2b00      	cmp	r3, #0
 80078dc:	f340 8086 	ble.w	80079ec <_dtoa_r+0x8dc>
 80078e0:	461a      	mov	r2, r3
 80078e2:	4601      	mov	r1, r0
 80078e4:	4628      	mov	r0, r5
 80078e6:	f000 fcab 	bl	8008240 <__pow5mult>
 80078ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078ec:	4604      	mov	r4, r0
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	dd7f      	ble.n	80079f2 <_dtoa_r+0x8e2>
 80078f2:	f04f 0800 	mov.w	r8, #0
 80078f6:	6923      	ldr	r3, [r4, #16]
 80078f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80078fc:	6918      	ldr	r0, [r3, #16]
 80078fe:	f000 fb93 	bl	8008028 <__hi0bits>
 8007902:	f1c0 0020 	rsb	r0, r0, #32
 8007906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007908:	4418      	add	r0, r3
 800790a:	f010 001f 	ands.w	r0, r0, #31
 800790e:	f000 8092 	beq.w	8007a36 <_dtoa_r+0x926>
 8007912:	f1c0 0320 	rsb	r3, r0, #32
 8007916:	2b04      	cmp	r3, #4
 8007918:	f340 808a 	ble.w	8007a30 <_dtoa_r+0x920>
 800791c:	f1c0 001c 	rsb	r0, r0, #28
 8007920:	9b06      	ldr	r3, [sp, #24]
 8007922:	4407      	add	r7, r0
 8007924:	4403      	add	r3, r0
 8007926:	9306      	str	r3, [sp, #24]
 8007928:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800792a:	4403      	add	r3, r0
 800792c:	9309      	str	r3, [sp, #36]	; 0x24
 800792e:	9b06      	ldr	r3, [sp, #24]
 8007930:	2b00      	cmp	r3, #0
 8007932:	dd05      	ble.n	8007940 <_dtoa_r+0x830>
 8007934:	4659      	mov	r1, fp
 8007936:	461a      	mov	r2, r3
 8007938:	4628      	mov	r0, r5
 800793a:	f000 fcdb 	bl	80082f4 <__lshift>
 800793e:	4683      	mov	fp, r0
 8007940:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007942:	2b00      	cmp	r3, #0
 8007944:	dd05      	ble.n	8007952 <_dtoa_r+0x842>
 8007946:	4621      	mov	r1, r4
 8007948:	461a      	mov	r2, r3
 800794a:	4628      	mov	r0, r5
 800794c:	f000 fcd2 	bl	80082f4 <__lshift>
 8007950:	4604      	mov	r4, r0
 8007952:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007954:	2b00      	cmp	r3, #0
 8007956:	d070      	beq.n	8007a3a <_dtoa_r+0x92a>
 8007958:	4621      	mov	r1, r4
 800795a:	4658      	mov	r0, fp
 800795c:	f000 fd3a 	bl	80083d4 <__mcmp>
 8007960:	2800      	cmp	r0, #0
 8007962:	da6a      	bge.n	8007a3a <_dtoa_r+0x92a>
 8007964:	2300      	movs	r3, #0
 8007966:	4659      	mov	r1, fp
 8007968:	220a      	movs	r2, #10
 800796a:	4628      	mov	r0, r5
 800796c:	f000 fb16 	bl	8007f9c <__multadd>
 8007970:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007972:	4683      	mov	fp, r0
 8007974:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007978:	2b00      	cmp	r3, #0
 800797a:	f000 8194 	beq.w	8007ca6 <_dtoa_r+0xb96>
 800797e:	4631      	mov	r1, r6
 8007980:	2300      	movs	r3, #0
 8007982:	220a      	movs	r2, #10
 8007984:	4628      	mov	r0, r5
 8007986:	f000 fb09 	bl	8007f9c <__multadd>
 800798a:	f1b9 0f00 	cmp.w	r9, #0
 800798e:	4606      	mov	r6, r0
 8007990:	f300 8093 	bgt.w	8007aba <_dtoa_r+0x9aa>
 8007994:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007996:	2b02      	cmp	r3, #2
 8007998:	dc57      	bgt.n	8007a4a <_dtoa_r+0x93a>
 800799a:	e08e      	b.n	8007aba <_dtoa_r+0x9aa>
 800799c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800799e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80079a2:	e757      	b.n	8007854 <_dtoa_r+0x744>
 80079a4:	9b08      	ldr	r3, [sp, #32]
 80079a6:	1e5c      	subs	r4, r3, #1
 80079a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079aa:	42a3      	cmp	r3, r4
 80079ac:	bfb7      	itett	lt
 80079ae:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80079b0:	1b1c      	subge	r4, r3, r4
 80079b2:	1ae2      	sublt	r2, r4, r3
 80079b4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80079b6:	bfbe      	ittt	lt
 80079b8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80079ba:	189b      	addlt	r3, r3, r2
 80079bc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80079be:	9b08      	ldr	r3, [sp, #32]
 80079c0:	bfb8      	it	lt
 80079c2:	2400      	movlt	r4, #0
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	bfbb      	ittet	lt
 80079c8:	9b06      	ldrlt	r3, [sp, #24]
 80079ca:	9a08      	ldrlt	r2, [sp, #32]
 80079cc:	9f06      	ldrge	r7, [sp, #24]
 80079ce:	1a9f      	sublt	r7, r3, r2
 80079d0:	bfac      	ite	ge
 80079d2:	9b08      	ldrge	r3, [sp, #32]
 80079d4:	2300      	movlt	r3, #0
 80079d6:	e73f      	b.n	8007858 <_dtoa_r+0x748>
 80079d8:	3fe00000 	.word	0x3fe00000
 80079dc:	40240000 	.word	0x40240000
 80079e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80079e2:	9f06      	ldr	r7, [sp, #24]
 80079e4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80079e6:	e742      	b.n	800786e <_dtoa_r+0x75e>
 80079e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079ea:	e76b      	b.n	80078c4 <_dtoa_r+0x7b4>
 80079ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	dc19      	bgt.n	8007a26 <_dtoa_r+0x916>
 80079f2:	9b04      	ldr	r3, [sp, #16]
 80079f4:	b9bb      	cbnz	r3, 8007a26 <_dtoa_r+0x916>
 80079f6:	9b05      	ldr	r3, [sp, #20]
 80079f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079fc:	b99b      	cbnz	r3, 8007a26 <_dtoa_r+0x916>
 80079fe:	9b05      	ldr	r3, [sp, #20]
 8007a00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a04:	0d1b      	lsrs	r3, r3, #20
 8007a06:	051b      	lsls	r3, r3, #20
 8007a08:	b183      	cbz	r3, 8007a2c <_dtoa_r+0x91c>
 8007a0a:	f04f 0801 	mov.w	r8, #1
 8007a0e:	9b06      	ldr	r3, [sp, #24]
 8007a10:	3301      	adds	r3, #1
 8007a12:	9306      	str	r3, [sp, #24]
 8007a14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a16:	3301      	adds	r3, #1
 8007a18:	9309      	str	r3, [sp, #36]	; 0x24
 8007a1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	f47f af6a 	bne.w	80078f6 <_dtoa_r+0x7e6>
 8007a22:	2001      	movs	r0, #1
 8007a24:	e76f      	b.n	8007906 <_dtoa_r+0x7f6>
 8007a26:	f04f 0800 	mov.w	r8, #0
 8007a2a:	e7f6      	b.n	8007a1a <_dtoa_r+0x90a>
 8007a2c:	4698      	mov	r8, r3
 8007a2e:	e7f4      	b.n	8007a1a <_dtoa_r+0x90a>
 8007a30:	f43f af7d 	beq.w	800792e <_dtoa_r+0x81e>
 8007a34:	4618      	mov	r0, r3
 8007a36:	301c      	adds	r0, #28
 8007a38:	e772      	b.n	8007920 <_dtoa_r+0x810>
 8007a3a:	9b08      	ldr	r3, [sp, #32]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	dc36      	bgt.n	8007aae <_dtoa_r+0x99e>
 8007a40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a42:	2b02      	cmp	r3, #2
 8007a44:	dd33      	ble.n	8007aae <_dtoa_r+0x99e>
 8007a46:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a4a:	f1b9 0f00 	cmp.w	r9, #0
 8007a4e:	d10d      	bne.n	8007a6c <_dtoa_r+0x95c>
 8007a50:	4621      	mov	r1, r4
 8007a52:	464b      	mov	r3, r9
 8007a54:	2205      	movs	r2, #5
 8007a56:	4628      	mov	r0, r5
 8007a58:	f000 faa0 	bl	8007f9c <__multadd>
 8007a5c:	4601      	mov	r1, r0
 8007a5e:	4604      	mov	r4, r0
 8007a60:	4658      	mov	r0, fp
 8007a62:	f000 fcb7 	bl	80083d4 <__mcmp>
 8007a66:	2800      	cmp	r0, #0
 8007a68:	f73f adb8 	bgt.w	80075dc <_dtoa_r+0x4cc>
 8007a6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a6e:	9f03      	ldr	r7, [sp, #12]
 8007a70:	ea6f 0a03 	mvn.w	sl, r3
 8007a74:	f04f 0800 	mov.w	r8, #0
 8007a78:	4621      	mov	r1, r4
 8007a7a:	4628      	mov	r0, r5
 8007a7c:	f000 fa6c 	bl	8007f58 <_Bfree>
 8007a80:	2e00      	cmp	r6, #0
 8007a82:	f43f aea7 	beq.w	80077d4 <_dtoa_r+0x6c4>
 8007a86:	f1b8 0f00 	cmp.w	r8, #0
 8007a8a:	d005      	beq.n	8007a98 <_dtoa_r+0x988>
 8007a8c:	45b0      	cmp	r8, r6
 8007a8e:	d003      	beq.n	8007a98 <_dtoa_r+0x988>
 8007a90:	4641      	mov	r1, r8
 8007a92:	4628      	mov	r0, r5
 8007a94:	f000 fa60 	bl	8007f58 <_Bfree>
 8007a98:	4631      	mov	r1, r6
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	f000 fa5c 	bl	8007f58 <_Bfree>
 8007aa0:	e698      	b.n	80077d4 <_dtoa_r+0x6c4>
 8007aa2:	2400      	movs	r4, #0
 8007aa4:	4626      	mov	r6, r4
 8007aa6:	e7e1      	b.n	8007a6c <_dtoa_r+0x95c>
 8007aa8:	46c2      	mov	sl, r8
 8007aaa:	4626      	mov	r6, r4
 8007aac:	e596      	b.n	80075dc <_dtoa_r+0x4cc>
 8007aae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ab0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	f000 80fd 	beq.w	8007cb4 <_dtoa_r+0xba4>
 8007aba:	2f00      	cmp	r7, #0
 8007abc:	dd05      	ble.n	8007aca <_dtoa_r+0x9ba>
 8007abe:	4631      	mov	r1, r6
 8007ac0:	463a      	mov	r2, r7
 8007ac2:	4628      	mov	r0, r5
 8007ac4:	f000 fc16 	bl	80082f4 <__lshift>
 8007ac8:	4606      	mov	r6, r0
 8007aca:	f1b8 0f00 	cmp.w	r8, #0
 8007ace:	d05c      	beq.n	8007b8a <_dtoa_r+0xa7a>
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	6871      	ldr	r1, [r6, #4]
 8007ad4:	f000 fa00 	bl	8007ed8 <_Balloc>
 8007ad8:	4607      	mov	r7, r0
 8007ada:	b928      	cbnz	r0, 8007ae8 <_dtoa_r+0x9d8>
 8007adc:	4602      	mov	r2, r0
 8007ade:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007ae2:	4b7f      	ldr	r3, [pc, #508]	; (8007ce0 <_dtoa_r+0xbd0>)
 8007ae4:	f7ff bb28 	b.w	8007138 <_dtoa_r+0x28>
 8007ae8:	6932      	ldr	r2, [r6, #16]
 8007aea:	f106 010c 	add.w	r1, r6, #12
 8007aee:	3202      	adds	r2, #2
 8007af0:	0092      	lsls	r2, r2, #2
 8007af2:	300c      	adds	r0, #12
 8007af4:	f7fe fc95 	bl	8006422 <memcpy>
 8007af8:	2201      	movs	r2, #1
 8007afa:	4639      	mov	r1, r7
 8007afc:	4628      	mov	r0, r5
 8007afe:	f000 fbf9 	bl	80082f4 <__lshift>
 8007b02:	46b0      	mov	r8, r6
 8007b04:	4606      	mov	r6, r0
 8007b06:	9b03      	ldr	r3, [sp, #12]
 8007b08:	3301      	adds	r3, #1
 8007b0a:	9308      	str	r3, [sp, #32]
 8007b0c:	9b03      	ldr	r3, [sp, #12]
 8007b0e:	444b      	add	r3, r9
 8007b10:	930a      	str	r3, [sp, #40]	; 0x28
 8007b12:	9b04      	ldr	r3, [sp, #16]
 8007b14:	f003 0301 	and.w	r3, r3, #1
 8007b18:	9309      	str	r3, [sp, #36]	; 0x24
 8007b1a:	9b08      	ldr	r3, [sp, #32]
 8007b1c:	4621      	mov	r1, r4
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	4658      	mov	r0, fp
 8007b22:	9304      	str	r3, [sp, #16]
 8007b24:	f7ff fa68 	bl	8006ff8 <quorem>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	4641      	mov	r1, r8
 8007b2c:	3330      	adds	r3, #48	; 0x30
 8007b2e:	9006      	str	r0, [sp, #24]
 8007b30:	4658      	mov	r0, fp
 8007b32:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b34:	f000 fc4e 	bl	80083d4 <__mcmp>
 8007b38:	4632      	mov	r2, r6
 8007b3a:	4681      	mov	r9, r0
 8007b3c:	4621      	mov	r1, r4
 8007b3e:	4628      	mov	r0, r5
 8007b40:	f000 fc64 	bl	800840c <__mdiff>
 8007b44:	68c2      	ldr	r2, [r0, #12]
 8007b46:	4607      	mov	r7, r0
 8007b48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b4a:	bb02      	cbnz	r2, 8007b8e <_dtoa_r+0xa7e>
 8007b4c:	4601      	mov	r1, r0
 8007b4e:	4658      	mov	r0, fp
 8007b50:	f000 fc40 	bl	80083d4 <__mcmp>
 8007b54:	4602      	mov	r2, r0
 8007b56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b58:	4639      	mov	r1, r7
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007b60:	f000 f9fa 	bl	8007f58 <_Bfree>
 8007b64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b68:	9f08      	ldr	r7, [sp, #32]
 8007b6a:	ea43 0102 	orr.w	r1, r3, r2
 8007b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b70:	430b      	orrs	r3, r1
 8007b72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b74:	d10d      	bne.n	8007b92 <_dtoa_r+0xa82>
 8007b76:	2b39      	cmp	r3, #57	; 0x39
 8007b78:	d029      	beq.n	8007bce <_dtoa_r+0xabe>
 8007b7a:	f1b9 0f00 	cmp.w	r9, #0
 8007b7e:	dd01      	ble.n	8007b84 <_dtoa_r+0xa74>
 8007b80:	9b06      	ldr	r3, [sp, #24]
 8007b82:	3331      	adds	r3, #49	; 0x31
 8007b84:	9a04      	ldr	r2, [sp, #16]
 8007b86:	7013      	strb	r3, [r2, #0]
 8007b88:	e776      	b.n	8007a78 <_dtoa_r+0x968>
 8007b8a:	4630      	mov	r0, r6
 8007b8c:	e7b9      	b.n	8007b02 <_dtoa_r+0x9f2>
 8007b8e:	2201      	movs	r2, #1
 8007b90:	e7e2      	b.n	8007b58 <_dtoa_r+0xa48>
 8007b92:	f1b9 0f00 	cmp.w	r9, #0
 8007b96:	db06      	blt.n	8007ba6 <_dtoa_r+0xa96>
 8007b98:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007b9a:	ea41 0909 	orr.w	r9, r1, r9
 8007b9e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ba0:	ea59 0101 	orrs.w	r1, r9, r1
 8007ba4:	d120      	bne.n	8007be8 <_dtoa_r+0xad8>
 8007ba6:	2a00      	cmp	r2, #0
 8007ba8:	ddec      	ble.n	8007b84 <_dtoa_r+0xa74>
 8007baa:	4659      	mov	r1, fp
 8007bac:	2201      	movs	r2, #1
 8007bae:	4628      	mov	r0, r5
 8007bb0:	9308      	str	r3, [sp, #32]
 8007bb2:	f000 fb9f 	bl	80082f4 <__lshift>
 8007bb6:	4621      	mov	r1, r4
 8007bb8:	4683      	mov	fp, r0
 8007bba:	f000 fc0b 	bl	80083d4 <__mcmp>
 8007bbe:	2800      	cmp	r0, #0
 8007bc0:	9b08      	ldr	r3, [sp, #32]
 8007bc2:	dc02      	bgt.n	8007bca <_dtoa_r+0xaba>
 8007bc4:	d1de      	bne.n	8007b84 <_dtoa_r+0xa74>
 8007bc6:	07da      	lsls	r2, r3, #31
 8007bc8:	d5dc      	bpl.n	8007b84 <_dtoa_r+0xa74>
 8007bca:	2b39      	cmp	r3, #57	; 0x39
 8007bcc:	d1d8      	bne.n	8007b80 <_dtoa_r+0xa70>
 8007bce:	2339      	movs	r3, #57	; 0x39
 8007bd0:	9a04      	ldr	r2, [sp, #16]
 8007bd2:	7013      	strb	r3, [r2, #0]
 8007bd4:	463b      	mov	r3, r7
 8007bd6:	461f      	mov	r7, r3
 8007bd8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	2a39      	cmp	r2, #57	; 0x39
 8007be0:	d050      	beq.n	8007c84 <_dtoa_r+0xb74>
 8007be2:	3201      	adds	r2, #1
 8007be4:	701a      	strb	r2, [r3, #0]
 8007be6:	e747      	b.n	8007a78 <_dtoa_r+0x968>
 8007be8:	2a00      	cmp	r2, #0
 8007bea:	dd03      	ble.n	8007bf4 <_dtoa_r+0xae4>
 8007bec:	2b39      	cmp	r3, #57	; 0x39
 8007bee:	d0ee      	beq.n	8007bce <_dtoa_r+0xabe>
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	e7c7      	b.n	8007b84 <_dtoa_r+0xa74>
 8007bf4:	9a08      	ldr	r2, [sp, #32]
 8007bf6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007bf8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007bfc:	428a      	cmp	r2, r1
 8007bfe:	d02a      	beq.n	8007c56 <_dtoa_r+0xb46>
 8007c00:	4659      	mov	r1, fp
 8007c02:	2300      	movs	r3, #0
 8007c04:	220a      	movs	r2, #10
 8007c06:	4628      	mov	r0, r5
 8007c08:	f000 f9c8 	bl	8007f9c <__multadd>
 8007c0c:	45b0      	cmp	r8, r6
 8007c0e:	4683      	mov	fp, r0
 8007c10:	f04f 0300 	mov.w	r3, #0
 8007c14:	f04f 020a 	mov.w	r2, #10
 8007c18:	4641      	mov	r1, r8
 8007c1a:	4628      	mov	r0, r5
 8007c1c:	d107      	bne.n	8007c2e <_dtoa_r+0xb1e>
 8007c1e:	f000 f9bd 	bl	8007f9c <__multadd>
 8007c22:	4680      	mov	r8, r0
 8007c24:	4606      	mov	r6, r0
 8007c26:	9b08      	ldr	r3, [sp, #32]
 8007c28:	3301      	adds	r3, #1
 8007c2a:	9308      	str	r3, [sp, #32]
 8007c2c:	e775      	b.n	8007b1a <_dtoa_r+0xa0a>
 8007c2e:	f000 f9b5 	bl	8007f9c <__multadd>
 8007c32:	4631      	mov	r1, r6
 8007c34:	4680      	mov	r8, r0
 8007c36:	2300      	movs	r3, #0
 8007c38:	220a      	movs	r2, #10
 8007c3a:	4628      	mov	r0, r5
 8007c3c:	f000 f9ae 	bl	8007f9c <__multadd>
 8007c40:	4606      	mov	r6, r0
 8007c42:	e7f0      	b.n	8007c26 <_dtoa_r+0xb16>
 8007c44:	f1b9 0f00 	cmp.w	r9, #0
 8007c48:	bfcc      	ite	gt
 8007c4a:	464f      	movgt	r7, r9
 8007c4c:	2701      	movle	r7, #1
 8007c4e:	f04f 0800 	mov.w	r8, #0
 8007c52:	9a03      	ldr	r2, [sp, #12]
 8007c54:	4417      	add	r7, r2
 8007c56:	4659      	mov	r1, fp
 8007c58:	2201      	movs	r2, #1
 8007c5a:	4628      	mov	r0, r5
 8007c5c:	9308      	str	r3, [sp, #32]
 8007c5e:	f000 fb49 	bl	80082f4 <__lshift>
 8007c62:	4621      	mov	r1, r4
 8007c64:	4683      	mov	fp, r0
 8007c66:	f000 fbb5 	bl	80083d4 <__mcmp>
 8007c6a:	2800      	cmp	r0, #0
 8007c6c:	dcb2      	bgt.n	8007bd4 <_dtoa_r+0xac4>
 8007c6e:	d102      	bne.n	8007c76 <_dtoa_r+0xb66>
 8007c70:	9b08      	ldr	r3, [sp, #32]
 8007c72:	07db      	lsls	r3, r3, #31
 8007c74:	d4ae      	bmi.n	8007bd4 <_dtoa_r+0xac4>
 8007c76:	463b      	mov	r3, r7
 8007c78:	461f      	mov	r7, r3
 8007c7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c7e:	2a30      	cmp	r2, #48	; 0x30
 8007c80:	d0fa      	beq.n	8007c78 <_dtoa_r+0xb68>
 8007c82:	e6f9      	b.n	8007a78 <_dtoa_r+0x968>
 8007c84:	9a03      	ldr	r2, [sp, #12]
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d1a5      	bne.n	8007bd6 <_dtoa_r+0xac6>
 8007c8a:	2331      	movs	r3, #49	; 0x31
 8007c8c:	f10a 0a01 	add.w	sl, sl, #1
 8007c90:	e779      	b.n	8007b86 <_dtoa_r+0xa76>
 8007c92:	4b14      	ldr	r3, [pc, #80]	; (8007ce4 <_dtoa_r+0xbd4>)
 8007c94:	f7ff baa8 	b.w	80071e8 <_dtoa_r+0xd8>
 8007c98:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f47f aa81 	bne.w	80071a2 <_dtoa_r+0x92>
 8007ca0:	4b11      	ldr	r3, [pc, #68]	; (8007ce8 <_dtoa_r+0xbd8>)
 8007ca2:	f7ff baa1 	b.w	80071e8 <_dtoa_r+0xd8>
 8007ca6:	f1b9 0f00 	cmp.w	r9, #0
 8007caa:	dc03      	bgt.n	8007cb4 <_dtoa_r+0xba4>
 8007cac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007cae:	2b02      	cmp	r3, #2
 8007cb0:	f73f aecb 	bgt.w	8007a4a <_dtoa_r+0x93a>
 8007cb4:	9f03      	ldr	r7, [sp, #12]
 8007cb6:	4621      	mov	r1, r4
 8007cb8:	4658      	mov	r0, fp
 8007cba:	f7ff f99d 	bl	8006ff8 <quorem>
 8007cbe:	9a03      	ldr	r2, [sp, #12]
 8007cc0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007cc4:	f807 3b01 	strb.w	r3, [r7], #1
 8007cc8:	1aba      	subs	r2, r7, r2
 8007cca:	4591      	cmp	r9, r2
 8007ccc:	ddba      	ble.n	8007c44 <_dtoa_r+0xb34>
 8007cce:	4659      	mov	r1, fp
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	220a      	movs	r2, #10
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	f000 f961 	bl	8007f9c <__multadd>
 8007cda:	4683      	mov	fp, r0
 8007cdc:	e7eb      	b.n	8007cb6 <_dtoa_r+0xba6>
 8007cde:	bf00      	nop
 8007ce0:	08008f2f 	.word	0x08008f2f
 8007ce4:	08008e8c 	.word	0x08008e8c
 8007ce8:	08008eb0 	.word	0x08008eb0

08007cec <__sflush_r>:
 8007cec:	898a      	ldrh	r2, [r1, #12]
 8007cee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cf0:	4605      	mov	r5, r0
 8007cf2:	0710      	lsls	r0, r2, #28
 8007cf4:	460c      	mov	r4, r1
 8007cf6:	d457      	bmi.n	8007da8 <__sflush_r+0xbc>
 8007cf8:	684b      	ldr	r3, [r1, #4]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	dc04      	bgt.n	8007d08 <__sflush_r+0x1c>
 8007cfe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	dc01      	bgt.n	8007d08 <__sflush_r+0x1c>
 8007d04:	2000      	movs	r0, #0
 8007d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d0a:	2e00      	cmp	r6, #0
 8007d0c:	d0fa      	beq.n	8007d04 <__sflush_r+0x18>
 8007d0e:	2300      	movs	r3, #0
 8007d10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007d14:	682f      	ldr	r7, [r5, #0]
 8007d16:	602b      	str	r3, [r5, #0]
 8007d18:	d032      	beq.n	8007d80 <__sflush_r+0x94>
 8007d1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007d1c:	89a3      	ldrh	r3, [r4, #12]
 8007d1e:	075a      	lsls	r2, r3, #29
 8007d20:	d505      	bpl.n	8007d2e <__sflush_r+0x42>
 8007d22:	6863      	ldr	r3, [r4, #4]
 8007d24:	1ac0      	subs	r0, r0, r3
 8007d26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007d28:	b10b      	cbz	r3, 8007d2e <__sflush_r+0x42>
 8007d2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007d2c:	1ac0      	subs	r0, r0, r3
 8007d2e:	2300      	movs	r3, #0
 8007d30:	4602      	mov	r2, r0
 8007d32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d34:	4628      	mov	r0, r5
 8007d36:	6a21      	ldr	r1, [r4, #32]
 8007d38:	47b0      	blx	r6
 8007d3a:	1c43      	adds	r3, r0, #1
 8007d3c:	89a3      	ldrh	r3, [r4, #12]
 8007d3e:	d106      	bne.n	8007d4e <__sflush_r+0x62>
 8007d40:	6829      	ldr	r1, [r5, #0]
 8007d42:	291d      	cmp	r1, #29
 8007d44:	d82c      	bhi.n	8007da0 <__sflush_r+0xb4>
 8007d46:	4a29      	ldr	r2, [pc, #164]	; (8007dec <__sflush_r+0x100>)
 8007d48:	40ca      	lsrs	r2, r1
 8007d4a:	07d6      	lsls	r6, r2, #31
 8007d4c:	d528      	bpl.n	8007da0 <__sflush_r+0xb4>
 8007d4e:	2200      	movs	r2, #0
 8007d50:	6062      	str	r2, [r4, #4]
 8007d52:	6922      	ldr	r2, [r4, #16]
 8007d54:	04d9      	lsls	r1, r3, #19
 8007d56:	6022      	str	r2, [r4, #0]
 8007d58:	d504      	bpl.n	8007d64 <__sflush_r+0x78>
 8007d5a:	1c42      	adds	r2, r0, #1
 8007d5c:	d101      	bne.n	8007d62 <__sflush_r+0x76>
 8007d5e:	682b      	ldr	r3, [r5, #0]
 8007d60:	b903      	cbnz	r3, 8007d64 <__sflush_r+0x78>
 8007d62:	6560      	str	r0, [r4, #84]	; 0x54
 8007d64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d66:	602f      	str	r7, [r5, #0]
 8007d68:	2900      	cmp	r1, #0
 8007d6a:	d0cb      	beq.n	8007d04 <__sflush_r+0x18>
 8007d6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d70:	4299      	cmp	r1, r3
 8007d72:	d002      	beq.n	8007d7a <__sflush_r+0x8e>
 8007d74:	4628      	mov	r0, r5
 8007d76:	f000 fc45 	bl	8008604 <_free_r>
 8007d7a:	2000      	movs	r0, #0
 8007d7c:	6360      	str	r0, [r4, #52]	; 0x34
 8007d7e:	e7c2      	b.n	8007d06 <__sflush_r+0x1a>
 8007d80:	6a21      	ldr	r1, [r4, #32]
 8007d82:	2301      	movs	r3, #1
 8007d84:	4628      	mov	r0, r5
 8007d86:	47b0      	blx	r6
 8007d88:	1c41      	adds	r1, r0, #1
 8007d8a:	d1c7      	bne.n	8007d1c <__sflush_r+0x30>
 8007d8c:	682b      	ldr	r3, [r5, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d0c4      	beq.n	8007d1c <__sflush_r+0x30>
 8007d92:	2b1d      	cmp	r3, #29
 8007d94:	d001      	beq.n	8007d9a <__sflush_r+0xae>
 8007d96:	2b16      	cmp	r3, #22
 8007d98:	d101      	bne.n	8007d9e <__sflush_r+0xb2>
 8007d9a:	602f      	str	r7, [r5, #0]
 8007d9c:	e7b2      	b.n	8007d04 <__sflush_r+0x18>
 8007d9e:	89a3      	ldrh	r3, [r4, #12]
 8007da0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007da4:	81a3      	strh	r3, [r4, #12]
 8007da6:	e7ae      	b.n	8007d06 <__sflush_r+0x1a>
 8007da8:	690f      	ldr	r7, [r1, #16]
 8007daa:	2f00      	cmp	r7, #0
 8007dac:	d0aa      	beq.n	8007d04 <__sflush_r+0x18>
 8007dae:	0793      	lsls	r3, r2, #30
 8007db0:	bf18      	it	ne
 8007db2:	2300      	movne	r3, #0
 8007db4:	680e      	ldr	r6, [r1, #0]
 8007db6:	bf08      	it	eq
 8007db8:	694b      	ldreq	r3, [r1, #20]
 8007dba:	1bf6      	subs	r6, r6, r7
 8007dbc:	600f      	str	r7, [r1, #0]
 8007dbe:	608b      	str	r3, [r1, #8]
 8007dc0:	2e00      	cmp	r6, #0
 8007dc2:	dd9f      	ble.n	8007d04 <__sflush_r+0x18>
 8007dc4:	4633      	mov	r3, r6
 8007dc6:	463a      	mov	r2, r7
 8007dc8:	4628      	mov	r0, r5
 8007dca:	6a21      	ldr	r1, [r4, #32]
 8007dcc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007dd0:	47e0      	blx	ip
 8007dd2:	2800      	cmp	r0, #0
 8007dd4:	dc06      	bgt.n	8007de4 <__sflush_r+0xf8>
 8007dd6:	89a3      	ldrh	r3, [r4, #12]
 8007dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ddc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007de0:	81a3      	strh	r3, [r4, #12]
 8007de2:	e790      	b.n	8007d06 <__sflush_r+0x1a>
 8007de4:	4407      	add	r7, r0
 8007de6:	1a36      	subs	r6, r6, r0
 8007de8:	e7ea      	b.n	8007dc0 <__sflush_r+0xd4>
 8007dea:	bf00      	nop
 8007dec:	20400001 	.word	0x20400001

08007df0 <_fflush_r>:
 8007df0:	b538      	push	{r3, r4, r5, lr}
 8007df2:	690b      	ldr	r3, [r1, #16]
 8007df4:	4605      	mov	r5, r0
 8007df6:	460c      	mov	r4, r1
 8007df8:	b913      	cbnz	r3, 8007e00 <_fflush_r+0x10>
 8007dfa:	2500      	movs	r5, #0
 8007dfc:	4628      	mov	r0, r5
 8007dfe:	bd38      	pop	{r3, r4, r5, pc}
 8007e00:	b118      	cbz	r0, 8007e0a <_fflush_r+0x1a>
 8007e02:	6983      	ldr	r3, [r0, #24]
 8007e04:	b90b      	cbnz	r3, 8007e0a <_fflush_r+0x1a>
 8007e06:	f7fe fa47 	bl	8006298 <__sinit>
 8007e0a:	4b14      	ldr	r3, [pc, #80]	; (8007e5c <_fflush_r+0x6c>)
 8007e0c:	429c      	cmp	r4, r3
 8007e0e:	d11b      	bne.n	8007e48 <_fflush_r+0x58>
 8007e10:	686c      	ldr	r4, [r5, #4]
 8007e12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d0ef      	beq.n	8007dfa <_fflush_r+0xa>
 8007e1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007e1c:	07d0      	lsls	r0, r2, #31
 8007e1e:	d404      	bmi.n	8007e2a <_fflush_r+0x3a>
 8007e20:	0599      	lsls	r1, r3, #22
 8007e22:	d402      	bmi.n	8007e2a <_fflush_r+0x3a>
 8007e24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e26:	f7fe fafa 	bl	800641e <__retarget_lock_acquire_recursive>
 8007e2a:	4628      	mov	r0, r5
 8007e2c:	4621      	mov	r1, r4
 8007e2e:	f7ff ff5d 	bl	8007cec <__sflush_r>
 8007e32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e34:	4605      	mov	r5, r0
 8007e36:	07da      	lsls	r2, r3, #31
 8007e38:	d4e0      	bmi.n	8007dfc <_fflush_r+0xc>
 8007e3a:	89a3      	ldrh	r3, [r4, #12]
 8007e3c:	059b      	lsls	r3, r3, #22
 8007e3e:	d4dd      	bmi.n	8007dfc <_fflush_r+0xc>
 8007e40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e42:	f7fe faed 	bl	8006420 <__retarget_lock_release_recursive>
 8007e46:	e7d9      	b.n	8007dfc <_fflush_r+0xc>
 8007e48:	4b05      	ldr	r3, [pc, #20]	; (8007e60 <_fflush_r+0x70>)
 8007e4a:	429c      	cmp	r4, r3
 8007e4c:	d101      	bne.n	8007e52 <_fflush_r+0x62>
 8007e4e:	68ac      	ldr	r4, [r5, #8]
 8007e50:	e7df      	b.n	8007e12 <_fflush_r+0x22>
 8007e52:	4b04      	ldr	r3, [pc, #16]	; (8007e64 <_fflush_r+0x74>)
 8007e54:	429c      	cmp	r4, r3
 8007e56:	bf08      	it	eq
 8007e58:	68ec      	ldreq	r4, [r5, #12]
 8007e5a:	e7da      	b.n	8007e12 <_fflush_r+0x22>
 8007e5c:	08008e38 	.word	0x08008e38
 8007e60:	08008e58 	.word	0x08008e58
 8007e64:	08008e18 	.word	0x08008e18

08007e68 <_localeconv_r>:
 8007e68:	4800      	ldr	r0, [pc, #0]	; (8007e6c <_localeconv_r+0x4>)
 8007e6a:	4770      	bx	lr
 8007e6c:	20000178 	.word	0x20000178

08007e70 <_lseek_r>:
 8007e70:	b538      	push	{r3, r4, r5, lr}
 8007e72:	4604      	mov	r4, r0
 8007e74:	4608      	mov	r0, r1
 8007e76:	4611      	mov	r1, r2
 8007e78:	2200      	movs	r2, #0
 8007e7a:	4d05      	ldr	r5, [pc, #20]	; (8007e90 <_lseek_r+0x20>)
 8007e7c:	602a      	str	r2, [r5, #0]
 8007e7e:	461a      	mov	r2, r3
 8007e80:	f7fa fb88 	bl	8002594 <_lseek>
 8007e84:	1c43      	adds	r3, r0, #1
 8007e86:	d102      	bne.n	8007e8e <_lseek_r+0x1e>
 8007e88:	682b      	ldr	r3, [r5, #0]
 8007e8a:	b103      	cbz	r3, 8007e8e <_lseek_r+0x1e>
 8007e8c:	6023      	str	r3, [r4, #0]
 8007e8e:	bd38      	pop	{r3, r4, r5, pc}
 8007e90:	20001eec 	.word	0x20001eec

08007e94 <malloc>:
 8007e94:	4b02      	ldr	r3, [pc, #8]	; (8007ea0 <malloc+0xc>)
 8007e96:	4601      	mov	r1, r0
 8007e98:	6818      	ldr	r0, [r3, #0]
 8007e9a:	f7fe baf9 	b.w	8006490 <_malloc_r>
 8007e9e:	bf00      	nop
 8007ea0:	20000024 	.word	0x20000024

08007ea4 <memchr>:
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	b510      	push	{r4, lr}
 8007ea8:	b2c9      	uxtb	r1, r1
 8007eaa:	4402      	add	r2, r0
 8007eac:	4293      	cmp	r3, r2
 8007eae:	4618      	mov	r0, r3
 8007eb0:	d101      	bne.n	8007eb6 <memchr+0x12>
 8007eb2:	2000      	movs	r0, #0
 8007eb4:	e003      	b.n	8007ebe <memchr+0x1a>
 8007eb6:	7804      	ldrb	r4, [r0, #0]
 8007eb8:	3301      	adds	r3, #1
 8007eba:	428c      	cmp	r4, r1
 8007ebc:	d1f6      	bne.n	8007eac <memchr+0x8>
 8007ebe:	bd10      	pop	{r4, pc}

08007ec0 <__malloc_lock>:
 8007ec0:	4801      	ldr	r0, [pc, #4]	; (8007ec8 <__malloc_lock+0x8>)
 8007ec2:	f7fe baac 	b.w	800641e <__retarget_lock_acquire_recursive>
 8007ec6:	bf00      	nop
 8007ec8:	20001ee0 	.word	0x20001ee0

08007ecc <__malloc_unlock>:
 8007ecc:	4801      	ldr	r0, [pc, #4]	; (8007ed4 <__malloc_unlock+0x8>)
 8007ece:	f7fe baa7 	b.w	8006420 <__retarget_lock_release_recursive>
 8007ed2:	bf00      	nop
 8007ed4:	20001ee0 	.word	0x20001ee0

08007ed8 <_Balloc>:
 8007ed8:	b570      	push	{r4, r5, r6, lr}
 8007eda:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007edc:	4604      	mov	r4, r0
 8007ede:	460d      	mov	r5, r1
 8007ee0:	b976      	cbnz	r6, 8007f00 <_Balloc+0x28>
 8007ee2:	2010      	movs	r0, #16
 8007ee4:	f7ff ffd6 	bl	8007e94 <malloc>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	6260      	str	r0, [r4, #36]	; 0x24
 8007eec:	b920      	cbnz	r0, 8007ef8 <_Balloc+0x20>
 8007eee:	2166      	movs	r1, #102	; 0x66
 8007ef0:	4b17      	ldr	r3, [pc, #92]	; (8007f50 <_Balloc+0x78>)
 8007ef2:	4818      	ldr	r0, [pc, #96]	; (8007f54 <_Balloc+0x7c>)
 8007ef4:	f000 fbe0 	bl	80086b8 <__assert_func>
 8007ef8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007efc:	6006      	str	r6, [r0, #0]
 8007efe:	60c6      	str	r6, [r0, #12]
 8007f00:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007f02:	68f3      	ldr	r3, [r6, #12]
 8007f04:	b183      	cbz	r3, 8007f28 <_Balloc+0x50>
 8007f06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f08:	68db      	ldr	r3, [r3, #12]
 8007f0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f0e:	b9b8      	cbnz	r0, 8007f40 <_Balloc+0x68>
 8007f10:	2101      	movs	r1, #1
 8007f12:	fa01 f605 	lsl.w	r6, r1, r5
 8007f16:	1d72      	adds	r2, r6, #5
 8007f18:	4620      	mov	r0, r4
 8007f1a:	0092      	lsls	r2, r2, #2
 8007f1c:	f000 fb5e 	bl	80085dc <_calloc_r>
 8007f20:	b160      	cbz	r0, 8007f3c <_Balloc+0x64>
 8007f22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f26:	e00e      	b.n	8007f46 <_Balloc+0x6e>
 8007f28:	2221      	movs	r2, #33	; 0x21
 8007f2a:	2104      	movs	r1, #4
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	f000 fb55 	bl	80085dc <_calloc_r>
 8007f32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f34:	60f0      	str	r0, [r6, #12]
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d1e4      	bne.n	8007f06 <_Balloc+0x2e>
 8007f3c:	2000      	movs	r0, #0
 8007f3e:	bd70      	pop	{r4, r5, r6, pc}
 8007f40:	6802      	ldr	r2, [r0, #0]
 8007f42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f46:	2300      	movs	r3, #0
 8007f48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f4c:	e7f7      	b.n	8007f3e <_Balloc+0x66>
 8007f4e:	bf00      	nop
 8007f50:	08008ebd 	.word	0x08008ebd
 8007f54:	08008f40 	.word	0x08008f40

08007f58 <_Bfree>:
 8007f58:	b570      	push	{r4, r5, r6, lr}
 8007f5a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007f5c:	4605      	mov	r5, r0
 8007f5e:	460c      	mov	r4, r1
 8007f60:	b976      	cbnz	r6, 8007f80 <_Bfree+0x28>
 8007f62:	2010      	movs	r0, #16
 8007f64:	f7ff ff96 	bl	8007e94 <malloc>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	6268      	str	r0, [r5, #36]	; 0x24
 8007f6c:	b920      	cbnz	r0, 8007f78 <_Bfree+0x20>
 8007f6e:	218a      	movs	r1, #138	; 0x8a
 8007f70:	4b08      	ldr	r3, [pc, #32]	; (8007f94 <_Bfree+0x3c>)
 8007f72:	4809      	ldr	r0, [pc, #36]	; (8007f98 <_Bfree+0x40>)
 8007f74:	f000 fba0 	bl	80086b8 <__assert_func>
 8007f78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f7c:	6006      	str	r6, [r0, #0]
 8007f7e:	60c6      	str	r6, [r0, #12]
 8007f80:	b13c      	cbz	r4, 8007f92 <_Bfree+0x3a>
 8007f82:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007f84:	6862      	ldr	r2, [r4, #4]
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f8c:	6021      	str	r1, [r4, #0]
 8007f8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f92:	bd70      	pop	{r4, r5, r6, pc}
 8007f94:	08008ebd 	.word	0x08008ebd
 8007f98:	08008f40 	.word	0x08008f40

08007f9c <__multadd>:
 8007f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fa0:	4607      	mov	r7, r0
 8007fa2:	460c      	mov	r4, r1
 8007fa4:	461e      	mov	r6, r3
 8007fa6:	2000      	movs	r0, #0
 8007fa8:	690d      	ldr	r5, [r1, #16]
 8007faa:	f101 0c14 	add.w	ip, r1, #20
 8007fae:	f8dc 3000 	ldr.w	r3, [ip]
 8007fb2:	3001      	adds	r0, #1
 8007fb4:	b299      	uxth	r1, r3
 8007fb6:	fb02 6101 	mla	r1, r2, r1, r6
 8007fba:	0c1e      	lsrs	r6, r3, #16
 8007fbc:	0c0b      	lsrs	r3, r1, #16
 8007fbe:	fb02 3306 	mla	r3, r2, r6, r3
 8007fc2:	b289      	uxth	r1, r1
 8007fc4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007fc8:	4285      	cmp	r5, r0
 8007fca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007fce:	f84c 1b04 	str.w	r1, [ip], #4
 8007fd2:	dcec      	bgt.n	8007fae <__multadd+0x12>
 8007fd4:	b30e      	cbz	r6, 800801a <__multadd+0x7e>
 8007fd6:	68a3      	ldr	r3, [r4, #8]
 8007fd8:	42ab      	cmp	r3, r5
 8007fda:	dc19      	bgt.n	8008010 <__multadd+0x74>
 8007fdc:	6861      	ldr	r1, [r4, #4]
 8007fde:	4638      	mov	r0, r7
 8007fe0:	3101      	adds	r1, #1
 8007fe2:	f7ff ff79 	bl	8007ed8 <_Balloc>
 8007fe6:	4680      	mov	r8, r0
 8007fe8:	b928      	cbnz	r0, 8007ff6 <__multadd+0x5a>
 8007fea:	4602      	mov	r2, r0
 8007fec:	21b5      	movs	r1, #181	; 0xb5
 8007fee:	4b0c      	ldr	r3, [pc, #48]	; (8008020 <__multadd+0x84>)
 8007ff0:	480c      	ldr	r0, [pc, #48]	; (8008024 <__multadd+0x88>)
 8007ff2:	f000 fb61 	bl	80086b8 <__assert_func>
 8007ff6:	6922      	ldr	r2, [r4, #16]
 8007ff8:	f104 010c 	add.w	r1, r4, #12
 8007ffc:	3202      	adds	r2, #2
 8007ffe:	0092      	lsls	r2, r2, #2
 8008000:	300c      	adds	r0, #12
 8008002:	f7fe fa0e 	bl	8006422 <memcpy>
 8008006:	4621      	mov	r1, r4
 8008008:	4638      	mov	r0, r7
 800800a:	f7ff ffa5 	bl	8007f58 <_Bfree>
 800800e:	4644      	mov	r4, r8
 8008010:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008014:	3501      	adds	r5, #1
 8008016:	615e      	str	r6, [r3, #20]
 8008018:	6125      	str	r5, [r4, #16]
 800801a:	4620      	mov	r0, r4
 800801c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008020:	08008f2f 	.word	0x08008f2f
 8008024:	08008f40 	.word	0x08008f40

08008028 <__hi0bits>:
 8008028:	0c02      	lsrs	r2, r0, #16
 800802a:	0412      	lsls	r2, r2, #16
 800802c:	4603      	mov	r3, r0
 800802e:	b9ca      	cbnz	r2, 8008064 <__hi0bits+0x3c>
 8008030:	0403      	lsls	r3, r0, #16
 8008032:	2010      	movs	r0, #16
 8008034:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008038:	bf04      	itt	eq
 800803a:	021b      	lsleq	r3, r3, #8
 800803c:	3008      	addeq	r0, #8
 800803e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008042:	bf04      	itt	eq
 8008044:	011b      	lsleq	r3, r3, #4
 8008046:	3004      	addeq	r0, #4
 8008048:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800804c:	bf04      	itt	eq
 800804e:	009b      	lsleq	r3, r3, #2
 8008050:	3002      	addeq	r0, #2
 8008052:	2b00      	cmp	r3, #0
 8008054:	db05      	blt.n	8008062 <__hi0bits+0x3a>
 8008056:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800805a:	f100 0001 	add.w	r0, r0, #1
 800805e:	bf08      	it	eq
 8008060:	2020      	moveq	r0, #32
 8008062:	4770      	bx	lr
 8008064:	2000      	movs	r0, #0
 8008066:	e7e5      	b.n	8008034 <__hi0bits+0xc>

08008068 <__lo0bits>:
 8008068:	6803      	ldr	r3, [r0, #0]
 800806a:	4602      	mov	r2, r0
 800806c:	f013 0007 	ands.w	r0, r3, #7
 8008070:	d00b      	beq.n	800808a <__lo0bits+0x22>
 8008072:	07d9      	lsls	r1, r3, #31
 8008074:	d421      	bmi.n	80080ba <__lo0bits+0x52>
 8008076:	0798      	lsls	r0, r3, #30
 8008078:	bf49      	itett	mi
 800807a:	085b      	lsrmi	r3, r3, #1
 800807c:	089b      	lsrpl	r3, r3, #2
 800807e:	2001      	movmi	r0, #1
 8008080:	6013      	strmi	r3, [r2, #0]
 8008082:	bf5c      	itt	pl
 8008084:	2002      	movpl	r0, #2
 8008086:	6013      	strpl	r3, [r2, #0]
 8008088:	4770      	bx	lr
 800808a:	b299      	uxth	r1, r3
 800808c:	b909      	cbnz	r1, 8008092 <__lo0bits+0x2a>
 800808e:	2010      	movs	r0, #16
 8008090:	0c1b      	lsrs	r3, r3, #16
 8008092:	b2d9      	uxtb	r1, r3
 8008094:	b909      	cbnz	r1, 800809a <__lo0bits+0x32>
 8008096:	3008      	adds	r0, #8
 8008098:	0a1b      	lsrs	r3, r3, #8
 800809a:	0719      	lsls	r1, r3, #28
 800809c:	bf04      	itt	eq
 800809e:	091b      	lsreq	r3, r3, #4
 80080a0:	3004      	addeq	r0, #4
 80080a2:	0799      	lsls	r1, r3, #30
 80080a4:	bf04      	itt	eq
 80080a6:	089b      	lsreq	r3, r3, #2
 80080a8:	3002      	addeq	r0, #2
 80080aa:	07d9      	lsls	r1, r3, #31
 80080ac:	d403      	bmi.n	80080b6 <__lo0bits+0x4e>
 80080ae:	085b      	lsrs	r3, r3, #1
 80080b0:	f100 0001 	add.w	r0, r0, #1
 80080b4:	d003      	beq.n	80080be <__lo0bits+0x56>
 80080b6:	6013      	str	r3, [r2, #0]
 80080b8:	4770      	bx	lr
 80080ba:	2000      	movs	r0, #0
 80080bc:	4770      	bx	lr
 80080be:	2020      	movs	r0, #32
 80080c0:	4770      	bx	lr
	...

080080c4 <__i2b>:
 80080c4:	b510      	push	{r4, lr}
 80080c6:	460c      	mov	r4, r1
 80080c8:	2101      	movs	r1, #1
 80080ca:	f7ff ff05 	bl	8007ed8 <_Balloc>
 80080ce:	4602      	mov	r2, r0
 80080d0:	b928      	cbnz	r0, 80080de <__i2b+0x1a>
 80080d2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80080d6:	4b04      	ldr	r3, [pc, #16]	; (80080e8 <__i2b+0x24>)
 80080d8:	4804      	ldr	r0, [pc, #16]	; (80080ec <__i2b+0x28>)
 80080da:	f000 faed 	bl	80086b8 <__assert_func>
 80080de:	2301      	movs	r3, #1
 80080e0:	6144      	str	r4, [r0, #20]
 80080e2:	6103      	str	r3, [r0, #16]
 80080e4:	bd10      	pop	{r4, pc}
 80080e6:	bf00      	nop
 80080e8:	08008f2f 	.word	0x08008f2f
 80080ec:	08008f40 	.word	0x08008f40

080080f0 <__multiply>:
 80080f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f4:	4691      	mov	r9, r2
 80080f6:	690a      	ldr	r2, [r1, #16]
 80080f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80080fc:	460c      	mov	r4, r1
 80080fe:	429a      	cmp	r2, r3
 8008100:	bfbe      	ittt	lt
 8008102:	460b      	movlt	r3, r1
 8008104:	464c      	movlt	r4, r9
 8008106:	4699      	movlt	r9, r3
 8008108:	6927      	ldr	r7, [r4, #16]
 800810a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800810e:	68a3      	ldr	r3, [r4, #8]
 8008110:	6861      	ldr	r1, [r4, #4]
 8008112:	eb07 060a 	add.w	r6, r7, sl
 8008116:	42b3      	cmp	r3, r6
 8008118:	b085      	sub	sp, #20
 800811a:	bfb8      	it	lt
 800811c:	3101      	addlt	r1, #1
 800811e:	f7ff fedb 	bl	8007ed8 <_Balloc>
 8008122:	b930      	cbnz	r0, 8008132 <__multiply+0x42>
 8008124:	4602      	mov	r2, r0
 8008126:	f240 115d 	movw	r1, #349	; 0x15d
 800812a:	4b43      	ldr	r3, [pc, #268]	; (8008238 <__multiply+0x148>)
 800812c:	4843      	ldr	r0, [pc, #268]	; (800823c <__multiply+0x14c>)
 800812e:	f000 fac3 	bl	80086b8 <__assert_func>
 8008132:	f100 0514 	add.w	r5, r0, #20
 8008136:	462b      	mov	r3, r5
 8008138:	2200      	movs	r2, #0
 800813a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800813e:	4543      	cmp	r3, r8
 8008140:	d321      	bcc.n	8008186 <__multiply+0x96>
 8008142:	f104 0314 	add.w	r3, r4, #20
 8008146:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800814a:	f109 0314 	add.w	r3, r9, #20
 800814e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008152:	9202      	str	r2, [sp, #8]
 8008154:	1b3a      	subs	r2, r7, r4
 8008156:	3a15      	subs	r2, #21
 8008158:	f022 0203 	bic.w	r2, r2, #3
 800815c:	3204      	adds	r2, #4
 800815e:	f104 0115 	add.w	r1, r4, #21
 8008162:	428f      	cmp	r7, r1
 8008164:	bf38      	it	cc
 8008166:	2204      	movcc	r2, #4
 8008168:	9201      	str	r2, [sp, #4]
 800816a:	9a02      	ldr	r2, [sp, #8]
 800816c:	9303      	str	r3, [sp, #12]
 800816e:	429a      	cmp	r2, r3
 8008170:	d80c      	bhi.n	800818c <__multiply+0x9c>
 8008172:	2e00      	cmp	r6, #0
 8008174:	dd03      	ble.n	800817e <__multiply+0x8e>
 8008176:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800817a:	2b00      	cmp	r3, #0
 800817c:	d059      	beq.n	8008232 <__multiply+0x142>
 800817e:	6106      	str	r6, [r0, #16]
 8008180:	b005      	add	sp, #20
 8008182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008186:	f843 2b04 	str.w	r2, [r3], #4
 800818a:	e7d8      	b.n	800813e <__multiply+0x4e>
 800818c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008190:	f1ba 0f00 	cmp.w	sl, #0
 8008194:	d023      	beq.n	80081de <__multiply+0xee>
 8008196:	46a9      	mov	r9, r5
 8008198:	f04f 0c00 	mov.w	ip, #0
 800819c:	f104 0e14 	add.w	lr, r4, #20
 80081a0:	f85e 2b04 	ldr.w	r2, [lr], #4
 80081a4:	f8d9 1000 	ldr.w	r1, [r9]
 80081a8:	fa1f fb82 	uxth.w	fp, r2
 80081ac:	b289      	uxth	r1, r1
 80081ae:	fb0a 110b 	mla	r1, sl, fp, r1
 80081b2:	4461      	add	r1, ip
 80081b4:	f8d9 c000 	ldr.w	ip, [r9]
 80081b8:	0c12      	lsrs	r2, r2, #16
 80081ba:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80081be:	fb0a c202 	mla	r2, sl, r2, ip
 80081c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80081c6:	b289      	uxth	r1, r1
 80081c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80081cc:	4577      	cmp	r7, lr
 80081ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80081d2:	f849 1b04 	str.w	r1, [r9], #4
 80081d6:	d8e3      	bhi.n	80081a0 <__multiply+0xb0>
 80081d8:	9a01      	ldr	r2, [sp, #4]
 80081da:	f845 c002 	str.w	ip, [r5, r2]
 80081de:	9a03      	ldr	r2, [sp, #12]
 80081e0:	3304      	adds	r3, #4
 80081e2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80081e6:	f1b9 0f00 	cmp.w	r9, #0
 80081ea:	d020      	beq.n	800822e <__multiply+0x13e>
 80081ec:	46ae      	mov	lr, r5
 80081ee:	f04f 0a00 	mov.w	sl, #0
 80081f2:	6829      	ldr	r1, [r5, #0]
 80081f4:	f104 0c14 	add.w	ip, r4, #20
 80081f8:	f8bc b000 	ldrh.w	fp, [ip]
 80081fc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008200:	b289      	uxth	r1, r1
 8008202:	fb09 220b 	mla	r2, r9, fp, r2
 8008206:	4492      	add	sl, r2
 8008208:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800820c:	f84e 1b04 	str.w	r1, [lr], #4
 8008210:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008214:	f8be 1000 	ldrh.w	r1, [lr]
 8008218:	0c12      	lsrs	r2, r2, #16
 800821a:	fb09 1102 	mla	r1, r9, r2, r1
 800821e:	4567      	cmp	r7, ip
 8008220:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008224:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008228:	d8e6      	bhi.n	80081f8 <__multiply+0x108>
 800822a:	9a01      	ldr	r2, [sp, #4]
 800822c:	50a9      	str	r1, [r5, r2]
 800822e:	3504      	adds	r5, #4
 8008230:	e79b      	b.n	800816a <__multiply+0x7a>
 8008232:	3e01      	subs	r6, #1
 8008234:	e79d      	b.n	8008172 <__multiply+0x82>
 8008236:	bf00      	nop
 8008238:	08008f2f 	.word	0x08008f2f
 800823c:	08008f40 	.word	0x08008f40

08008240 <__pow5mult>:
 8008240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008244:	4615      	mov	r5, r2
 8008246:	f012 0203 	ands.w	r2, r2, #3
 800824a:	4606      	mov	r6, r0
 800824c:	460f      	mov	r7, r1
 800824e:	d007      	beq.n	8008260 <__pow5mult+0x20>
 8008250:	4c25      	ldr	r4, [pc, #148]	; (80082e8 <__pow5mult+0xa8>)
 8008252:	3a01      	subs	r2, #1
 8008254:	2300      	movs	r3, #0
 8008256:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800825a:	f7ff fe9f 	bl	8007f9c <__multadd>
 800825e:	4607      	mov	r7, r0
 8008260:	10ad      	asrs	r5, r5, #2
 8008262:	d03d      	beq.n	80082e0 <__pow5mult+0xa0>
 8008264:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008266:	b97c      	cbnz	r4, 8008288 <__pow5mult+0x48>
 8008268:	2010      	movs	r0, #16
 800826a:	f7ff fe13 	bl	8007e94 <malloc>
 800826e:	4602      	mov	r2, r0
 8008270:	6270      	str	r0, [r6, #36]	; 0x24
 8008272:	b928      	cbnz	r0, 8008280 <__pow5mult+0x40>
 8008274:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008278:	4b1c      	ldr	r3, [pc, #112]	; (80082ec <__pow5mult+0xac>)
 800827a:	481d      	ldr	r0, [pc, #116]	; (80082f0 <__pow5mult+0xb0>)
 800827c:	f000 fa1c 	bl	80086b8 <__assert_func>
 8008280:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008284:	6004      	str	r4, [r0, #0]
 8008286:	60c4      	str	r4, [r0, #12]
 8008288:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800828c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008290:	b94c      	cbnz	r4, 80082a6 <__pow5mult+0x66>
 8008292:	f240 2171 	movw	r1, #625	; 0x271
 8008296:	4630      	mov	r0, r6
 8008298:	f7ff ff14 	bl	80080c4 <__i2b>
 800829c:	2300      	movs	r3, #0
 800829e:	4604      	mov	r4, r0
 80082a0:	f8c8 0008 	str.w	r0, [r8, #8]
 80082a4:	6003      	str	r3, [r0, #0]
 80082a6:	f04f 0900 	mov.w	r9, #0
 80082aa:	07eb      	lsls	r3, r5, #31
 80082ac:	d50a      	bpl.n	80082c4 <__pow5mult+0x84>
 80082ae:	4639      	mov	r1, r7
 80082b0:	4622      	mov	r2, r4
 80082b2:	4630      	mov	r0, r6
 80082b4:	f7ff ff1c 	bl	80080f0 <__multiply>
 80082b8:	4680      	mov	r8, r0
 80082ba:	4639      	mov	r1, r7
 80082bc:	4630      	mov	r0, r6
 80082be:	f7ff fe4b 	bl	8007f58 <_Bfree>
 80082c2:	4647      	mov	r7, r8
 80082c4:	106d      	asrs	r5, r5, #1
 80082c6:	d00b      	beq.n	80082e0 <__pow5mult+0xa0>
 80082c8:	6820      	ldr	r0, [r4, #0]
 80082ca:	b938      	cbnz	r0, 80082dc <__pow5mult+0x9c>
 80082cc:	4622      	mov	r2, r4
 80082ce:	4621      	mov	r1, r4
 80082d0:	4630      	mov	r0, r6
 80082d2:	f7ff ff0d 	bl	80080f0 <__multiply>
 80082d6:	6020      	str	r0, [r4, #0]
 80082d8:	f8c0 9000 	str.w	r9, [r0]
 80082dc:	4604      	mov	r4, r0
 80082de:	e7e4      	b.n	80082aa <__pow5mult+0x6a>
 80082e0:	4638      	mov	r0, r7
 80082e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082e6:	bf00      	nop
 80082e8:	08009090 	.word	0x08009090
 80082ec:	08008ebd 	.word	0x08008ebd
 80082f0:	08008f40 	.word	0x08008f40

080082f4 <__lshift>:
 80082f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082f8:	460c      	mov	r4, r1
 80082fa:	4607      	mov	r7, r0
 80082fc:	4691      	mov	r9, r2
 80082fe:	6923      	ldr	r3, [r4, #16]
 8008300:	6849      	ldr	r1, [r1, #4]
 8008302:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008306:	68a3      	ldr	r3, [r4, #8]
 8008308:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800830c:	f108 0601 	add.w	r6, r8, #1
 8008310:	42b3      	cmp	r3, r6
 8008312:	db0b      	blt.n	800832c <__lshift+0x38>
 8008314:	4638      	mov	r0, r7
 8008316:	f7ff fddf 	bl	8007ed8 <_Balloc>
 800831a:	4605      	mov	r5, r0
 800831c:	b948      	cbnz	r0, 8008332 <__lshift+0x3e>
 800831e:	4602      	mov	r2, r0
 8008320:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008324:	4b29      	ldr	r3, [pc, #164]	; (80083cc <__lshift+0xd8>)
 8008326:	482a      	ldr	r0, [pc, #168]	; (80083d0 <__lshift+0xdc>)
 8008328:	f000 f9c6 	bl	80086b8 <__assert_func>
 800832c:	3101      	adds	r1, #1
 800832e:	005b      	lsls	r3, r3, #1
 8008330:	e7ee      	b.n	8008310 <__lshift+0x1c>
 8008332:	2300      	movs	r3, #0
 8008334:	f100 0114 	add.w	r1, r0, #20
 8008338:	f100 0210 	add.w	r2, r0, #16
 800833c:	4618      	mov	r0, r3
 800833e:	4553      	cmp	r3, sl
 8008340:	db37      	blt.n	80083b2 <__lshift+0xbe>
 8008342:	6920      	ldr	r0, [r4, #16]
 8008344:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008348:	f104 0314 	add.w	r3, r4, #20
 800834c:	f019 091f 	ands.w	r9, r9, #31
 8008350:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008354:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008358:	d02f      	beq.n	80083ba <__lshift+0xc6>
 800835a:	468a      	mov	sl, r1
 800835c:	f04f 0c00 	mov.w	ip, #0
 8008360:	f1c9 0e20 	rsb	lr, r9, #32
 8008364:	681a      	ldr	r2, [r3, #0]
 8008366:	fa02 f209 	lsl.w	r2, r2, r9
 800836a:	ea42 020c 	orr.w	r2, r2, ip
 800836e:	f84a 2b04 	str.w	r2, [sl], #4
 8008372:	f853 2b04 	ldr.w	r2, [r3], #4
 8008376:	4298      	cmp	r0, r3
 8008378:	fa22 fc0e 	lsr.w	ip, r2, lr
 800837c:	d8f2      	bhi.n	8008364 <__lshift+0x70>
 800837e:	1b03      	subs	r3, r0, r4
 8008380:	3b15      	subs	r3, #21
 8008382:	f023 0303 	bic.w	r3, r3, #3
 8008386:	3304      	adds	r3, #4
 8008388:	f104 0215 	add.w	r2, r4, #21
 800838c:	4290      	cmp	r0, r2
 800838e:	bf38      	it	cc
 8008390:	2304      	movcc	r3, #4
 8008392:	f841 c003 	str.w	ip, [r1, r3]
 8008396:	f1bc 0f00 	cmp.w	ip, #0
 800839a:	d001      	beq.n	80083a0 <__lshift+0xac>
 800839c:	f108 0602 	add.w	r6, r8, #2
 80083a0:	3e01      	subs	r6, #1
 80083a2:	4638      	mov	r0, r7
 80083a4:	4621      	mov	r1, r4
 80083a6:	612e      	str	r6, [r5, #16]
 80083a8:	f7ff fdd6 	bl	8007f58 <_Bfree>
 80083ac:	4628      	mov	r0, r5
 80083ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80083b6:	3301      	adds	r3, #1
 80083b8:	e7c1      	b.n	800833e <__lshift+0x4a>
 80083ba:	3904      	subs	r1, #4
 80083bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80083c0:	4298      	cmp	r0, r3
 80083c2:	f841 2f04 	str.w	r2, [r1, #4]!
 80083c6:	d8f9      	bhi.n	80083bc <__lshift+0xc8>
 80083c8:	e7ea      	b.n	80083a0 <__lshift+0xac>
 80083ca:	bf00      	nop
 80083cc:	08008f2f 	.word	0x08008f2f
 80083d0:	08008f40 	.word	0x08008f40

080083d4 <__mcmp>:
 80083d4:	4603      	mov	r3, r0
 80083d6:	690a      	ldr	r2, [r1, #16]
 80083d8:	6900      	ldr	r0, [r0, #16]
 80083da:	b530      	push	{r4, r5, lr}
 80083dc:	1a80      	subs	r0, r0, r2
 80083de:	d10d      	bne.n	80083fc <__mcmp+0x28>
 80083e0:	3314      	adds	r3, #20
 80083e2:	3114      	adds	r1, #20
 80083e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80083e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80083ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80083f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80083f4:	4295      	cmp	r5, r2
 80083f6:	d002      	beq.n	80083fe <__mcmp+0x2a>
 80083f8:	d304      	bcc.n	8008404 <__mcmp+0x30>
 80083fa:	2001      	movs	r0, #1
 80083fc:	bd30      	pop	{r4, r5, pc}
 80083fe:	42a3      	cmp	r3, r4
 8008400:	d3f4      	bcc.n	80083ec <__mcmp+0x18>
 8008402:	e7fb      	b.n	80083fc <__mcmp+0x28>
 8008404:	f04f 30ff 	mov.w	r0, #4294967295
 8008408:	e7f8      	b.n	80083fc <__mcmp+0x28>
	...

0800840c <__mdiff>:
 800840c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008410:	460d      	mov	r5, r1
 8008412:	4607      	mov	r7, r0
 8008414:	4611      	mov	r1, r2
 8008416:	4628      	mov	r0, r5
 8008418:	4614      	mov	r4, r2
 800841a:	f7ff ffdb 	bl	80083d4 <__mcmp>
 800841e:	1e06      	subs	r6, r0, #0
 8008420:	d111      	bne.n	8008446 <__mdiff+0x3a>
 8008422:	4631      	mov	r1, r6
 8008424:	4638      	mov	r0, r7
 8008426:	f7ff fd57 	bl	8007ed8 <_Balloc>
 800842a:	4602      	mov	r2, r0
 800842c:	b928      	cbnz	r0, 800843a <__mdiff+0x2e>
 800842e:	f240 2132 	movw	r1, #562	; 0x232
 8008432:	4b3a      	ldr	r3, [pc, #232]	; (800851c <__mdiff+0x110>)
 8008434:	483a      	ldr	r0, [pc, #232]	; (8008520 <__mdiff+0x114>)
 8008436:	f000 f93f 	bl	80086b8 <__assert_func>
 800843a:	2301      	movs	r3, #1
 800843c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008440:	4610      	mov	r0, r2
 8008442:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008446:	bfa4      	itt	ge
 8008448:	4623      	movge	r3, r4
 800844a:	462c      	movge	r4, r5
 800844c:	4638      	mov	r0, r7
 800844e:	6861      	ldr	r1, [r4, #4]
 8008450:	bfa6      	itte	ge
 8008452:	461d      	movge	r5, r3
 8008454:	2600      	movge	r6, #0
 8008456:	2601      	movlt	r6, #1
 8008458:	f7ff fd3e 	bl	8007ed8 <_Balloc>
 800845c:	4602      	mov	r2, r0
 800845e:	b918      	cbnz	r0, 8008468 <__mdiff+0x5c>
 8008460:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008464:	4b2d      	ldr	r3, [pc, #180]	; (800851c <__mdiff+0x110>)
 8008466:	e7e5      	b.n	8008434 <__mdiff+0x28>
 8008468:	f102 0814 	add.w	r8, r2, #20
 800846c:	46c2      	mov	sl, r8
 800846e:	f04f 0c00 	mov.w	ip, #0
 8008472:	6927      	ldr	r7, [r4, #16]
 8008474:	60c6      	str	r6, [r0, #12]
 8008476:	692e      	ldr	r6, [r5, #16]
 8008478:	f104 0014 	add.w	r0, r4, #20
 800847c:	f105 0914 	add.w	r9, r5, #20
 8008480:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008484:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008488:	3410      	adds	r4, #16
 800848a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800848e:	f859 3b04 	ldr.w	r3, [r9], #4
 8008492:	fa1f f18b 	uxth.w	r1, fp
 8008496:	448c      	add	ip, r1
 8008498:	b299      	uxth	r1, r3
 800849a:	0c1b      	lsrs	r3, r3, #16
 800849c:	ebac 0101 	sub.w	r1, ip, r1
 80084a0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80084a4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80084a8:	b289      	uxth	r1, r1
 80084aa:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80084ae:	454e      	cmp	r6, r9
 80084b0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80084b4:	f84a 3b04 	str.w	r3, [sl], #4
 80084b8:	d8e7      	bhi.n	800848a <__mdiff+0x7e>
 80084ba:	1b73      	subs	r3, r6, r5
 80084bc:	3b15      	subs	r3, #21
 80084be:	f023 0303 	bic.w	r3, r3, #3
 80084c2:	3515      	adds	r5, #21
 80084c4:	3304      	adds	r3, #4
 80084c6:	42ae      	cmp	r6, r5
 80084c8:	bf38      	it	cc
 80084ca:	2304      	movcc	r3, #4
 80084cc:	4418      	add	r0, r3
 80084ce:	4443      	add	r3, r8
 80084d0:	461e      	mov	r6, r3
 80084d2:	4605      	mov	r5, r0
 80084d4:	4575      	cmp	r5, lr
 80084d6:	d30e      	bcc.n	80084f6 <__mdiff+0xea>
 80084d8:	f10e 0103 	add.w	r1, lr, #3
 80084dc:	1a09      	subs	r1, r1, r0
 80084de:	f021 0103 	bic.w	r1, r1, #3
 80084e2:	3803      	subs	r0, #3
 80084e4:	4586      	cmp	lr, r0
 80084e6:	bf38      	it	cc
 80084e8:	2100      	movcc	r1, #0
 80084ea:	4419      	add	r1, r3
 80084ec:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80084f0:	b18b      	cbz	r3, 8008516 <__mdiff+0x10a>
 80084f2:	6117      	str	r7, [r2, #16]
 80084f4:	e7a4      	b.n	8008440 <__mdiff+0x34>
 80084f6:	f855 8b04 	ldr.w	r8, [r5], #4
 80084fa:	fa1f f188 	uxth.w	r1, r8
 80084fe:	4461      	add	r1, ip
 8008500:	140c      	asrs	r4, r1, #16
 8008502:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008506:	b289      	uxth	r1, r1
 8008508:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800850c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008510:	f846 1b04 	str.w	r1, [r6], #4
 8008514:	e7de      	b.n	80084d4 <__mdiff+0xc8>
 8008516:	3f01      	subs	r7, #1
 8008518:	e7e8      	b.n	80084ec <__mdiff+0xe0>
 800851a:	bf00      	nop
 800851c:	08008f2f 	.word	0x08008f2f
 8008520:	08008f40 	.word	0x08008f40

08008524 <__d2b>:
 8008524:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008528:	2101      	movs	r1, #1
 800852a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800852e:	4690      	mov	r8, r2
 8008530:	461d      	mov	r5, r3
 8008532:	f7ff fcd1 	bl	8007ed8 <_Balloc>
 8008536:	4604      	mov	r4, r0
 8008538:	b930      	cbnz	r0, 8008548 <__d2b+0x24>
 800853a:	4602      	mov	r2, r0
 800853c:	f240 310a 	movw	r1, #778	; 0x30a
 8008540:	4b24      	ldr	r3, [pc, #144]	; (80085d4 <__d2b+0xb0>)
 8008542:	4825      	ldr	r0, [pc, #148]	; (80085d8 <__d2b+0xb4>)
 8008544:	f000 f8b8 	bl	80086b8 <__assert_func>
 8008548:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800854c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008550:	bb2d      	cbnz	r5, 800859e <__d2b+0x7a>
 8008552:	9301      	str	r3, [sp, #4]
 8008554:	f1b8 0300 	subs.w	r3, r8, #0
 8008558:	d026      	beq.n	80085a8 <__d2b+0x84>
 800855a:	4668      	mov	r0, sp
 800855c:	9300      	str	r3, [sp, #0]
 800855e:	f7ff fd83 	bl	8008068 <__lo0bits>
 8008562:	9900      	ldr	r1, [sp, #0]
 8008564:	b1f0      	cbz	r0, 80085a4 <__d2b+0x80>
 8008566:	9a01      	ldr	r2, [sp, #4]
 8008568:	f1c0 0320 	rsb	r3, r0, #32
 800856c:	fa02 f303 	lsl.w	r3, r2, r3
 8008570:	430b      	orrs	r3, r1
 8008572:	40c2      	lsrs	r2, r0
 8008574:	6163      	str	r3, [r4, #20]
 8008576:	9201      	str	r2, [sp, #4]
 8008578:	9b01      	ldr	r3, [sp, #4]
 800857a:	2b00      	cmp	r3, #0
 800857c:	bf14      	ite	ne
 800857e:	2102      	movne	r1, #2
 8008580:	2101      	moveq	r1, #1
 8008582:	61a3      	str	r3, [r4, #24]
 8008584:	6121      	str	r1, [r4, #16]
 8008586:	b1c5      	cbz	r5, 80085ba <__d2b+0x96>
 8008588:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800858c:	4405      	add	r5, r0
 800858e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008592:	603d      	str	r5, [r7, #0]
 8008594:	6030      	str	r0, [r6, #0]
 8008596:	4620      	mov	r0, r4
 8008598:	b002      	add	sp, #8
 800859a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800859e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085a2:	e7d6      	b.n	8008552 <__d2b+0x2e>
 80085a4:	6161      	str	r1, [r4, #20]
 80085a6:	e7e7      	b.n	8008578 <__d2b+0x54>
 80085a8:	a801      	add	r0, sp, #4
 80085aa:	f7ff fd5d 	bl	8008068 <__lo0bits>
 80085ae:	2101      	movs	r1, #1
 80085b0:	9b01      	ldr	r3, [sp, #4]
 80085b2:	6121      	str	r1, [r4, #16]
 80085b4:	6163      	str	r3, [r4, #20]
 80085b6:	3020      	adds	r0, #32
 80085b8:	e7e5      	b.n	8008586 <__d2b+0x62>
 80085ba:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80085be:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80085c2:	6038      	str	r0, [r7, #0]
 80085c4:	6918      	ldr	r0, [r3, #16]
 80085c6:	f7ff fd2f 	bl	8008028 <__hi0bits>
 80085ca:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80085ce:	6031      	str	r1, [r6, #0]
 80085d0:	e7e1      	b.n	8008596 <__d2b+0x72>
 80085d2:	bf00      	nop
 80085d4:	08008f2f 	.word	0x08008f2f
 80085d8:	08008f40 	.word	0x08008f40

080085dc <_calloc_r>:
 80085dc:	b570      	push	{r4, r5, r6, lr}
 80085de:	fba1 5402 	umull	r5, r4, r1, r2
 80085e2:	b934      	cbnz	r4, 80085f2 <_calloc_r+0x16>
 80085e4:	4629      	mov	r1, r5
 80085e6:	f7fd ff53 	bl	8006490 <_malloc_r>
 80085ea:	4606      	mov	r6, r0
 80085ec:	b928      	cbnz	r0, 80085fa <_calloc_r+0x1e>
 80085ee:	4630      	mov	r0, r6
 80085f0:	bd70      	pop	{r4, r5, r6, pc}
 80085f2:	220c      	movs	r2, #12
 80085f4:	2600      	movs	r6, #0
 80085f6:	6002      	str	r2, [r0, #0]
 80085f8:	e7f9      	b.n	80085ee <_calloc_r+0x12>
 80085fa:	462a      	mov	r2, r5
 80085fc:	4621      	mov	r1, r4
 80085fe:	f7fd ff1e 	bl	800643e <memset>
 8008602:	e7f4      	b.n	80085ee <_calloc_r+0x12>

08008604 <_free_r>:
 8008604:	b538      	push	{r3, r4, r5, lr}
 8008606:	4605      	mov	r5, r0
 8008608:	2900      	cmp	r1, #0
 800860a:	d040      	beq.n	800868e <_free_r+0x8a>
 800860c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008610:	1f0c      	subs	r4, r1, #4
 8008612:	2b00      	cmp	r3, #0
 8008614:	bfb8      	it	lt
 8008616:	18e4      	addlt	r4, r4, r3
 8008618:	f7ff fc52 	bl	8007ec0 <__malloc_lock>
 800861c:	4a1c      	ldr	r2, [pc, #112]	; (8008690 <_free_r+0x8c>)
 800861e:	6813      	ldr	r3, [r2, #0]
 8008620:	b933      	cbnz	r3, 8008630 <_free_r+0x2c>
 8008622:	6063      	str	r3, [r4, #4]
 8008624:	6014      	str	r4, [r2, #0]
 8008626:	4628      	mov	r0, r5
 8008628:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800862c:	f7ff bc4e 	b.w	8007ecc <__malloc_unlock>
 8008630:	42a3      	cmp	r3, r4
 8008632:	d908      	bls.n	8008646 <_free_r+0x42>
 8008634:	6820      	ldr	r0, [r4, #0]
 8008636:	1821      	adds	r1, r4, r0
 8008638:	428b      	cmp	r3, r1
 800863a:	bf01      	itttt	eq
 800863c:	6819      	ldreq	r1, [r3, #0]
 800863e:	685b      	ldreq	r3, [r3, #4]
 8008640:	1809      	addeq	r1, r1, r0
 8008642:	6021      	streq	r1, [r4, #0]
 8008644:	e7ed      	b.n	8008622 <_free_r+0x1e>
 8008646:	461a      	mov	r2, r3
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	b10b      	cbz	r3, 8008650 <_free_r+0x4c>
 800864c:	42a3      	cmp	r3, r4
 800864e:	d9fa      	bls.n	8008646 <_free_r+0x42>
 8008650:	6811      	ldr	r1, [r2, #0]
 8008652:	1850      	adds	r0, r2, r1
 8008654:	42a0      	cmp	r0, r4
 8008656:	d10b      	bne.n	8008670 <_free_r+0x6c>
 8008658:	6820      	ldr	r0, [r4, #0]
 800865a:	4401      	add	r1, r0
 800865c:	1850      	adds	r0, r2, r1
 800865e:	4283      	cmp	r3, r0
 8008660:	6011      	str	r1, [r2, #0]
 8008662:	d1e0      	bne.n	8008626 <_free_r+0x22>
 8008664:	6818      	ldr	r0, [r3, #0]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	4401      	add	r1, r0
 800866a:	6011      	str	r1, [r2, #0]
 800866c:	6053      	str	r3, [r2, #4]
 800866e:	e7da      	b.n	8008626 <_free_r+0x22>
 8008670:	d902      	bls.n	8008678 <_free_r+0x74>
 8008672:	230c      	movs	r3, #12
 8008674:	602b      	str	r3, [r5, #0]
 8008676:	e7d6      	b.n	8008626 <_free_r+0x22>
 8008678:	6820      	ldr	r0, [r4, #0]
 800867a:	1821      	adds	r1, r4, r0
 800867c:	428b      	cmp	r3, r1
 800867e:	bf01      	itttt	eq
 8008680:	6819      	ldreq	r1, [r3, #0]
 8008682:	685b      	ldreq	r3, [r3, #4]
 8008684:	1809      	addeq	r1, r1, r0
 8008686:	6021      	streq	r1, [r4, #0]
 8008688:	6063      	str	r3, [r4, #4]
 800868a:	6054      	str	r4, [r2, #4]
 800868c:	e7cb      	b.n	8008626 <_free_r+0x22>
 800868e:	bd38      	pop	{r3, r4, r5, pc}
 8008690:	20001ee4 	.word	0x20001ee4

08008694 <_read_r>:
 8008694:	b538      	push	{r3, r4, r5, lr}
 8008696:	4604      	mov	r4, r0
 8008698:	4608      	mov	r0, r1
 800869a:	4611      	mov	r1, r2
 800869c:	2200      	movs	r2, #0
 800869e:	4d05      	ldr	r5, [pc, #20]	; (80086b4 <_read_r+0x20>)
 80086a0:	602a      	str	r2, [r5, #0]
 80086a2:	461a      	mov	r2, r3
 80086a4:	f7f9 ff50 	bl	8002548 <_read>
 80086a8:	1c43      	adds	r3, r0, #1
 80086aa:	d102      	bne.n	80086b2 <_read_r+0x1e>
 80086ac:	682b      	ldr	r3, [r5, #0]
 80086ae:	b103      	cbz	r3, 80086b2 <_read_r+0x1e>
 80086b0:	6023      	str	r3, [r4, #0]
 80086b2:	bd38      	pop	{r3, r4, r5, pc}
 80086b4:	20001eec 	.word	0x20001eec

080086b8 <__assert_func>:
 80086b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086ba:	4614      	mov	r4, r2
 80086bc:	461a      	mov	r2, r3
 80086be:	4b09      	ldr	r3, [pc, #36]	; (80086e4 <__assert_func+0x2c>)
 80086c0:	4605      	mov	r5, r0
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	68d8      	ldr	r0, [r3, #12]
 80086c6:	b14c      	cbz	r4, 80086dc <__assert_func+0x24>
 80086c8:	4b07      	ldr	r3, [pc, #28]	; (80086e8 <__assert_func+0x30>)
 80086ca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086ce:	9100      	str	r1, [sp, #0]
 80086d0:	462b      	mov	r3, r5
 80086d2:	4906      	ldr	r1, [pc, #24]	; (80086ec <__assert_func+0x34>)
 80086d4:	f000 f80e 	bl	80086f4 <fiprintf>
 80086d8:	f000 fa56 	bl	8008b88 <abort>
 80086dc:	4b04      	ldr	r3, [pc, #16]	; (80086f0 <__assert_func+0x38>)
 80086de:	461c      	mov	r4, r3
 80086e0:	e7f3      	b.n	80086ca <__assert_func+0x12>
 80086e2:	bf00      	nop
 80086e4:	20000024 	.word	0x20000024
 80086e8:	0800909c 	.word	0x0800909c
 80086ec:	080090a9 	.word	0x080090a9
 80086f0:	080090d7 	.word	0x080090d7

080086f4 <fiprintf>:
 80086f4:	b40e      	push	{r1, r2, r3}
 80086f6:	b503      	push	{r0, r1, lr}
 80086f8:	4601      	mov	r1, r0
 80086fa:	ab03      	add	r3, sp, #12
 80086fc:	4805      	ldr	r0, [pc, #20]	; (8008714 <fiprintf+0x20>)
 80086fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008702:	6800      	ldr	r0, [r0, #0]
 8008704:	9301      	str	r3, [sp, #4]
 8008706:	f000 f841 	bl	800878c <_vfiprintf_r>
 800870a:	b002      	add	sp, #8
 800870c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008710:	b003      	add	sp, #12
 8008712:	4770      	bx	lr
 8008714:	20000024 	.word	0x20000024

08008718 <__ascii_mbtowc>:
 8008718:	b082      	sub	sp, #8
 800871a:	b901      	cbnz	r1, 800871e <__ascii_mbtowc+0x6>
 800871c:	a901      	add	r1, sp, #4
 800871e:	b142      	cbz	r2, 8008732 <__ascii_mbtowc+0x1a>
 8008720:	b14b      	cbz	r3, 8008736 <__ascii_mbtowc+0x1e>
 8008722:	7813      	ldrb	r3, [r2, #0]
 8008724:	600b      	str	r3, [r1, #0]
 8008726:	7812      	ldrb	r2, [r2, #0]
 8008728:	1e10      	subs	r0, r2, #0
 800872a:	bf18      	it	ne
 800872c:	2001      	movne	r0, #1
 800872e:	b002      	add	sp, #8
 8008730:	4770      	bx	lr
 8008732:	4610      	mov	r0, r2
 8008734:	e7fb      	b.n	800872e <__ascii_mbtowc+0x16>
 8008736:	f06f 0001 	mvn.w	r0, #1
 800873a:	e7f8      	b.n	800872e <__ascii_mbtowc+0x16>

0800873c <__sfputc_r>:
 800873c:	6893      	ldr	r3, [r2, #8]
 800873e:	b410      	push	{r4}
 8008740:	3b01      	subs	r3, #1
 8008742:	2b00      	cmp	r3, #0
 8008744:	6093      	str	r3, [r2, #8]
 8008746:	da07      	bge.n	8008758 <__sfputc_r+0x1c>
 8008748:	6994      	ldr	r4, [r2, #24]
 800874a:	42a3      	cmp	r3, r4
 800874c:	db01      	blt.n	8008752 <__sfputc_r+0x16>
 800874e:	290a      	cmp	r1, #10
 8008750:	d102      	bne.n	8008758 <__sfputc_r+0x1c>
 8008752:	bc10      	pop	{r4}
 8008754:	f000 b94a 	b.w	80089ec <__swbuf_r>
 8008758:	6813      	ldr	r3, [r2, #0]
 800875a:	1c58      	adds	r0, r3, #1
 800875c:	6010      	str	r0, [r2, #0]
 800875e:	7019      	strb	r1, [r3, #0]
 8008760:	4608      	mov	r0, r1
 8008762:	bc10      	pop	{r4}
 8008764:	4770      	bx	lr

08008766 <__sfputs_r>:
 8008766:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008768:	4606      	mov	r6, r0
 800876a:	460f      	mov	r7, r1
 800876c:	4614      	mov	r4, r2
 800876e:	18d5      	adds	r5, r2, r3
 8008770:	42ac      	cmp	r4, r5
 8008772:	d101      	bne.n	8008778 <__sfputs_r+0x12>
 8008774:	2000      	movs	r0, #0
 8008776:	e007      	b.n	8008788 <__sfputs_r+0x22>
 8008778:	463a      	mov	r2, r7
 800877a:	4630      	mov	r0, r6
 800877c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008780:	f7ff ffdc 	bl	800873c <__sfputc_r>
 8008784:	1c43      	adds	r3, r0, #1
 8008786:	d1f3      	bne.n	8008770 <__sfputs_r+0xa>
 8008788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800878c <_vfiprintf_r>:
 800878c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008790:	460d      	mov	r5, r1
 8008792:	4614      	mov	r4, r2
 8008794:	4698      	mov	r8, r3
 8008796:	4606      	mov	r6, r0
 8008798:	b09d      	sub	sp, #116	; 0x74
 800879a:	b118      	cbz	r0, 80087a4 <_vfiprintf_r+0x18>
 800879c:	6983      	ldr	r3, [r0, #24]
 800879e:	b90b      	cbnz	r3, 80087a4 <_vfiprintf_r+0x18>
 80087a0:	f7fd fd7a 	bl	8006298 <__sinit>
 80087a4:	4b89      	ldr	r3, [pc, #548]	; (80089cc <_vfiprintf_r+0x240>)
 80087a6:	429d      	cmp	r5, r3
 80087a8:	d11b      	bne.n	80087e2 <_vfiprintf_r+0x56>
 80087aa:	6875      	ldr	r5, [r6, #4]
 80087ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087ae:	07d9      	lsls	r1, r3, #31
 80087b0:	d405      	bmi.n	80087be <_vfiprintf_r+0x32>
 80087b2:	89ab      	ldrh	r3, [r5, #12]
 80087b4:	059a      	lsls	r2, r3, #22
 80087b6:	d402      	bmi.n	80087be <_vfiprintf_r+0x32>
 80087b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087ba:	f7fd fe30 	bl	800641e <__retarget_lock_acquire_recursive>
 80087be:	89ab      	ldrh	r3, [r5, #12]
 80087c0:	071b      	lsls	r3, r3, #28
 80087c2:	d501      	bpl.n	80087c8 <_vfiprintf_r+0x3c>
 80087c4:	692b      	ldr	r3, [r5, #16]
 80087c6:	b9eb      	cbnz	r3, 8008804 <_vfiprintf_r+0x78>
 80087c8:	4629      	mov	r1, r5
 80087ca:	4630      	mov	r0, r6
 80087cc:	f000 f96e 	bl	8008aac <__swsetup_r>
 80087d0:	b1c0      	cbz	r0, 8008804 <_vfiprintf_r+0x78>
 80087d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087d4:	07dc      	lsls	r4, r3, #31
 80087d6:	d50e      	bpl.n	80087f6 <_vfiprintf_r+0x6a>
 80087d8:	f04f 30ff 	mov.w	r0, #4294967295
 80087dc:	b01d      	add	sp, #116	; 0x74
 80087de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087e2:	4b7b      	ldr	r3, [pc, #492]	; (80089d0 <_vfiprintf_r+0x244>)
 80087e4:	429d      	cmp	r5, r3
 80087e6:	d101      	bne.n	80087ec <_vfiprintf_r+0x60>
 80087e8:	68b5      	ldr	r5, [r6, #8]
 80087ea:	e7df      	b.n	80087ac <_vfiprintf_r+0x20>
 80087ec:	4b79      	ldr	r3, [pc, #484]	; (80089d4 <_vfiprintf_r+0x248>)
 80087ee:	429d      	cmp	r5, r3
 80087f0:	bf08      	it	eq
 80087f2:	68f5      	ldreq	r5, [r6, #12]
 80087f4:	e7da      	b.n	80087ac <_vfiprintf_r+0x20>
 80087f6:	89ab      	ldrh	r3, [r5, #12]
 80087f8:	0598      	lsls	r0, r3, #22
 80087fa:	d4ed      	bmi.n	80087d8 <_vfiprintf_r+0x4c>
 80087fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087fe:	f7fd fe0f 	bl	8006420 <__retarget_lock_release_recursive>
 8008802:	e7e9      	b.n	80087d8 <_vfiprintf_r+0x4c>
 8008804:	2300      	movs	r3, #0
 8008806:	9309      	str	r3, [sp, #36]	; 0x24
 8008808:	2320      	movs	r3, #32
 800880a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800880e:	2330      	movs	r3, #48	; 0x30
 8008810:	f04f 0901 	mov.w	r9, #1
 8008814:	f8cd 800c 	str.w	r8, [sp, #12]
 8008818:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80089d8 <_vfiprintf_r+0x24c>
 800881c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008820:	4623      	mov	r3, r4
 8008822:	469a      	mov	sl, r3
 8008824:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008828:	b10a      	cbz	r2, 800882e <_vfiprintf_r+0xa2>
 800882a:	2a25      	cmp	r2, #37	; 0x25
 800882c:	d1f9      	bne.n	8008822 <_vfiprintf_r+0x96>
 800882e:	ebba 0b04 	subs.w	fp, sl, r4
 8008832:	d00b      	beq.n	800884c <_vfiprintf_r+0xc0>
 8008834:	465b      	mov	r3, fp
 8008836:	4622      	mov	r2, r4
 8008838:	4629      	mov	r1, r5
 800883a:	4630      	mov	r0, r6
 800883c:	f7ff ff93 	bl	8008766 <__sfputs_r>
 8008840:	3001      	adds	r0, #1
 8008842:	f000 80aa 	beq.w	800899a <_vfiprintf_r+0x20e>
 8008846:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008848:	445a      	add	r2, fp
 800884a:	9209      	str	r2, [sp, #36]	; 0x24
 800884c:	f89a 3000 	ldrb.w	r3, [sl]
 8008850:	2b00      	cmp	r3, #0
 8008852:	f000 80a2 	beq.w	800899a <_vfiprintf_r+0x20e>
 8008856:	2300      	movs	r3, #0
 8008858:	f04f 32ff 	mov.w	r2, #4294967295
 800885c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008860:	f10a 0a01 	add.w	sl, sl, #1
 8008864:	9304      	str	r3, [sp, #16]
 8008866:	9307      	str	r3, [sp, #28]
 8008868:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800886c:	931a      	str	r3, [sp, #104]	; 0x68
 800886e:	4654      	mov	r4, sl
 8008870:	2205      	movs	r2, #5
 8008872:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008876:	4858      	ldr	r0, [pc, #352]	; (80089d8 <_vfiprintf_r+0x24c>)
 8008878:	f7ff fb14 	bl	8007ea4 <memchr>
 800887c:	9a04      	ldr	r2, [sp, #16]
 800887e:	b9d8      	cbnz	r0, 80088b8 <_vfiprintf_r+0x12c>
 8008880:	06d1      	lsls	r1, r2, #27
 8008882:	bf44      	itt	mi
 8008884:	2320      	movmi	r3, #32
 8008886:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800888a:	0713      	lsls	r3, r2, #28
 800888c:	bf44      	itt	mi
 800888e:	232b      	movmi	r3, #43	; 0x2b
 8008890:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008894:	f89a 3000 	ldrb.w	r3, [sl]
 8008898:	2b2a      	cmp	r3, #42	; 0x2a
 800889a:	d015      	beq.n	80088c8 <_vfiprintf_r+0x13c>
 800889c:	4654      	mov	r4, sl
 800889e:	2000      	movs	r0, #0
 80088a0:	f04f 0c0a 	mov.w	ip, #10
 80088a4:	9a07      	ldr	r2, [sp, #28]
 80088a6:	4621      	mov	r1, r4
 80088a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088ac:	3b30      	subs	r3, #48	; 0x30
 80088ae:	2b09      	cmp	r3, #9
 80088b0:	d94e      	bls.n	8008950 <_vfiprintf_r+0x1c4>
 80088b2:	b1b0      	cbz	r0, 80088e2 <_vfiprintf_r+0x156>
 80088b4:	9207      	str	r2, [sp, #28]
 80088b6:	e014      	b.n	80088e2 <_vfiprintf_r+0x156>
 80088b8:	eba0 0308 	sub.w	r3, r0, r8
 80088bc:	fa09 f303 	lsl.w	r3, r9, r3
 80088c0:	4313      	orrs	r3, r2
 80088c2:	46a2      	mov	sl, r4
 80088c4:	9304      	str	r3, [sp, #16]
 80088c6:	e7d2      	b.n	800886e <_vfiprintf_r+0xe2>
 80088c8:	9b03      	ldr	r3, [sp, #12]
 80088ca:	1d19      	adds	r1, r3, #4
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	9103      	str	r1, [sp, #12]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	bfbb      	ittet	lt
 80088d4:	425b      	neglt	r3, r3
 80088d6:	f042 0202 	orrlt.w	r2, r2, #2
 80088da:	9307      	strge	r3, [sp, #28]
 80088dc:	9307      	strlt	r3, [sp, #28]
 80088de:	bfb8      	it	lt
 80088e0:	9204      	strlt	r2, [sp, #16]
 80088e2:	7823      	ldrb	r3, [r4, #0]
 80088e4:	2b2e      	cmp	r3, #46	; 0x2e
 80088e6:	d10c      	bne.n	8008902 <_vfiprintf_r+0x176>
 80088e8:	7863      	ldrb	r3, [r4, #1]
 80088ea:	2b2a      	cmp	r3, #42	; 0x2a
 80088ec:	d135      	bne.n	800895a <_vfiprintf_r+0x1ce>
 80088ee:	9b03      	ldr	r3, [sp, #12]
 80088f0:	3402      	adds	r4, #2
 80088f2:	1d1a      	adds	r2, r3, #4
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	9203      	str	r2, [sp, #12]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	bfb8      	it	lt
 80088fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8008900:	9305      	str	r3, [sp, #20]
 8008902:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80089dc <_vfiprintf_r+0x250>
 8008906:	2203      	movs	r2, #3
 8008908:	4650      	mov	r0, sl
 800890a:	7821      	ldrb	r1, [r4, #0]
 800890c:	f7ff faca 	bl	8007ea4 <memchr>
 8008910:	b140      	cbz	r0, 8008924 <_vfiprintf_r+0x198>
 8008912:	2340      	movs	r3, #64	; 0x40
 8008914:	eba0 000a 	sub.w	r0, r0, sl
 8008918:	fa03 f000 	lsl.w	r0, r3, r0
 800891c:	9b04      	ldr	r3, [sp, #16]
 800891e:	3401      	adds	r4, #1
 8008920:	4303      	orrs	r3, r0
 8008922:	9304      	str	r3, [sp, #16]
 8008924:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008928:	2206      	movs	r2, #6
 800892a:	482d      	ldr	r0, [pc, #180]	; (80089e0 <_vfiprintf_r+0x254>)
 800892c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008930:	f7ff fab8 	bl	8007ea4 <memchr>
 8008934:	2800      	cmp	r0, #0
 8008936:	d03f      	beq.n	80089b8 <_vfiprintf_r+0x22c>
 8008938:	4b2a      	ldr	r3, [pc, #168]	; (80089e4 <_vfiprintf_r+0x258>)
 800893a:	bb1b      	cbnz	r3, 8008984 <_vfiprintf_r+0x1f8>
 800893c:	9b03      	ldr	r3, [sp, #12]
 800893e:	3307      	adds	r3, #7
 8008940:	f023 0307 	bic.w	r3, r3, #7
 8008944:	3308      	adds	r3, #8
 8008946:	9303      	str	r3, [sp, #12]
 8008948:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800894a:	443b      	add	r3, r7
 800894c:	9309      	str	r3, [sp, #36]	; 0x24
 800894e:	e767      	b.n	8008820 <_vfiprintf_r+0x94>
 8008950:	460c      	mov	r4, r1
 8008952:	2001      	movs	r0, #1
 8008954:	fb0c 3202 	mla	r2, ip, r2, r3
 8008958:	e7a5      	b.n	80088a6 <_vfiprintf_r+0x11a>
 800895a:	2300      	movs	r3, #0
 800895c:	f04f 0c0a 	mov.w	ip, #10
 8008960:	4619      	mov	r1, r3
 8008962:	3401      	adds	r4, #1
 8008964:	9305      	str	r3, [sp, #20]
 8008966:	4620      	mov	r0, r4
 8008968:	f810 2b01 	ldrb.w	r2, [r0], #1
 800896c:	3a30      	subs	r2, #48	; 0x30
 800896e:	2a09      	cmp	r2, #9
 8008970:	d903      	bls.n	800897a <_vfiprintf_r+0x1ee>
 8008972:	2b00      	cmp	r3, #0
 8008974:	d0c5      	beq.n	8008902 <_vfiprintf_r+0x176>
 8008976:	9105      	str	r1, [sp, #20]
 8008978:	e7c3      	b.n	8008902 <_vfiprintf_r+0x176>
 800897a:	4604      	mov	r4, r0
 800897c:	2301      	movs	r3, #1
 800897e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008982:	e7f0      	b.n	8008966 <_vfiprintf_r+0x1da>
 8008984:	ab03      	add	r3, sp, #12
 8008986:	9300      	str	r3, [sp, #0]
 8008988:	462a      	mov	r2, r5
 800898a:	4630      	mov	r0, r6
 800898c:	4b16      	ldr	r3, [pc, #88]	; (80089e8 <_vfiprintf_r+0x25c>)
 800898e:	a904      	add	r1, sp, #16
 8008990:	f7fd fe90 	bl	80066b4 <_printf_float>
 8008994:	4607      	mov	r7, r0
 8008996:	1c78      	adds	r0, r7, #1
 8008998:	d1d6      	bne.n	8008948 <_vfiprintf_r+0x1bc>
 800899a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800899c:	07d9      	lsls	r1, r3, #31
 800899e:	d405      	bmi.n	80089ac <_vfiprintf_r+0x220>
 80089a0:	89ab      	ldrh	r3, [r5, #12]
 80089a2:	059a      	lsls	r2, r3, #22
 80089a4:	d402      	bmi.n	80089ac <_vfiprintf_r+0x220>
 80089a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089a8:	f7fd fd3a 	bl	8006420 <__retarget_lock_release_recursive>
 80089ac:	89ab      	ldrh	r3, [r5, #12]
 80089ae:	065b      	lsls	r3, r3, #25
 80089b0:	f53f af12 	bmi.w	80087d8 <_vfiprintf_r+0x4c>
 80089b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089b6:	e711      	b.n	80087dc <_vfiprintf_r+0x50>
 80089b8:	ab03      	add	r3, sp, #12
 80089ba:	9300      	str	r3, [sp, #0]
 80089bc:	462a      	mov	r2, r5
 80089be:	4630      	mov	r0, r6
 80089c0:	4b09      	ldr	r3, [pc, #36]	; (80089e8 <_vfiprintf_r+0x25c>)
 80089c2:	a904      	add	r1, sp, #16
 80089c4:	f7fe f912 	bl	8006bec <_printf_i>
 80089c8:	e7e4      	b.n	8008994 <_vfiprintf_r+0x208>
 80089ca:	bf00      	nop
 80089cc:	08008e38 	.word	0x08008e38
 80089d0:	08008e58 	.word	0x08008e58
 80089d4:	08008e18 	.word	0x08008e18
 80089d8:	080090e2 	.word	0x080090e2
 80089dc:	080090e8 	.word	0x080090e8
 80089e0:	080090ec 	.word	0x080090ec
 80089e4:	080066b5 	.word	0x080066b5
 80089e8:	08008767 	.word	0x08008767

080089ec <__swbuf_r>:
 80089ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ee:	460e      	mov	r6, r1
 80089f0:	4614      	mov	r4, r2
 80089f2:	4605      	mov	r5, r0
 80089f4:	b118      	cbz	r0, 80089fe <__swbuf_r+0x12>
 80089f6:	6983      	ldr	r3, [r0, #24]
 80089f8:	b90b      	cbnz	r3, 80089fe <__swbuf_r+0x12>
 80089fa:	f7fd fc4d 	bl	8006298 <__sinit>
 80089fe:	4b21      	ldr	r3, [pc, #132]	; (8008a84 <__swbuf_r+0x98>)
 8008a00:	429c      	cmp	r4, r3
 8008a02:	d12b      	bne.n	8008a5c <__swbuf_r+0x70>
 8008a04:	686c      	ldr	r4, [r5, #4]
 8008a06:	69a3      	ldr	r3, [r4, #24]
 8008a08:	60a3      	str	r3, [r4, #8]
 8008a0a:	89a3      	ldrh	r3, [r4, #12]
 8008a0c:	071a      	lsls	r2, r3, #28
 8008a0e:	d52f      	bpl.n	8008a70 <__swbuf_r+0x84>
 8008a10:	6923      	ldr	r3, [r4, #16]
 8008a12:	b36b      	cbz	r3, 8008a70 <__swbuf_r+0x84>
 8008a14:	6923      	ldr	r3, [r4, #16]
 8008a16:	6820      	ldr	r0, [r4, #0]
 8008a18:	b2f6      	uxtb	r6, r6
 8008a1a:	1ac0      	subs	r0, r0, r3
 8008a1c:	6963      	ldr	r3, [r4, #20]
 8008a1e:	4637      	mov	r7, r6
 8008a20:	4283      	cmp	r3, r0
 8008a22:	dc04      	bgt.n	8008a2e <__swbuf_r+0x42>
 8008a24:	4621      	mov	r1, r4
 8008a26:	4628      	mov	r0, r5
 8008a28:	f7ff f9e2 	bl	8007df0 <_fflush_r>
 8008a2c:	bb30      	cbnz	r0, 8008a7c <__swbuf_r+0x90>
 8008a2e:	68a3      	ldr	r3, [r4, #8]
 8008a30:	3001      	adds	r0, #1
 8008a32:	3b01      	subs	r3, #1
 8008a34:	60a3      	str	r3, [r4, #8]
 8008a36:	6823      	ldr	r3, [r4, #0]
 8008a38:	1c5a      	adds	r2, r3, #1
 8008a3a:	6022      	str	r2, [r4, #0]
 8008a3c:	701e      	strb	r6, [r3, #0]
 8008a3e:	6963      	ldr	r3, [r4, #20]
 8008a40:	4283      	cmp	r3, r0
 8008a42:	d004      	beq.n	8008a4e <__swbuf_r+0x62>
 8008a44:	89a3      	ldrh	r3, [r4, #12]
 8008a46:	07db      	lsls	r3, r3, #31
 8008a48:	d506      	bpl.n	8008a58 <__swbuf_r+0x6c>
 8008a4a:	2e0a      	cmp	r6, #10
 8008a4c:	d104      	bne.n	8008a58 <__swbuf_r+0x6c>
 8008a4e:	4621      	mov	r1, r4
 8008a50:	4628      	mov	r0, r5
 8008a52:	f7ff f9cd 	bl	8007df0 <_fflush_r>
 8008a56:	b988      	cbnz	r0, 8008a7c <__swbuf_r+0x90>
 8008a58:	4638      	mov	r0, r7
 8008a5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a5c:	4b0a      	ldr	r3, [pc, #40]	; (8008a88 <__swbuf_r+0x9c>)
 8008a5e:	429c      	cmp	r4, r3
 8008a60:	d101      	bne.n	8008a66 <__swbuf_r+0x7a>
 8008a62:	68ac      	ldr	r4, [r5, #8]
 8008a64:	e7cf      	b.n	8008a06 <__swbuf_r+0x1a>
 8008a66:	4b09      	ldr	r3, [pc, #36]	; (8008a8c <__swbuf_r+0xa0>)
 8008a68:	429c      	cmp	r4, r3
 8008a6a:	bf08      	it	eq
 8008a6c:	68ec      	ldreq	r4, [r5, #12]
 8008a6e:	e7ca      	b.n	8008a06 <__swbuf_r+0x1a>
 8008a70:	4621      	mov	r1, r4
 8008a72:	4628      	mov	r0, r5
 8008a74:	f000 f81a 	bl	8008aac <__swsetup_r>
 8008a78:	2800      	cmp	r0, #0
 8008a7a:	d0cb      	beq.n	8008a14 <__swbuf_r+0x28>
 8008a7c:	f04f 37ff 	mov.w	r7, #4294967295
 8008a80:	e7ea      	b.n	8008a58 <__swbuf_r+0x6c>
 8008a82:	bf00      	nop
 8008a84:	08008e38 	.word	0x08008e38
 8008a88:	08008e58 	.word	0x08008e58
 8008a8c:	08008e18 	.word	0x08008e18

08008a90 <__ascii_wctomb>:
 8008a90:	4603      	mov	r3, r0
 8008a92:	4608      	mov	r0, r1
 8008a94:	b141      	cbz	r1, 8008aa8 <__ascii_wctomb+0x18>
 8008a96:	2aff      	cmp	r2, #255	; 0xff
 8008a98:	d904      	bls.n	8008aa4 <__ascii_wctomb+0x14>
 8008a9a:	228a      	movs	r2, #138	; 0x8a
 8008a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa0:	601a      	str	r2, [r3, #0]
 8008aa2:	4770      	bx	lr
 8008aa4:	2001      	movs	r0, #1
 8008aa6:	700a      	strb	r2, [r1, #0]
 8008aa8:	4770      	bx	lr
	...

08008aac <__swsetup_r>:
 8008aac:	4b32      	ldr	r3, [pc, #200]	; (8008b78 <__swsetup_r+0xcc>)
 8008aae:	b570      	push	{r4, r5, r6, lr}
 8008ab0:	681d      	ldr	r5, [r3, #0]
 8008ab2:	4606      	mov	r6, r0
 8008ab4:	460c      	mov	r4, r1
 8008ab6:	b125      	cbz	r5, 8008ac2 <__swsetup_r+0x16>
 8008ab8:	69ab      	ldr	r3, [r5, #24]
 8008aba:	b913      	cbnz	r3, 8008ac2 <__swsetup_r+0x16>
 8008abc:	4628      	mov	r0, r5
 8008abe:	f7fd fbeb 	bl	8006298 <__sinit>
 8008ac2:	4b2e      	ldr	r3, [pc, #184]	; (8008b7c <__swsetup_r+0xd0>)
 8008ac4:	429c      	cmp	r4, r3
 8008ac6:	d10f      	bne.n	8008ae8 <__swsetup_r+0x3c>
 8008ac8:	686c      	ldr	r4, [r5, #4]
 8008aca:	89a3      	ldrh	r3, [r4, #12]
 8008acc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ad0:	0719      	lsls	r1, r3, #28
 8008ad2:	d42c      	bmi.n	8008b2e <__swsetup_r+0x82>
 8008ad4:	06dd      	lsls	r5, r3, #27
 8008ad6:	d411      	bmi.n	8008afc <__swsetup_r+0x50>
 8008ad8:	2309      	movs	r3, #9
 8008ada:	6033      	str	r3, [r6, #0]
 8008adc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae4:	81a3      	strh	r3, [r4, #12]
 8008ae6:	e03e      	b.n	8008b66 <__swsetup_r+0xba>
 8008ae8:	4b25      	ldr	r3, [pc, #148]	; (8008b80 <__swsetup_r+0xd4>)
 8008aea:	429c      	cmp	r4, r3
 8008aec:	d101      	bne.n	8008af2 <__swsetup_r+0x46>
 8008aee:	68ac      	ldr	r4, [r5, #8]
 8008af0:	e7eb      	b.n	8008aca <__swsetup_r+0x1e>
 8008af2:	4b24      	ldr	r3, [pc, #144]	; (8008b84 <__swsetup_r+0xd8>)
 8008af4:	429c      	cmp	r4, r3
 8008af6:	bf08      	it	eq
 8008af8:	68ec      	ldreq	r4, [r5, #12]
 8008afa:	e7e6      	b.n	8008aca <__swsetup_r+0x1e>
 8008afc:	0758      	lsls	r0, r3, #29
 8008afe:	d512      	bpl.n	8008b26 <__swsetup_r+0x7a>
 8008b00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b02:	b141      	cbz	r1, 8008b16 <__swsetup_r+0x6a>
 8008b04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b08:	4299      	cmp	r1, r3
 8008b0a:	d002      	beq.n	8008b12 <__swsetup_r+0x66>
 8008b0c:	4630      	mov	r0, r6
 8008b0e:	f7ff fd79 	bl	8008604 <_free_r>
 8008b12:	2300      	movs	r3, #0
 8008b14:	6363      	str	r3, [r4, #52]	; 0x34
 8008b16:	89a3      	ldrh	r3, [r4, #12]
 8008b18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008b1c:	81a3      	strh	r3, [r4, #12]
 8008b1e:	2300      	movs	r3, #0
 8008b20:	6063      	str	r3, [r4, #4]
 8008b22:	6923      	ldr	r3, [r4, #16]
 8008b24:	6023      	str	r3, [r4, #0]
 8008b26:	89a3      	ldrh	r3, [r4, #12]
 8008b28:	f043 0308 	orr.w	r3, r3, #8
 8008b2c:	81a3      	strh	r3, [r4, #12]
 8008b2e:	6923      	ldr	r3, [r4, #16]
 8008b30:	b94b      	cbnz	r3, 8008b46 <__swsetup_r+0x9a>
 8008b32:	89a3      	ldrh	r3, [r4, #12]
 8008b34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008b38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b3c:	d003      	beq.n	8008b46 <__swsetup_r+0x9a>
 8008b3e:	4621      	mov	r1, r4
 8008b40:	4630      	mov	r0, r6
 8008b42:	f000 f84d 	bl	8008be0 <__smakebuf_r>
 8008b46:	89a0      	ldrh	r0, [r4, #12]
 8008b48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b4c:	f010 0301 	ands.w	r3, r0, #1
 8008b50:	d00a      	beq.n	8008b68 <__swsetup_r+0xbc>
 8008b52:	2300      	movs	r3, #0
 8008b54:	60a3      	str	r3, [r4, #8]
 8008b56:	6963      	ldr	r3, [r4, #20]
 8008b58:	425b      	negs	r3, r3
 8008b5a:	61a3      	str	r3, [r4, #24]
 8008b5c:	6923      	ldr	r3, [r4, #16]
 8008b5e:	b943      	cbnz	r3, 8008b72 <__swsetup_r+0xc6>
 8008b60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008b64:	d1ba      	bne.n	8008adc <__swsetup_r+0x30>
 8008b66:	bd70      	pop	{r4, r5, r6, pc}
 8008b68:	0781      	lsls	r1, r0, #30
 8008b6a:	bf58      	it	pl
 8008b6c:	6963      	ldrpl	r3, [r4, #20]
 8008b6e:	60a3      	str	r3, [r4, #8]
 8008b70:	e7f4      	b.n	8008b5c <__swsetup_r+0xb0>
 8008b72:	2000      	movs	r0, #0
 8008b74:	e7f7      	b.n	8008b66 <__swsetup_r+0xba>
 8008b76:	bf00      	nop
 8008b78:	20000024 	.word	0x20000024
 8008b7c:	08008e38 	.word	0x08008e38
 8008b80:	08008e58 	.word	0x08008e58
 8008b84:	08008e18 	.word	0x08008e18

08008b88 <abort>:
 8008b88:	2006      	movs	r0, #6
 8008b8a:	b508      	push	{r3, lr}
 8008b8c:	f000 f890 	bl	8008cb0 <raise>
 8008b90:	2001      	movs	r0, #1
 8008b92:	f7f9 fcd3 	bl	800253c <_exit>

08008b96 <__swhatbuf_r>:
 8008b96:	b570      	push	{r4, r5, r6, lr}
 8008b98:	460e      	mov	r6, r1
 8008b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b9e:	4614      	mov	r4, r2
 8008ba0:	2900      	cmp	r1, #0
 8008ba2:	461d      	mov	r5, r3
 8008ba4:	b096      	sub	sp, #88	; 0x58
 8008ba6:	da08      	bge.n	8008bba <__swhatbuf_r+0x24>
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008bae:	602a      	str	r2, [r5, #0]
 8008bb0:	061a      	lsls	r2, r3, #24
 8008bb2:	d410      	bmi.n	8008bd6 <__swhatbuf_r+0x40>
 8008bb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bb8:	e00e      	b.n	8008bd8 <__swhatbuf_r+0x42>
 8008bba:	466a      	mov	r2, sp
 8008bbc:	f000 f894 	bl	8008ce8 <_fstat_r>
 8008bc0:	2800      	cmp	r0, #0
 8008bc2:	dbf1      	blt.n	8008ba8 <__swhatbuf_r+0x12>
 8008bc4:	9a01      	ldr	r2, [sp, #4]
 8008bc6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008bca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008bce:	425a      	negs	r2, r3
 8008bd0:	415a      	adcs	r2, r3
 8008bd2:	602a      	str	r2, [r5, #0]
 8008bd4:	e7ee      	b.n	8008bb4 <__swhatbuf_r+0x1e>
 8008bd6:	2340      	movs	r3, #64	; 0x40
 8008bd8:	2000      	movs	r0, #0
 8008bda:	6023      	str	r3, [r4, #0]
 8008bdc:	b016      	add	sp, #88	; 0x58
 8008bde:	bd70      	pop	{r4, r5, r6, pc}

08008be0 <__smakebuf_r>:
 8008be0:	898b      	ldrh	r3, [r1, #12]
 8008be2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008be4:	079d      	lsls	r5, r3, #30
 8008be6:	4606      	mov	r6, r0
 8008be8:	460c      	mov	r4, r1
 8008bea:	d507      	bpl.n	8008bfc <__smakebuf_r+0x1c>
 8008bec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008bf0:	6023      	str	r3, [r4, #0]
 8008bf2:	6123      	str	r3, [r4, #16]
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	6163      	str	r3, [r4, #20]
 8008bf8:	b002      	add	sp, #8
 8008bfa:	bd70      	pop	{r4, r5, r6, pc}
 8008bfc:	466a      	mov	r2, sp
 8008bfe:	ab01      	add	r3, sp, #4
 8008c00:	f7ff ffc9 	bl	8008b96 <__swhatbuf_r>
 8008c04:	9900      	ldr	r1, [sp, #0]
 8008c06:	4605      	mov	r5, r0
 8008c08:	4630      	mov	r0, r6
 8008c0a:	f7fd fc41 	bl	8006490 <_malloc_r>
 8008c0e:	b948      	cbnz	r0, 8008c24 <__smakebuf_r+0x44>
 8008c10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c14:	059a      	lsls	r2, r3, #22
 8008c16:	d4ef      	bmi.n	8008bf8 <__smakebuf_r+0x18>
 8008c18:	f023 0303 	bic.w	r3, r3, #3
 8008c1c:	f043 0302 	orr.w	r3, r3, #2
 8008c20:	81a3      	strh	r3, [r4, #12]
 8008c22:	e7e3      	b.n	8008bec <__smakebuf_r+0xc>
 8008c24:	4b0d      	ldr	r3, [pc, #52]	; (8008c5c <__smakebuf_r+0x7c>)
 8008c26:	62b3      	str	r3, [r6, #40]	; 0x28
 8008c28:	89a3      	ldrh	r3, [r4, #12]
 8008c2a:	6020      	str	r0, [r4, #0]
 8008c2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c30:	81a3      	strh	r3, [r4, #12]
 8008c32:	9b00      	ldr	r3, [sp, #0]
 8008c34:	6120      	str	r0, [r4, #16]
 8008c36:	6163      	str	r3, [r4, #20]
 8008c38:	9b01      	ldr	r3, [sp, #4]
 8008c3a:	b15b      	cbz	r3, 8008c54 <__smakebuf_r+0x74>
 8008c3c:	4630      	mov	r0, r6
 8008c3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c42:	f000 f863 	bl	8008d0c <_isatty_r>
 8008c46:	b128      	cbz	r0, 8008c54 <__smakebuf_r+0x74>
 8008c48:	89a3      	ldrh	r3, [r4, #12]
 8008c4a:	f023 0303 	bic.w	r3, r3, #3
 8008c4e:	f043 0301 	orr.w	r3, r3, #1
 8008c52:	81a3      	strh	r3, [r4, #12]
 8008c54:	89a0      	ldrh	r0, [r4, #12]
 8008c56:	4305      	orrs	r5, r0
 8008c58:	81a5      	strh	r5, [r4, #12]
 8008c5a:	e7cd      	b.n	8008bf8 <__smakebuf_r+0x18>
 8008c5c:	08006231 	.word	0x08006231

08008c60 <_raise_r>:
 8008c60:	291f      	cmp	r1, #31
 8008c62:	b538      	push	{r3, r4, r5, lr}
 8008c64:	4604      	mov	r4, r0
 8008c66:	460d      	mov	r5, r1
 8008c68:	d904      	bls.n	8008c74 <_raise_r+0x14>
 8008c6a:	2316      	movs	r3, #22
 8008c6c:	6003      	str	r3, [r0, #0]
 8008c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c72:	bd38      	pop	{r3, r4, r5, pc}
 8008c74:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008c76:	b112      	cbz	r2, 8008c7e <_raise_r+0x1e>
 8008c78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c7c:	b94b      	cbnz	r3, 8008c92 <_raise_r+0x32>
 8008c7e:	4620      	mov	r0, r4
 8008c80:	f000 f830 	bl	8008ce4 <_getpid_r>
 8008c84:	462a      	mov	r2, r5
 8008c86:	4601      	mov	r1, r0
 8008c88:	4620      	mov	r0, r4
 8008c8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c8e:	f000 b817 	b.w	8008cc0 <_kill_r>
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d00a      	beq.n	8008cac <_raise_r+0x4c>
 8008c96:	1c59      	adds	r1, r3, #1
 8008c98:	d103      	bne.n	8008ca2 <_raise_r+0x42>
 8008c9a:	2316      	movs	r3, #22
 8008c9c:	6003      	str	r3, [r0, #0]
 8008c9e:	2001      	movs	r0, #1
 8008ca0:	e7e7      	b.n	8008c72 <_raise_r+0x12>
 8008ca2:	2400      	movs	r4, #0
 8008ca4:	4628      	mov	r0, r5
 8008ca6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008caa:	4798      	blx	r3
 8008cac:	2000      	movs	r0, #0
 8008cae:	e7e0      	b.n	8008c72 <_raise_r+0x12>

08008cb0 <raise>:
 8008cb0:	4b02      	ldr	r3, [pc, #8]	; (8008cbc <raise+0xc>)
 8008cb2:	4601      	mov	r1, r0
 8008cb4:	6818      	ldr	r0, [r3, #0]
 8008cb6:	f7ff bfd3 	b.w	8008c60 <_raise_r>
 8008cba:	bf00      	nop
 8008cbc:	20000024 	.word	0x20000024

08008cc0 <_kill_r>:
 8008cc0:	b538      	push	{r3, r4, r5, lr}
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	4d06      	ldr	r5, [pc, #24]	; (8008ce0 <_kill_r+0x20>)
 8008cc6:	4604      	mov	r4, r0
 8008cc8:	4608      	mov	r0, r1
 8008cca:	4611      	mov	r1, r2
 8008ccc:	602b      	str	r3, [r5, #0]
 8008cce:	f7f9 fc2d 	bl	800252c <_kill>
 8008cd2:	1c43      	adds	r3, r0, #1
 8008cd4:	d102      	bne.n	8008cdc <_kill_r+0x1c>
 8008cd6:	682b      	ldr	r3, [r5, #0]
 8008cd8:	b103      	cbz	r3, 8008cdc <_kill_r+0x1c>
 8008cda:	6023      	str	r3, [r4, #0]
 8008cdc:	bd38      	pop	{r3, r4, r5, pc}
 8008cde:	bf00      	nop
 8008ce0:	20001eec 	.word	0x20001eec

08008ce4 <_getpid_r>:
 8008ce4:	f7f9 bc20 	b.w	8002528 <_getpid>

08008ce8 <_fstat_r>:
 8008ce8:	b538      	push	{r3, r4, r5, lr}
 8008cea:	2300      	movs	r3, #0
 8008cec:	4d06      	ldr	r5, [pc, #24]	; (8008d08 <_fstat_r+0x20>)
 8008cee:	4604      	mov	r4, r0
 8008cf0:	4608      	mov	r0, r1
 8008cf2:	4611      	mov	r1, r2
 8008cf4:	602b      	str	r3, [r5, #0]
 8008cf6:	f7f9 fc46 	bl	8002586 <_fstat>
 8008cfa:	1c43      	adds	r3, r0, #1
 8008cfc:	d102      	bne.n	8008d04 <_fstat_r+0x1c>
 8008cfe:	682b      	ldr	r3, [r5, #0]
 8008d00:	b103      	cbz	r3, 8008d04 <_fstat_r+0x1c>
 8008d02:	6023      	str	r3, [r4, #0]
 8008d04:	bd38      	pop	{r3, r4, r5, pc}
 8008d06:	bf00      	nop
 8008d08:	20001eec 	.word	0x20001eec

08008d0c <_isatty_r>:
 8008d0c:	b538      	push	{r3, r4, r5, lr}
 8008d0e:	2300      	movs	r3, #0
 8008d10:	4d05      	ldr	r5, [pc, #20]	; (8008d28 <_isatty_r+0x1c>)
 8008d12:	4604      	mov	r4, r0
 8008d14:	4608      	mov	r0, r1
 8008d16:	602b      	str	r3, [r5, #0]
 8008d18:	f7f9 fc3a 	bl	8002590 <_isatty>
 8008d1c:	1c43      	adds	r3, r0, #1
 8008d1e:	d102      	bne.n	8008d26 <_isatty_r+0x1a>
 8008d20:	682b      	ldr	r3, [r5, #0]
 8008d22:	b103      	cbz	r3, 8008d26 <_isatty_r+0x1a>
 8008d24:	6023      	str	r3, [r4, #0]
 8008d26:	bd38      	pop	{r3, r4, r5, pc}
 8008d28:	20001eec 	.word	0x20001eec

08008d2c <_init>:
 8008d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2e:	bf00      	nop
 8008d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d32:	bc08      	pop	{r3}
 8008d34:	469e      	mov	lr, r3
 8008d36:	4770      	bx	lr

08008d38 <_fini>:
 8008d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d3a:	bf00      	nop
 8008d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d3e:	bc08      	pop	{r3}
 8008d40:	469e      	mov	lr, r3
 8008d42:	4770      	bx	lr
