<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myip_clock_timer</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_clock_timer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>df1b36f5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_clock_timer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>df1b36f5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ed0d3b4e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;))-1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;))/8)-1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;))-1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clock_library.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/controler.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/exam1_combinational_logic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/exam2_sequential_logic_edge_detecter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_clock_timer_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/remo cuckoo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/test_top_fnd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_clock_timer_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2cb579f0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clock_library.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/controler.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/exam1_combinational_logic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/exam2_sequential_logic_edge_detecter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_clock_timer_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/remo cuckoo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/test_top_fnd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_clock_timer_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/myip_clock_timer_v1_0/data/myip_clock_timer.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_clock_timer_v1_0/data/myip_clock_timer.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_clock_timer_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_clock_timer_v1_0/src/myip_clock_timer.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_clock_timer_v1_0/src/myip_clock_timer.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_clock_timer_v1_0/src/myip_clock_timer_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myip_clock_timer_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">myip_clock_timer_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myip_clock_timer_v1.0</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-11-13T00:59:04Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1ed85_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54139464_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b842c8f_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9d54_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4681195c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36467ee9_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7e1c29_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee8353a_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265b370e_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c133554_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d902c49_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f430051_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5430e5_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58163cff_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a146166_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3258cc3_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff6b344_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f2839a_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f3f1_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f37a5aa_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8ce9c1_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a46a95_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c730715_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62323ebb_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17086b69_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa12a72_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe56c7c_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4694323a_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279ceb01_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c568c6_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d9a180_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e779953_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8fe65a_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d02a293_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7680de70_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4046a994_ARCHIVE_LOCATION">c:/Users/SUJIN/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9e73aa_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692a09fc_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46330d37_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b19daa8_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dac2c25_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d09fa51_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208d2dfb_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3286e98f_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a13e0d1_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afa030c_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de369c2_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404f0bff_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16638e2b_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e13ab6_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34005f42_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d7470e_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe7c26d_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1154e33d_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6378118a_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1e1e0c_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e183093_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3ebc9f_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71afd369_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35026f3_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d66b1b_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5b4cae_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcb9981_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64738cbc_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4656cd_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f36b71_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4d59ab_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af229ce_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aff9026_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae61e82_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a10f158_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b84fec_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e509036_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504c6e99_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5567481d_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da2e4fe_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbb7372_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2949b8_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2762f38c_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703abd1e_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf09f72_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31254dff_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f36e49_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d99540_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762921b5_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b480ea4_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642849c7_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3399f871_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6973cf0c_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f223e78_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2c15d3_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6494c340_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b81d18f_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74274c6c_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fb41ea_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a70c77_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a590ab_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665c6e2e_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8fd333_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c075a83_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c1232c_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22442d95_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9ef36b_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e737f5_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b178568_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b27cb2_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243acc97_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3eb5b2_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47056189_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333370b8_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12cdedba_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebfceaa_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19efbca7_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcbc03f_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6588e7fd_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79046d6a_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596ddec_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2658bb42_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8a2794_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8631e0_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4267a8db_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f95537_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e415657_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40302472_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b52353f_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204b6e77_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2c1bed_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4f78cb_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d921df3_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abd5554_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7de2a8_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de1848c_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47842792_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8111e6_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25841a18_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a4a3aa_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6aa48a_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475a5655_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1995a72e_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f75653c_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c9455b_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21499783_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3cba02_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59759b97_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c60bcac_ARCHIVE_LOCATION">c:/Users/hama5/Desktop/sg_workspace/ip_repo/myip_clock_timer_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="96abe746"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9f1ed80e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1373c270"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f66d7af4"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
