{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510539481453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510539481453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 21:18:01 2017 " "Processing started: Sun Nov 12 21:18:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510539481453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510539481453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510539481453 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1510539482017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scproc-controller.v 2 2 " "Found 2 design units, including 2 entities, in source file scproc-controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/SevenSeg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482070 ""} { "Info" "ISGN_ENTITY_NAME" "2 SCProcController " "Found entity 2: SCProcController" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/SCProc-Controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 2 2 " "Found 2 design units, including 2 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482086 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Found entity 2: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/RegisterFile.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 7 7 " "Found 7 design units, including 7 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482086 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder " "Found entity 2: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482086 ""} { "Info" "ISGN_ENTITY_NAME" "3 InstMemory " "Found entity 3: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/InstMemory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482086 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux4to1 " "Found entity 4: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Mux4to1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482086 ""} { "Info" "ISGN_ENTITY_NAME" "5 SignExtension " "Found entity 5: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/SignExtension.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482086 ""} { "Info" "ISGN_ENTITY_NAME" "6 Memory " "Found entity 6: Memory" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482086 ""} { "Info" "ISGN_ENTITY_NAME" "7 Processor " "Found entity 7: Processor" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 0 0 " "Found 0 design units, including 0 entities, in source file mux4to1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 0 0 " "Found 0 design units, including 0 entities, in source file memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 0 0 " "Found 0 design units, including 0 entities, in source file decoder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 0 0 " "Found 0 design units, including 0 entities, in source file signextension.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 0 0 " "Found 0 design units, including 0 entities, in source file sevenseg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 0 0 " "Found 0 design units, including 0 entities, in source file register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 0 0 " "Found 0 design units, including 0 entities, in source file instmemory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510539482139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510539482139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510539482196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "Project2.v" "PLL_inst" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.v" "pll_inst" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510539482255 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510539482255 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510539482255 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510539482255 "|Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1510539482255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.0 MHz " "Parameter \"output_clock_frequency0\" = \"10.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510539482255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:processor " "Elaborating entity \"Processor\" for hierarchy \"Processor:processor\"" {  } { { "Project2.v" "processor" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex_out Processor.v(23) " "Output port \"hex_out\" at Processor.v(23) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510539482255 "|Project2|Processor:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Processor:processor\|Register:pc " "Elaborating entity \"Register\" for hierarchy \"Processor:processor\|Register:pc\"" {  } { { "Processor.v" "pc" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory Processor:processor\|InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"Processor:processor\|InstMemory:instMem\"" {  } { { "Processor.v" "instMem" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482255 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(15) " "Verilog HDL warning at InstMemory.v(15): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/InstMemory.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1510539482255 "|Project2|Processor:processor|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Processor:processor\|Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Processor:processor\|Decoder:decoder\"" {  } { { "Processor.v" "decoder" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 Decoder.v(94) " "Verilog HDL assignment warning at Decoder.v(94): truncated value with size 6 to match size of target (5)" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510539482270 "|Project2|Processor:processor|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 Decoder.v(100) " "Verilog HDL assignment warning at Decoder.v(100): truncated value with size 6 to match size of target (5)" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510539482270 "|Project2|Processor:processor|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 Decoder.v(107) " "Verilog HDL assignment warning at Decoder.v(107): truncated value with size 6 to match size of target (5)" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510539482270 "|Project2|Processor:processor|Decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.v(46) " "Verilog HDL Case Statement warning at Decoder.v(46): incomplete case statement has no default case item" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1510539482270 "|Project2|Processor:processor|Decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:processor\|RegisterFile:regs " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:processor\|RegisterFile:regs\"" {  } { { "Processor.v" "regs" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RegisterFile.v(33) " "Verilog HDL assignment warning at RegisterFile.v(33): truncated value with size 32 to match size of target (1)" {  } { { "RegisterFile.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/RegisterFile.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510539482270 "|Project2|Processor:processor|RegisterFile:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Processor:processor\|RegisterFile:regs\|Register:REGS\[0\].regs " "Elaborating entity \"Register\" for hierarchy \"Processor:processor\|RegisterFile:regs\|Register:REGS\[0\].regs\"" {  } { { "RegisterFile.v" "REGS\[0\].regs" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/RegisterFile.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Processor:processor\|SignExtension:sign_extend " "Elaborating entity \"SignExtension\" for hierarchy \"Processor:processor\|SignExtension:sign_extend\"" {  } { { "Processor.v" "sign_extend" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Processor:processor\|Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Processor:processor\|Alu:alu\"" {  } { { "Processor.v" "alu" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Processor:processor\|Memory:data_memory " "Elaborating entity \"Memory\" for hierarchy \"Processor:processor\|Memory:data_memory\"" {  } { { "Processor.v" "data_memory" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCProcController SCProcController:controller " "Elaborating entity \"SCProcController\" for hierarchy \"SCProcController:controller\"" {  } { { "Project2.v" "controller" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SCProcController:controller\|SevenSeg:sseg0 " "Elaborating entity \"SevenSeg\" for hierarchy \"SCProcController:controller\|SevenSeg:sseg0\"" {  } { { "SCProc-Controller.v" "sseg0" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/SCProc-Controller.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510539482302 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processor:processor\|Memory:data_memory\|data " "RAM logic \"Processor:processor\|Memory:data_memory\|data\" is uninferred due to asynchronous read logic" {  } { { "Memory.v" "data" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1510539482803 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1510539482803 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[0\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[0\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[1\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[1\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[2\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[2\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[3\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[3\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[4\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[4\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[5\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[5\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[6\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[6\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[7\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[7\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[8\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[8\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[9\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[9\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[10\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[10\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[11\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[11\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[12\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[12\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[13\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[13\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[14\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[14\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[15\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[15\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[16\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[16\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[17\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[17\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[18\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[18\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[19\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[19\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[20\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[20\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[21\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[21\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[22\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[22\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[23\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[23\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[24\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[24\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[25\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[25\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[26\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[26\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[27\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[27\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[28\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[28\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[29\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[29\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[30\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[30\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|regs_din\[31\] " "Converted tri-state buffer \"Processor:processor\|regs_din\[31\]\" feeding internal logic into a wire" {  } { { "Processor.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[0\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[1\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[2\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[3\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[4\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[5\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[6\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[7\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[8\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[9\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[10\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[11\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[12\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[13\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[14\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[15\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[16\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[17\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[18\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[19\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[20\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[21\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[22\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[23\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[24\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[25\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[26\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[27\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[28\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[29\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[30\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Memory:data_memory\|data_out\[31\] " "Converted tri-state buffer \"Processor:processor\|Memory:data_memory\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "Memory.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|sel_alu_sr2\[1\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|sel_alu_sr2\[1\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|sel_alu_sr2\[0\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|sel_alu_sr2\[0\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|sel_reg_din\[1\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|sel_reg_din\[1\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|sel_reg_din\[0\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|sel_reg_din\[0\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|alu_fn\[0\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|alu_fn\[0\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|alu_fn\[1\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|alu_fn\[1\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|alu_fn\[2\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|alu_fn\[2\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|alu_fn\[3\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|alu_fn\[3\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Processor:processor\|Decoder:decoder\|alu_fn\[4\] " "Converted tri-state buffer \"Processor:processor\|Decoder:decoder\|alu_fn\[4\]\" feeding internal logic into a wire" {  } { { "Decoder.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1510539482856 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1510539482856 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1510539513730 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510539545905 "|Project2|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1510539545905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1510539549307 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1510539561829 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1510539563698 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|refclk\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|refclk\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1510539563844 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1510539563844 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510539564011 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1510539564011 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1510539564225 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1510539564225 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1510539564230 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1510539564230 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1510539564231 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510539564231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510539564231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      Clock10 " " 100.000      Clock10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510539564231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510539564231 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510539564231 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510539565556 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510539568555 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510539568577 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510539569100 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510539569100 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510539572105 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1510539572129 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1510539572697 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:11 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:11" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1510539572744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.map.smsg " "Generated suppressed messages file C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1510539573827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510539575379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510539575379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33739 " "Implemented 33739 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510539578660 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510539578660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33684 " "Implemented 33684 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510539578660 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1510539578660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510539578660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510539578705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 21:19:38 2017 " "Processing ended: Sun Nov 12 21:19:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510539578705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510539578705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510539578705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510539578705 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 117 s " "Quartus II Flow was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510539579553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510539580758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510539580767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 21:19:40 2017 " "Processing started: Sun Nov 12 21:19:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510539580767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510539580767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510539580767 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510539580873 ""}
{ "Info" "0" "" "Project  = Project2" {  } {  } 0 0 "Project  = Project2" 0 0 "Fitter" 0 0 1510539580873 ""}
{ "Info" "0" "" "Revision = Project2" {  } {  } 0 0 "Revision = Project2" 0 0 "Fitter" 0 0 1510539580873 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1510539581467 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project2 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Project2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510539581730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510539581768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510539581768 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1510539582908 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510539582923 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1510539583788 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1510539583791 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1510539593339 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1510539593922 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1510539593922 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 23112 global CLKCTRL_G6 " "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 23112 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1510539593927 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1510539593927 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510539594368 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1510539596112 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1510539596212 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1510539596212 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1510539596212 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510539596359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510539596359 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510539596359 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1510539596359 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1510539596565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1510539596566 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1510539596571 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1510539596571 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1510539596572 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510539596572 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510539596572 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      Clock10 " " 100.000      Clock10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510539596572 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "  16.666 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510539596572 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510539596572 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1510539596572 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510539597005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510539597122 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510539597295 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1510539597413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1510539597413 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510539597530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510539599732 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1510539599852 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510539599852 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1510539600770 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1510539602759 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "0 0 " "Found 0 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "Quartus II" 0 -1 1510539603060 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "Fitter" 0 -1 1510539603060 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1510539603091 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1510539603122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510539604672 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1510539604908 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1510539604908 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510539605026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510539607737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1510539607862 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510539607862 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510539608508 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1510539608508 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510539608517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510539614481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510539641808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510539641856 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510539757611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:56 " "Fitter placement operations ending: elapsed time is 00:01:56" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510539757611 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1510539757638 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1510539765375 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "Fitter" 0 -1 1510539765768 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1510539765769 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1510539765769 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1510539766493 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:16 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:16" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1510539773744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510539779284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "34 " "Router estimated average interconnect usage is 34% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X33_Y23 X43_Y33 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33" {  } { { "loc" "" { Generic "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} 33 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1510539837191 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510539837191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:39 " "Fitter routing operations ending: elapsed time is 00:03:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510540006185 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "50.38 " "Total time spent on timing analysis during the Fitter is 50.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1510540037687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510540037969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510540091950 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510540092069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510540142339 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:41 " "Fitter post-fit operations ending: elapsed time is 00:02:41" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510540198576 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1510540200851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.fit.smsg " "Generated suppressed messages file C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510540203913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 160 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1195 " "Peak virtual memory: 1195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510540212053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 21:30:12 2017 " "Processing ended: Sun Nov 12 21:30:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510540212053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:32 " "Elapsed time: 00:10:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510540212053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:31 " "Total CPU time (on all processors): 00:10:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510540212053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510540212053 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 277 s " "Quartus II Flow was successful. 0 errors, 277 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510540213051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1510540214008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510540214008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 21:30:13 2017 " "Processing started: Sun Nov 12 21:30:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510540214008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510540214008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510540214008 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510540230121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510540233018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 21:30:33 2017 " "Processing ended: Sun Nov 12 21:30:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510540233018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510540233018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510540233018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510540233018 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 277 s " "Quartus II Flow was successful. 0 errors, 277 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510540233854 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "STRATIXII_CONFIGURATION_DEVICE EPCS64 " "New assignment STRATIXII_CONFIGURATION_DEVICE with value EPCS64 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Quartus II" 0 -1 1510541268461 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Assembler" 0 -1 1510541268461 ""}
