$date
	Sun Oct 23 01:19:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#593894
b111 &
b111 %
1$
b111 !
1"
#593895
0"
#593898
b10110 &
b10110 %
#593902
b1011 &
b1011 %
#593906
b100010 &
b100010 %
#593910
b10001 &
b10001 %
#593914
b110100 &
b110100 %
#593918
b11010 &
b11010 %
#593922
b1101 &
b1101 %
#593926
b101000 &
b101000 %
#593930
b10100 &
b10100 %
#593934
b1010 &
b1010 %
#593938
b101 &
b101 %
#593942
b10000 &
b10000 %
#593946
b1000 &
b1000 %
#593950
b100 &
b100 %
#593954
b10 &
b10 %
#593958
b1 &
1#
b1 %
#593962
b0 &
b0 %
0#
0$
#1559286
b11000 &
b11000 %
1$
b11000 !
1"
#1559287
0"
#1559290
b1100 &
b1100 %
#1559294
b110 &
b110 %
#1559298
b11 &
b11 %
#1559302
b1010 &
b1010 %
#1559306
b101 &
b101 %
#1559310
b10000 &
b10000 %
#1559314
b1000 &
b1000 %
#1559318
b100 &
b100 %
#1559322
b10 &
b10 %
#1559326
b1 &
1#
b1 %
#1559330
b0 &
b0 %
0#
0$
#2612577
b10101 !
1"
#2612578
b10101 &
b10101 %
1$
#2612579
0"
#2612582
b1000000 &
b1000000 %
#2612586
b100000 &
b100000 %
#2612590
b10000 &
b10000 %
#2612594
b1000 &
b1000 %
#2612598
b100 &
b100 %
#2612602
b10 &
b10 %
#2612606
b1 &
1#
b1 %
#2612610
b0 &
b0 %
0#
0$
#4500012
