INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlconstant_1_0/sim/TxRx_Design_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlconstant_0_1/sim/TxRx_Design_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/xlslice_v1_0/xlslice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlslice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlslice_0_1/sim/TxRx_Design_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconcat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlconcat_0_0/sim/TxRx_Design_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlslice_1_0/sim/TxRx_Design_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlslice_1_1/sim/TxRx_Design_xlslice_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlslice_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlconcat_0_1/sim/TxRx_Design_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlconcat_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlslice_1_2/sim/TxRx_Design_xlslice_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlslice_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlslice_2_0/sim/TxRx_Design_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlconcat_2_0/sim/TxRx_Design_xlconcat_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlconcat_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlconcat_2_1/sim/TxRx_Design_xlconcat_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlconcat_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlconstant_2_0/sim/TxRx_Design_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlconcat_1_0/sim/TxRx_Design_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/nresetcounter_v1_0/hdl/nResetCounter_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nResetCounter_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/nresetcounter_v1_0/hdl/nResetCounter_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nResetCounter_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_nResetCounter_0_0/sim/TxRx_Design_nResetCounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_nResetCounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/hdl/TxRx_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlconstant_3_0/sim/TxRx_Design_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xlconstant_4_0/sim/TxRx_Design_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_aclken_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_axis2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_vector2axis
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_clock_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_cdc_handshake.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_cdc_handshake
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/axis_data_fifo_v1_1/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v" into library axis_data_fifo_v1_1_10
INFO: [VRFC 10-311] analyzing module axis_data_fifo_v1_1_10_axis_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_axis_data_fifo_0_0/sim/TxRx_Design_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_axis_data_fifo_1_0/sim/TxRx_Design_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_axis_data_fifo_2_0/sim/TxRx_Design_axis_data_fifo_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_axis_data_fifo_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qpsk_mapper_v1_0/src/QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QPSK
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qpsk_mapper_v1_0/hdl/QPSK_mapper_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QPSK_mapper_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qpsk_mapper_v1_0/hdl/QPSK_mapper_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QPSK_mapper_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qpsk_mapper_v1_0/hdl/QPSK_mapper_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QPSK_mapper_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_QPSK_mapper_0_0/sim/TxRx_Design_QPSK_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_QPSK_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qpsk_demapper_v1_0/hdl/QPSK_demapper_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QPSK_demapper_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qpsk_demapper_v1_0/hdl/QPSK_demapper_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QPSK_demapper_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qpsk_demapper_v1_0/src/deQPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deQPSK
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qpsk_demapper_v1_0/hdl/QPSK_demapper_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QPSK_demapper_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_QPSK_demapper_0_0/sim/TxRx_Design_QPSK_demapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_QPSK_demapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_axis_data_fifo_3_0/sim/TxRx_Design_axis_data_fifo_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_axis_data_fifo_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qam16_mapper_v1_0/src/IN_BUFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_BUFF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qam16_mapper_v1_0/hdl/QAM16_mapper_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM16_mapper_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qam16_mapper_v1_0/hdl/QAM16_mapper_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM16_mapper_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qam16_mapper_v1_0/src/QAM16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qam16_mapper_v1_0/hdl/QAM16_mapper_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM16_mapper_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_QAM16_mapper_0_0/sim/TxRx_Design_QAM16_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_QAM16_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qam16_demapper_v1_0/hdl/QAM16_demapper_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM16_demapper_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qam16_demapper_v1_0/hdl/QAM16_demapper_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM16_demapper_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qam16_demapper_v1_0/src/OUT_BUFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OUT_BUFF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qam16_demapper_v1_0/src/deQAM16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deQAM16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/qam16_demapper_v1_0/hdl/QAM16_demapper_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM16_demapper_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_QAM16_demapper_0_1/sim/TxRx_Design_QAM16_demapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_QAM16_demapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_axis_data_fifo_1_1/sim/TxRx_Design_axis_data_fifo_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_axis_data_fifo_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_axis_data_fifo_2_1/sim/TxRx_Design_axis_data_fifo_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_axis_data_fifo_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_v1_0/src/HermBuff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermBuff
WARNING: [VRFC 10-1315] redeclaration of ansi port out_buff_full is not allowed [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_v1_0/src/HermBuff.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_v1_0/hdl/HermitianBuffer_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermitianBuffer_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_v1_0/hdl/HermitianBuffer_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermitianBuffer_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_v1_0/hdl/HermitianBuffer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermitianBuffer_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_HermitianBuffer_0_0/sim/TxRx_Design_HermitianBuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_HermitianBuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_v1_0/src/Assembler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Assembler
WARNING: [VRFC 10-1315] redeclaration of ansi port out_buff_full is not allowed [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_v1_0/src/Assembler.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_v1_0/hdl/FrameAssembler_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrameAssembler_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_v1_0/hdl/FrameAssembler_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrameAssembler_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_v1_0/hdl/FrameAssembler_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrameAssembler_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_FrameAssembler_0_0/sim/TxRx_Design_FrameAssembler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_FrameAssembler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_bram_v1_0/src/BRAM_out_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_out_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_bram_v1_0/src/BRAM_buff_conj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff_conj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_bram_v1_0/src/BRAM_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_bram_v1_0/src/HermBuff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermBuff
WARNING: [VRFC 10-1315] redeclaration of ansi port out_buff_full is not allowed [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_bram_v1_0/src/HermBuff.v:41]
WARNING: [VRFC 10-1195] overwriting previous definition of module HermBuff [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_bram_v1_0/src/HermBuff.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_bram_v1_0/hdl/HermitianBuffer_BRAM_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermitianBuffer_BRAM_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_bram_v1_0/hdl/HermitianBuffer_BRAM_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermitianBuffer_BRAM_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianbuffer_bram_v1_0/hdl/HermitianBuffer_BRAM_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermitianBuffer_BRAM_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_HermitianBuffer_BRAM_0_1/sim/TxRx_Design_HermitianBuffer_BRAM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_HermitianBuffer_BRAM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianremover_bram_v1_0/src/BRAM_out_buff_rmv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_out_buff_rmv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianremover_bram_v1_0/src/BRAM_buff_rmv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff_rmv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianremover_bram_v1_0/hdl/HermitianRemover_BRAM_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermitianRemover_BRAM_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianremover_bram_v1_0/hdl/HermitianRemover_BRAM_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermitianRemover_BRAM_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianremover_bram_v1_0/src/HermRemover.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermRemover
WARNING: [VRFC 10-1315] redeclaration of ansi port out_buff_full is not allowed [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianremover_bram_v1_0/src/HermRemover.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/hermitianremover_bram_v1_0/hdl/HermitianRemover_BRAM_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HermitianRemover_BRAM_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_HermitianRemover_BRAM_0_0/sim/TxRx_Design_HermitianRemover_BRAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_HermitianRemover_BRAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_M
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_M.v:28]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_M.v:29]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_M.v:30]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_M.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_buff_1_srp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff_1_srp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_out_buff_srp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_out_buff_srp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_buff_srp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff_srp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_P
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_R
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_R.v:28]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_R.v:29]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_R.v:30]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/BRAM_R.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/hdl/ShapiroRudinPark_TimeSynchronizer_BRAM_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShapiroRudinPark_TimeSynchronizer_BRAM_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/hdl/ShapiroRudinPark_TimeSynchronizer_BRAM_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShapiroRudinPark_TimeSynchronizer_BRAM_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/TimeSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeSync
WARNING: [VRFC 10-1315] redeclaration of ansi port out_buff_full is not allowed [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/TimeSync.v:48]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/TimeSync.v:75]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/TimeSync.v:87]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/TimeSync.v:89]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/TimeSync.v:101]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/TimeSync.v:105]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/src/TimeSync.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/shapirorudinpark_timesynchronizer_bram_v1_0/hdl/ShapiroRudinPark_TimeSynchronizer_BRAM_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShapiroRudinPark_TimeSynchronizer_BRAM_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_ShapiroRudinPark_TimeSynchronizer_BRAM_0_0/sim/TxRx_Design_ShapiroRudinPark_TimeSynchronizer_BRAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_ShapiroRudinPark_TimeSynchronizer_BRAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/src/BRAM_out_buff_cee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_out_buff_cee
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/src/BRAM_buff_cest_4_cee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff_cest_4_cee
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/src/BRAM_buff_cest_3_cee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff_cest_3_cee
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/src/BRAM_buff_cest_2_cee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff_cest_2_cee
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/src/BRAM_buff_cest_1_cee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff_cest_1_cee
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/src/BRAM_eq_coeff_cee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_eq_coeff_cee
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/src/BRAM_buff_re_cee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff_re_cee
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/src/BRAM_buff_im_cee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff_im_cee
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/src/ChannelEst_Eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChannelEst_Eq
WARNING: [VRFC 10-1315] redeclaration of ansi port out_buff_full is not allowed [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/src/ChannelEst_Eq.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/hdl/ChannelEstimator_Equalizer_BRAM_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChannelEstimator_Equalizer_BRAM_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/hdl/ChannelEstimator_Equalizer_BRAM_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChannelEstimator_Equalizer_BRAM_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/channelestimator_equalizer_bram_v1_0/hdl/ChannelEstimator_Equalizer_BRAM_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChannelEstimator_Equalizer_BRAM_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_ChannelEstimator_Equalizer_BRAM_0_0/sim/TxRx_Design_ChannelEstimator_Equalizer_BRAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_ChannelEstimator_Equalizer_BRAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_bram_v1_0/src/BRAM_out_buff_asm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_out_buff_asm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_bram_v1_0/src/BRAM_buff_asm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_buff_asm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_bram_v1_0/src/Assembler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Assembler
WARNING: [VRFC 10-1315] redeclaration of ansi port out_buff_full is not allowed [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_bram_v1_0/src/Assembler.v:40]
WARNING: [VRFC 10-1195] overwriting previous definition of module Assembler [D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_bram_v1_0/src/Assembler.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_bram_v1_0/hdl/FrameAssembler_BRAM_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrameAssembler_BRAM_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_bram_v1_0/hdl/FrameAssembler_BRAM_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrameAssembler_BRAM_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ipshared/xilinx.com/frameassembler_bram_v1_0/hdl/FrameAssembler_BRAM_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrameAssembler_BRAM_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_FrameAssembler_BRAM_0_1/sim/TxRx_Design_FrameAssembler_BRAM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_FrameAssembler_BRAM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.srcs/sources_1/bd/TxRx_Design/hdl/TxRx_Design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_Design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.srcs/sim_1/new/TxRx_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxRx_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_gate_bit_v12_0/hdl/c_gate_bit_v12_0_vh_rfs.vhd" into library c_gate_bit_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tile
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tier
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_gate_bit_v12_0/hdl/c_gate_bit_v12_0.vhd" into library c_gate_bit_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_compare_v12_0/hdl/c_compare_v12_0_vh_rfs.vhd" into library c_compare_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_compare_eq_ne
INFO: [VRFC 10-307] analyzing entity c_compare_lt_ge_gt_le
INFO: [VRFC 10-307] analyzing entity c_compare_carry_structure
INFO: [VRFC 10-307] analyzing entity c_compare_pipeline_carry
INFO: [VRFC 10-307] analyzing entity c_compare_pipeline_equality
INFO: [VRFC 10-307] analyzing entity c_compare_pipeline_structure
INFO: [VRFC 10-307] analyzing entity c_compare_v12_0_2_rtl
INFO: [VRFC 10-307] analyzing entity c_compare_v12_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_compare_v12_0/hdl/c_compare_v12_0.vhd" into library c_compare_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_compare_v12_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_counter_v3_0/hdl/xbip_counter_v3_0_vh_rfs.vhd" into library xbip_counter_v3_0_2
INFO: [VRFC 10-307] analyzing entity dsp48_counter
INFO: [VRFC 10-307] analyzing entity fabric_counter
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_counter_v3_0/hdl/xbip_counter_v3_0.vhd" into library xbip_counter_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_vh_rfs.vhd" into library c_counter_binary_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_9_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd" into library c_counter_binary_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_mux_bit_v12_0/hdl/c_mux_bit_v12_0_vh_rfs.vhd" into library c_mux_bit_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_mux_bit_pipereg
INFO: [VRFC 10-307] analyzing entity c_mux_bit_4to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_8to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_16to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_32to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_v12_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_mux_bit_v12_0/hdl/c_mux_bit_v12_0.vhd" into library c_mux_bit_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_mux_bit_v12_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_mux_bus_v12_0/hdl/c_mux_bus_v12_0_vh_rfs.vhd" into library c_mux_bus_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_mux_bus_v12_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_mux_bus_v12_0/hdl/c_mux_bus_v12_0.vhd" into library c_mux_bus_v12_0_2
INFO: [VRFC 10-307] analyzing entity c_mux_bus_v12_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd" into library c_shift_ram_v12_0_9
INFO: [VRFC 10-307] analyzing entity flop
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-307] analyzing entity srl_clb
INFO: [VRFC 10-307] analyzing entity c_shift_ram_speedmux
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_9_legacy
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd" into library c_shift_ram_v12_0_9
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/convolution_v9_0/hdl/convolution_v9_0_vh_rfs.vhd" into library convolution_v9_0_10
INFO: [VRFC 10-307] analyzing entity conv_reg
INFO: [VRFC 10-307] analyzing entity conv_bit_reg
INFO: [VRFC 10-307] analyzing entity conv_shift_ram
INFO: [VRFC 10-307] analyzing entity conv_delay_line
INFO: [VRFC 10-307] analyzing entity conv_mux_bus
INFO: [VRFC 10-307] analyzing entity conv_mux2_bus
INFO: [VRFC 10-307] analyzing entity conv_compare
INFO: [VRFC 10-307] analyzing entity conv_compare_qeq
INFO: [VRFC 10-307] analyzing entity conv_counter_binary
INFO: [VRFC 10-307] analyzing entity conv_counter
INFO: [VRFC 10-307] analyzing entity conv_countera
INFO: [VRFC 10-307] analyzing entity conv_sync
INFO: [VRFC 10-307] analyzing entity punc
INFO: [VRFC 10-307] analyzing entity punc_2o
INFO: [VRFC 10-307] analyzing entity convolution_v9_0_10_main
INFO: [VRFC 10-307] analyzing entity convolution_axi_wrapper
INFO: [VRFC 10-307] analyzing entity convolution_v9_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/convolution_v9_0/hdl/convolution_v9_0.vhd" into library convolution_v9_0_10
INFO: [VRFC 10-307] analyzing entity convolution_v9_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_convolution_0_0/sim/TxRx_Design_convolution_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TxRx_Design_convolution_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0_11
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_11_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/cmpy_v6_0/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0_11
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/floating_point_v7_0/hdl/floating_point_v7_0_vh_rfs.vhd" into library floating_point_v7_0_12
INFO: [VRFC 10-307] analyzing entity fdgS
INFO: [VRFC 10-307] analyzing entity fdgW
INFO: [VRFC 10-307] analyzing entity lutV
INFO: [VRFC 10-307] analyzing entity lutS
INFO: [VRFC 10-307] analyzing entity lutN
INFO: [VRFC 10-307] analyzing entity lutNMuxS
INFO: [VRFC 10-307] analyzing entity srl16eS
INFO: [VRFC 10-307] analyzing entity delayS
INFO: [VRFC 10-307] analyzing entity andW
INFO: [VRFC 10-307] analyzing entity orW
INFO: [VRFC 10-307] analyzing entity srl16ew
INFO: [VRFC 10-307] analyzing entity delayW
INFO: [VRFC 10-307] analyzing entity compW
INFO: [VRFC 10-307] analyzing entity addSubW
INFO: [VRFC 10-307] analyzing entity equalW
INFO: [VRFC 10-307] analyzing entity addW
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity cntrlgen
INFO: [VRFC 10-307] analyzing entity cntrlgen2
INFO: [VRFC 10-307] analyzing entity ppGenR8
INFO: [VRFC 10-307] analyzing entity ppGenR8Msb2
INFO: [VRFC 10-307] analyzing entity addSubShGW
INFO: [VRFC 10-307] analyzing entity addSubShFW
INFO: [VRFC 10-307] analyzing entity vmRoundW
INFO: [VRFC 10-307] analyzing entity vmsMultCore
INFO: [VRFC 10-307] analyzing entity wideEmbedMult4
INFO: [VRFC 10-307] analyzing entity wideEmbedMult16
INFO: [VRFC 10-307] analyzing entity wideEmbedMult
INFO: [VRFC 10-307] analyzing entity dsp48MultALine
INFO: [VRFC 10-307] analyzing entity dsp48Mult
INFO: [VRFC 10-307] analyzing entity xMult
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity delay_s
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity carry_chain
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity compare_gt
INFO: [VRFC 10-307] analyzing entity compare_eq_im
INFO: [VRFC 10-307] analyzing entity compare_ne_im
INFO: [VRFC 10-307] analyzing entity compare_eq
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity special_detect
INFO: [VRFC 10-307] analyzing entity norm_zero_det
INFO: [VRFC 10-307] analyzing entity zero_det_sel
INFO: [VRFC 10-307] analyzing entity shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_dec_op
INFO: [VRFC 10-307] analyzing entity flt_dec_op_lat
INFO: [VRFC 10-307] analyzing entity lead_zero_encode
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift
INFO: [VRFC 10-307] analyzing entity dsp48e1_wrapper
INFO: [VRFC 10-307] analyzing entity dsp48e2_wrapper
INFO: [VRFC 10-307] analyzing entity addsub_logic
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-307] analyzing entity flt_round_bit
INFO: [VRFC 10-307] analyzing entity renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity norm_and_round_logic
INFO: [VRFC 10-307] analyzing entity alignment
INFO: [VRFC 10-307] analyzing entity normalize
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity align_add
INFO: [VRFC 10-307] analyzing entity multadd
INFO: [VRFC 10-307] analyzing entity compare_ge
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv
INFO: [VRFC 10-307] analyzing entity flt_to_fix_conv
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv
INFO: [VRFC 10-307] analyzing entity fp_cmp
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant
INFO: [VRFC 10-307] analyzing entity flt_sqrt_exp
INFO: [VRFC 10-307] analyzing entity flt_sqrt
INFO: [VRFC 10-307] analyzing entity flt_div_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_div_mant
INFO: [VRFC 10-307] analyzing entity flt_div_exp
INFO: [VRFC 10-307] analyzing entity flt_div
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e2_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_qq
INFO: [VRFC 10-307] analyzing entity fix_mult_xx
INFO: [VRFC 10-307] analyzing entity fix_mult
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_full
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_part
INFO: [VRFC 10-307] analyzing entity flt_mult_round
INFO: [VRFC 10-307] analyzing entity flt_mult_exp
INFO: [VRFC 10-307] analyzing entity flt_mult
INFO: [VRFC 10-307] analyzing entity flt_add_exp
INFO: [VRFC 10-307] analyzing entity flt_add_logic
INFO: [VRFC 10-307] analyzing entity flt_add_dsp
INFO: [VRFC 10-307] analyzing entity flt_add_lat_align_add
INFO: [VRFC 10-307] analyzing entity flt_add_lat_norm
INFO: [VRFC 10-307] analyzing entity flt_add_lat_exp
INFO: [VRFC 10-307] analyzing entity flt_add_lat
INFO: [VRFC 10-307] analyzing entity flt_add
INFO: [VRFC 10-307] analyzing entity flt_recip_approx
INFO: [VRFC 10-307] analyzing entity flt_recip_nr
INFO: [VRFC 10-307] analyzing entity flt_recip_reduction_calc
INFO: [VRFC 10-307] analyzing entity flt_recip_eval
INFO: [VRFC 10-307] analyzing entity flt_recip_postprocess
INFO: [VRFC 10-307] analyzing entity flt_recip_specialcase
INFO: [VRFC 10-307] analyzing entity flt_recip_recomb
INFO: [VRFC 10-307] analyzing entity flt_recipsqrt_dp_m_calc
INFO: [VRFC 10-307] analyzing entity flt_recip
INFO: [VRFC 10-307] analyzing entity flt_log_addsub
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_combiner_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_single_one_detect
INFO: [VRFC 10-307] analyzing entity flt_log_inproc
INFO: [VRFC 10-307] analyzing entity flt_log_exp
INFO: [VRFC 10-307] analyzing entity flt_log_L_block_memory
INFO: [VRFC 10-307] analyzing entity flt_pt_log_L_block
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul_iter
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul
INFO: [VRFC 10-307] analyzing entity flt_log_rr
INFO: [VRFC 10-307] analyzing entity flt_log_taylor
INFO: [VRFC 10-307] analyzing entity flt_log_shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_log_lead_zero_encode
INFO: [VRFC 10-307] analyzing entity flt_log_normalize
INFO: [VRFC 10-307] analyzing entity flt_log_norm
INFO: [VRFC 10-307] analyzing entity flt_log_rnd
INFO: [VRFC 10-307] analyzing entity flt_log_specialcase
INFO: [VRFC 10-307] analyzing entity flt_log_recomb
INFO: [VRFC 10-307] analyzing entity flt_log
INFO: [VRFC 10-307] analyzing entity flt_exp_specialcase
INFO: [VRFC 10-307] analyzing entity flt_exp_recomb
INFO: [VRFC 10-307] analyzing entity flt_exp_ccm
INFO: [VRFC 10-307] analyzing entity flt_exp_e2A
INFO: [VRFC 10-307] analyzing entity flt_exp_dp_poly
INFO: [VRFC 10-307] analyzing entity flt_exp_e2zmzm1
INFO: [VRFC 10-307] analyzing entity flt_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_specialcase
INFO: [VRFC 10-307] analyzing entity flt_fma_round_bit
INFO: [VRFC 10-307] analyzing entity flt_fma_renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_special_detect
INFO: [VRFC 10-307] analyzing entity flt_fma_add_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_alignment
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp1
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp2
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub
INFO: [VRFC 10-307] analyzing entity flt_fma_align_add
INFO: [VRFC 10-307] analyzing entity flt_fma_norm_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add
INFO: [VRFC 10-307] analyzing entity flt_fma_mul
INFO: [VRFC 10-307] analyzing entity flt_fma
INFO: [VRFC 10-307] analyzing entity flt_accum_flt_to_fix
INFO: [VRFC 10-307] analyzing entity flt_accum_bit_encode
INFO: [VRFC 10-307] analyzing entity flt_accum
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0_12_viv
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0_12
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd" into library xfft_v9_0_10
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-307] analyzing entity adder_bypass
INFO: [VRFC 10-307] analyzing entity logic_gate
INFO: [VRFC 10-307] analyzing entity equ_rtl
INFO: [VRFC 10-307] analyzing entity cnt_sat
INFO: [VRFC 10-307] analyzing entity cnt_tc_rtl
INFO: [VRFC 10-307] analyzing entity cnt_tc_rtl_a
INFO: [VRFC 10-307] analyzing entity shift_ram
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity mux_bus4
INFO: [VRFC 10-307] analyzing entity mux_bus8
INFO: [VRFC 10-307] analyzing entity mux_bus16
INFO: [VRFC 10-307] analyzing entity mux_bus32
INFO: [VRFC 10-307] analyzing entity dist_mem
INFO: [VRFC 10-307] analyzing entity dpm
INFO: [VRFC 10-307] analyzing entity dpm_hybrid
INFO: [VRFC 10-307] analyzing entity reg_rs_rtl
INFO: [VRFC 10-307] analyzing entity sub_byp
INFO: [VRFC 10-307] analyzing entity sub_byp_j
INFO: [VRFC 10-307] analyzing entity subtracter
INFO: [VRFC 10-307] analyzing entity xor_bit_gate
INFO: [VRFC 10-307] analyzing entity arith_shift1
INFO: [VRFC 10-307] analyzing entity arith_shift3
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E
INFO: [VRFC 10-307] analyzing entity butterfly_dsp48e_hybrid
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_bypass
INFO: [VRFC 10-307] analyzing entity butterfly_dsp48e_bypass_hybrid
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_mul_j_bypass
INFO: [VRFC 10-307] analyzing entity butterfly_dsp48e_mul_j_bypass_hybrid
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_SIMD
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_SIMD_bypass
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_SIMD_mul_j_bypass
INFO: [VRFC 10-307] analyzing entity bf_dsp
INFO: [VRFC 10-307] analyzing entity bf_dsp_bypass
INFO: [VRFC 10-307] analyzing entity bf_dsp_mul_j_bypass
INFO: [VRFC 10-307] analyzing entity bfly_byp
INFO: [VRFC 10-307] analyzing entity bfly_byp_j
INFO: [VRFC 10-307] analyzing entity butterfly
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity cmpy
INFO: [VRFC 10-307] analyzing entity dfly_byp
INFO: [VRFC 10-307] analyzing entity dragonfly_DSP48_bypass
INFO: [VRFC 10-307] analyzing entity so_xk_counter
INFO: [VRFC 10-307] analyzing entity flow_control_b
INFO: [VRFC 10-307] analyzing entity flow_control_c
INFO: [VRFC 10-307] analyzing entity max2_2
INFO: [VRFC 10-307] analyzing entity in_ranger
INFO: [VRFC 10-307] analyzing entity in_switch4
INFO: [VRFC 10-307] analyzing entity out_addr_gen_b
INFO: [VRFC 10-307] analyzing entity out_switch4
INFO: [VRFC 10-307] analyzing entity overflow_gen
INFO: [VRFC 10-307] analyzing entity unbiased_round
INFO: [VRFC 10-307] analyzing entity pe4
INFO: [VRFC 10-307] analyzing entity r2_in_addr
INFO: [VRFC 10-307] analyzing entity r2_ovflo_gen
INFO: [VRFC 10-307] analyzing entity r2_pe
INFO: [VRFC 10-307] analyzing entity range_r2
INFO: [VRFC 10-307] analyzing entity r2_ranger
INFO: [VRFC 10-307] analyzing entity r2_rw_addr
INFO: [VRFC 10-307] analyzing entity r2_tw_addr
INFO: [VRFC 10-307] analyzing entity twgen_distmem
INFO: [VRFC 10-307] analyzing entity twgen_distmem_so
INFO: [VRFC 10-307] analyzing entity twgen_half_sincos
INFO: [VRFC 10-307] analyzing entity twgen_quarter_sin
INFO: [VRFC 10-307] analyzing entity twiddle_gen
INFO: [VRFC 10-307] analyzing entity r2_control
INFO: [VRFC 10-307] analyzing entity scale_logic
INFO: [VRFC 10-307] analyzing entity r2_datapath
INFO: [VRFC 10-307] analyzing entity rw_addr_gen_b
INFO: [VRFC 10-307] analyzing entity tw_gen_p2
INFO: [VRFC 10-307] analyzing entity tw_gen_p4
INFO: [VRFC 10-307] analyzing entity tw_addr_gen
INFO: [VRFC 10-307] analyzing entity r4_control
INFO: [VRFC 10-307] analyzing entity range_r4
INFO: [VRFC 10-307] analyzing entity r4_ranger
INFO: [VRFC 10-307] analyzing entity r4_datapath
INFO: [VRFC 10-307] analyzing entity r22_twos_comp_mux
INFO: [VRFC 10-307] analyzing entity r22_delay_mux
INFO: [VRFC 10-307] analyzing entity r22_srl_memory
INFO: [VRFC 10-307] analyzing entity r22_memory
INFO: [VRFC 10-307] analyzing entity r22_bfly_byp
INFO: [VRFC 10-307] analyzing entity r22_bf
INFO: [VRFC 10-307] analyzing entity r22_bf_sp
INFO: [VRFC 10-307] analyzing entity r22_cnt_ctrl
INFO: [VRFC 10-307] analyzing entity r22_flow_ctrl
INFO: [VRFC 10-307] analyzing entity r22_ovflo
INFO: [VRFC 10-307] analyzing entity r22_busy
INFO: [VRFC 10-307] analyzing entity r22_tw_gen
INFO: [VRFC 10-307] analyzing entity r22_pe
INFO: [VRFC 10-307] analyzing entity r22_right_shift
INFO: [VRFC 10-307] analyzing entity so_n_counter
INFO: [VRFC 10-307] analyzing entity so_io_addr_gen
INFO: [VRFC 10-307] analyzing entity so_run_addr_gen_rotator
INFO: [VRFC 10-307] analyzing entity so_run_addr_gen_left_shift
INFO: [VRFC 10-307] analyzing entity so_run_addr_gen
INFO: [VRFC 10-307] analyzing entity so_addr_gen
INFO: [VRFC 10-307] analyzing entity so_control_fsm
INFO: [VRFC 10-307] analyzing entity so_control
INFO: [VRFC 10-307] analyzing entity so_memory
INFO: [VRFC 10-307] analyzing entity so_ranger
INFO: [VRFC 10-307] analyzing entity so_datapath
INFO: [VRFC 10-307] analyzing entity pipe_blank
INFO: [VRFC 10-307] analyzing entity fp_get_block_max_exp
INFO: [VRFC 10-307] analyzing entity fp_convert_to_block_fp
INFO: [VRFC 10-307] analyzing entity fp_convert_to_fp
INFO: [VRFC 10-307] analyzing entity fp_shift_ram_clr_op
INFO: [VRFC 10-307] analyzing entity axi_wrapper_input_fifo
INFO: [VRFC 10-307] analyzing entity axi_wrapper_output_fifo
INFO: [VRFC 10-307] analyzing entity axi_wrapper
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_10_b
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_10_c
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_10_d
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_10_e
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_10_fp
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_10_core
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/xfft_v9_0/hdl/xfft_v9_0.vhd" into library xfft_v9_0_10
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xfft_0_0/sim/TxRx_Design_xfft_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TxRx_Design_xfft_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_xfft_0_1/sim/TxRx_Design_xfft_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TxRx_Design_xfft_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_c_counter_binary_0_0/sim/TxRx_Design_c_counter_binary_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TxRx_Design_c_counter_binary_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/viterbi_v9_1/hdl/viterbi_v9_1_vh_rfs.vhd" into library viterbi_v9_1_6
INFO: [VRFC 10-307] analyzing entity glb_preg_slv
INFO: [VRFC 10-307] analyzing entity vit_gate_basic
INFO: [VRFC 10-307] analyzing entity vit_gate_bit
INFO: [VRFC 10-307] analyzing entity vit_shift_ram_delay
INFO: [VRFC 10-307] analyzing entity vit_mux
INFO: [VRFC 10-307] analyzing entity vit_mux_bit
INFO: [VRFC 10-307] analyzing entity vit_compare
INFO: [VRFC 10-307] analyzing entity vit_counter_binary
INFO: [VRFC 10-307] analyzing entity vit_counter
INFO: [VRFC 10-307] analyzing entity vit_addsub
INFO: [VRFC 10-307] analyzing entity vit_block_mem
INFO: [VRFC 10-307] analyzing entity vit_distributed_mem
INFO: [VRFC 10-307] analyzing entity vit_fifo
INFO: [VRFC 10-307] analyzing entity gen_ce
INFO: [VRFC 10-307] analyzing entity vit_par_np
INFO: [VRFC 10-307] analyzing entity vit_ser_np
INFO: [VRFC 10-307] analyzing entity serial_adder
INFO: [VRFC 10-307] analyzing entity serial_sub
INFO: [VRFC 10-307] analyzing entity countbits
INFO: [VRFC 10-307] analyzing entity comp_mux2
INFO: [VRFC 10-307] analyzing entity psc
INFO: [VRFC 10-307] analyzing entity viterbi_encoder_mc
INFO: [VRFC 10-307] analyzing entity best_state
INFO: [VRFC 10-307] analyzing entity cmp_serial
INFO: [VRFC 10-307] analyzing entity best_state_ser
INFO: [VRFC 10-307] analyzing entity norm_mod
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-307] analyzing entity data_format
INFO: [VRFC 10-307] analyzing entity bmu
INFO: [VRFC 10-307] analyzing entity bmu_ser
INFO: [VRFC 10-307] analyzing entity ber
INFO: [VRFC 10-307] analyzing entity ber_dual
INFO: [VRFC 10-307] analyzing entity acs_mc
INFO: [VRFC 10-307] analyzing entity acs_dual
INFO: [VRFC 10-307] analyzing entity acs_serial
INFO: [VRFC 10-307] analyzing entity acs_dual_serial
INFO: [VRFC 10-307] analyzing entity tb_direct
INFO: [VRFC 10-307] analyzing entity tb2p_mc
INFO: [VRFC 10-307] analyzing entity tb_decode_mc
INFO: [VRFC 10-307] analyzing entity tb2p_rom
INFO: [VRFC 10-307] analyzing entity viterbi_sync_ber
INFO: [VRFC 10-307] analyzing entity viterbi_sync_ber_dual
INFO: [VRFC 10-307] analyzing entity viterbi_sync
INFO: [VRFC 10-307] analyzing entity viterbi_dec_ser_r2
INFO: [VRFC 10-307] analyzing entity viterbi_dec_par
INFO: [VRFC 10-307] analyzing entity viterbi_dec_tm
INFO: [VRFC 10-307] analyzing entity viterbi_decoder
INFO: [VRFC 10-307] analyzing entity viterbi_decoder_tm
INFO: [VRFC 10-307] analyzing entity viterbi_v9_1_6_main
INFO: [VRFC 10-307] analyzing entity viterbi_axi_wrapper
INFO: [VRFC 10-307] analyzing entity viterbi_v9_1_6_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/viterbi_v9_1/hdl/viterbi_v9_1.vhd" into library viterbi_v9_1_6
INFO: [VRFC 10-307] analyzing entity viterbi_v9_1_6
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_viterbi_0_2/sim/TxRx_Design_viterbi_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TxRx_Design_viterbi_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/rs_toolbox_v9_0/hdl/rs_toolbox_v9_0_vh_rfs.vhd" into library rs_toolbox_v9_0_2
INFO: [VRFC 10-307] analyzing entity gate_xor
INFO: [VRFC 10-307] analyzing entity rs_reg
INFO: [VRFC 10-307] analyzing entity rs_reg_ainit
INFO: [VRFC 10-307] analyzing entity rs_reg_bit
INFO: [VRFC 10-307] analyzing entity rs_reg_bit_ainit
INFO: [VRFC 10-307] analyzing entity gate_and
INFO: [VRFC 10-307] analyzing entity rs_counter
INFO: [VRFC 10-307] analyzing entity rs_compare
INFO: [VRFC 10-307] analyzing entity rs_compare_ge_var
INFO: [VRFC 10-307] analyzing entity rs_compare_eq_var
INFO: [VRFC 10-307] analyzing entity rs_compare_gt_var
INFO: [VRFC 10-307] analyzing entity rs_compare_lt
INFO: [VRFC 10-307] analyzing entity rs_block_mem
INFO: [VRFC 10-307] analyzing entity rs_distributed_mem
INFO: [VRFC 10-307] analyzing entity rs_adder2
INFO: [VRFC 10-307] analyzing entity rs_addsub
INFO: [VRFC 10-307] analyzing entity add_a
INFO: [VRFC 10-307] analyzing entity add_b
INFO: [VRFC 10-307] analyzing entity cntre_a
INFO: [VRFC 10-307] analyzing entity cntre_b
INFO: [VRFC 10-307] analyzing entity ud_cntre
INFO: [VRFC 10-307] analyzing entity cntre_d
INFO: [VRFC 10-307] analyzing entity comp_eq
INFO: [VRFC 10-307] analyzing entity comp_neq
INFO: [VRFC 10-307] analyzing entity comp_lt
INFO: [VRFC 10-307] analyzing entity comp_lt_var
INFO: [VRFC 10-307] analyzing entity comp_neq_var
INFO: [VRFC 10-307] analyzing entity comp_eq_var
INFO: [VRFC 10-307] analyzing entity rs_ifx_slave
INFO: [VRFC 10-307] analyzing entity syncmem
INFO: [VRFC 10-307] analyzing entity dp_syncmem
INFO: [VRFC 10-307] analyzing entity rs_mem
INFO: [VRFC 10-307] analyzing entity shift_ram_delay
INFO: [VRFC 10-307] analyzing entity rs_sync_fifo
INFO: [VRFC 10-307] analyzing entity lut_delay
INFO: [VRFC 10-307] analyzing entity bram_delay
INFO: [VRFC 10-307] analyzing entity big_delay
INFO: [VRFC 10-307] analyzing entity xsop4_stage
INFO: [VRFC 10-307] analyzing entity gate_xsop
INFO: [VRFC 10-307] analyzing entity gfcmul
INFO: [VRFC 10-307] analyzing entity gfmul
INFO: [VRFC 10-307] analyzing entity gfmac_mul
INFO: [VRFC 10-307] analyzing entity gfmac
INFO: [VRFC 10-307] analyzing entity gfmul40
INFO: [VRFC 10-307] analyzing entity gfinvrom
INFO: [VRFC 10-307] analyzing entity cfinv8
INFO: [VRFC 10-307] analyzing entity gfinv
INFO: [VRFC 10-307] analyzing entity gf_dual_basis_rom
INFO: [VRFC 10-307] analyzing entity gf_erase_const_rom
INFO: [VRFC 10-307] analyzing entity gf_var_mult_const_rom
INFO: [VRFC 10-307] analyzing entity gf_chien_const_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/sid_v8_0/hdl/sid_v8_0_vh_rfs.vhd" into library sid_v8_0_9
INFO: [VRFC 10-307] analyzing entity sid_reg_fd
INFO: [VRFC 10-307] analyzing entity sid_limit_reg
INFO: [VRFC 10-307] analyzing entity sid_addsub
INFO: [VRFC 10-307] analyzing entity sid_shift_ram
INFO: [VRFC 10-307] analyzing entity sid_limit_shift_ram
INFO: [VRFC 10-307] analyzing entity sid_compare
INFO: [VRFC 10-307] analyzing entity sid_counter_binary
INFO: [VRFC 10-307] analyzing entity sid_mem_new
INFO: [VRFC 10-307] analyzing entity sid_mem
INFO: [VRFC 10-307] analyzing entity sid_mult
INFO: [VRFC 10-307] analyzing entity sid_reg_fd1
INFO: [VRFC 10-307] analyzing entity sid_compare_eq
INFO: [VRFC 10-307] analyzing entity sid_compare_eq_var
INFO: [VRFC 10-307] analyzing entity sid_compare_qeq
INFO: [VRFC 10-307] analyzing entity sid_compare_qeq_var
INFO: [VRFC 10-307] analyzing entity sid_compare_qge
INFO: [VRFC 10-307] analyzing entity sid_compare_qge_var
INFO: [VRFC 10-307] analyzing entity sid_compare_qgt
INFO: [VRFC 10-307] analyzing entity sid_compare_qle
INFO: [VRFC 10-307] analyzing entity sid_compare_qlt
INFO: [VRFC 10-307] analyzing entity sid_compare_qlt_var
INFO: [VRFC 10-307] analyzing entity sid_compare_ne_var
INFO: [VRFC 10-307] analyzing entity sid_delay_line
INFO: [VRFC 10-307] analyzing entity sid_inc_mux
INFO: [VRFC 10-307] analyzing entity sid_terminal_count
INFO: [VRFC 10-307] analyzing entity sid_counter
INFO: [VRFC 10-307] analyzing entity sid_rfd_gen
INFO: [VRFC 10-307] analyzing entity sid_pruning
INFO: [VRFC 10-307] analyzing entity sid_block_size_valid_gen
INFO: [VRFC 10-307] analyzing entity sid_rect_blk_addr_gen
INFO: [VRFC 10-307] analyzing entity sid_rectangular_block
INFO: [VRFC 10-307] analyzing entity sid_forney_sequencer
INFO: [VRFC 10-307] analyzing entity sid_forney_convolutional
INFO: [VRFC 10-307] analyzing entity sid_v8_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/ipstatic/sid_v8_0/hdl/sid_v8_0.vhd" into library sid_v8_0_9
INFO: [VRFC 10-307] analyzing entity sid_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_sid_0_1/sim/TxRx_Design_sid_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TxRx_Design_sid_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Files/SoCProject/DCOOFDMVLCAccDraft/DCOOFDMVLCAccDraft.ip_user_files/bd/TxRx_Design/ip/TxRx_Design_sid_1_0/sim/TxRx_Design_sid_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TxRx_Design_sid_1_0
