--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Spartan3E_PicoBlaze_Led.twx Spartan3E_PicoBlaze_Led.ncd -o
Spartan3E_PicoBlaze_Led.twr Spartan3E_PicoBlaze_Led.pcf -ucf sharkboard.ucf

Design file:              Spartan3E_PicoBlaze_Led.ncd
Physical constraint file: Spartan3E_PicoBlaze_Led.pcf
Device,package,speed:     xc3s100e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 264302 paths analyzed, 1171 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.331ns.
--------------------------------------------------------------------------------

Paths for end point nivel1/w_rgb_1 (SLICE_X18Y14.G3), 16077 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control2/rState_3_1 (FF)
  Destination:          nivel1/w_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.331ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control2/rState_3_1 to nivel1/w_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y22.YQ      Tcko                  0.587   control2/rState_3_1
                                                       control2/rState_3_1
    SLICE_X28Y21.G1      net (fanout=5)        0.515   control2/rState_3_1
    SLICE_X28Y21.Y       Tilo                  0.759   mover2/next_posx_mux0000
                                                       mover2/next_posx_mux00002
    SLICE_X29Y16.BX      net (fanout=1)        0.367   mover2/next_posx_mux0000
    SLICE_X29Y16.Y       Tbxy                  1.592   mover2/next_posx_addsub0000<0>
                                                       mover2/Maddsub_next_posx_addsub0000_cy<0>
                                                       mover2/Maddsub_next_posx_addsub0000_xor<1>
    SLICE_X23Y11.G4      net (fanout=6)        1.285   mover2/next_posx_addsub0000<1>
    SLICE_X23Y11.COUT    Topcyg                1.001   nivel1/lectura_sub0001<0>
                                                       nivel1/Msub_lectura_sub0001_lut<1>
                                                       nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.X       Tcinx                 0.462   nivel1/lectura_sub0001<2>
                                                       nivel1/Msub_lectura_sub0001_xor<2>
    SLICE_X2Y0.G3        net (fanout=175)      3.506   nivel1/lectura_sub0001<2>
    SLICE_X2Y0.Y         Tilo                  0.759   nivel1/lectura<7>161
                                                       nivel1/Mrom_w_rgb_varindex000014011
    SLICE_X28Y7.F2       net (fanout=3)        1.547   nivel1/N7
    SLICE_X28Y7.F5       Tif5                  1.033   nivel1/Mrom_w_rgb_varindex00001071_16_f7
                                                       nivel1/Mrom_w_rgb_varindex00001071_201
                                                       nivel1/Mrom_w_rgb_varindex00001071_19_f5
    SLICE_X28Y6.FXINB    net (fanout=1)        0.000   nivel1/Mrom_w_rgb_varindex00001071_19_f5
    SLICE_X28Y6.FX       Tinbfx                0.364   nivel1/Mrom_w_rgb_varindex00001071_18_f5
                                                       nivel1/Mrom_w_rgb_varindex00001071_17_f6
    SLICE_X28Y7.FXINA    net (fanout=1)        0.000   nivel1/Mrom_w_rgb_varindex00001071_17_f6
    SLICE_X28Y7.Y        Tif6y                 0.409   nivel1/Mrom_w_rgb_varindex00001071_16_f7
                                                       nivel1/Mrom_w_rgb_varindex00001071_16_f7
    SLICE_X19Y10.G3      net (fanout=1)        1.157   nivel1/Mrom_w_rgb_varindex00001071_16_f7
    SLICE_X19Y10.Y       Tilo                  0.704   nivel1/lectura<9>21
                                                       nivel1/lectura<9>11_SW0
    SLICE_X19Y10.F3      net (fanout=1)        0.023   nivel1/lectura<9>11_SW0/O
    SLICE_X19Y10.X       Tilo                  0.704   nivel1/lectura<9>21
                                                       nivel1/lectura<9>11
    SLICE_X18Y14.G3      net (fanout=1)        0.272   nivel1/lectura<9>21
    SLICE_X18Y14.CLK     Tgck                  1.285   nivel1/w_rgb<1>
                                                       nivel1/Mrom_w_rgb_varindex00001071_4
                                                       nivel1/Mrom_w_rgb_varindex00001071_2_f5
                                                       nivel1/w_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     18.331ns (9.659ns logic, 8.672ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control2/rState_4_1 (FF)
  Destination:          nivel1/w_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.253ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control2/rState_4_1 to nivel1/w_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.XQ      Tcko                  0.592   control2/rState_4_1
                                                       control2/rState_4_1
    SLICE_X28Y21.G4      net (fanout=5)        0.432   control2/rState_4_1
    SLICE_X28Y21.Y       Tilo                  0.759   mover2/next_posx_mux0000
                                                       mover2/next_posx_mux00002
    SLICE_X29Y16.BX      net (fanout=1)        0.367   mover2/next_posx_mux0000
    SLICE_X29Y16.Y       Tbxy                  1.592   mover2/next_posx_addsub0000<0>
                                                       mover2/Maddsub_next_posx_addsub0000_cy<0>
                                                       mover2/Maddsub_next_posx_addsub0000_xor<1>
    SLICE_X23Y11.G4      net (fanout=6)        1.285   mover2/next_posx_addsub0000<1>
    SLICE_X23Y11.COUT    Topcyg                1.001   nivel1/lectura_sub0001<0>
                                                       nivel1/Msub_lectura_sub0001_lut<1>
                                                       nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.X       Tcinx                 0.462   nivel1/lectura_sub0001<2>
                                                       nivel1/Msub_lectura_sub0001_xor<2>
    SLICE_X2Y0.G3        net (fanout=175)      3.506   nivel1/lectura_sub0001<2>
    SLICE_X2Y0.Y         Tilo                  0.759   nivel1/lectura<7>161
                                                       nivel1/Mrom_w_rgb_varindex000014011
    SLICE_X28Y7.F2       net (fanout=3)        1.547   nivel1/N7
    SLICE_X28Y7.F5       Tif5                  1.033   nivel1/Mrom_w_rgb_varindex00001071_16_f7
                                                       nivel1/Mrom_w_rgb_varindex00001071_201
                                                       nivel1/Mrom_w_rgb_varindex00001071_19_f5
    SLICE_X28Y6.FXINB    net (fanout=1)        0.000   nivel1/Mrom_w_rgb_varindex00001071_19_f5
    SLICE_X28Y6.FX       Tinbfx                0.364   nivel1/Mrom_w_rgb_varindex00001071_18_f5
                                                       nivel1/Mrom_w_rgb_varindex00001071_17_f6
    SLICE_X28Y7.FXINA    net (fanout=1)        0.000   nivel1/Mrom_w_rgb_varindex00001071_17_f6
    SLICE_X28Y7.Y        Tif6y                 0.409   nivel1/Mrom_w_rgb_varindex00001071_16_f7
                                                       nivel1/Mrom_w_rgb_varindex00001071_16_f7
    SLICE_X19Y10.G3      net (fanout=1)        1.157   nivel1/Mrom_w_rgb_varindex00001071_16_f7
    SLICE_X19Y10.Y       Tilo                  0.704   nivel1/lectura<9>21
                                                       nivel1/lectura<9>11_SW0
    SLICE_X19Y10.F3      net (fanout=1)        0.023   nivel1/lectura<9>11_SW0/O
    SLICE_X19Y10.X       Tilo                  0.704   nivel1/lectura<9>21
                                                       nivel1/lectura<9>11
    SLICE_X18Y14.G3      net (fanout=1)        0.272   nivel1/lectura<9>21
    SLICE_X18Y14.CLK     Tgck                  1.285   nivel1/w_rgb<1>
                                                       nivel1/Mrom_w_rgb_varindex00001071_4
                                                       nivel1/Mrom_w_rgb_varindex00001071_2_f5
                                                       nivel1/w_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     18.253ns (9.664ns logic, 8.589ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control2/rState_3_1 (FF)
  Destination:          nivel1/w_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.022ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control2/rState_3_1 to nivel1/w_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y22.YQ      Tcko                  0.587   control2/rState_3_1
                                                       control2/rState_3_1
    SLICE_X28Y21.G1      net (fanout=5)        0.515   control2/rState_3_1
    SLICE_X28Y21.Y       Tilo                  0.759   mover2/next_posx_mux0000
                                                       mover2/next_posx_mux00002
    SLICE_X29Y16.BX      net (fanout=1)        0.367   mover2/next_posx_mux0000
    SLICE_X29Y16.X       Tbxx                  1.185   mover2/next_posx_addsub0000<0>
                                                       mover2/Maddsub_next_posx_addsub0000_xor<0>
    SLICE_X23Y11.F4      net (fanout=5)        1.222   mover2/next_posx_addsub0000<0>
    SLICE_X23Y11.COUT    Topcyf                1.162   nivel1/lectura_sub0001<0>
                                                       nivel1/Msub_lectura_sub0001_lut<0>
                                                       nivel1/Msub_lectura_sub0001_cy<0>
                                                       nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.X       Tcinx                 0.462   nivel1/lectura_sub0001<2>
                                                       nivel1/Msub_lectura_sub0001_xor<2>
    SLICE_X2Y0.G3        net (fanout=175)      3.506   nivel1/lectura_sub0001<2>
    SLICE_X2Y0.Y         Tilo                  0.759   nivel1/lectura<7>161
                                                       nivel1/Mrom_w_rgb_varindex000014011
    SLICE_X28Y7.F2       net (fanout=3)        1.547   nivel1/N7
    SLICE_X28Y7.F5       Tif5                  1.033   nivel1/Mrom_w_rgb_varindex00001071_16_f7
                                                       nivel1/Mrom_w_rgb_varindex00001071_201
                                                       nivel1/Mrom_w_rgb_varindex00001071_19_f5
    SLICE_X28Y6.FXINB    net (fanout=1)        0.000   nivel1/Mrom_w_rgb_varindex00001071_19_f5
    SLICE_X28Y6.FX       Tinbfx                0.364   nivel1/Mrom_w_rgb_varindex00001071_18_f5
                                                       nivel1/Mrom_w_rgb_varindex00001071_17_f6
    SLICE_X28Y7.FXINA    net (fanout=1)        0.000   nivel1/Mrom_w_rgb_varindex00001071_17_f6
    SLICE_X28Y7.Y        Tif6y                 0.409   nivel1/Mrom_w_rgb_varindex00001071_16_f7
                                                       nivel1/Mrom_w_rgb_varindex00001071_16_f7
    SLICE_X19Y10.G3      net (fanout=1)        1.157   nivel1/Mrom_w_rgb_varindex00001071_16_f7
    SLICE_X19Y10.Y       Tilo                  0.704   nivel1/lectura<9>21
                                                       nivel1/lectura<9>11_SW0
    SLICE_X19Y10.F3      net (fanout=1)        0.023   nivel1/lectura<9>11_SW0/O
    SLICE_X19Y10.X       Tilo                  0.704   nivel1/lectura<9>21
                                                       nivel1/lectura<9>11
    SLICE_X18Y14.G3      net (fanout=1)        0.272   nivel1/lectura<9>21
    SLICE_X18Y14.CLK     Tgck                  1.285   nivel1/w_rgb<1>
                                                       nivel1/Mrom_w_rgb_varindex00001071_4
                                                       nivel1/Mrom_w_rgb_varindex00001071_2_f5
                                                       nivel1/w_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                     18.022ns (9.413ns logic, 8.609ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point nivel1/w_rgb_2 (SLICE_X14Y9.F2), 14273 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control2/rState_3_1 (FF)
  Destination:          nivel1/w_rgb_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.076ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control2/rState_3_1 to nivel1/w_rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y22.YQ      Tcko                  0.587   control2/rState_3_1
                                                       control2/rState_3_1
    SLICE_X28Y21.G1      net (fanout=5)        0.515   control2/rState_3_1
    SLICE_X28Y21.Y       Tilo                  0.759   mover2/next_posx_mux0000
                                                       mover2/next_posx_mux00002
    SLICE_X29Y16.BX      net (fanout=1)        0.367   mover2/next_posx_mux0000
    SLICE_X29Y16.Y       Tbxy                  1.592   mover2/next_posx_addsub0000<0>
                                                       mover2/Maddsub_next_posx_addsub0000_cy<0>
                                                       mover2/Maddsub_next_posx_addsub0000_xor<1>
    SLICE_X23Y11.G4      net (fanout=6)        1.285   mover2/next_posx_addsub0000<1>
    SLICE_X23Y11.COUT    Topcyg                1.001   nivel1/lectura_sub0001<0>
                                                       nivel1/Msub_lectura_sub0001_lut<1>
                                                       nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.COUT    Tbyp                  0.118   nivel1/lectura_sub0001<2>
                                                       nivel1/Msub_lectura_sub0001_cy<2>
                                                       nivel1/Msub_lectura_sub0001_cy<3>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   nivel1/Msub_lectura_sub0001_cy<3>
    SLICE_X23Y13.X       Tcinx                 0.462   nivel1/lectura_sub0001<4>
                                                       nivel1/Msub_lectura_sub0001_xor<4>
    SLICE_X13Y2.G2       net (fanout=226)      3.399   nivel1/lectura_sub0001<4>
    SLICE_X13Y2.Y        Tilo                  0.704   nivel1/lectura_sub0001<5>1
                                                       nivel1/lectura_sub0001<4>841
    SLICE_X29Y2.G2       net (fanout=5)        0.998   nivel1/lectura_sub0001<4>_mmx_out2
    SLICE_X29Y2.X        Tif5x                 1.025   nivel1/Mrom_w_rgb_varindex00001991_15_f52
                                                       nivel1/Mrom_w_rgb_varindex00001991_15_f5_1_F
                                                       nivel1/Mrom_w_rgb_varindex00001991_15_f5_1
    SLICE_X29Y4.G4       net (fanout=1)        0.313   nivel1/Mrom_w_rgb_varindex00001991_15_f52
    SLICE_X29Y4.X        Tif5x                 1.025   nivel1/Mrom_w_rgb_varindex00001991_10_f5
                                                       nivel1/Mrom_w_rgb_varindex00001991_10_f5_F
                                                       nivel1/Mrom_w_rgb_varindex00001991_10_f5
    SLICE_X12Y6.F3       net (fanout=1)        0.988   nivel1/Mrom_w_rgb_varindex00001991_10_f5
    SLICE_X12Y6.X        Tilo                  0.759   nivel1/lectura<9>1
                                                       nivel1/lectura<9>
    SLICE_X14Y9.F2       net (fanout=1)        0.894   nivel1/lectura<9>1
    SLICE_X14Y9.CLK      Tfck                  1.285   nivel1/w_rgb<2>
                                                       nivel1/Mrom_w_rgb_varindex00001991_3
                                                       nivel1/Mrom_w_rgb_varindex00001991_2_f5
                                                       nivel1/w_rgb_2
    -------------------------------------------------  ---------------------------
    Total                                     18.076ns (9.317ns logic, 8.759ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control2/rState_3_1 (FF)
  Destination:          nivel1/w_rgb_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.006ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control2/rState_3_1 to nivel1/w_rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y22.YQ      Tcko                  0.587   control2/rState_3_1
                                                       control2/rState_3_1
    SLICE_X28Y21.G1      net (fanout=5)        0.515   control2/rState_3_1
    SLICE_X28Y21.Y       Tilo                  0.759   mover2/next_posx_mux0000
                                                       mover2/next_posx_mux00002
    SLICE_X29Y16.BX      net (fanout=1)        0.367   mover2/next_posx_mux0000
    SLICE_X29Y16.COUT    Tbxcy                 0.769   mover2/next_posx_addsub0000<0>
                                                       mover2/Maddsub_next_posx_addsub0000_cy<0>
                                                       mover2/Maddsub_next_posx_addsub0000_cy<1>
    SLICE_X29Y17.CIN     net (fanout=1)        0.000   mover2/Maddsub_next_posx_addsub0000_cy<1>
    SLICE_X29Y17.Y       Tciny                 0.869   mover2/next_posx_addsub0000<2>
                                                       mover2/Maddsub_next_posx_addsub0000_cy<2>
                                                       mover2/Maddsub_next_posx_addsub0000_xor<3>
    SLICE_X23Y12.G3      net (fanout=6)        1.287   mover2/next_posx_addsub0000<3>
    SLICE_X23Y12.COUT    Topcyg                1.001   nivel1/lectura_sub0001<2>
                                                       nivel1/Msub_lectura_sub0001_lut<3>
                                                       nivel1/Msub_lectura_sub0001_cy<3>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   nivel1/Msub_lectura_sub0001_cy<3>
    SLICE_X23Y13.X       Tcinx                 0.462   nivel1/lectura_sub0001<4>
                                                       nivel1/Msub_lectura_sub0001_xor<4>
    SLICE_X13Y2.G2       net (fanout=226)      3.399   nivel1/lectura_sub0001<4>
    SLICE_X13Y2.Y        Tilo                  0.704   nivel1/lectura_sub0001<5>1
                                                       nivel1/lectura_sub0001<4>841
    SLICE_X29Y2.G2       net (fanout=5)        0.998   nivel1/lectura_sub0001<4>_mmx_out2
    SLICE_X29Y2.X        Tif5x                 1.025   nivel1/Mrom_w_rgb_varindex00001991_15_f52
                                                       nivel1/Mrom_w_rgb_varindex00001991_15_f5_1_F
                                                       nivel1/Mrom_w_rgb_varindex00001991_15_f5_1
    SLICE_X29Y4.G4       net (fanout=1)        0.313   nivel1/Mrom_w_rgb_varindex00001991_15_f52
    SLICE_X29Y4.X        Tif5x                 1.025   nivel1/Mrom_w_rgb_varindex00001991_10_f5
                                                       nivel1/Mrom_w_rgb_varindex00001991_10_f5_F
                                                       nivel1/Mrom_w_rgb_varindex00001991_10_f5
    SLICE_X12Y6.F3       net (fanout=1)        0.988   nivel1/Mrom_w_rgb_varindex00001991_10_f5
    SLICE_X12Y6.X        Tilo                  0.759   nivel1/lectura<9>1
                                                       nivel1/lectura<9>
    SLICE_X14Y9.F2       net (fanout=1)        0.894   nivel1/lectura<9>1
    SLICE_X14Y9.CLK      Tfck                  1.285   nivel1/w_rgb<2>
                                                       nivel1/Mrom_w_rgb_varindex00001991_3
                                                       nivel1/Mrom_w_rgb_varindex00001991_2_f5
                                                       nivel1/w_rgb_2
    -------------------------------------------------  ---------------------------
    Total                                     18.006ns (9.245ns logic, 8.761ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control2/rState_4_1 (FF)
  Destination:          nivel1/w_rgb_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.998ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control2/rState_4_1 to nivel1/w_rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.XQ      Tcko                  0.592   control2/rState_4_1
                                                       control2/rState_4_1
    SLICE_X28Y21.G4      net (fanout=5)        0.432   control2/rState_4_1
    SLICE_X28Y21.Y       Tilo                  0.759   mover2/next_posx_mux0000
                                                       mover2/next_posx_mux00002
    SLICE_X29Y16.BX      net (fanout=1)        0.367   mover2/next_posx_mux0000
    SLICE_X29Y16.Y       Tbxy                  1.592   mover2/next_posx_addsub0000<0>
                                                       mover2/Maddsub_next_posx_addsub0000_cy<0>
                                                       mover2/Maddsub_next_posx_addsub0000_xor<1>
    SLICE_X23Y11.G4      net (fanout=6)        1.285   mover2/next_posx_addsub0000<1>
    SLICE_X23Y11.COUT    Topcyg                1.001   nivel1/lectura_sub0001<0>
                                                       nivel1/Msub_lectura_sub0001_lut<1>
                                                       nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.COUT    Tbyp                  0.118   nivel1/lectura_sub0001<2>
                                                       nivel1/Msub_lectura_sub0001_cy<2>
                                                       nivel1/Msub_lectura_sub0001_cy<3>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   nivel1/Msub_lectura_sub0001_cy<3>
    SLICE_X23Y13.X       Tcinx                 0.462   nivel1/lectura_sub0001<4>
                                                       nivel1/Msub_lectura_sub0001_xor<4>
    SLICE_X13Y2.G2       net (fanout=226)      3.399   nivel1/lectura_sub0001<4>
    SLICE_X13Y2.Y        Tilo                  0.704   nivel1/lectura_sub0001<5>1
                                                       nivel1/lectura_sub0001<4>841
    SLICE_X29Y2.G2       net (fanout=5)        0.998   nivel1/lectura_sub0001<4>_mmx_out2
    SLICE_X29Y2.X        Tif5x                 1.025   nivel1/Mrom_w_rgb_varindex00001991_15_f52
                                                       nivel1/Mrom_w_rgb_varindex00001991_15_f5_1_F
                                                       nivel1/Mrom_w_rgb_varindex00001991_15_f5_1
    SLICE_X29Y4.G4       net (fanout=1)        0.313   nivel1/Mrom_w_rgb_varindex00001991_15_f52
    SLICE_X29Y4.X        Tif5x                 1.025   nivel1/Mrom_w_rgb_varindex00001991_10_f5
                                                       nivel1/Mrom_w_rgb_varindex00001991_10_f5_F
                                                       nivel1/Mrom_w_rgb_varindex00001991_10_f5
    SLICE_X12Y6.F3       net (fanout=1)        0.988   nivel1/Mrom_w_rgb_varindex00001991_10_f5
    SLICE_X12Y6.X        Tilo                  0.759   nivel1/lectura<9>1
                                                       nivel1/lectura<9>
    SLICE_X14Y9.F2       net (fanout=1)        0.894   nivel1/lectura<9>1
    SLICE_X14Y9.CLK      Tfck                  1.285   nivel1/w_rgb<2>
                                                       nivel1/Mrom_w_rgb_varindex00001991_3
                                                       nivel1/Mrom_w_rgb_varindex00001991_2_f5
                                                       nivel1/w_rgb_2
    -------------------------------------------------  ---------------------------
    Total                                     17.998ns (9.322ns logic, 8.676ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point nivel1/w_rgb_2 (SLICE_X14Y9.F1), 15395 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control2/rState_3_1 (FF)
  Destination:          nivel1/w_rgb_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.741ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control2/rState_3_1 to nivel1/w_rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y22.YQ      Tcko                  0.587   control2/rState_3_1
                                                       control2/rState_3_1
    SLICE_X28Y21.G1      net (fanout=5)        0.515   control2/rState_3_1
    SLICE_X28Y21.Y       Tilo                  0.759   mover2/next_posx_mux0000
                                                       mover2/next_posx_mux00002
    SLICE_X29Y16.BX      net (fanout=1)        0.367   mover2/next_posx_mux0000
    SLICE_X29Y16.Y       Tbxy                  1.592   mover2/next_posx_addsub0000<0>
                                                       mover2/Maddsub_next_posx_addsub0000_cy<0>
                                                       mover2/Maddsub_next_posx_addsub0000_xor<1>
    SLICE_X23Y11.G4      net (fanout=6)        1.285   mover2/next_posx_addsub0000<1>
    SLICE_X23Y11.COUT    Topcyg                1.001   nivel1/lectura_sub0001<0>
                                                       nivel1/Msub_lectura_sub0001_lut<1>
                                                       nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.X       Tcinx                 0.462   nivel1/lectura_sub0001<2>
                                                       nivel1/Msub_lectura_sub0001_xor<2>
    SLICE_X6Y2.F1        net (fanout=175)      3.290   nivel1/lectura_sub0001<2>
    SLICE_X6Y2.X         Tif5x                 1.152   N201
                                                       nivel1/Mrom_w_rgb_varindex00001991_175_SW1_G
                                                       nivel1/Mrom_w_rgb_varindex00001991_175_SW1
    SLICE_X9Y2.F2        net (fanout=1)        0.427   N201
    SLICE_X9Y2.X         Tilo                  0.704   N450
                                                       nivel1/Mrom_w_rgb_varindex00001991_16_f5_0_G
    SLICE_X12Y5.F1       net (fanout=1)        0.943   N450
    SLICE_X12Y5.X        Tif5x                 1.152   nivel1/lectura<7>2
                                                       nivel1/lectura<7>1511_G
                                                       nivel1/lectura<7>1511
    SLICE_X12Y7.G4       net (fanout=1)        0.333   nivel1/lectura<7>2
    SLICE_X12Y7.X        Tif5x                 1.152   nivel1/Mrom_w_rgb_varindex00001991_7_f5
                                                       nivel1/Mrom_w_rgb_varindex00001991_9
                                                       nivel1/Mrom_w_rgb_varindex00001991_7_f5
    SLICE_X14Y9.F1       net (fanout=1)        0.735   nivel1/Mrom_w_rgb_varindex00001991_7_f5
    SLICE_X14Y9.CLK      Tfck                  1.285   nivel1/w_rgb<2>
                                                       nivel1/Mrom_w_rgb_varindex00001991_3
                                                       nivel1/Mrom_w_rgb_varindex00001991_2_f5
                                                       nivel1/w_rgb_2
    -------------------------------------------------  ---------------------------
    Total                                     17.741ns (9.846ns logic, 7.895ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control2/rState_4_1 (FF)
  Destination:          nivel1/w_rgb_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.663ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control2/rState_4_1 to nivel1/w_rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.XQ      Tcko                  0.592   control2/rState_4_1
                                                       control2/rState_4_1
    SLICE_X28Y21.G4      net (fanout=5)        0.432   control2/rState_4_1
    SLICE_X28Y21.Y       Tilo                  0.759   mover2/next_posx_mux0000
                                                       mover2/next_posx_mux00002
    SLICE_X29Y16.BX      net (fanout=1)        0.367   mover2/next_posx_mux0000
    SLICE_X29Y16.Y       Tbxy                  1.592   mover2/next_posx_addsub0000<0>
                                                       mover2/Maddsub_next_posx_addsub0000_cy<0>
                                                       mover2/Maddsub_next_posx_addsub0000_xor<1>
    SLICE_X23Y11.G4      net (fanout=6)        1.285   mover2/next_posx_addsub0000<1>
    SLICE_X23Y11.COUT    Topcyg                1.001   nivel1/lectura_sub0001<0>
                                                       nivel1/Msub_lectura_sub0001_lut<1>
                                                       nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.X       Tcinx                 0.462   nivel1/lectura_sub0001<2>
                                                       nivel1/Msub_lectura_sub0001_xor<2>
    SLICE_X6Y2.F1        net (fanout=175)      3.290   nivel1/lectura_sub0001<2>
    SLICE_X6Y2.X         Tif5x                 1.152   N201
                                                       nivel1/Mrom_w_rgb_varindex00001991_175_SW1_G
                                                       nivel1/Mrom_w_rgb_varindex00001991_175_SW1
    SLICE_X9Y2.F2        net (fanout=1)        0.427   N201
    SLICE_X9Y2.X         Tilo                  0.704   N450
                                                       nivel1/Mrom_w_rgb_varindex00001991_16_f5_0_G
    SLICE_X12Y5.F1       net (fanout=1)        0.943   N450
    SLICE_X12Y5.X        Tif5x                 1.152   nivel1/lectura<7>2
                                                       nivel1/lectura<7>1511_G
                                                       nivel1/lectura<7>1511
    SLICE_X12Y7.G4       net (fanout=1)        0.333   nivel1/lectura<7>2
    SLICE_X12Y7.X        Tif5x                 1.152   nivel1/Mrom_w_rgb_varindex00001991_7_f5
                                                       nivel1/Mrom_w_rgb_varindex00001991_9
                                                       nivel1/Mrom_w_rgb_varindex00001991_7_f5
    SLICE_X14Y9.F1       net (fanout=1)        0.735   nivel1/Mrom_w_rgb_varindex00001991_7_f5
    SLICE_X14Y9.CLK      Tfck                  1.285   nivel1/w_rgb<2>
                                                       nivel1/Mrom_w_rgb_varindex00001991_3
                                                       nivel1/Mrom_w_rgb_varindex00001991_2_f5
                                                       nivel1/w_rgb_2
    -------------------------------------------------  ---------------------------
    Total                                     17.663ns (9.851ns logic, 7.812ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               control2/rState_3_1 (FF)
  Destination:          nivel1/w_rgb_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.614ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: control2/rState_3_1 to nivel1/w_rgb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y22.YQ      Tcko                  0.587   control2/rState_3_1
                                                       control2/rState_3_1
    SLICE_X28Y21.G1      net (fanout=5)        0.515   control2/rState_3_1
    SLICE_X28Y21.Y       Tilo                  0.759   mover2/next_posx_mux0000
                                                       mover2/next_posx_mux00002
    SLICE_X29Y16.BX      net (fanout=1)        0.367   mover2/next_posx_mux0000
    SLICE_X29Y16.Y       Tbxy                  1.592   mover2/next_posx_addsub0000<0>
                                                       mover2/Maddsub_next_posx_addsub0000_cy<0>
                                                       mover2/Maddsub_next_posx_addsub0000_xor<1>
    SLICE_X23Y11.G4      net (fanout=6)        1.285   mover2/next_posx_addsub0000<1>
    SLICE_X23Y11.COUT    Topcyg                1.001   nivel1/lectura_sub0001<0>
                                                       nivel1/Msub_lectura_sub0001_lut<1>
                                                       nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   nivel1/Msub_lectura_sub0001_cy<1>
    SLICE_X23Y12.Y       Tciny                 0.869   nivel1/lectura_sub0001<2>
                                                       nivel1/Msub_lectura_sub0001_cy<2>
                                                       nivel1/Msub_lectura_sub0001_xor<3>
    SLICE_X6Y2.G1        net (fanout=196)      2.756   nivel1/lectura_sub0001<3>
    SLICE_X6Y2.X         Tif5x                 1.152   N201
                                                       nivel1/Mrom_w_rgb_varindex00001991_175_SW1_F
                                                       nivel1/Mrom_w_rgb_varindex00001991_175_SW1
    SLICE_X9Y2.F2        net (fanout=1)        0.427   N201
    SLICE_X9Y2.X         Tilo                  0.704   N450
                                                       nivel1/Mrom_w_rgb_varindex00001991_16_f5_0_G
    SLICE_X12Y5.F1       net (fanout=1)        0.943   N450
    SLICE_X12Y5.X        Tif5x                 1.152   nivel1/lectura<7>2
                                                       nivel1/lectura<7>1511_G
                                                       nivel1/lectura<7>1511
    SLICE_X12Y7.G4       net (fanout=1)        0.333   nivel1/lectura<7>2
    SLICE_X12Y7.X        Tif5x                 1.152   nivel1/Mrom_w_rgb_varindex00001991_7_f5
                                                       nivel1/Mrom_w_rgb_varindex00001991_9
                                                       nivel1/Mrom_w_rgb_varindex00001991_7_f5
    SLICE_X14Y9.F1       net (fanout=1)        0.735   nivel1/Mrom_w_rgb_varindex00001991_7_f5
    SLICE_X14Y9.CLK      Tfck                  1.285   nivel1/w_rgb<2>
                                                       nivel1/Mrom_w_rgb_varindex00001991_3
                                                       nivel1/Mrom_w_rgb_varindex00001991_2_f5
                                                       nivel1/w_rgb_2
    -------------------------------------------------  ---------------------------
    Total                                     17.614ns (10.253ns logic, 7.361ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point kcpsm3_inst/stack_bit_6/G (SLICE_X0Y6.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kcpsm3_inst/pc_loop_register_bit_6 (FF)
  Destination:          kcpsm3_inst/stack_bit_6/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kcpsm3_inst/pc_loop_register_bit_6 to kcpsm3_inst/stack_bit_6/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y7.XQ        Tcko                  0.473   address<6>
                                                       kcpsm3_inst/pc_loop_register_bit_6
    SLICE_X0Y6.BY        net (fanout=3)        0.449   address<6>
    SLICE_X0Y6.CLK       Tdh         (-Th)     0.127   kcpsm3_inst/stack_pop_data<6>
                                                       kcpsm3_inst/stack_bit_6/G
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.346ns logic, 0.449ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point kcpsm3_inst/stack_bit_6/F (SLICE_X0Y6.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kcpsm3_inst/pc_loop_register_bit_6 (FF)
  Destination:          kcpsm3_inst/stack_bit_6/F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kcpsm3_inst/pc_loop_register_bit_6 to kcpsm3_inst/stack_bit_6/F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y7.XQ        Tcko                  0.473   address<6>
                                                       kcpsm3_inst/pc_loop_register_bit_6
    SLICE_X0Y6.BY        net (fanout=3)        0.449   address<6>
    SLICE_X0Y6.CLK       Tdh         (-Th)     0.112   kcpsm3_inst/stack_pop_data<6>
                                                       kcpsm3_inst/stack_bit_6/F
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.361ns logic, 0.449ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point kcpsm3_inst/stack_bit_0/G (SLICE_X2Y5.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kcpsm3_inst/pc_loop_register_bit_0 (FF)
  Destination:          kcpsm3_inst/stack_bit_0/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50M_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50M_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kcpsm3_inst/pc_loop_register_bit_0 to kcpsm3_inst/stack_bit_0/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y4.XQ        Tcko                  0.473   address<0>
                                                       kcpsm3_inst/pc_loop_register_bit_0
    SLICE_X2Y5.BY        net (fanout=3)        0.473   address<0>
    SLICE_X2Y5.CLK       Tdh         (-Th)     0.127   kcpsm3_inst/stack_pop_data<0>
                                                       kcpsm3_inst/stack_bit_0/G
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.346ns logic, 0.473ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50M_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: picocode_inst/ram_1024_x_18/CLKA
  Logical resource: picocode_inst/ram_1024_x_18.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: picocode_inst/ram_1024_x_18/CLKA
  Logical resource: picocode_inst/ram_1024_x_18.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: picocode_inst/ram_1024_x_18/CLKA
  Logical resource: picocode_inst/ram_1024_x_18.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: CLK_50M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M        |   18.331|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 264302 paths, 0 nets, and 5476 connections

Design statistics:
   Minimum period:  18.331ns{1}   (Maximum frequency:  54.552MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 20 21:44:46 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



