
FreeRTOS_ModbusRTU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b48  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08008c58  08008c58  00009c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090e4  080090e4  0000b0e0  2**0
                  CONTENTS
  4 .ARM          00000000  080090e4  080090e4  0000b0e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080090e4  080090e4  0000b0e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090e4  080090e4  0000a0e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080090e8  080090e8  0000a0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080090ec  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       000000d0  20000010  080090fc  0000b010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000032e4  200000e0  080091cc  0000b0e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200033c4  080091cc  0000b3c4  2**0
                  ALLOC
 12 .ARM.attributes 00000029  00000000  00000000  0000b0e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019c8f  00000000  00000000  0000b109  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040e4  00000000  00000000  00024d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001540  00000000  00000000  00028e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001070  00000000  00000000  0002a3c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b483  00000000  00000000  0002b430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f313  00000000  00000000  000468b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00094077  00000000  00000000  00065bc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f9c3d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005620  00000000  00000000  000f9c80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  000ff2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000e0 	.word	0x200000e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008c40 	.word	0x08008c40

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000e4 	.word	0x200000e4
 800014c:	08008c40 	.word	0x08008c40

08000150 <LoadInit>:
 *
 * 电缸通讯初始化
 *
 *--------------------------------------------------------*/
void LoadInit(void)
{
 8000150:	b480      	push	{r7}
 8000152:	af00      	add	r7, sp, #0
	loadStr.recCnt = 0x00;
 8000154:	4b04      	ldr	r3, [pc, #16]	@ (8000168 <LoadInit+0x18>)
 8000156:	2200      	movs	r2, #0
 8000158:	745a      	strb	r2, [r3, #17]
	loadStr.recFrameFlag = 0x00;
 800015a:	4b03      	ldr	r3, [pc, #12]	@ (8000168 <LoadInit+0x18>)
 800015c:	2200      	movs	r2, #0
 800015e:	749a      	strb	r2, [r3, #18]
}
 8000160:	bf00      	nop
 8000162:	46bd      	mov	sp, r7
 8000164:	bc80      	pop	{r7}
 8000166:	4770      	bx	lr
 8000168:	200000fc 	.word	0x200000fc

0800016c <LoadStatusInit>:
 * 目标速度 0x0035
 * 目标位置 0x0034
 *
 *--------------------------------------------------------*/
void LoadStatusInit(void)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b088      	sub	sp, #32
 8000170:	af00      	add	r7, sp, #0
	uint8_t load_slave_id = 0;
 8000172:	2300      	movs	r3, #0
 8000174:	77fb      	strb	r3, [r7, #31]

	// 目标电流
	for (load_slave_id = 0; load_slave_id < LOAD_SLAVE_NUM; load_slave_id++){
 8000176:	2300      	movs	r3, #0
 8000178:	77fb      	strb	r3, [r7, #31]
 800017a:	e01d      	b.n	80001b8 <LoadStatusInit+0x4c>
		uint8_t send_data[8] = {load_slave_id + 1, 0x06, 0x00, 0x36, 0x03, 0x20,};
 800017c:	f107 0314 	add.w	r3, r7, #20
 8000180:	2200      	movs	r2, #0
 8000182:	601a      	str	r2, [r3, #0]
 8000184:	605a      	str	r2, [r3, #4]
 8000186:	7ffb      	ldrb	r3, [r7, #31]
 8000188:	3301      	adds	r3, #1
 800018a:	b2db      	uxtb	r3, r3
 800018c:	753b      	strb	r3, [r7, #20]
 800018e:	2306      	movs	r3, #6
 8000190:	757b      	strb	r3, [r7, #21]
 8000192:	2336      	movs	r3, #54	@ 0x36
 8000194:	75fb      	strb	r3, [r7, #23]
 8000196:	2303      	movs	r3, #3
 8000198:	763b      	strb	r3, [r7, #24]
 800019a:	2320      	movs	r3, #32
 800019c:	767b      	strb	r3, [r7, #25]
		SendModbusFrame(&huart3, send_data, 8);
 800019e:	f107 0314 	add.w	r3, r7, #20
 80001a2:	2208      	movs	r2, #8
 80001a4:	4619      	mov	r1, r3
 80001a6:	482b      	ldr	r0, [pc, #172]	@ (8000254 <LoadStatusInit+0xe8>)
 80001a8:	f000 fe60 	bl	8000e6c <SendModbusFrame>
		HAL_Delay(8);	// 刚上电，不阻塞
 80001ac:	2008      	movs	r0, #8
 80001ae:	f002 fc5d 	bl	8002a6c <HAL_Delay>
	for (load_slave_id = 0; load_slave_id < LOAD_SLAVE_NUM; load_slave_id++){
 80001b2:	7ffb      	ldrb	r3, [r7, #31]
 80001b4:	3301      	adds	r3, #1
 80001b6:	77fb      	strb	r3, [r7, #31]
 80001b8:	7ffb      	ldrb	r3, [r7, #31]
 80001ba:	2b03      	cmp	r3, #3
 80001bc:	d9de      	bls.n	800017c <LoadStatusInit+0x10>
	}

	// 目标速度
	for (load_slave_id = 0; load_slave_id < LOAD_SLAVE_NUM; load_slave_id++){
 80001be:	2300      	movs	r3, #0
 80001c0:	77fb      	strb	r3, [r7, #31]
 80001c2:	e01d      	b.n	8000200 <LoadStatusInit+0x94>
		uint8_t send_data[8] = {load_slave_id + 1, 0x06, 0x00, 0x35, 0x03, 0xFF,};
 80001c4:	f107 030c 	add.w	r3, r7, #12
 80001c8:	2200      	movs	r2, #0
 80001ca:	601a      	str	r2, [r3, #0]
 80001cc:	605a      	str	r2, [r3, #4]
 80001ce:	7ffb      	ldrb	r3, [r7, #31]
 80001d0:	3301      	adds	r3, #1
 80001d2:	b2db      	uxtb	r3, r3
 80001d4:	733b      	strb	r3, [r7, #12]
 80001d6:	2306      	movs	r3, #6
 80001d8:	737b      	strb	r3, [r7, #13]
 80001da:	2335      	movs	r3, #53	@ 0x35
 80001dc:	73fb      	strb	r3, [r7, #15]
 80001de:	2303      	movs	r3, #3
 80001e0:	743b      	strb	r3, [r7, #16]
 80001e2:	23ff      	movs	r3, #255	@ 0xff
 80001e4:	747b      	strb	r3, [r7, #17]
		SendModbusFrame(&huart3, send_data, 8);
 80001e6:	f107 030c 	add.w	r3, r7, #12
 80001ea:	2208      	movs	r2, #8
 80001ec:	4619      	mov	r1, r3
 80001ee:	4819      	ldr	r0, [pc, #100]	@ (8000254 <LoadStatusInit+0xe8>)
 80001f0:	f000 fe3c 	bl	8000e6c <SendModbusFrame>
		HAL_Delay(8);	// 刚上电，不阻塞
 80001f4:	2008      	movs	r0, #8
 80001f6:	f002 fc39 	bl	8002a6c <HAL_Delay>
	for (load_slave_id = 0; load_slave_id < LOAD_SLAVE_NUM; load_slave_id++){
 80001fa:	7ffb      	ldrb	r3, [r7, #31]
 80001fc:	3301      	adds	r3, #1
 80001fe:	77fb      	strb	r3, [r7, #31]
 8000200:	7ffb      	ldrb	r3, [r7, #31]
 8000202:	2b03      	cmp	r3, #3
 8000204:	d9de      	bls.n	80001c4 <LoadStatusInit+0x58>
	}

	// 目标位置
	for (load_slave_id = 0; load_slave_id < LOAD_SLAVE_NUM; load_slave_id++){
 8000206:	2300      	movs	r3, #0
 8000208:	77fb      	strb	r3, [r7, #31]
 800020a:	e01b      	b.n	8000244 <LoadStatusInit+0xd8>
		uint8_t send_data[8] = {load_slave_id + 1, 0x06, 0x00, 0x34, 0x03, 0xE8,};
 800020c:	1d3b      	adds	r3, r7, #4
 800020e:	2200      	movs	r2, #0
 8000210:	601a      	str	r2, [r3, #0]
 8000212:	605a      	str	r2, [r3, #4]
 8000214:	7ffb      	ldrb	r3, [r7, #31]
 8000216:	3301      	adds	r3, #1
 8000218:	b2db      	uxtb	r3, r3
 800021a:	713b      	strb	r3, [r7, #4]
 800021c:	2306      	movs	r3, #6
 800021e:	717b      	strb	r3, [r7, #5]
 8000220:	2334      	movs	r3, #52	@ 0x34
 8000222:	71fb      	strb	r3, [r7, #7]
 8000224:	2303      	movs	r3, #3
 8000226:	723b      	strb	r3, [r7, #8]
 8000228:	23e8      	movs	r3, #232	@ 0xe8
 800022a:	727b      	strb	r3, [r7, #9]
		SendModbusFrame(&huart3, send_data, 8);
 800022c:	1d3b      	adds	r3, r7, #4
 800022e:	2208      	movs	r2, #8
 8000230:	4619      	mov	r1, r3
 8000232:	4808      	ldr	r0, [pc, #32]	@ (8000254 <LoadStatusInit+0xe8>)
 8000234:	f000 fe1a 	bl	8000e6c <SendModbusFrame>
		HAL_Delay(8);	// 刚上电，不阻塞
 8000238:	2008      	movs	r0, #8
 800023a:	f002 fc17 	bl	8002a6c <HAL_Delay>
	for (load_slave_id = 0; load_slave_id < LOAD_SLAVE_NUM; load_slave_id++){
 800023e:	7ffb      	ldrb	r3, [r7, #31]
 8000240:	3301      	adds	r3, #1
 8000242:	77fb      	strb	r3, [r7, #31]
 8000244:	7ffb      	ldrb	r3, [r7, #31]
 8000246:	2b03      	cmp	r3, #3
 8000248:	d9e0      	bls.n	800020c <LoadStatusInit+0xa0>
	}
}
 800024a:	bf00      	nop
 800024c:	bf00      	nop
 800024e:	3720      	adds	r7, #32
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000498 	.word	0x20000498

08000258 <ProcessData_RecvFromLoad>:
 *
 * 单片机处理来自读电缸的响应数据
 *
 *--------------------------------------------------------*/
void ProcessData_RecvFromLoad(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
	if (loadStr.RecvBuff[1] == 0x03) {
 800025e:	4b4e      	ldr	r3, [pc, #312]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000260:	789b      	ldrb	r3, [r3, #2]
 8000262:	2b03      	cmp	r3, #3
 8000264:	f040 808a 	bne.w	800037c <ProcessData_RecvFromLoad+0x124>
		uint16_t nFarCRC = 0x0000;
 8000268:	2300      	movs	r3, #0
 800026a:	80fb      	strh	r3, [r7, #6]

		loadStr.localCRCValue = CRCCalc(loadStr.RecvBuff, loadStr.recCnt - 2);
 800026c:	4b4a      	ldr	r3, [pc, #296]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 800026e:	7c5b      	ldrb	r3, [r3, #17]
 8000270:	3b02      	subs	r3, #2
 8000272:	b29b      	uxth	r3, r3
 8000274:	4619      	mov	r1, r3
 8000276:	4849      	ldr	r0, [pc, #292]	@ (800039c <ProcessData_RecvFromLoad+0x144>)
 8000278:	f000 fdd2 	bl	8000e20 <CRCCalc>
 800027c:	4603      	mov	r3, r0
 800027e:	461a      	mov	r2, r3
 8000280:	4b45      	ldr	r3, [pc, #276]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000282:	829a      	strh	r2, [r3, #20]
		nFarCRC = loadStr.RecvBuff[loadStr.recCnt - 2] + (loadStr.RecvBuff[loadStr.recCnt - 1 ] << 8);
 8000284:	4b44      	ldr	r3, [pc, #272]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000286:	7c5b      	ldrb	r3, [r3, #17]
 8000288:	3b02      	subs	r3, #2
 800028a:	4a43      	ldr	r2, [pc, #268]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 800028c:	4413      	add	r3, r2
 800028e:	785b      	ldrb	r3, [r3, #1]
 8000290:	4619      	mov	r1, r3
 8000292:	4b41      	ldr	r3, [pc, #260]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000294:	7c5b      	ldrb	r3, [r3, #17]
 8000296:	3b01      	subs	r3, #1
 8000298:	4a3f      	ldr	r2, [pc, #252]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 800029a:	4413      	add	r3, r2
 800029c:	785b      	ldrb	r3, [r3, #1]
 800029e:	021b      	lsls	r3, r3, #8
 80002a0:	b29b      	uxth	r3, r3
 80002a2:	440b      	add	r3, r1
 80002a4:	80fb      	strh	r3, [r7, #6]

		if (nFarCRC == loadStr.localCRCValue) {
 80002a6:	4b3c      	ldr	r3, [pc, #240]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 80002a8:	8a9b      	ldrh	r3, [r3, #20]
 80002aa:	88fa      	ldrh	r2, [r7, #6]
 80002ac:	429a      	cmp	r2, r3
 80002ae:	d165      	bne.n	800037c <ProcessData_RecvFromLoad+0x124>
			uint8_t slaveId = 0x00;		// 从机地址
 80002b0:	2300      	movs	r3, #0
 80002b2:	717b      	strb	r3, [r7, #5]

			if (slaveId == 0x01) {
 80002b4:	797b      	ldrb	r3, [r7, #5]
 80002b6:	2b01      	cmp	r3, #1
 80002b8:	d115      	bne.n	80002e6 <ProcessData_RecvFromLoad+0x8e>
				slaveStr.ReadRegsGroup[5] = (loadStr.RecvBuff[5] << 8) + loadStr.RecvBuff[6];	// 电缸反馈电流
 80002ba:	4b37      	ldr	r3, [pc, #220]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 80002bc:	799b      	ldrb	r3, [r3, #6]
 80002be:	021b      	lsls	r3, r3, #8
 80002c0:	b29b      	uxth	r3, r3
 80002c2:	4a35      	ldr	r2, [pc, #212]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 80002c4:	79d2      	ldrb	r2, [r2, #7]
 80002c6:	4413      	add	r3, r2
 80002c8:	b29a      	uxth	r2, r3
 80002ca:	4b35      	ldr	r3, [pc, #212]	@ (80003a0 <ProcessData_RecvFromLoad+0x148>)
 80002cc:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
				slaveStr.ReadRegsGroup[6] = (loadStr.RecvBuff[3] << 8) + loadStr.RecvBuff[4];	// 电缸实际位置
 80002d0:	4b31      	ldr	r3, [pc, #196]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 80002d2:	791b      	ldrb	r3, [r3, #4]
 80002d4:	021b      	lsls	r3, r3, #8
 80002d6:	b29b      	uxth	r3, r3
 80002d8:	4a2f      	ldr	r2, [pc, #188]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 80002da:	7952      	ldrb	r2, [r2, #5]
 80002dc:	4413      	add	r3, r2
 80002de:	b29a      	uxth	r2, r3
 80002e0:	4b2f      	ldr	r3, [pc, #188]	@ (80003a0 <ProcessData_RecvFromLoad+0x148>)
 80002e2:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
			}
			if (slaveId == 0x02) {
 80002e6:	797b      	ldrb	r3, [r7, #5]
 80002e8:	2b02      	cmp	r3, #2
 80002ea:	d115      	bne.n	8000318 <ProcessData_RecvFromLoad+0xc0>
				slaveStr.ReadRegsGroup[15] = (loadStr.RecvBuff[5] << 8) + loadStr.RecvBuff[6];	// 电缸反馈电流
 80002ec:	4b2a      	ldr	r3, [pc, #168]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 80002ee:	799b      	ldrb	r3, [r3, #6]
 80002f0:	021b      	lsls	r3, r3, #8
 80002f2:	b29b      	uxth	r3, r3
 80002f4:	4a28      	ldr	r2, [pc, #160]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 80002f6:	79d2      	ldrb	r2, [r2, #7]
 80002f8:	4413      	add	r3, r2
 80002fa:	b29a      	uxth	r2, r3
 80002fc:	4b28      	ldr	r3, [pc, #160]	@ (80003a0 <ProcessData_RecvFromLoad+0x148>)
 80002fe:	f8a3 2126 	strh.w	r2, [r3, #294]	@ 0x126
				slaveStr.ReadRegsGroup[16] = (loadStr.RecvBuff[3] << 8) + loadStr.RecvBuff[4];	// 电缸实际位置
 8000302:	4b25      	ldr	r3, [pc, #148]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000304:	791b      	ldrb	r3, [r3, #4]
 8000306:	021b      	lsls	r3, r3, #8
 8000308:	b29b      	uxth	r3, r3
 800030a:	4a23      	ldr	r2, [pc, #140]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 800030c:	7952      	ldrb	r2, [r2, #5]
 800030e:	4413      	add	r3, r2
 8000310:	b29a      	uxth	r2, r3
 8000312:	4b23      	ldr	r3, [pc, #140]	@ (80003a0 <ProcessData_RecvFromLoad+0x148>)
 8000314:	f8a3 2128 	strh.w	r2, [r3, #296]	@ 0x128
			}
			if (slaveId == 0x03) {
 8000318:	797b      	ldrb	r3, [r7, #5]
 800031a:	2b03      	cmp	r3, #3
 800031c:	d115      	bne.n	800034a <ProcessData_RecvFromLoad+0xf2>
				slaveStr.ReadRegsGroup[25] = (loadStr.RecvBuff[5] << 8) + loadStr.RecvBuff[6];	// 电缸反馈电流
 800031e:	4b1e      	ldr	r3, [pc, #120]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000320:	799b      	ldrb	r3, [r3, #6]
 8000322:	021b      	lsls	r3, r3, #8
 8000324:	b29b      	uxth	r3, r3
 8000326:	4a1c      	ldr	r2, [pc, #112]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000328:	79d2      	ldrb	r2, [r2, #7]
 800032a:	4413      	add	r3, r2
 800032c:	b29a      	uxth	r2, r3
 800032e:	4b1c      	ldr	r3, [pc, #112]	@ (80003a0 <ProcessData_RecvFromLoad+0x148>)
 8000330:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
				slaveStr.ReadRegsGroup[26] = (loadStr.RecvBuff[3] << 8) + loadStr.RecvBuff[4];	// 电缸实际位置
 8000334:	4b18      	ldr	r3, [pc, #96]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000336:	791b      	ldrb	r3, [r3, #4]
 8000338:	021b      	lsls	r3, r3, #8
 800033a:	b29b      	uxth	r3, r3
 800033c:	4a16      	ldr	r2, [pc, #88]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 800033e:	7952      	ldrb	r2, [r2, #5]
 8000340:	4413      	add	r3, r2
 8000342:	b29a      	uxth	r2, r3
 8000344:	4b16      	ldr	r3, [pc, #88]	@ (80003a0 <ProcessData_RecvFromLoad+0x148>)
 8000346:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
			}
			if (slaveId == 0x04) {
 800034a:	797b      	ldrb	r3, [r7, #5]
 800034c:	2b04      	cmp	r3, #4
 800034e:	d115      	bne.n	800037c <ProcessData_RecvFromLoad+0x124>
				slaveStr.ReadRegsGroup[35] = (loadStr.RecvBuff[5] << 8) + loadStr.RecvBuff[6];	// 电缸反馈电流
 8000350:	4b11      	ldr	r3, [pc, #68]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000352:	799b      	ldrb	r3, [r3, #6]
 8000354:	021b      	lsls	r3, r3, #8
 8000356:	b29b      	uxth	r3, r3
 8000358:	4a0f      	ldr	r2, [pc, #60]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 800035a:	79d2      	ldrb	r2, [r2, #7]
 800035c:	4413      	add	r3, r2
 800035e:	b29a      	uxth	r2, r3
 8000360:	4b0f      	ldr	r3, [pc, #60]	@ (80003a0 <ProcessData_RecvFromLoad+0x148>)
 8000362:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e
				slaveStr.ReadRegsGroup[36] = (loadStr.RecvBuff[3] << 8) + loadStr.RecvBuff[4];	// 电缸实际位置
 8000366:	4b0c      	ldr	r3, [pc, #48]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000368:	791b      	ldrb	r3, [r3, #4]
 800036a:	021b      	lsls	r3, r3, #8
 800036c:	b29b      	uxth	r3, r3
 800036e:	4a0a      	ldr	r2, [pc, #40]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000370:	7952      	ldrb	r2, [r2, #5]
 8000372:	4413      	add	r3, r2
 8000374:	b29a      	uxth	r2, r3
 8000376:	4b0a      	ldr	r3, [pc, #40]	@ (80003a0 <ProcessData_RecvFromLoad+0x148>)
 8000378:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
			}
		} // CRC校验未通过的也不管
	} // 如果不是读的就不用管
	// 处理完这一帧，参数复位
	loadStr.recCnt = 0x00;
 800037c:	4b06      	ldr	r3, [pc, #24]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 800037e:	2200      	movs	r2, #0
 8000380:	745a      	strb	r2, [r3, #17]
	loadStr.recFrameFlag = 0x00;
 8000382:	4b05      	ldr	r3, [pc, #20]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 8000384:	2200      	movs	r2, #0
 8000386:	749a      	strb	r2, [r3, #18]
	loadStr.localCRCValue = 0x0000;
 8000388:	4b03      	ldr	r3, [pc, #12]	@ (8000398 <ProcessData_RecvFromLoad+0x140>)
 800038a:	2200      	movs	r2, #0
 800038c:	829a      	strh	r2, [r3, #20]
}
 800038e:	bf00      	nop
 8000390:	3708      	adds	r7, #8
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	200000fc 	.word	0x200000fc
 800039c:	200000fd 	.word	0x200000fd
 80003a0:	20000160 	.word	0x20000160

080003a4 <ProcessData_TransToLoad>:
 *
 * 单片机控制电缸的就位与复位
 *
 *--------------------------------------------------------*/
void ProcessData_TransToLoad(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b092      	sub	sp, #72	@ 0x48
 80003a8:	af02      	add	r7, sp, #8
	switch (REC_CTRL_ARRAY_IDX) {
 80003aa:	4bb5      	ldr	r3, [pc, #724]	@ (8000680 <ProcessData_TransToLoad+0x2dc>)
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	3b05      	subs	r3, #5
 80003b0:	2b1f      	cmp	r3, #31
 80003b2:	f200 8161 	bhi.w	8000678 <ProcessData_TransToLoad+0x2d4>
 80003b6:	a201      	add	r2, pc, #4	@ (adr r2, 80003bc <ProcessData_TransToLoad+0x18>)
 80003b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003bc:	0800043d 	.word	0x0800043d
 80003c0:	08000483 	.word	0x08000483
 80003c4:	08000679 	.word	0x08000679
 80003c8:	08000679 	.word	0x08000679
 80003cc:	08000679 	.word	0x08000679
 80003d0:	08000679 	.word	0x08000679
 80003d4:	08000679 	.word	0x08000679
 80003d8:	08000679 	.word	0x08000679
 80003dc:	08000679 	.word	0x08000679
 80003e0:	08000679 	.word	0x08000679
 80003e4:	080004c9 	.word	0x080004c9
 80003e8:	0800050f 	.word	0x0800050f
 80003ec:	08000679 	.word	0x08000679
 80003f0:	08000679 	.word	0x08000679
 80003f4:	08000679 	.word	0x08000679
 80003f8:	08000679 	.word	0x08000679
 80003fc:	08000679 	.word	0x08000679
 8000400:	08000679 	.word	0x08000679
 8000404:	08000679 	.word	0x08000679
 8000408:	08000679 	.word	0x08000679
 800040c:	08000555 	.word	0x08000555
 8000410:	08000599 	.word	0x08000599
 8000414:	08000679 	.word	0x08000679
 8000418:	08000679 	.word	0x08000679
 800041c:	08000679 	.word	0x08000679
 8000420:	08000679 	.word	0x08000679
 8000424:	08000679 	.word	0x08000679
 8000428:	08000679 	.word	0x08000679
 800042c:	08000679 	.word	0x08000679
 8000430:	08000679 	.word	0x08000679
 8000434:	080005db 	.word	0x080005db
 8000438:	0800061d 	.word	0x0800061d
	case 5:
		// 就位，电缸丝杆伸出到3000位置
		if (1 == slaveStr.WriteRegsGroup[5]) {
 800043c:	4b91      	ldr	r3, [pc, #580]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 800043e:	f8b3 3162 	ldrh.w	r3, [r3, #354]	@ 0x162
 8000442:	2b01      	cmp	r3, #1
 8000444:	f040 8109 	bne.w	800065a <ProcessData_TransToLoad+0x2b6>
			uint8_t send_data[8] = {0x01, 0x06, 0x00, 0x34, 0x0B, 0x8B,};
 8000448:	4a8f      	ldr	r2, [pc, #572]	@ (8000688 <ProcessData_TransToLoad+0x2e4>)
 800044a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800044e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000452:	6018      	str	r0, [r3, #0]
 8000454:	3304      	adds	r3, #4
 8000456:	8019      	strh	r1, [r3, #0]
 8000458:	3302      	adds	r3, #2
 800045a:	0c0a      	lsrs	r2, r1, #16
 800045c:	701a      	strb	r2, [r3, #0]
 800045e:	2300      	movs	r3, #0
 8000460:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 20);
 8000464:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000468:	2314      	movs	r3, #20
 800046a:	9300      	str	r3, [sp, #0]
 800046c:	f04f 33ff 	mov.w	r3, #4294967295
 8000470:	2208      	movs	r2, #8
 8000472:	4886      	ldr	r0, [pc, #536]	@ (800068c <ProcessData_TransToLoad+0x2e8>)
 8000474:	f000 fd26 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[5] = 0; 	// 避免重复写
 8000478:	4b82      	ldr	r3, [pc, #520]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 800047a:	2200      	movs	r2, #0
 800047c:	f8a3 2162 	strh.w	r2, [r3, #354]	@ 0x162
		}
		break;
 8000480:	e0eb      	b.n	800065a <ProcessData_TransToLoad+0x2b6>

	case 6:
		// 电缸丝杆复位到1000位置
		if (1 == slaveStr.WriteRegsGroup[6]){
 8000482:	4b80      	ldr	r3, [pc, #512]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 8000484:	f8b3 3164 	ldrh.w	r3, [r3, #356]	@ 0x164
 8000488:	2b01      	cmp	r3, #1
 800048a:	f040 80e8 	bne.w	800065e <ProcessData_TransToLoad+0x2ba>
			uint8_t send_data[8] = {0x01, 0x06, 0x00, 0x34, 0x03, 0xE8,};
 800048e:	4a80      	ldr	r2, [pc, #512]	@ (8000690 <ProcessData_TransToLoad+0x2ec>)
 8000490:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000494:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000498:	6018      	str	r0, [r3, #0]
 800049a:	3304      	adds	r3, #4
 800049c:	8019      	strh	r1, [r3, #0]
 800049e:	3302      	adds	r3, #2
 80004a0:	0c0a      	lsrs	r2, r1, #16
 80004a2:	701a      	strb	r2, [r3, #0]
 80004a4:	2300      	movs	r3, #0
 80004a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 20);
 80004aa:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80004ae:	2314      	movs	r3, #20
 80004b0:	9300      	str	r3, [sp, #0]
 80004b2:	f04f 33ff 	mov.w	r3, #4294967295
 80004b6:	2208      	movs	r2, #8
 80004b8:	4874      	ldr	r0, [pc, #464]	@ (800068c <ProcessData_TransToLoad+0x2e8>)
 80004ba:	f000 fd03 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[6] = 0; 	// 避免重复写
 80004be:	4b71      	ldr	r3, [pc, #452]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164
		}
		break;
 80004c6:	e0ca      	b.n	800065e <ProcessData_TransToLoad+0x2ba>

	case 15:
		// 就位，电缸丝杆伸出到3000位置
		if (1 == slaveStr.WriteRegsGroup[15]) {
 80004c8:	4b6e      	ldr	r3, [pc, #440]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 80004ca:	f8b3 3176 	ldrh.w	r3, [r3, #374]	@ 0x176
 80004ce:	2b01      	cmp	r3, #1
 80004d0:	f040 80c7 	bne.w	8000662 <ProcessData_TransToLoad+0x2be>
			uint8_t send_data[8] = {0x02, 0x06, 0x00, 0x34, 0x0B, 0x8B,};
 80004d4:	4a6f      	ldr	r2, [pc, #444]	@ (8000694 <ProcessData_TransToLoad+0x2f0>)
 80004d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80004da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004de:	6018      	str	r0, [r3, #0]
 80004e0:	3304      	adds	r3, #4
 80004e2:	8019      	strh	r1, [r3, #0]
 80004e4:	3302      	adds	r3, #2
 80004e6:	0c0a      	lsrs	r2, r1, #16
 80004e8:	701a      	strb	r2, [r3, #0]
 80004ea:	2300      	movs	r3, #0
 80004ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 20);
 80004f0:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80004f4:	2314      	movs	r3, #20
 80004f6:	9300      	str	r3, [sp, #0]
 80004f8:	f04f 33ff 	mov.w	r3, #4294967295
 80004fc:	2208      	movs	r2, #8
 80004fe:	4863      	ldr	r0, [pc, #396]	@ (800068c <ProcessData_TransToLoad+0x2e8>)
 8000500:	f000 fce0 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[15] = 0; 	// 避免重复写
 8000504:	4b5f      	ldr	r3, [pc, #380]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 8000506:	2200      	movs	r2, #0
 8000508:	f8a3 2176 	strh.w	r2, [r3, #374]	@ 0x176
		}
		break;
 800050c:	e0a9      	b.n	8000662 <ProcessData_TransToLoad+0x2be>

	case 16:
		// 电缸丝杆复位到1000位置
		if (1 == slaveStr.WriteRegsGroup[16]){
 800050e:	4b5d      	ldr	r3, [pc, #372]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 8000510:	f8b3 3178 	ldrh.w	r3, [r3, #376]	@ 0x178
 8000514:	2b01      	cmp	r3, #1
 8000516:	f040 80a6 	bne.w	8000666 <ProcessData_TransToLoad+0x2c2>
			uint8_t send_data[8] = {0x02, 0x06, 0x00, 0x34, 0x03, 0xE8,};
 800051a:	4a5f      	ldr	r2, [pc, #380]	@ (8000698 <ProcessData_TransToLoad+0x2f4>)
 800051c:	f107 0320 	add.w	r3, r7, #32
 8000520:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000524:	6018      	str	r0, [r3, #0]
 8000526:	3304      	adds	r3, #4
 8000528:	8019      	strh	r1, [r3, #0]
 800052a:	3302      	adds	r3, #2
 800052c:	0c0a      	lsrs	r2, r1, #16
 800052e:	701a      	strb	r2, [r3, #0]
 8000530:	2300      	movs	r3, #0
 8000532:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 20);
 8000536:	f107 0120 	add.w	r1, r7, #32
 800053a:	2314      	movs	r3, #20
 800053c:	9300      	str	r3, [sp, #0]
 800053e:	f04f 33ff 	mov.w	r3, #4294967295
 8000542:	2208      	movs	r2, #8
 8000544:	4851      	ldr	r0, [pc, #324]	@ (800068c <ProcessData_TransToLoad+0x2e8>)
 8000546:	f000 fcbd 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[16] = 0; 	// 避免重复写
 800054a:	4b4e      	ldr	r3, [pc, #312]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 800054c:	2200      	movs	r2, #0
 800054e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178
		}
		break;
 8000552:	e088      	b.n	8000666 <ProcessData_TransToLoad+0x2c2>

	case 25:
		// 就位，电缸丝杆伸出到3000位置
		if (1 == slaveStr.WriteRegsGroup[25]) {
 8000554:	4b4b      	ldr	r3, [pc, #300]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 8000556:	f8b3 318a 	ldrh.w	r3, [r3, #394]	@ 0x18a
 800055a:	2b01      	cmp	r3, #1
 800055c:	f040 8085 	bne.w	800066a <ProcessData_TransToLoad+0x2c6>
			uint8_t send_data[8] = {0x03, 0x06, 0x00, 0x34, 0x0B, 0x8B,};
 8000560:	4a4e      	ldr	r2, [pc, #312]	@ (800069c <ProcessData_TransToLoad+0x2f8>)
 8000562:	f107 0318 	add.w	r3, r7, #24
 8000566:	e892 0003 	ldmia.w	r2, {r0, r1}
 800056a:	6018      	str	r0, [r3, #0]
 800056c:	3304      	adds	r3, #4
 800056e:	8019      	strh	r1, [r3, #0]
 8000570:	3302      	adds	r3, #2
 8000572:	0c0a      	lsrs	r2, r1, #16
 8000574:	701a      	strb	r2, [r3, #0]
 8000576:	2300      	movs	r3, #0
 8000578:	77fb      	strb	r3, [r7, #31]
			UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 20);
 800057a:	f107 0118 	add.w	r1, r7, #24
 800057e:	2314      	movs	r3, #20
 8000580:	9300      	str	r3, [sp, #0]
 8000582:	f04f 33ff 	mov.w	r3, #4294967295
 8000586:	2208      	movs	r2, #8
 8000588:	4840      	ldr	r0, [pc, #256]	@ (800068c <ProcessData_TransToLoad+0x2e8>)
 800058a:	f000 fc9b 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[25] = 0; 	// 避免重复写
 800058e:	4b3d      	ldr	r3, [pc, #244]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 8000590:	2200      	movs	r2, #0
 8000592:	f8a3 218a 	strh.w	r2, [r3, #394]	@ 0x18a
		}
		break;
 8000596:	e068      	b.n	800066a <ProcessData_TransToLoad+0x2c6>

	case 26:
		// 电缸丝杆复位到1000位置
		if (1 == slaveStr.WriteRegsGroup[26]){
 8000598:	4b3a      	ldr	r3, [pc, #232]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 800059a:	f8b3 318c 	ldrh.w	r3, [r3, #396]	@ 0x18c
 800059e:	2b01      	cmp	r3, #1
 80005a0:	d165      	bne.n	800066e <ProcessData_TransToLoad+0x2ca>
			uint8_t send_data[8] = {0x03, 0x06, 0x00, 0x34, 0x03, 0xE8,};
 80005a2:	4a3f      	ldr	r2, [pc, #252]	@ (80006a0 <ProcessData_TransToLoad+0x2fc>)
 80005a4:	f107 0310 	add.w	r3, r7, #16
 80005a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005ac:	6018      	str	r0, [r3, #0]
 80005ae:	3304      	adds	r3, #4
 80005b0:	8019      	strh	r1, [r3, #0]
 80005b2:	3302      	adds	r3, #2
 80005b4:	0c0a      	lsrs	r2, r1, #16
 80005b6:	701a      	strb	r2, [r3, #0]
 80005b8:	2300      	movs	r3, #0
 80005ba:	75fb      	strb	r3, [r7, #23]
			UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 20);
 80005bc:	f107 0110 	add.w	r1, r7, #16
 80005c0:	2314      	movs	r3, #20
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	f04f 33ff 	mov.w	r3, #4294967295
 80005c8:	2208      	movs	r2, #8
 80005ca:	4830      	ldr	r0, [pc, #192]	@ (800068c <ProcessData_TransToLoad+0x2e8>)
 80005cc:	f000 fc7a 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[26] = 0; 	// 避免重复写
 80005d0:	4b2c      	ldr	r3, [pc, #176]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f8a3 218c 	strh.w	r2, [r3, #396]	@ 0x18c
		}
		break;
 80005d8:	e049      	b.n	800066e <ProcessData_TransToLoad+0x2ca>

	case 35:
		// 就位，电缸丝杆伸出到3000位置
		if (1 == slaveStr.WriteRegsGroup[35]) {
 80005da:	4b2a      	ldr	r3, [pc, #168]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 80005dc:	f8b3 319e 	ldrh.w	r3, [r3, #414]	@ 0x19e
 80005e0:	2b01      	cmp	r3, #1
 80005e2:	d146      	bne.n	8000672 <ProcessData_TransToLoad+0x2ce>
			uint8_t send_data[8] = {0x04, 0x06, 0x00, 0x34, 0x0B, 0x8B,};
 80005e4:	4a2f      	ldr	r2, [pc, #188]	@ (80006a4 <ProcessData_TransToLoad+0x300>)
 80005e6:	f107 0308 	add.w	r3, r7, #8
 80005ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005ee:	6018      	str	r0, [r3, #0]
 80005f0:	3304      	adds	r3, #4
 80005f2:	8019      	strh	r1, [r3, #0]
 80005f4:	3302      	adds	r3, #2
 80005f6:	0c0a      	lsrs	r2, r1, #16
 80005f8:	701a      	strb	r2, [r3, #0]
 80005fa:	2300      	movs	r3, #0
 80005fc:	73fb      	strb	r3, [r7, #15]
			UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 20);
 80005fe:	f107 0108 	add.w	r1, r7, #8
 8000602:	2314      	movs	r3, #20
 8000604:	9300      	str	r3, [sp, #0]
 8000606:	f04f 33ff 	mov.w	r3, #4294967295
 800060a:	2208      	movs	r2, #8
 800060c:	481f      	ldr	r0, [pc, #124]	@ (800068c <ProcessData_TransToLoad+0x2e8>)
 800060e:	f000 fc59 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[35] = 0; 	// 避免重复写
 8000612:	4b1c      	ldr	r3, [pc, #112]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 8000614:	2200      	movs	r2, #0
 8000616:	f8a3 219e 	strh.w	r2, [r3, #414]	@ 0x19e
		}
		break;
 800061a:	e02a      	b.n	8000672 <ProcessData_TransToLoad+0x2ce>

	case 36:
		// 电缸丝杆复位到1000位置
		if (1 == slaveStr.WriteRegsGroup[36]){
 800061c:	4b19      	ldr	r3, [pc, #100]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 800061e:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 8000622:	2b01      	cmp	r3, #1
 8000624:	d127      	bne.n	8000676 <ProcessData_TransToLoad+0x2d2>
			uint8_t send_data[8] = {0x04, 0x06, 0x00, 0x34, 0x03, 0xE8,};
 8000626:	4a20      	ldr	r2, [pc, #128]	@ (80006a8 <ProcessData_TransToLoad+0x304>)
 8000628:	463b      	mov	r3, r7
 800062a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800062e:	6018      	str	r0, [r3, #0]
 8000630:	3304      	adds	r3, #4
 8000632:	8019      	strh	r1, [r3, #0]
 8000634:	3302      	adds	r3, #2
 8000636:	0c0a      	lsrs	r2, r1, #16
 8000638:	701a      	strb	r2, [r3, #0]
 800063a:	2300      	movs	r3, #0
 800063c:	71fb      	strb	r3, [r7, #7]
			UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 20);
 800063e:	4639      	mov	r1, r7
 8000640:	2314      	movs	r3, #20
 8000642:	9300      	str	r3, [sp, #0]
 8000644:	f04f 33ff 	mov.w	r3, #4294967295
 8000648:	2208      	movs	r2, #8
 800064a:	4810      	ldr	r0, [pc, #64]	@ (800068c <ProcessData_TransToLoad+0x2e8>)
 800064c:	f000 fc3a 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[36] = 0; 	// 避免重复写
 8000650:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <ProcessData_TransToLoad+0x2e0>)
 8000652:	2200      	movs	r2, #0
 8000654:	f8a3 21a0 	strh.w	r2, [r3, #416]	@ 0x1a0
		}
		break;
 8000658:	e00d      	b.n	8000676 <ProcessData_TransToLoad+0x2d2>
		break;
 800065a:	bf00      	nop
 800065c:	e00c      	b.n	8000678 <ProcessData_TransToLoad+0x2d4>
		break;
 800065e:	bf00      	nop
 8000660:	e00a      	b.n	8000678 <ProcessData_TransToLoad+0x2d4>
		break;
 8000662:	bf00      	nop
 8000664:	e008      	b.n	8000678 <ProcessData_TransToLoad+0x2d4>
		break;
 8000666:	bf00      	nop
 8000668:	e006      	b.n	8000678 <ProcessData_TransToLoad+0x2d4>
		break;
 800066a:	bf00      	nop
 800066c:	e004      	b.n	8000678 <ProcessData_TransToLoad+0x2d4>
		break;
 800066e:	bf00      	nop
 8000670:	e002      	b.n	8000678 <ProcessData_TransToLoad+0x2d4>
		break;
 8000672:	bf00      	nop
 8000674:	e000      	b.n	8000678 <ProcessData_TransToLoad+0x2d4>
		break;
 8000676:	bf00      	nop
	}
}
 8000678:	bf00      	nop
 800067a:	3740      	adds	r7, #64	@ 0x40
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	2000030a 	.word	0x2000030a
 8000684:	20000160 	.word	0x20000160
 8000688:	08008c58 	.word	0x08008c58
 800068c:	20000498 	.word	0x20000498
 8000690:	08008c60 	.word	0x08008c60
 8000694:	08008c68 	.word	0x08008c68
 8000698:	08008c70 	.word	0x08008c70
 800069c:	08008c78 	.word	0x08008c78
 80006a0:	08008c80 	.word	0x08008c80
 80006a4:	08008c88 	.word	0x08008c88
 80006a8:	08008c90 	.word	0x08008c90

080006ac <MotorDriverInit>:
 *
 * 电机驱动器通讯初始化
 *
 *--------------------------------------------------------*/
void MotorDriverInit(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
	motorDriverStr.recCnt = 0x00;
 80006b0:	4b05      	ldr	r3, [pc, #20]	@ (80006c8 <MotorDriverInit+0x1c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	motorDriverStr.recFrameFlag = 0x00;
 80006b8:	4b03      	ldr	r3, [pc, #12]	@ (80006c8 <MotorDriverInit+0x1c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80006c0:	bf00      	nop
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bc80      	pop	{r7}
 80006c6:	4770      	bx	lr
 80006c8:	20000124 	.word	0x20000124

080006cc <ProcessData_RecvFromMotorDriver>:
 * 单片机做主站，只关心读数据
 * 处理收到来自电机驱动器的数据，赋值到维持的读寄存器数组，方便PLC读
 *
 *--------------------------------------------------------*/
void ProcessData_RecvFromMotorDriver(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
	if (motorDriverStr.RecvBuff[1] == 0x03) {
 80006d2:	4b6b      	ldr	r3, [pc, #428]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 80006d4:	789b      	ldrb	r3, [r3, #2]
 80006d6:	2b03      	cmp	r3, #3
 80006d8:	f040 80c2 	bne.w	8000860 <ProcessData_RecvFromMotorDriver+0x194>
		uint16_t nFarCRC = 0x0000;
 80006dc:	2300      	movs	r3, #0
 80006de:	807b      	strh	r3, [r7, #2]

		motorDriverStr.localCRCValue = CRCCalc(motorDriverStr.RecvBuff, motorDriverStr.recCnt - 2);
 80006e0:	4b67      	ldr	r3, [pc, #412]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 80006e2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80006e6:	3b02      	subs	r3, #2
 80006e8:	b29b      	uxth	r3, r3
 80006ea:	4619      	mov	r1, r3
 80006ec:	4865      	ldr	r0, [pc, #404]	@ (8000884 <ProcessData_RecvFromMotorDriver+0x1b8>)
 80006ee:	f000 fb97 	bl	8000e20 <CRCCalc>
 80006f2:	4603      	mov	r3, r0
 80006f4:	461a      	mov	r2, r3
 80006f6:	4b62      	ldr	r3, [pc, #392]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 80006f8:	849a      	strh	r2, [r3, #36]	@ 0x24
		nFarCRC = motorDriverStr.RecvBuff[motorDriverStr.recCnt - 2]
 80006fa:	4b61      	ldr	r3, [pc, #388]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 80006fc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000700:	3b02      	subs	r3, #2
 8000702:	4a5f      	ldr	r2, [pc, #380]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 8000704:	4413      	add	r3, r2
 8000706:	785b      	ldrb	r3, [r3, #1]
 8000708:	4619      	mov	r1, r3
										  + (motorDriverStr.RecvBuff[motorDriverStr.recCnt -1] << 8);
 800070a:	4b5d      	ldr	r3, [pc, #372]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 800070c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000710:	3b01      	subs	r3, #1
 8000712:	4a5b      	ldr	r2, [pc, #364]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 8000714:	4413      	add	r3, r2
 8000716:	785b      	ldrb	r3, [r3, #1]
 8000718:	021b      	lsls	r3, r3, #8
 800071a:	b29b      	uxth	r3, r3
		nFarCRC = motorDriverStr.RecvBuff[motorDriverStr.recCnt - 2]
 800071c:	440b      	add	r3, r1
 800071e:	807b      	strh	r3, [r7, #2]
		if (nFarCRC == motorDriverStr.localCRCValue) {
 8000720:	4b57      	ldr	r3, [pc, #348]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 8000722:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000724:	887a      	ldrh	r2, [r7, #2]
 8000726:	429a      	cmp	r2, r3
 8000728:	f040 809a 	bne.w	8000860 <ProcessData_RecvFromMotorDriver+0x194>
			uint8_t slaveId = 0x00;
 800072c:	2300      	movs	r3, #0
 800072e:	707b      	strb	r3, [r7, #1]
			uint8_t nRegNum = 0x00;
 8000730:	2300      	movs	r3, #0
 8000732:	703b      	strb	r3, [r7, #0]

			slaveId = motorDriverStr.RecvBuff[0];		// 从机地址
 8000734:	4b52      	ldr	r3, [pc, #328]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 8000736:	785b      	ldrb	r3, [r3, #1]
 8000738:	707b      	strb	r3, [r7, #1]
			nRegNum = motorDriverStr.RecvBuff[2] / 2;	// 寄存器数量
 800073a:	4b51      	ldr	r3, [pc, #324]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 800073c:	78db      	ldrb	r3, [r3, #3]
 800073e:	085b      	lsrs	r3, r3, #1
 8000740:	703b      	strb	r3, [r7, #0]

			// 对号入座赋值
			if(slaveId == 0x01) {
 8000742:	787b      	ldrb	r3, [r7, #1]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d11f      	bne.n	8000788 <ProcessData_RecvFromMotorDriver+0xbc>
				for (uint8_t idx = 0; idx < nRegNum; idx++) {
 8000748:	2300      	movs	r3, #0
 800074a:	71fb      	strb	r3, [r7, #7]
 800074c:	e018      	b.n	8000780 <ProcessData_RecvFromMotorDriver+0xb4>
					slaveStr.ReadRegsGroup[0 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 800074e:	79fb      	ldrb	r3, [r7, #7]
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	3303      	adds	r3, #3
 8000754:	4a4a      	ldr	r2, [pc, #296]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 8000756:	4413      	add	r3, r2
 8000758:	785b      	ldrb	r3, [r3, #1]
 800075a:	021b      	lsls	r3, r3, #8
 800075c:	b29a      	uxth	r2, r3
							+ motorDriverStr.RecvBuff[4 + idx*2];
 800075e:	79fb      	ldrb	r3, [r7, #7]
 8000760:	3302      	adds	r3, #2
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	4946      	ldr	r1, [pc, #280]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 8000766:	440b      	add	r3, r1
 8000768:	785b      	ldrb	r3, [r3, #1]
 800076a:	4619      	mov	r1, r3
					slaveStr.ReadRegsGroup[0 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 800076c:	79fb      	ldrb	r3, [r7, #7]
							+ motorDriverStr.RecvBuff[4 + idx*2];
 800076e:	440a      	add	r2, r1
 8000770:	b291      	uxth	r1, r2
					slaveStr.ReadRegsGroup[0 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 8000772:	4a45      	ldr	r2, [pc, #276]	@ (8000888 <ProcessData_RecvFromMotorDriver+0x1bc>)
 8000774:	3384      	adds	r3, #132	@ 0x84
 8000776:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for (uint8_t idx = 0; idx < nRegNum; idx++) {
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	3301      	adds	r3, #1
 800077e:	71fb      	strb	r3, [r7, #7]
 8000780:	79fa      	ldrb	r2, [r7, #7]
 8000782:	783b      	ldrb	r3, [r7, #0]
 8000784:	429a      	cmp	r2, r3
 8000786:	d3e2      	bcc.n	800074e <ProcessData_RecvFromMotorDriver+0x82>
				}
			}
			if(slaveId == 0x02) {
 8000788:	787b      	ldrb	r3, [r7, #1]
 800078a:	2b02      	cmp	r3, #2
 800078c:	d120      	bne.n	80007d0 <ProcessData_RecvFromMotorDriver+0x104>
				for (uint8_t idx = 0; idx < nRegNum; idx++) {
 800078e:	2300      	movs	r3, #0
 8000790:	71bb      	strb	r3, [r7, #6]
 8000792:	e019      	b.n	80007c8 <ProcessData_RecvFromMotorDriver+0xfc>
					slaveStr.ReadRegsGroup[10 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 8000794:	79bb      	ldrb	r3, [r7, #6]
 8000796:	005b      	lsls	r3, r3, #1
 8000798:	3303      	adds	r3, #3
 800079a:	4a39      	ldr	r2, [pc, #228]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 800079c:	4413      	add	r3, r2
 800079e:	785b      	ldrb	r3, [r3, #1]
 80007a0:	021b      	lsls	r3, r3, #8
 80007a2:	b29a      	uxth	r2, r3
							+ motorDriverStr.RecvBuff[4 + idx*2];
 80007a4:	79bb      	ldrb	r3, [r7, #6]
 80007a6:	3302      	adds	r3, #2
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	4935      	ldr	r1, [pc, #212]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 80007ac:	440b      	add	r3, r1
 80007ae:	785b      	ldrb	r3, [r3, #1]
 80007b0:	4619      	mov	r1, r3
					slaveStr.ReadRegsGroup[10 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 80007b2:	79bb      	ldrb	r3, [r7, #6]
 80007b4:	330a      	adds	r3, #10
							+ motorDriverStr.RecvBuff[4 + idx*2];
 80007b6:	440a      	add	r2, r1
 80007b8:	b291      	uxth	r1, r2
					slaveStr.ReadRegsGroup[10 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 80007ba:	4a33      	ldr	r2, [pc, #204]	@ (8000888 <ProcessData_RecvFromMotorDriver+0x1bc>)
 80007bc:	3384      	adds	r3, #132	@ 0x84
 80007be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for (uint8_t idx = 0; idx < nRegNum; idx++) {
 80007c2:	79bb      	ldrb	r3, [r7, #6]
 80007c4:	3301      	adds	r3, #1
 80007c6:	71bb      	strb	r3, [r7, #6]
 80007c8:	79ba      	ldrb	r2, [r7, #6]
 80007ca:	783b      	ldrb	r3, [r7, #0]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d3e1      	bcc.n	8000794 <ProcessData_RecvFromMotorDriver+0xc8>
				}
			}
			if(slaveId == 0x03) {
 80007d0:	787b      	ldrb	r3, [r7, #1]
 80007d2:	2b03      	cmp	r3, #3
 80007d4:	d120      	bne.n	8000818 <ProcessData_RecvFromMotorDriver+0x14c>
				for (uint8_t idx = 0; idx < nRegNum; idx++) {
 80007d6:	2300      	movs	r3, #0
 80007d8:	717b      	strb	r3, [r7, #5]
 80007da:	e019      	b.n	8000810 <ProcessData_RecvFromMotorDriver+0x144>
					slaveStr.ReadRegsGroup[20 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 80007dc:	797b      	ldrb	r3, [r7, #5]
 80007de:	005b      	lsls	r3, r3, #1
 80007e0:	3303      	adds	r3, #3
 80007e2:	4a27      	ldr	r2, [pc, #156]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 80007e4:	4413      	add	r3, r2
 80007e6:	785b      	ldrb	r3, [r3, #1]
 80007e8:	021b      	lsls	r3, r3, #8
 80007ea:	b29a      	uxth	r2, r3
							+ motorDriverStr.RecvBuff[4 + idx*2];
 80007ec:	797b      	ldrb	r3, [r7, #5]
 80007ee:	3302      	adds	r3, #2
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	4923      	ldr	r1, [pc, #140]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 80007f4:	440b      	add	r3, r1
 80007f6:	785b      	ldrb	r3, [r3, #1]
 80007f8:	4619      	mov	r1, r3
					slaveStr.ReadRegsGroup[20 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 80007fa:	797b      	ldrb	r3, [r7, #5]
 80007fc:	3314      	adds	r3, #20
							+ motorDriverStr.RecvBuff[4 + idx*2];
 80007fe:	440a      	add	r2, r1
 8000800:	b291      	uxth	r1, r2
					slaveStr.ReadRegsGroup[20 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 8000802:	4a21      	ldr	r2, [pc, #132]	@ (8000888 <ProcessData_RecvFromMotorDriver+0x1bc>)
 8000804:	3384      	adds	r3, #132	@ 0x84
 8000806:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for (uint8_t idx = 0; idx < nRegNum; idx++) {
 800080a:	797b      	ldrb	r3, [r7, #5]
 800080c:	3301      	adds	r3, #1
 800080e:	717b      	strb	r3, [r7, #5]
 8000810:	797a      	ldrb	r2, [r7, #5]
 8000812:	783b      	ldrb	r3, [r7, #0]
 8000814:	429a      	cmp	r2, r3
 8000816:	d3e1      	bcc.n	80007dc <ProcessData_RecvFromMotorDriver+0x110>
				}
			}
			if(slaveId == 0x04) {
 8000818:	787b      	ldrb	r3, [r7, #1]
 800081a:	2b04      	cmp	r3, #4
 800081c:	d120      	bne.n	8000860 <ProcessData_RecvFromMotorDriver+0x194>
				for (uint8_t idx = 0; idx < nRegNum; idx++) {
 800081e:	2300      	movs	r3, #0
 8000820:	713b      	strb	r3, [r7, #4]
 8000822:	e019      	b.n	8000858 <ProcessData_RecvFromMotorDriver+0x18c>
					slaveStr.ReadRegsGroup[30 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 8000824:	793b      	ldrb	r3, [r7, #4]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	3303      	adds	r3, #3
 800082a:	4a15      	ldr	r2, [pc, #84]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 800082c:	4413      	add	r3, r2
 800082e:	785b      	ldrb	r3, [r3, #1]
 8000830:	021b      	lsls	r3, r3, #8
 8000832:	b29a      	uxth	r2, r3
							+ motorDriverStr.RecvBuff[4 + idx*2];
 8000834:	793b      	ldrb	r3, [r7, #4]
 8000836:	3302      	adds	r3, #2
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	4911      	ldr	r1, [pc, #68]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 800083c:	440b      	add	r3, r1
 800083e:	785b      	ldrb	r3, [r3, #1]
 8000840:	4619      	mov	r1, r3
					slaveStr.ReadRegsGroup[30 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 8000842:	793b      	ldrb	r3, [r7, #4]
 8000844:	331e      	adds	r3, #30
							+ motorDriverStr.RecvBuff[4 + idx*2];
 8000846:	440a      	add	r2, r1
 8000848:	b291      	uxth	r1, r2
					slaveStr.ReadRegsGroup[30 + idx] = (motorDriverStr.RecvBuff[3 + idx*2] << 8)
 800084a:	4a0f      	ldr	r2, [pc, #60]	@ (8000888 <ProcessData_RecvFromMotorDriver+0x1bc>)
 800084c:	3384      	adds	r3, #132	@ 0x84
 800084e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for (uint8_t idx = 0; idx < nRegNum; idx++) {
 8000852:	793b      	ldrb	r3, [r7, #4]
 8000854:	3301      	adds	r3, #1
 8000856:	713b      	strb	r3, [r7, #4]
 8000858:	793a      	ldrb	r2, [r7, #4]
 800085a:	783b      	ldrb	r3, [r7, #0]
 800085c:	429a      	cmp	r2, r3
 800085e:	d3e1      	bcc.n	8000824 <ProcessData_RecvFromMotorDriver+0x158>
				}
			}
		} // 通过CRC校验的才处理
	}
	// 处理完这一帧数据，复位
	motorDriverStr.recCnt = 0x00;
 8000860:	4b07      	ldr	r3, [pc, #28]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 8000862:	2200      	movs	r2, #0
 8000864:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	motorDriverStr.recFrameFlag = 0x00;
 8000868:	4b05      	ldr	r3, [pc, #20]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 800086a:	2200      	movs	r2, #0
 800086c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	motorDriverStr.localCRCValue = 0x0000;
 8000870:	4b03      	ldr	r3, [pc, #12]	@ (8000880 <ProcessData_RecvFromMotorDriver+0x1b4>)
 8000872:	2200      	movs	r2, #0
 8000874:	849a      	strh	r2, [r3, #36]	@ 0x24
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	20000124 	.word	0x20000124
 8000884:	20000125 	.word	0x20000125
 8000888:	20000160 	.word	0x20000160

0800088c <ProcessData_TransToMotorDriver>:
 *
 * 单片机做主站，发送控制命令
 *
 *--------------------------------------------------------*/
void ProcessData_TransToMotorDriver(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b0a0      	sub	sp, #128	@ 0x80
 8000890:	af02      	add	r7, sp, #8
	static uint8_t prev_run_times;
	static uint16_t prev_duty_7_5_v;

	switch (REC_CTRL_ARRAY_IDX) {
 8000892:	4bcc      	ldr	r3, [pc, #816]	@ (8000bc4 <ProcessData_TransToMotorDriver+0x338>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	2b20      	cmp	r3, #32
 8000898:	f200 82ab 	bhi.w	8000df2 <ProcessData_TransToMotorDriver+0x566>
 800089c:	a201      	add	r2, pc, #4	@ (adr r2, 80008a4 <ProcessData_TransToMotorDriver+0x18>)
 800089e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008a2:	bf00      	nop
 80008a4:	08000929 	.word	0x08000929
 80008a8:	08000975 	.word	0x08000975
 80008ac:	080009bb 	.word	0x080009bb
 80008b0:	08000cd1 	.word	0x08000cd1
 80008b4:	08000df3 	.word	0x08000df3
 80008b8:	08000df3 	.word	0x08000df3
 80008bc:	08000df3 	.word	0x08000df3
 80008c0:	08000df3 	.word	0x08000df3
 80008c4:	08000df3 	.word	0x08000df3
 80008c8:	08000df3 	.word	0x08000df3
 80008cc:	08000a07 	.word	0x08000a07
 80008d0:	08000a53 	.word	0x08000a53
 80008d4:	08000a99 	.word	0x08000a99
 80008d8:	08000df3 	.word	0x08000df3
 80008dc:	08000df3 	.word	0x08000df3
 80008e0:	08000df3 	.word	0x08000df3
 80008e4:	08000df3 	.word	0x08000df3
 80008e8:	08000df3 	.word	0x08000df3
 80008ec:	08000df3 	.word	0x08000df3
 80008f0:	08000df3 	.word	0x08000df3
 80008f4:	08000ae5 	.word	0x08000ae5
 80008f8:	08000b31 	.word	0x08000b31
 80008fc:	08000b77 	.word	0x08000b77
 8000900:	08000df3 	.word	0x08000df3
 8000904:	08000df3 	.word	0x08000df3
 8000908:	08000df3 	.word	0x08000df3
 800090c:	08000df3 	.word	0x08000df3
 8000910:	08000df3 	.word	0x08000df3
 8000914:	08000df3 	.word	0x08000df3
 8000918:	08000df3 	.word	0x08000df3
 800091c:	08000bf5 	.word	0x08000bf5
 8000920:	08000c41 	.word	0x08000c41
 8000924:	08000c87 	.word	0x08000c87
	case 0:
		// 处理开始测试 当0x9000/0x900A/0x9014/0x901E = 1时
		if (1 == slaveStr.WriteRegsGroup[0]) {
 8000928:	4ba7      	ldr	r3, [pc, #668]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 800092a:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 800092e:	2b01      	cmp	r3, #1
 8000930:	d11b      	bne.n	800096a <ProcessData_TransToMotorDriver+0xde>
			uint8_t send_data[8] = {0x01, 0x06, 0x00, 0xF3, 0x00, 0x01,};
 8000932:	4aa6      	ldr	r2, [pc, #664]	@ (8000bcc <ProcessData_TransToMotorDriver+0x340>)
 8000934:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000938:	e892 0003 	ldmia.w	r2, {r0, r1}
 800093c:	6018      	str	r0, [r3, #0]
 800093e:	3304      	adds	r3, #4
 8000940:	8019      	strh	r1, [r3, #0]
 8000942:	3302      	adds	r3, #2
 8000944:	0c0a      	lsrs	r2, r1, #16
 8000946:	701a      	strb	r2, [r3, #0]
 8000948:	2300      	movs	r3, #0
 800094a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 800094e:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 8000952:	2328      	movs	r3, #40	@ 0x28
 8000954:	9300      	str	r3, [sp, #0]
 8000956:	f04f 33ff 	mov.w	r3, #4294967295
 800095a:	2208      	movs	r2, #8
 800095c:	489c      	ldr	r0, [pc, #624]	@ (8000bd0 <ProcessData_TransToMotorDriver+0x344>)
 800095e:	f000 fab1 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[0] = 0; // 避免重复写
 8000962:	4b99      	ldr	r3, [pc, #612]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000964:	2200      	movs	r2, #0
 8000966:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
		}
		slaveStr.ReadRegsGroup[0] = 1;		// 为了让电缸能顶动
 800096a:	4b97      	ldr	r3, [pc, #604]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 800096c:	2201      	movs	r2, #1
 800096e:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
		break;
 8000972:	e23e      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>

	case 1:
		// 处理复位命令
		if (1 == slaveStr.WriteRegsGroup[1]) {
 8000974:	4b94      	ldr	r3, [pc, #592]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000976:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800097a:	2b01      	cmp	r3, #1
 800097c:	f040 8230 	bne.w	8000de0 <ProcessData_TransToMotorDriver+0x554>
			// 电机驱动器自定义过程，复位0x7102=1
			uint8_t send_data[8] = {0x01, 0x06, 0x71, 0x02, 0x00, 0x01,};
 8000980:	4a94      	ldr	r2, [pc, #592]	@ (8000bd4 <ProcessData_TransToMotorDriver+0x348>)
 8000982:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000986:	e892 0003 	ldmia.w	r2, {r0, r1}
 800098a:	6018      	str	r0, [r3, #0]
 800098c:	3304      	adds	r3, #4
 800098e:	8019      	strh	r1, [r3, #0]
 8000990:	3302      	adds	r3, #2
 8000992:	0c0a      	lsrs	r2, r1, #16
 8000994:	701a      	strb	r2, [r3, #0]
 8000996:	2300      	movs	r3, #0
 8000998:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 800099c:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 80009a0:	2328      	movs	r3, #40	@ 0x28
 80009a2:	9300      	str	r3, [sp, #0]
 80009a4:	f04f 33ff 	mov.w	r3, #4294967295
 80009a8:	2208      	movs	r2, #8
 80009aa:	4889      	ldr	r0, [pc, #548]	@ (8000bd0 <ProcessData_TransToMotorDriver+0x344>)
 80009ac:	f000 fa8a 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[1] = 0; // 避免重复写
 80009b0:	4b85      	ldr	r3, [pc, #532]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	f8a3 215a 	strh.w	r2, [r3, #346]	@ 0x15a
		}
		break;
 80009b8:	e212      	b.n	8000de0 <ProcessData_TransToMotorDriver+0x554>

	case 2:
		// 处理停止测试
		if (1 == slaveStr.WriteRegsGroup[2]) {
 80009ba:	4b83      	ldr	r3, [pc, #524]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 80009bc:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d11b      	bne.n	80009fc <ProcessData_TransToMotorDriver+0x170>
			uint8_t send_data[8] = {0x01, 0x06, 0x00, 0xF3, 0x00, 0x00,};
 80009c4:	4a84      	ldr	r2, [pc, #528]	@ (8000bd8 <ProcessData_TransToMotorDriver+0x34c>)
 80009c6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80009ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009ce:	6018      	str	r0, [r3, #0]
 80009d0:	3304      	adds	r3, #4
 80009d2:	8019      	strh	r1, [r3, #0]
 80009d4:	3302      	adds	r3, #2
 80009d6:	0c0a      	lsrs	r2, r1, #16
 80009d8:	701a      	strb	r2, [r3, #0]
 80009da:	2300      	movs	r3, #0
 80009dc:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 80009e0:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 80009e4:	2328      	movs	r3, #40	@ 0x28
 80009e6:	9300      	str	r3, [sp, #0]
 80009e8:	f04f 33ff 	mov.w	r3, #4294967295
 80009ec:	2208      	movs	r2, #8
 80009ee:	4878      	ldr	r0, [pc, #480]	@ (8000bd0 <ProcessData_TransToMotorDriver+0x344>)
 80009f0:	f000 fa68 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[2] = 0; // 避免重复写
 80009f4:	4b74      	ldr	r3, [pc, #464]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		}
		slaveStr.ReadRegsGroup[0] = 0;		// 为了让电机的控制停下来
 80009fc:	4b72      	ldr	r3, [pc, #456]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
		break;
 8000a04:	e1f5      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>

	case 10:
		// 处理开始测试 当0x9000/0x900A/0x9014/0x901E = 1时
		if (1 == slaveStr.WriteRegsGroup[10]) {
 8000a06:	4b70      	ldr	r3, [pc, #448]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000a08:	f8b3 316c 	ldrh.w	r3, [r3, #364]	@ 0x16c
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d11b      	bne.n	8000a48 <ProcessData_TransToMotorDriver+0x1bc>
			uint8_t send_data[8] = {0x02, 0x06, 0x00, 0xF3, 0x00, 0x01,};
 8000a10:	4a72      	ldr	r2, [pc, #456]	@ (8000bdc <ProcessData_TransToMotorDriver+0x350>)
 8000a12:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a16:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a1a:	6018      	str	r0, [r3, #0]
 8000a1c:	3304      	adds	r3, #4
 8000a1e:	8019      	strh	r1, [r3, #0]
 8000a20:	3302      	adds	r3, #2
 8000a22:	0c0a      	lsrs	r2, r1, #16
 8000a24:	701a      	strb	r2, [r3, #0]
 8000a26:	2300      	movs	r3, #0
 8000a28:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 8000a2c:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8000a30:	2328      	movs	r3, #40	@ 0x28
 8000a32:	9300      	str	r3, [sp, #0]
 8000a34:	f04f 33ff 	mov.w	r3, #4294967295
 8000a38:	2208      	movs	r2, #8
 8000a3a:	4865      	ldr	r0, [pc, #404]	@ (8000bd0 <ProcessData_TransToMotorDriver+0x344>)
 8000a3c:	f000 fa42 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[10] = 0; // 避免重复写
 8000a40:	4b61      	ldr	r3, [pc, #388]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	f8a3 216c 	strh.w	r2, [r3, #364]	@ 0x16c
		}
		slaveStr.ReadRegsGroup[10] = 1;		// 为了让电缸能顶动
 8000a48:	4b5f      	ldr	r3, [pc, #380]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	f8a3 211c 	strh.w	r2, [r3, #284]	@ 0x11c
		break;
 8000a50:	e1cf      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>

	case 11:
		// 处理复位命令
		if (1 == slaveStr.WriteRegsGroup[11]) {
 8000a52:	4b5d      	ldr	r3, [pc, #372]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000a54:	f8b3 316e 	ldrh.w	r3, [r3, #366]	@ 0x16e
 8000a58:	2b01      	cmp	r3, #1
 8000a5a:	f040 81c3 	bne.w	8000de4 <ProcessData_TransToMotorDriver+0x558>
			// 电机驱动器自定义过程，复位0x7102=1
			uint8_t send_data[8] = {0x02, 0x06, 0x71, 0x02, 0x00, 0x01,};
 8000a5e:	4a60      	ldr	r2, [pc, #384]	@ (8000be0 <ProcessData_TransToMotorDriver+0x354>)
 8000a60:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000a64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a68:	6018      	str	r0, [r3, #0]
 8000a6a:	3304      	adds	r3, #4
 8000a6c:	8019      	strh	r1, [r3, #0]
 8000a6e:	3302      	adds	r3, #2
 8000a70:	0c0a      	lsrs	r2, r1, #16
 8000a72:	701a      	strb	r2, [r3, #0]
 8000a74:	2300      	movs	r3, #0
 8000a76:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 8000a7a:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000a7e:	2328      	movs	r3, #40	@ 0x28
 8000a80:	9300      	str	r3, [sp, #0]
 8000a82:	f04f 33ff 	mov.w	r3, #4294967295
 8000a86:	2208      	movs	r2, #8
 8000a88:	4851      	ldr	r0, [pc, #324]	@ (8000bd0 <ProcessData_TransToMotorDriver+0x344>)
 8000a8a:	f000 fa1b 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[11] = 0; // 避免重复写
 8000a8e:	4b4e      	ldr	r3, [pc, #312]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	f8a3 216e 	strh.w	r2, [r3, #366]	@ 0x16e
		}
		break;
 8000a96:	e1a5      	b.n	8000de4 <ProcessData_TransToMotorDriver+0x558>

	case 12:
		// 处理停止测试
		if (1 == slaveStr.WriteRegsGroup[12]) {
 8000a98:	4b4b      	ldr	r3, [pc, #300]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000a9a:	f8b3 3170 	ldrh.w	r3, [r3, #368]	@ 0x170
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d11b      	bne.n	8000ada <ProcessData_TransToMotorDriver+0x24e>
			uint8_t send_data[8] = {0x02, 0x06, 0x00, 0xF3, 0x00, 0x00,};
 8000aa2:	4a50      	ldr	r2, [pc, #320]	@ (8000be4 <ProcessData_TransToMotorDriver+0x358>)
 8000aa4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000aa8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aac:	6018      	str	r0, [r3, #0]
 8000aae:	3304      	adds	r3, #4
 8000ab0:	8019      	strh	r1, [r3, #0]
 8000ab2:	3302      	adds	r3, #2
 8000ab4:	0c0a      	lsrs	r2, r1, #16
 8000ab6:	701a      	strb	r2, [r3, #0]
 8000ab8:	2300      	movs	r3, #0
 8000aba:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 8000abe:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8000ac2:	2328      	movs	r3, #40	@ 0x28
 8000ac4:	9300      	str	r3, [sp, #0]
 8000ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aca:	2208      	movs	r2, #8
 8000acc:	4840      	ldr	r0, [pc, #256]	@ (8000bd0 <ProcessData_TransToMotorDriver+0x344>)
 8000ace:	f000 f9f9 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[12] = 0; // 避免重复写
 8000ad2:	4b3d      	ldr	r3, [pc, #244]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f8a3 2170 	strh.w	r2, [r3, #368]	@ 0x170
		}
		slaveStr.ReadRegsGroup[10] = 0;		// 为了让电机的控制停下来
 8000ada:	4b3b      	ldr	r3, [pc, #236]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	f8a3 211c 	strh.w	r2, [r3, #284]	@ 0x11c
		break;
 8000ae2:	e186      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>

	case 20:
		// 处理开始测试 当0x9000/0x900A/0x9014/0x901E = 1时
		if (1 == slaveStr.WriteRegsGroup[20]) {
 8000ae4:	4b38      	ldr	r3, [pc, #224]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000ae6:	f8b3 3180 	ldrh.w	r3, [r3, #384]	@ 0x180
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d11b      	bne.n	8000b26 <ProcessData_TransToMotorDriver+0x29a>
			uint8_t send_data[8] = {0x03, 0x06, 0x00, 0xF3, 0x00, 0x01,};
 8000aee:	4a3e      	ldr	r2, [pc, #248]	@ (8000be8 <ProcessData_TransToMotorDriver+0x35c>)
 8000af0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000af4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000af8:	6018      	str	r0, [r3, #0]
 8000afa:	3304      	adds	r3, #4
 8000afc:	8019      	strh	r1, [r3, #0]
 8000afe:	3302      	adds	r3, #2
 8000b00:	0c0a      	lsrs	r2, r1, #16
 8000b02:	701a      	strb	r2, [r3, #0]
 8000b04:	2300      	movs	r3, #0
 8000b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 8000b0a:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8000b0e:	2328      	movs	r3, #40	@ 0x28
 8000b10:	9300      	str	r3, [sp, #0]
 8000b12:	f04f 33ff 	mov.w	r3, #4294967295
 8000b16:	2208      	movs	r2, #8
 8000b18:	482d      	ldr	r0, [pc, #180]	@ (8000bd0 <ProcessData_TransToMotorDriver+0x344>)
 8000b1a:	f000 f9d3 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[20] = 0; // 避免重复写
 8000b1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	f8a3 2180 	strh.w	r2, [r3, #384]	@ 0x180
		}
		slaveStr.ReadRegsGroup[20] = 1;		// 为了让电缸能顶动
 8000b26:	4b28      	ldr	r3, [pc, #160]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
		break;
 8000b2e:	e160      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>

	case 21:
		// 处理复位命令
		if (1 == slaveStr.WriteRegsGroup[21]) {
 8000b30:	4b25      	ldr	r3, [pc, #148]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000b32:	f8b3 3182 	ldrh.w	r3, [r3, #386]	@ 0x182
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	f040 8156 	bne.w	8000de8 <ProcessData_TransToMotorDriver+0x55c>
			// 电机驱动器自定义过程，复位0x7102=1
			uint8_t send_data[8] = {0x03, 0x06, 0x71, 0x02, 0x00, 0x01,};
 8000b3c:	4a2b      	ldr	r2, [pc, #172]	@ (8000bec <ProcessData_TransToMotorDriver+0x360>)
 8000b3e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000b42:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b46:	6018      	str	r0, [r3, #0]
 8000b48:	3304      	adds	r3, #4
 8000b4a:	8019      	strh	r1, [r3, #0]
 8000b4c:	3302      	adds	r3, #2
 8000b4e:	0c0a      	lsrs	r2, r1, #16
 8000b50:	701a      	strb	r2, [r3, #0]
 8000b52:	2300      	movs	r3, #0
 8000b54:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 8000b58:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000b5c:	2328      	movs	r3, #40	@ 0x28
 8000b5e:	9300      	str	r3, [sp, #0]
 8000b60:	f04f 33ff 	mov.w	r3, #4294967295
 8000b64:	2208      	movs	r2, #8
 8000b66:	481a      	ldr	r0, [pc, #104]	@ (8000bd0 <ProcessData_TransToMotorDriver+0x344>)
 8000b68:	f000 f9ac 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[21] = 0; // 避免重复写
 8000b6c:	4b16      	ldr	r3, [pc, #88]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f8a3 2182 	strh.w	r2, [r3, #386]	@ 0x182
		}
		break;
 8000b74:	e138      	b.n	8000de8 <ProcessData_TransToMotorDriver+0x55c>

	case 22:
		// 处理停止测试
		if (1 == slaveStr.WriteRegsGroup[22]) {
 8000b76:	4b14      	ldr	r3, [pc, #80]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000b78:	f8b3 3184 	ldrh.w	r3, [r3, #388]	@ 0x184
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d11b      	bne.n	8000bb8 <ProcessData_TransToMotorDriver+0x32c>
			uint8_t send_data[8] = {0x03, 0x06, 0x00, 0xF3, 0x00, 0x00,};
 8000b80:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf0 <ProcessData_TransToMotorDriver+0x364>)
 8000b82:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b86:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b8a:	6018      	str	r0, [r3, #0]
 8000b8c:	3304      	adds	r3, #4
 8000b8e:	8019      	strh	r1, [r3, #0]
 8000b90:	3302      	adds	r3, #2
 8000b92:	0c0a      	lsrs	r2, r1, #16
 8000b94:	701a      	strb	r2, [r3, #0]
 8000b96:	2300      	movs	r3, #0
 8000b98:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 8000b9c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000ba0:	2328      	movs	r3, #40	@ 0x28
 8000ba2:	9300      	str	r3, [sp, #0]
 8000ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba8:	2208      	movs	r2, #8
 8000baa:	4809      	ldr	r0, [pc, #36]	@ (8000bd0 <ProcessData_TransToMotorDriver+0x344>)
 8000bac:	f000 f98a 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[22] = 0; // 避免重复写
 8000bb0:	4b05      	ldr	r3, [pc, #20]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	f8a3 2184 	strh.w	r2, [r3, #388]	@ 0x184
		}
		slaveStr.ReadRegsGroup[20] = 0;		// 为了让电机的控制停下来
 8000bb8:	4b03      	ldr	r3, [pc, #12]	@ (8000bc8 <ProcessData_TransToMotorDriver+0x33c>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
		break;
 8000bc0:	e117      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>
 8000bc2:	bf00      	nop
 8000bc4:	2000030a 	.word	0x2000030a
 8000bc8:	20000160 	.word	0x20000160
 8000bcc:	08008c98 	.word	0x08008c98
 8000bd0:	20000450 	.word	0x20000450
 8000bd4:	08008ca0 	.word	0x08008ca0
 8000bd8:	08008ca8 	.word	0x08008ca8
 8000bdc:	08008cb0 	.word	0x08008cb0
 8000be0:	08008cb8 	.word	0x08008cb8
 8000be4:	08008cc0 	.word	0x08008cc0
 8000be8:	08008cc8 	.word	0x08008cc8
 8000bec:	08008cd0 	.word	0x08008cd0
 8000bf0:	08008cd8 	.word	0x08008cd8

	case 30:
		// 处理开始测试 当0x9000/0x900A/0x9014/0x901E = 1时
		if (1 == slaveStr.WriteRegsGroup[30]) {
 8000bf4:	4b81      	ldr	r3, [pc, #516]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000bf6:	f8b3 3194 	ldrh.w	r3, [r3, #404]	@ 0x194
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d11b      	bne.n	8000c36 <ProcessData_TransToMotorDriver+0x3aa>
			uint8_t send_data[8] = {0x04, 0x06, 0x00, 0xF3, 0x00, 0x01,};
 8000bfe:	4a80      	ldr	r2, [pc, #512]	@ (8000e00 <ProcessData_TransToMotorDriver+0x574>)
 8000c00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c08:	6018      	str	r0, [r3, #0]
 8000c0a:	3304      	adds	r3, #4
 8000c0c:	8019      	strh	r1, [r3, #0]
 8000c0e:	3302      	adds	r3, #2
 8000c10:	0c0a      	lsrs	r2, r1, #16
 8000c12:	701a      	strb	r2, [r3, #0]
 8000c14:	2300      	movs	r3, #0
 8000c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 8000c1a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8000c1e:	2328      	movs	r3, #40	@ 0x28
 8000c20:	9300      	str	r3, [sp, #0]
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
 8000c26:	2208      	movs	r2, #8
 8000c28:	4876      	ldr	r0, [pc, #472]	@ (8000e04 <ProcessData_TransToMotorDriver+0x578>)
 8000c2a:	f000 f94b 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[30] = 0; // 避免重复写
 8000c2e:	4b73      	ldr	r3, [pc, #460]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	f8a3 2194 	strh.w	r2, [r3, #404]	@ 0x194
		}
		slaveStr.ReadRegsGroup[30] = 1;		// 为了让电缸能顶动
 8000c36:	4b71      	ldr	r3, [pc, #452]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
		break;
 8000c3e:	e0d8      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>

	case 31:
		// 处理复位命令
		if (1 == slaveStr.WriteRegsGroup[31]) {
 8000c40:	4b6e      	ldr	r3, [pc, #440]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000c42:	f8b3 3196 	ldrh.w	r3, [r3, #406]	@ 0x196
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	f040 80d0 	bne.w	8000dec <ProcessData_TransToMotorDriver+0x560>
			// 电机驱动器自定义过程，复位0x7102=1
			uint8_t send_data[8] = {0x04, 0x06, 0x71, 0x02, 0x00, 0x01,};
 8000c4c:	4a6e      	ldr	r2, [pc, #440]	@ (8000e08 <ProcessData_TransToMotorDriver+0x57c>)
 8000c4e:	f107 031c 	add.w	r3, r7, #28
 8000c52:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c56:	6018      	str	r0, [r3, #0]
 8000c58:	3304      	adds	r3, #4
 8000c5a:	8019      	strh	r1, [r3, #0]
 8000c5c:	3302      	adds	r3, #2
 8000c5e:	0c0a      	lsrs	r2, r1, #16
 8000c60:	701a      	strb	r2, [r3, #0]
 8000c62:	2300      	movs	r3, #0
 8000c64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 8000c68:	f107 011c 	add.w	r1, r7, #28
 8000c6c:	2328      	movs	r3, #40	@ 0x28
 8000c6e:	9300      	str	r3, [sp, #0]
 8000c70:	f04f 33ff 	mov.w	r3, #4294967295
 8000c74:	2208      	movs	r2, #8
 8000c76:	4863      	ldr	r0, [pc, #396]	@ (8000e04 <ProcessData_TransToMotorDriver+0x578>)
 8000c78:	f000 f924 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[31] = 0; // 避免重复写
 8000c7c:	4b5f      	ldr	r3, [pc, #380]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f8a3 2196 	strh.w	r2, [r3, #406]	@ 0x196
		}
		break;
 8000c84:	e0b2      	b.n	8000dec <ProcessData_TransToMotorDriver+0x560>

	case 32:
		// 处理停止测试
		if (1 == slaveStr.WriteRegsGroup[32]) {
 8000c86:	4b5d      	ldr	r3, [pc, #372]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000c88:	f8b3 3198 	ldrh.w	r3, [r3, #408]	@ 0x198
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d11a      	bne.n	8000cc6 <ProcessData_TransToMotorDriver+0x43a>
			uint8_t send_data[8] = {0x04, 0x06, 0x00, 0xF3, 0x00, 0x00,};
 8000c90:	4a5e      	ldr	r2, [pc, #376]	@ (8000e0c <ProcessData_TransToMotorDriver+0x580>)
 8000c92:	f107 0314 	add.w	r3, r7, #20
 8000c96:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c9a:	6018      	str	r0, [r3, #0]
 8000c9c:	3304      	adds	r3, #4
 8000c9e:	8019      	strh	r1, [r3, #0]
 8000ca0:	3302      	adds	r3, #2
 8000ca2:	0c0a      	lsrs	r2, r1, #16
 8000ca4:	701a      	strb	r2, [r3, #0]
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	76fb      	strb	r3, [r7, #27]
			UART_SendDataWithSemaphore(&huart2, send_data, 8, osWaitForever, 40);
 8000caa:	f107 0114 	add.w	r1, r7, #20
 8000cae:	2328      	movs	r3, #40	@ 0x28
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cb6:	2208      	movs	r2, #8
 8000cb8:	4852      	ldr	r0, [pc, #328]	@ (8000e04 <ProcessData_TransToMotorDriver+0x578>)
 8000cba:	f000 f903 	bl	8000ec4 <UART_SendDataWithSemaphore>
			slaveStr.WriteRegsGroup[32] = 0; // 避免重复写
 8000cbe:	4b4f      	ldr	r3, [pc, #316]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	f8a3 2198 	strh.w	r2, [r3, #408]	@ 0x198
		}
		slaveStr.ReadRegsGroup[30] = 0;		// 为了让电机的控制停下来
 8000cc6:	4b4d      	ldr	r3, [pc, #308]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
		break;
 8000cce:	e090      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>

	case 3:
		// 如果设置的跑合次数或者7.5V收回时的占空比有变化，则同步给电机驱动器
		if ((slaveStr.WriteRegsGroup[3] != prev_run_times) || (slaveStr.WriteRegsGroup[40] != prev_duty_7_5_v)) {
 8000cd0:	4b4a      	ldr	r3, [pc, #296]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000cd2:	f8b3 315e 	ldrh.w	r3, [r3, #350]	@ 0x15e
 8000cd6:	4a4e      	ldr	r2, [pc, #312]	@ (8000e10 <ProcessData_TransToMotorDriver+0x584>)
 8000cd8:	7812      	ldrb	r2, [r2, #0]
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d107      	bne.n	8000cee <ProcessData_TransToMotorDriver+0x462>
 8000cde:	4b47      	ldr	r3, [pc, #284]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000ce0:	f8b3 21a8 	ldrh.w	r2, [r3, #424]	@ 0x1a8
 8000ce4:	4b4b      	ldr	r3, [pc, #300]	@ (8000e14 <ProcessData_TransToMotorDriver+0x588>)
 8000ce6:	881b      	ldrh	r3, [r3, #0]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	f000 8081 	beq.w	8000df0 <ProcessData_TransToMotorDriver+0x564>
			uint8_t send_data[13] = {0x01, 0x10, 0x71, 0x00,
 8000cee:	4a4a      	ldr	r2, [pc, #296]	@ (8000e18 <ProcessData_TransToMotorDriver+0x58c>)
 8000cf0:	1d3b      	adds	r3, r7, #4
 8000cf2:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cf4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	743b      	strb	r3, [r7, #16]
					0x00, 0x02, 0x04, 0x00, 0x00, 0x00, 0x00,};

			slaveStr.WriteRegsGroup[13] = slaveStr.WriteRegsGroup[3];
 8000cfc:	4b3f      	ldr	r3, [pc, #252]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000cfe:	f8b3 215e 	ldrh.w	r2, [r3, #350]	@ 0x15e
 8000d02:	4b3e      	ldr	r3, [pc, #248]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d04:	f8a3 2172 	strh.w	r2, [r3, #370]	@ 0x172
			slaveStr.WriteRegsGroup[14] = slaveStr.WriteRegsGroup[4];
 8000d08:	4b3c      	ldr	r3, [pc, #240]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d0a:	f8b3 2160 	ldrh.w	r2, [r3, #352]	@ 0x160
 8000d0e:	4b3b      	ldr	r3, [pc, #236]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d10:	f8a3 2174 	strh.w	r2, [r3, #372]	@ 0x174
			slaveStr.WriteRegsGroup[23] = slaveStr.WriteRegsGroup[3];
 8000d14:	4b39      	ldr	r3, [pc, #228]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d16:	f8b3 215e 	ldrh.w	r2, [r3, #350]	@ 0x15e
 8000d1a:	4b38      	ldr	r3, [pc, #224]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d1c:	f8a3 2186 	strh.w	r2, [r3, #390]	@ 0x186
			slaveStr.WriteRegsGroup[24] = slaveStr.WriteRegsGroup[4];
 8000d20:	4b36      	ldr	r3, [pc, #216]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d22:	f8b3 2160 	ldrh.w	r2, [r3, #352]	@ 0x160
 8000d26:	4b35      	ldr	r3, [pc, #212]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d28:	f8a3 2188 	strh.w	r2, [r3, #392]	@ 0x188
			slaveStr.WriteRegsGroup[33] = slaveStr.WriteRegsGroup[3];
 8000d2c:	4b33      	ldr	r3, [pc, #204]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d2e:	f8b3 215e 	ldrh.w	r2, [r3, #350]	@ 0x15e
 8000d32:	4b32      	ldr	r3, [pc, #200]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d34:	f8a3 219a 	strh.w	r2, [r3, #410]	@ 0x19a
			slaveStr.WriteRegsGroup[34] = slaveStr.WriteRegsGroup[4];
 8000d38:	4b30      	ldr	r3, [pc, #192]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d3a:	f8b3 2160 	ldrh.w	r2, [r3, #352]	@ 0x160
 8000d3e:	4b2f      	ldr	r3, [pc, #188]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d40:	f8a3 219c 	strh.w	r2, [r3, #412]	@ 0x19c

			for (uint8_t i = 0; i < MOTOR_DRIVER_SLAVE_NUM; i++) {
 8000d44:	2300      	movs	r3, #0
 8000d46:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8000d4a:	e044      	b.n	8000dd6 <ProcessData_TransToMotorDriver+0x54a>
				send_data[0] = i + 1;
 8000d4c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8000d50:	3301      	adds	r3, #1
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	713b      	strb	r3, [r7, #4]
				send_data[7] = slaveStr.WriteRegsGroup[3] >> 8;
 8000d56:	4b29      	ldr	r3, [pc, #164]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d58:	f8b3 315e 	ldrh.w	r3, [r3, #350]	@ 0x15e
 8000d5c:	0a1b      	lsrs	r3, r3, #8
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	72fb      	strb	r3, [r7, #11]
				send_data[8] = slaveStr.WriteRegsGroup[3];
 8000d64:	4b25      	ldr	r3, [pc, #148]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d66:	f8b3 315e 	ldrh.w	r3, [r3, #350]	@ 0x15e
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	733b      	strb	r3, [r7, #12]
				send_data[9] = slaveStr.WriteRegsGroup[4] >> 8;
 8000d6e:	4b23      	ldr	r3, [pc, #140]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d70:	f8b3 3160 	ldrh.w	r3, [r3, #352]	@ 0x160
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	737b      	strb	r3, [r7, #13]
				send_data[10] = slaveStr.WriteRegsGroup[4];
 8000d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dfc <ProcessData_TransToMotorDriver+0x570>)
 8000d7e:	f8b3 3160 	ldrh.w	r3, [r3, #352]	@ 0x160
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	73bb      	strb	r3, [r7, #14]

				if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 8000d86:	4b25      	ldr	r3, [pc, #148]	@ (8000e1c <ProcessData_TransToMotorDriver+0x590>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f04f 31ff 	mov.w	r1, #4294967295
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f004 fe4c 	bl	8005a2c <osSemaphoreAcquire>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d10d      	bne.n	8000db6 <ProcessData_TransToMotorDriver+0x52a>
					SendModbusFrame(&huart2, send_data, 13);
 8000d9a:	1d3b      	adds	r3, r7, #4
 8000d9c:	220d      	movs	r2, #13
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4818      	ldr	r0, [pc, #96]	@ (8000e04 <ProcessData_TransToMotorDriver+0x578>)
 8000da2:	f000 f863 	bl	8000e6c <SendModbusFrame>
					osDelay(50);
 8000da6:	2032      	movs	r0, #50	@ 0x32
 8000da8:	f004 fd76 	bl	8005898 <osDelay>
					osSemaphoreRelease(frameSendSemaphoreHandle);
 8000dac:	4b1b      	ldr	r3, [pc, #108]	@ (8000e1c <ProcessData_TransToMotorDriver+0x590>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f004 fea1 	bl	8005af8 <osSemaphoreRelease>
				}
				else {
						// 处理信号量获取失败的情况（如记录错误）
				}

				prev_run_times = (send_data[7] << 8) + send_data[8];
 8000db6:	7b3a      	ldrb	r2, [r7, #12]
 8000db8:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <ProcessData_TransToMotorDriver+0x584>)
 8000dba:	701a      	strb	r2, [r3, #0]
				prev_duty_7_5_v = (send_data[9] << 8) + send_data[10];
 8000dbc:	7b7b      	ldrb	r3, [r7, #13]
 8000dbe:	021b      	lsls	r3, r3, #8
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	7bba      	ldrb	r2, [r7, #14]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <ProcessData_TransToMotorDriver+0x588>)
 8000dca:	801a      	strh	r2, [r3, #0]
			for (uint8_t i = 0; i < MOTOR_DRIVER_SLAVE_NUM; i++) {
 8000dcc:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8000dd6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8000dda:	2b03      	cmp	r3, #3
 8000ddc:	d9b6      	bls.n	8000d4c <ProcessData_TransToMotorDriver+0x4c0>
			} // end for
		} // end if
		break;
 8000dde:	e007      	b.n	8000df0 <ProcessData_TransToMotorDriver+0x564>
		break;
 8000de0:	bf00      	nop
 8000de2:	e006      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>
		break;
 8000de4:	bf00      	nop
 8000de6:	e004      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>
		break;
 8000de8:	bf00      	nop
 8000dea:	e002      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>
		break;
 8000dec:	bf00      	nop
 8000dee:	e000      	b.n	8000df2 <ProcessData_TransToMotorDriver+0x566>
		break;
 8000df0:	bf00      	nop
	}
}
 8000df2:	bf00      	nop
 8000df4:	3778      	adds	r7, #120	@ 0x78
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000160 	.word	0x20000160
 8000e00:	08008ce0 	.word	0x08008ce0
 8000e04:	20000450 	.word	0x20000450
 8000e08:	08008ce8 	.word	0x08008ce8
 8000e0c:	08008cf0 	.word	0x08008cf0
 8000e10:	2000015a 	.word	0x2000015a
 8000e14:	2000015c 	.word	0x2000015c
 8000e18:	08008cf8 	.word	0x08008cf8
 8000e1c:	20000320 	.word	0x20000320

08000e20 <CRCCalc>:
 *
 * CRC16计算，用的查表法
 *
 *--------------------------------------------------------*/
uint16_t CRCCalc(uint8_t *ptr, uint16_t len)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	460b      	mov	r3, r1
 8000e2a:	807b      	strh	r3, [r7, #2]
    uint16_t crcTemp = 0xFFFF;
 8000e2c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e30:	81fb      	strh	r3, [r7, #14]

    while (len--) {
 8000e32:	e00e      	b.n	8000e52 <CRCCalc+0x32>
        crcTemp = (crcTemp >> 8) ^ crc16_table[(crcTemp ^ *ptr++) & 0xFF];
 8000e34:	89fb      	ldrh	r3, [r7, #14]
 8000e36:	0a1b      	lsrs	r3, r3, #8
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	89f9      	ldrh	r1, [r7, #14]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	1c58      	adds	r0, r3, #1
 8000e40:	6078      	str	r0, [r7, #4]
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	404b      	eors	r3, r1
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	4907      	ldr	r1, [pc, #28]	@ (8000e68 <CRCCalc+0x48>)
 8000e4a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000e4e:	4053      	eors	r3, r2
 8000e50:	81fb      	strh	r3, [r7, #14]
    while (len--) {
 8000e52:	887b      	ldrh	r3, [r7, #2]
 8000e54:	1e5a      	subs	r2, r3, #1
 8000e56:	807a      	strh	r2, [r7, #2]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d1eb      	bne.n	8000e34 <CRCCalc+0x14>
    }

    return (crcTemp);
 8000e5c:	89fb      	ldrh	r3, [r7, #14]
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3714      	adds	r7, #20
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc80      	pop	{r7}
 8000e66:	4770      	bx	lr
 8000e68:	08008db4 	.word	0x08008db4

08000e6c <SendModbusFrame>:
 *
 * 发送附上CRC16校验的数据帧
 *
 *--------------------------------------------------------*/
void SendModbusFrame(UART_HandleTypeDef *huart, uint8_t *send_data, uint8_t len)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	60f8      	str	r0, [r7, #12]
 8000e74:	60b9      	str	r1, [r7, #8]
 8000e76:	4613      	mov	r3, r2
 8000e78:	71fb      	strb	r3, [r7, #7]
    uint16_t tmp_crc16 = CRCCalc(send_data, len - 2);
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	b29b      	uxth	r3, r3
 8000e7e:	3b02      	subs	r3, #2
 8000e80:	b29b      	uxth	r3, r3
 8000e82:	4619      	mov	r1, r3
 8000e84:	68b8      	ldr	r0, [r7, #8]
 8000e86:	f7ff ffcb 	bl	8000e20 <CRCCalc>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	82fb      	strh	r3, [r7, #22]

    send_data[len - 2] = tmp_crc16;
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	3b02      	subs	r3, #2
 8000e92:	68ba      	ldr	r2, [r7, #8]
 8000e94:	4413      	add	r3, r2
 8000e96:	8afa      	ldrh	r2, [r7, #22]
 8000e98:	b2d2      	uxtb	r2, r2
 8000e9a:	701a      	strb	r2, [r3, #0]
    send_data[len - 1] = tmp_crc16 >> 8;
 8000e9c:	8afb      	ldrh	r3, [r7, #22]
 8000e9e:	0a1b      	lsrs	r3, r3, #8
 8000ea0:	b299      	uxth	r1, r3
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	3b01      	subs	r3, #1
 8000ea6:	68ba      	ldr	r2, [r7, #8]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	b2ca      	uxtb	r2, r1
 8000eac:	701a      	strb	r2, [r3, #0]

    HAL_UART_Transmit_DMA(huart, send_data, len);
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	b29b      	uxth	r3, r3
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	68b9      	ldr	r1, [r7, #8]
 8000eb6:	68f8      	ldr	r0, [r7, #12]
 8000eb8:	f003 fb90 	bl	80045dc <HAL_UART_Transmit_DMA>
}
 8000ebc:	bf00      	nop
 8000ebe:	3718      	adds	r7, #24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <UART_SendDataWithSemaphore>:
 *         - 0: 发送成功
 *         - -1: 获取信号量超时
 *         - -2: UART DMA发送启动失败
 */
void UART_SendDataWithSemaphore(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t timeout, uint32_t delayMs)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	603b      	str	r3, [r7, #0]
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	80fb      	strh	r3, [r7, #6]
    // 尝试获取信号量
    if (osSemaphoreAcquire(frameSendSemaphoreHandle, timeout) == osOK) {
 8000ed4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f14 <UART_SendDataWithSemaphore+0x50>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	6839      	ldr	r1, [r7, #0]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f004 fda6 	bl	8005a2c <osSemaphoreAcquire>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d10c      	bne.n	8000f00 <UART_SendDataWithSemaphore+0x3c>
    	// 启动UART DMA发送
    	SendModbusFrame(huart, pData, Size);
 8000ee6:	88fb      	ldrh	r3, [r7, #6]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	461a      	mov	r2, r3
 8000eec:	68b9      	ldr	r1, [r7, #8]
 8000eee:	68f8      	ldr	r0, [r7, #12]
 8000ef0:	f7ff ffbc 	bl	8000e6c <SendModbusFrame>
		// 短暂延时确保第一个字节发送出去
		if(delayMs > 0) {
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d002      	beq.n	8000f00 <UART_SendDataWithSemaphore+0x3c>
			osDelay(delayMs);
 8000efa:	69b8      	ldr	r0, [r7, #24]
 8000efc:	f004 fccc 	bl	8005898 <osDelay>
		}
    }
    // 释放信号量允许后续发送
    osSemaphoreRelease(frameSendSemaphoreHandle);
 8000f00:	4b04      	ldr	r3, [pc, #16]	@ (8000f14 <UART_SendDataWithSemaphore+0x50>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f004 fdf7 	bl	8005af8 <osSemaphoreRelease>
}
 8000f0a:	bf00      	nop
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000320 	.word	0x20000320

08000f18 <ModbusRtuSlaveInit>:
 *
 * 初始化从站地址
 *
 *--------------------------------------------------------*/
void ModbusRtuSlaveInit(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
    slaveStr.slaveAddress = SLAVE_ADDR;		// 从机地址（关联宏定义 SLAVE_ADDR ）
 8000f1c:	4b09      	ldr	r3, [pc, #36]	@ (8000f44 <ModbusRtuSlaveInit+0x2c>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	701a      	strb	r2, [r3, #0]
    slaveStr.recCnt = 0x00;        			// 接收字节计数
 8000f22:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <ModbusRtuSlaveInit+0x2c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
    slaveStr.trsCnt = 0x00;					// 发送字节计数
 8000f2a:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <ModbusRtuSlaveInit+0x2c>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    slaveStr.recFrameFlag = 0x00;			// 接收帧完成标志
 8000f32:	4b04      	ldr	r3, [pc, #16]	@ (8000f44 <ModbusRtuSlaveInit+0x2c>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 8000f3a:	bf00      	nop
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bc80      	pop	{r7}
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	20000160 	.word	0x20000160

08000f48 <ProcessData_RecvFromPLC>:
 *
 * 单片机作为从机时，处理接收来自PLC的数据
 *
 *--------------------------------------------------------*/
void ProcessData_RecvFromPLC(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
	uint16_t nFarCRC = 0x0000;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	80fb      	strh	r3, [r7, #6]

	if (slaveStr.RecvBuff[0] == slaveStr.slaveAddress) {
 8000f52:	4b23      	ldr	r3, [pc, #140]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000f54:	785a      	ldrb	r2, [r3, #1]
 8000f56:	4b22      	ldr	r3, [pc, #136]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d12f      	bne.n	8000fbe <ProcessData_RecvFromPLC+0x76>
		slaveStr.localCRCValue = CRCCalc(slaveStr.RecvBuff, slaveStr.recCnt - 2);
 8000f5e:	4b20      	ldr	r3, [pc, #128]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000f60:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8000f64:	3b02      	subs	r3, #2
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	4619      	mov	r1, r3
 8000f6a:	481e      	ldr	r0, [pc, #120]	@ (8000fe4 <ProcessData_RecvFromPLC+0x9c>)
 8000f6c:	f7ff ff58 	bl	8000e20 <CRCCalc>
 8000f70:	4603      	mov	r3, r0
 8000f72:	461a      	mov	r2, r3
 8000f74:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000f76:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
		nFarCRC = slaveStr.RecvBuff[slaveStr.recCnt - 2] + (slaveStr.RecvBuff[slaveStr.recCnt - 1] << 8);
 8000f7a:	4b19      	ldr	r3, [pc, #100]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000f7c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8000f80:	3b02      	subs	r3, #2
 8000f82:	4a17      	ldr	r2, [pc, #92]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000f84:	4413      	add	r3, r2
 8000f86:	785b      	ldrb	r3, [r3, #1]
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4b15      	ldr	r3, [pc, #84]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000f8c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8000f90:	3b01      	subs	r3, #1
 8000f92:	4a13      	ldr	r2, [pc, #76]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000f94:	4413      	add	r3, r2
 8000f96:	785b      	ldrb	r3, [r3, #1]
 8000f98:	021b      	lsls	r3, r3, #8
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	440b      	add	r3, r1
 8000f9e:	80fb      	strh	r3, [r7, #6]

		if (nFarCRC == slaveStr.localCRCValue) {
 8000fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000fa2:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 8000fa6:	88fa      	ldrh	r2, [r7, #6]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d102      	bne.n	8000fb2 <ProcessData_RecvFromPLC+0x6a>
			ProcessFuncNum_RecvFromPLC();
 8000fac:	f000 f81c 	bl	8000fe8 <ProcessFuncNum_RecvFromPLC>
 8000fb0:	e005      	b.n	8000fbe <ProcessData_RecvFromPLC+0x76>
		}
		else {
			CommuErrorTrs(slaveStr.RecvBuff[1], 0x03);		// CRC校验出错
 8000fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000fb4:	789b      	ldrb	r3, [r3, #2]
 8000fb6:	2103      	movs	r1, #3
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 fa83 	bl	80014c4 <CommuErrorTrs>
		}
	}
	// 处理完这一帧数据，复位参数
	slaveStr.recCnt = 0x00;
 8000fbe:	4b08      	ldr	r3, [pc, #32]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
	slaveStr.recFrameFlag = 0x00;
 8000fc6:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
	slaveStr.localCRCValue = 0x0000;
 8000fce:	4b04      	ldr	r3, [pc, #16]	@ (8000fe0 <ProcessData_RecvFromPLC+0x98>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000160 	.word	0x20000160
 8000fe4:	20000161 	.word	0x20000161

08000fe8 <ProcessFuncNum_RecvFromPLC>:
 * 单片机作为从机时，根据功能码处理接收自PLC的数据
 *
 *--------------------------------------------------------*/

void ProcessFuncNum_RecvFromPLC(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
	uint8_t funcNum = 0x00;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	71bb      	strb	r3, [r7, #6]
	int16_t nRegStartIdx   = 0x0000;      // 起始寄存器数组下标
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	80bb      	strh	r3, [r7, #4]
	uint16_t nRegStartAddr = 0x0000;     // 寄存器起始地址
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	807b      	strh	r3, [r7, #2]
	uint8_t  nRegNum       = 0x00;       // 寄存器数量
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	707b      	strb	r3, [r7, #1]
	uint8_t  iCpy          = 0x00;       // 循环变量
 8000ffe:	2300      	movs	r3, #0
 8001000:	71fb      	strb	r3, [r7, #7]

	funcNum = slaveStr.RecvBuff[1];			// 功能码
 8001002:	4bb3      	ldr	r3, [pc, #716]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001004:	789b      	ldrb	r3, [r3, #2]
 8001006:	71bb      	strb	r3, [r7, #6]
	nRegStartAddr = (slaveStr.RecvBuff[2] << 8) + slaveStr.RecvBuff[3];		// 起始地址
 8001008:	4bb1      	ldr	r3, [pc, #708]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800100a:	78db      	ldrb	r3, [r3, #3]
 800100c:	021b      	lsls	r3, r3, #8
 800100e:	b29b      	uxth	r3, r3
 8001010:	4aaf      	ldr	r2, [pc, #700]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001012:	7912      	ldrb	r2, [r2, #4]
 8001014:	4413      	add	r3, r2
 8001016:	807b      	strh	r3, [r7, #2]

	switch (funcNum) {
 8001018:	79bb      	ldrb	r3, [r7, #6]
 800101a:	2b10      	cmp	r3, #16
 800101c:	f000 8177 	beq.w	800130e <ProcessFuncNum_RecvFromPLC+0x326>
 8001020:	2b10      	cmp	r3, #16
 8001022:	f300 8233 	bgt.w	800148c <ProcessFuncNum_RecvFromPLC+0x4a4>
 8001026:	2b03      	cmp	r3, #3
 8001028:	d003      	beq.n	8001032 <ProcessFuncNum_RecvFromPLC+0x4a>
 800102a:	2b06      	cmp	r3, #6
 800102c:	f000 80aa 	beq.w	8001184 <ProcessFuncNum_RecvFromPLC+0x19c>
 8001030:	e22c      	b.n	800148c <ProcessFuncNum_RecvFromPLC+0x4a4>
		// -------------------- 0x03 读寄存器 --------------------
		case 0x03:
			nRegStartIdx = nRegStartAddr - AS_SLAVE_READ_REG_BASE_ADDR;		// 基于读寄存器基地址计算数组下标
 8001032:	887b      	ldrh	r3, [r7, #2]
 8001034:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8001038:	b29b      	uxth	r3, r3
 800103a:	80bb      	strh	r3, [r7, #4]
			nRegNum	 = (slaveStr.RecvBuff[4] << 8) + slaveStr.RecvBuff[5];	// 计算寄存器数量
 800103c:	4ba4      	ldr	r3, [pc, #656]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800103e:	799b      	ldrb	r3, [r3, #6]
 8001040:	707b      	strb	r3, [r7, #1]

			// 校验地址和数量是否越界
			if ((nRegStartIdx + nRegNum <= SLAVE_MAX_READ_REG_NUMBER) &&
 8001042:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001046:	787b      	ldrb	r3, [r7, #1]
 8001048:	4413      	add	r3, r2
 800104a:	2b28      	cmp	r3, #40	@ 0x28
 800104c:	f300 8093 	bgt.w	8001176 <ProcessFuncNum_RecvFromPLC+0x18e>
				(nRegStartAddr >= AS_SLAVE_READ_REG_BASE_ADDR)) {
 8001050:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
			if ((nRegStartIdx + nRegNum <= SLAVE_MAX_READ_REG_NUMBER) &&
 8001054:	2b00      	cmp	r3, #0
 8001056:	f280 808e 	bge.w	8001176 <ProcessFuncNum_RecvFromPLC+0x18e>
				slaveStr.TranBuff[0] = slaveStr.slaveAddress;	// 从机地址
 800105a:	4b9d      	ldr	r3, [pc, #628]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800105c:	781a      	ldrb	r2, [r3, #0]
 800105e:	4b9c      	ldr	r3, [pc, #624]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001060:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
				slaveStr.TranBuff[1] = 0x03;					// 功能码
 8001064:	4b9a      	ldr	r3, [pc, #616]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001066:	2203      	movs	r2, #3
 8001068:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
				slaveStr.TranBuff[2] = nRegNum * 2;				// 返回字节数
 800106c:	787b      	ldrb	r3, [r7, #1]
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	b2da      	uxtb	r2, r3
 8001072:	4b97      	ldr	r3, [pc, #604]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001074:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83

				// 填充寄存器数据到响应缓存
				for (iCpy = 0; iCpy < nRegNum; iCpy++) {
 8001078:	2300      	movs	r3, #0
 800107a:	71fb      	strb	r3, [r7, #7]
 800107c:	e026      	b.n	80010cc <ProcessFuncNum_RecvFromPLC+0xe4>
					slaveStr.TranBuff[3 + iCpy * 2] = slaveStr.ReadRegsGroup[nRegStartIdx + iCpy] >> 8;
 800107e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	4413      	add	r3, r2
 8001086:	4a92      	ldr	r2, [pc, #584]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001088:	3384      	adds	r3, #132	@ 0x84
 800108a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800108e:	0a1b      	lsrs	r3, r3, #8
 8001090:	b29a      	uxth	r2, r3
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	3303      	adds	r3, #3
 8001098:	b2d1      	uxtb	r1, r2
 800109a:	4a8d      	ldr	r2, [pc, #564]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800109c:	4413      	add	r3, r2
 800109e:	460a      	mov	r2, r1
 80010a0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
					slaveStr.TranBuff[4 + iCpy * 2]= slaveStr.ReadRegsGroup[nRegStartIdx + iCpy];
 80010a4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	4413      	add	r3, r2
 80010ac:	4a88      	ldr	r2, [pc, #544]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80010ae:	3384      	adds	r3, #132	@ 0x84
 80010b0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	3302      	adds	r3, #2
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	b2d1      	uxtb	r1, r2
 80010bc:	4a84      	ldr	r2, [pc, #528]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80010be:	4413      	add	r3, r2
 80010c0:	460a      	mov	r2, r1
 80010c2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
				for (iCpy = 0; iCpy < nRegNum; iCpy++) {
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	3301      	adds	r3, #1
 80010ca:	71fb      	strb	r3, [r7, #7]
 80010cc:	79fa      	ldrb	r2, [r7, #7]
 80010ce:	787b      	ldrb	r3, [r7, #1]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d3d4      	bcc.n	800107e <ProcessFuncNum_RecvFromPLC+0x96>
				}

				// 计算发送长度（地址+功能码+字节数+数据+CRC）
				slaveStr.trsCnt = nRegNum * 2 + 5;
 80010d4:	787b      	ldrb	r3, [r7, #1]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	3305      	adds	r3, #5
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	4b7c      	ldr	r3, [pc, #496]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80010e0:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
				// 计算 CRC
				slaveStr.localCRCValue = CRCCalc(slaveStr.TranBuff, slaveStr.trsCnt - 2);
 80010e4:	4b7a      	ldr	r3, [pc, #488]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80010e6:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80010ea:	3b02      	subs	r3, #2
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	4619      	mov	r1, r3
 80010f0:	4878      	ldr	r0, [pc, #480]	@ (80012d4 <ProcessFuncNum_RecvFromPLC+0x2ec>)
 80010f2:	f7ff fe95 	bl	8000e20 <CRCCalc>
 80010f6:	4603      	mov	r3, r0
 80010f8:	461a      	mov	r2, r3
 80010fa:	4b75      	ldr	r3, [pc, #468]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80010fc:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
				// 填充 CRC
				slaveStr.TranBuff[slaveStr.trsCnt - 2] = slaveStr.localCRCValue;
 8001100:	4b73      	ldr	r3, [pc, #460]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001102:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 8001106:	4b72      	ldr	r3, [pc, #456]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001108:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800110c:	3b02      	subs	r3, #2
 800110e:	b2d1      	uxtb	r1, r2
 8001110:	4a6f      	ldr	r2, [pc, #444]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001112:	4413      	add	r3, r2
 8001114:	460a      	mov	r2, r1
 8001116:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
				slaveStr.TranBuff[slaveStr.trsCnt - 1] = slaveStr.localCRCValue >> 8;
 800111a:	4b6d      	ldr	r3, [pc, #436]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800111c:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 8001120:	0a1b      	lsrs	r3, r3, #8
 8001122:	b29a      	uxth	r2, r3
 8001124:	4b6a      	ldr	r3, [pc, #424]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001126:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800112a:	3b01      	subs	r3, #1
 800112c:	b2d1      	uxtb	r1, r2
 800112e:	4a68      	ldr	r2, [pc, #416]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001130:	4413      	add	r3, r2
 8001132:	460a      	mov	r2, r1
 8001134:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

				if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 8001138:	4b67      	ldr	r3, [pc, #412]	@ (80012d8 <ProcessFuncNum_RecvFromPLC+0x2f0>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f04f 31ff 	mov.w	r1, #4294967295
 8001140:	4618      	mov	r0, r3
 8001142:	f004 fc73 	bl	8005a2c <osSemaphoreAcquire>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d10f      	bne.n	800116c <ProcessFuncNum_RecvFromPLC+0x184>
					// 发送响应
					HAL_UART_Transmit_DMA(&huart1, slaveStr.TranBuff, slaveStr.trsCnt);
 800114c:	4b60      	ldr	r3, [pc, #384]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800114e:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8001152:	461a      	mov	r2, r3
 8001154:	495f      	ldr	r1, [pc, #380]	@ (80012d4 <ProcessFuncNum_RecvFromPLC+0x2ec>)
 8001156:	4861      	ldr	r0, [pc, #388]	@ (80012dc <ProcessFuncNum_RecvFromPLC+0x2f4>)
 8001158:	f003 fa40 	bl	80045dc <HAL_UART_Transmit_DMA>
					osDelay(10);
 800115c:	200a      	movs	r0, #10
 800115e:	f004 fb9b 	bl	8005898 <osDelay>
					osSemaphoreRelease(frameSendSemaphoreHandle);
 8001162:	4b5d      	ldr	r3, [pc, #372]	@ (80012d8 <ProcessFuncNum_RecvFromPLC+0x2f0>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4618      	mov	r0, r3
 8001168:	f004 fcc6 	bl	8005af8 <osSemaphoreRelease>
				}
				else {
						// 处理信号量获取失败的情况（如记录错误）
				}

				slaveStr.trsCnt = 0x00;
 800116c:	4b58      	ldr	r3, [pc, #352]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800116e:	2200      	movs	r2, #0
 8001170:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
			}
			else {
				// 地址越界，返回错误
				CommuErrorTrs(slaveStr.RecvBuff[1], 0x02);
			}
			break;
 8001174:	e191      	b.n	800149a <ProcessFuncNum_RecvFromPLC+0x4b2>
				CommuErrorTrs(slaveStr.RecvBuff[1], 0x02);
 8001176:	4b56      	ldr	r3, [pc, #344]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001178:	789b      	ldrb	r3, [r3, #2]
 800117a:	2102      	movs	r1, #2
 800117c:	4618      	mov	r0, r3
 800117e:	f000 f9a1 	bl	80014c4 <CommuErrorTrs>
			break;
 8001182:	e18a      	b.n	800149a <ProcessFuncNum_RecvFromPLC+0x4b2>

		// -------------------- 0x06 写单个寄存器 --------------------
		case 0x06:
			nRegStartIdx = nRegStartAddr - AS_SLAVE_WRITE_REG_BASE_ADDR;	// 基于读寄存器基地址计算数组下标
 8001184:	887b      	ldrh	r3, [r7, #2]
 8001186:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 800118a:	b29b      	uxth	r3, r3
 800118c:	80bb      	strh	r3, [r7, #4]
			REC_CTRL_ARRAY_IDX = nRegStartIdx;		// 方便后面控制
 800118e:	88bb      	ldrh	r3, [r7, #4]
 8001190:	b2da      	uxtb	r2, r3
 8001192:	4b53      	ldr	r3, [pc, #332]	@ (80012e0 <ProcessFuncNum_RecvFromPLC+0x2f8>)
 8001194:	701a      	strb	r2, [r3, #0]

			// 校验地址是否越界
			if ((nRegStartIdx <= SLAVE_MAX_WRITE_REG_NUMBER) &&
 8001196:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800119a:	2b28      	cmp	r3, #40	@ 0x28
 800119c:	f300 80af 	bgt.w	80012fe <ProcessFuncNum_RecvFromPLC+0x316>
 80011a0:	887b      	ldrh	r3, [r7, #2]
 80011a2:	f5b3 4f10 	cmp.w	r3, #36864	@ 0x9000
 80011a6:	f0c0 80aa 	bcc.w	80012fe <ProcessFuncNum_RecvFromPLC+0x316>
					(nRegStartAddr >= AS_SLAVE_WRITE_REG_BASE_ADDR)) {

				// 更新写寄存器数据
				slaveStr.WriteRegsGroup[nRegStartIdx] = (slaveStr.RecvBuff[4] << 8) + slaveStr.RecvBuff[5];
 80011aa:	4b49      	ldr	r3, [pc, #292]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80011ac:	795b      	ldrb	r3, [r3, #5]
 80011ae:	021b      	lsls	r3, r3, #8
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	4b47      	ldr	r3, [pc, #284]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80011b4:	799b      	ldrb	r3, [r3, #6]
 80011b6:	4619      	mov	r1, r3
 80011b8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011bc:	440a      	add	r2, r1
 80011be:	b291      	uxth	r1, r2
 80011c0:	4a43      	ldr	r2, [pc, #268]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80011c2:	33ac      	adds	r3, #172	@ 0xac
 80011c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

				// 判断是给电机驱动器的命令还是给电缸的命令
				if (REC_CTRL_ARRAY_IDX % 10 < 5) {
 80011c8:	4b45      	ldr	r3, [pc, #276]	@ (80012e0 <ProcessFuncNum_RecvFromPLC+0x2f8>)
 80011ca:	781a      	ldrb	r2, [r3, #0]
 80011cc:	4b45      	ldr	r3, [pc, #276]	@ (80012e4 <ProcessFuncNum_RecvFromPLC+0x2fc>)
 80011ce:	fba3 1302 	umull	r1, r3, r3, r2
 80011d2:	08d9      	lsrs	r1, r3, #3
 80011d4:	460b      	mov	r3, r1
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	440b      	add	r3, r1
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	2b04      	cmp	r3, #4
 80011e2:	d803      	bhi.n	80011ec <ProcessFuncNum_RecvFromPLC+0x204>
					REC_CTRL_MOTOR_FLAG = 1;
 80011e4:	4b40      	ldr	r3, [pc, #256]	@ (80012e8 <ProcessFuncNum_RecvFromPLC+0x300>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	701a      	strb	r2, [r3, #0]
 80011ea:	e002      	b.n	80011f2 <ProcessFuncNum_RecvFromPLC+0x20a>
				}
				else {
					REC_CTRL_LOAD_FLAG = 1;
 80011ec:	4b3f      	ldr	r3, [pc, #252]	@ (80012ec <ProcessFuncNum_RecvFromPLC+0x304>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]
				}

				// 填充响应帧
				slaveStr.TranBuff[0] = slaveStr.slaveAddress;	// 从机地址
 80011f2:	4b37      	ldr	r3, [pc, #220]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80011f4:	781a      	ldrb	r2, [r3, #0]
 80011f6:	4b36      	ldr	r3, [pc, #216]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80011f8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
				slaveStr.TranBuff[1] = 0x06;	// 功能码
 80011fc:	4b34      	ldr	r3, [pc, #208]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80011fe:	2206      	movs	r2, #6
 8001200:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
				slaveStr.TranBuff[2] = slaveStr.RecvBuff[2];
 8001204:	4b32      	ldr	r3, [pc, #200]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001206:	78da      	ldrb	r2, [r3, #3]
 8001208:	4b31      	ldr	r3, [pc, #196]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800120a:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
				slaveStr.TranBuff[3] = slaveStr.RecvBuff[3];
 800120e:	4b30      	ldr	r3, [pc, #192]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001210:	791a      	ldrb	r2, [r3, #4]
 8001212:	4b2f      	ldr	r3, [pc, #188]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001214:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
				slaveStr.TranBuff[4] = slaveStr.WriteRegsGroup[nRegStartIdx] >> 8;
 8001218:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800121c:	4a2c      	ldr	r2, [pc, #176]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800121e:	33ac      	adds	r3, #172	@ 0xac
 8001220:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001224:	0a1b      	lsrs	r3, r3, #8
 8001226:	b29b      	uxth	r3, r3
 8001228:	b2da      	uxtb	r2, r3
 800122a:	4b29      	ldr	r3, [pc, #164]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800122c:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
				slaveStr.TranBuff[5] = slaveStr.WriteRegsGroup[nRegStartIdx];
 8001230:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001234:	4a26      	ldr	r2, [pc, #152]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001236:	33ac      	adds	r3, #172	@ 0xac
 8001238:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b24      	ldr	r3, [pc, #144]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001240:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
				// 计算 CRC
				slaveStr.localCRCValue = CRCCalc(slaveStr.TranBuff, 6);
 8001244:	2106      	movs	r1, #6
 8001246:	4823      	ldr	r0, [pc, #140]	@ (80012d4 <ProcessFuncNum_RecvFromPLC+0x2ec>)
 8001248:	f7ff fdea 	bl	8000e20 <CRCCalc>
 800124c:	4603      	mov	r3, r0
 800124e:	461a      	mov	r2, r3
 8001250:	4b1f      	ldr	r3, [pc, #124]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001252:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
				// 填充 CRC
				slaveStr.TranBuff[6] = slaveStr.localCRCValue;
 8001256:	4b1e      	ldr	r3, [pc, #120]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001258:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 800125c:	b2da      	uxtb	r2, r3
 800125e:	4b1c      	ldr	r3, [pc, #112]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001260:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
				slaveStr.TranBuff[7] = slaveStr.localCRCValue >> 8;
 8001264:	4b1a      	ldr	r3, [pc, #104]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001266:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 800126a:	0a1b      	lsrs	r3, r3, #8
 800126c:	b29b      	uxth	r3, r3
 800126e:	b2da      	uxtb	r2, r3
 8001270:	4b17      	ldr	r3, [pc, #92]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001272:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

				// 校验回声数据
				if ((slaveStr.TranBuff[6] == slaveStr.RecvBuff[6]) &&
 8001276:	4b16      	ldr	r3, [pc, #88]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001278:	f893 2087 	ldrb.w	r2, [r3, #135]	@ 0x87
 800127c:	4b14      	ldr	r3, [pc, #80]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800127e:	79db      	ldrb	r3, [r3, #7]
 8001280:	429a      	cmp	r2, r3
 8001282:	d135      	bne.n	80012f0 <ProcessFuncNum_RecvFromPLC+0x308>
					(slaveStr.TranBuff[7] == slaveStr.RecvBuff[7])) {
 8001284:	4b12      	ldr	r3, [pc, #72]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 8001286:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 800128a:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 800128c:	7a1b      	ldrb	r3, [r3, #8]
				if ((slaveStr.TranBuff[6] == slaveStr.RecvBuff[6]) &&
 800128e:	429a      	cmp	r2, r3
 8001290:	d12e      	bne.n	80012f0 <ProcessFuncNum_RecvFromPLC+0x308>

					if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 8001292:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <ProcessFuncNum_RecvFromPLC+0x2f0>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f04f 31ff 	mov.w	r1, #4294967295
 800129a:	4618      	mov	r0, r3
 800129c:	f004 fbc6 	bl	8005a2c <osSemaphoreAcquire>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d10f      	bne.n	80012c6 <ProcessFuncNum_RecvFromPLC+0x2de>
						// 发送响应
						HAL_UART_Transmit_DMA(&huart1, slaveStr.TranBuff, slaveStr.trsCnt);
 80012a6:	4b0a      	ldr	r3, [pc, #40]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80012a8:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80012ac:	461a      	mov	r2, r3
 80012ae:	4909      	ldr	r1, [pc, #36]	@ (80012d4 <ProcessFuncNum_RecvFromPLC+0x2ec>)
 80012b0:	480a      	ldr	r0, [pc, #40]	@ (80012dc <ProcessFuncNum_RecvFromPLC+0x2f4>)
 80012b2:	f003 f993 	bl	80045dc <HAL_UART_Transmit_DMA>
						osDelay(10);
 80012b6:	200a      	movs	r0, #10
 80012b8:	f004 faee 	bl	8005898 <osDelay>
						osSemaphoreRelease(frameSendSemaphoreHandle);
 80012bc:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <ProcessFuncNum_RecvFromPLC+0x2f0>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f004 fc19 	bl	8005af8 <osSemaphoreRelease>
					}
					else {
							// 处理信号量获取失败的情况（如记录错误）
					}

					slaveStr.trsCnt = 0x00;
 80012c6:	4b02      	ldr	r3, [pc, #8]	@ (80012d0 <ProcessFuncNum_RecvFromPLC+0x2e8>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
				if ((slaveStr.TranBuff[6] == slaveStr.RecvBuff[6]) &&
 80012ce:	e01d      	b.n	800130c <ProcessFuncNum_RecvFromPLC+0x324>
 80012d0:	20000160 	.word	0x20000160
 80012d4:	200001e1 	.word	0x200001e1
 80012d8:	20000320 	.word	0x20000320
 80012dc:	20000408 	.word	0x20000408
 80012e0:	2000030a 	.word	0x2000030a
 80012e4:	cccccccd 	.word	0xcccccccd
 80012e8:	20000308 	.word	0x20000308
 80012ec:	20000309 	.word	0x20000309
				}
				else {
					CommuErrorTrs(slaveStr.RecvBuff[1], 0x03);	// 写数据错误
 80012f0:	4b6c      	ldr	r3, [pc, #432]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 80012f2:	789b      	ldrb	r3, [r3, #2]
 80012f4:	2103      	movs	r1, #3
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 f8e4 	bl	80014c4 <CommuErrorTrs>
				if ((slaveStr.TranBuff[6] == slaveStr.RecvBuff[6]) &&
 80012fc:	e006      	b.n	800130c <ProcessFuncNum_RecvFromPLC+0x324>
				}
			}
			else {
				CommuErrorTrs(slaveStr.RecvBuff[1], 0x02);	// 地址越界，返回错误
 80012fe:	4b69      	ldr	r3, [pc, #420]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 8001300:	789b      	ldrb	r3, [r3, #2]
 8001302:	2102      	movs	r1, #2
 8001304:	4618      	mov	r0, r3
 8001306:	f000 f8dd 	bl	80014c4 <CommuErrorTrs>
			}
			break;
 800130a:	e0c6      	b.n	800149a <ProcessFuncNum_RecvFromPLC+0x4b2>
 800130c:	e0c5      	b.n	800149a <ProcessFuncNum_RecvFromPLC+0x4b2>

		// -------------------- 0x10 写多个寄存器 --------------------
		case 0x10:
			nRegStartIdx = nRegStartAddr - AS_SLAVE_WRITE_REG_BASE_ADDR;	// 基于读寄存器基地址计算数组下标
 800130e:	887b      	ldrh	r3, [r7, #2]
 8001310:	f503 43e0 	add.w	r3, r3, #28672	@ 0x7000
 8001314:	b29b      	uxth	r3, r3
 8001316:	80bb      	strh	r3, [r7, #4]
			REC_CTRL_ARRAY_IDX = nRegStartIdx % 10;		// 方便后面控制，起始下标为3或4
 8001318:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800131c:	4b62      	ldr	r3, [pc, #392]	@ (80014a8 <ProcessFuncNum_RecvFromPLC+0x4c0>)
 800131e:	fb83 1302 	smull	r1, r3, r3, r2
 8001322:	1099      	asrs	r1, r3, #2
 8001324:	17d3      	asrs	r3, r2, #31
 8001326:	1ac9      	subs	r1, r1, r3
 8001328:	460b      	mov	r3, r1
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	440b      	add	r3, r1
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	b21b      	sxth	r3, r3
 8001334:	b2da      	uxtb	r2, r3
 8001336:	4b5d      	ldr	r3, [pc, #372]	@ (80014ac <ProcessFuncNum_RecvFromPLC+0x4c4>)
 8001338:	701a      	strb	r2, [r3, #0]

			nRegNum = (slaveStr.RecvBuff[4] << 8) + slaveStr.RecvBuff[5];	// 计算寄存器数量
 800133a:	4b5a      	ldr	r3, [pc, #360]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 800133c:	799b      	ldrb	r3, [r3, #6]
 800133e:	707b      	strb	r3, [r7, #1]

			// 校验地址和数量是否越界
			if ((nRegStartIdx + nRegNum <= SLAVE_MAX_WRITE_REG_NUMBER) &&
 8001340:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001344:	787b      	ldrb	r3, [r7, #1]
 8001346:	4413      	add	r3, r2
 8001348:	2b28      	cmp	r3, #40	@ 0x28
 800134a:	f300 8098 	bgt.w	800147e <ProcessFuncNum_RecvFromPLC+0x496>
 800134e:	887b      	ldrh	r3, [r7, #2]
 8001350:	f5b3 4f10 	cmp.w	r3, #36864	@ 0x9000
 8001354:	f0c0 8093 	bcc.w	800147e <ProcessFuncNum_RecvFromPLC+0x496>
					(nRegStartAddr >= AS_SLAVE_WRITE_REG_BASE_ADDR)) {
				// 更新写寄存器数据
				for (iCpy = 0; iCpy < nRegNum; iCpy++) {
 8001358:	2300      	movs	r3, #0
 800135a:	71fb      	strb	r3, [r7, #7]
 800135c:	e01b      	b.n	8001396 <ProcessFuncNum_RecvFromPLC+0x3ae>
					slaveStr.WriteRegsGroup[nRegStartIdx + iCpy] =
						(slaveStr.RecvBuff[7 + iCpy * 2] << 8) + slaveStr.RecvBuff[8 + iCpy * 2];
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	3307      	adds	r3, #7
 8001364:	4a4f      	ldr	r2, [pc, #316]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 8001366:	4413      	add	r3, r2
 8001368:	785b      	ldrb	r3, [r3, #1]
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	b29a      	uxth	r2, r3
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	3304      	adds	r3, #4
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	494b      	ldr	r1, [pc, #300]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 8001376:	440b      	add	r3, r1
 8001378:	785b      	ldrb	r3, [r3, #1]
 800137a:	4618      	mov	r0, r3
					slaveStr.WriteRegsGroup[nRegStartIdx + iCpy] =
 800137c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	440b      	add	r3, r1
						(slaveStr.RecvBuff[7 + iCpy * 2] << 8) + slaveStr.RecvBuff[8 + iCpy * 2];
 8001384:	4402      	add	r2, r0
 8001386:	b291      	uxth	r1, r2
					slaveStr.WriteRegsGroup[nRegStartIdx + iCpy] =
 8001388:	4a46      	ldr	r2, [pc, #280]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 800138a:	33ac      	adds	r3, #172	@ 0xac
 800138c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for (iCpy = 0; iCpy < nRegNum; iCpy++) {
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	3301      	adds	r3, #1
 8001394:	71fb      	strb	r3, [r7, #7]
 8001396:	79fa      	ldrb	r2, [r7, #7]
 8001398:	787b      	ldrb	r3, [r7, #1]
 800139a:	429a      	cmp	r2, r3
 800139c:	d3df      	bcc.n	800135e <ProcessFuncNum_RecvFromPLC+0x376>
				}
				REC_CTRL_MOTOR_FLAG = 1;		// 去改电机驱动器的配置
 800139e:	4b44      	ldr	r3, [pc, #272]	@ (80014b0 <ProcessFuncNum_RecvFromPLC+0x4c8>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	701a      	strb	r2, [r3, #0]

				// 填充响应帧（回声数据：从机地址、功能码、起始地址、寄存器数量）
				for (iCpy = 0; iCpy < uart1_rx_len - 2; iCpy++) {
 80013a4:	2300      	movs	r3, #0
 80013a6:	71fb      	strb	r3, [r7, #7]
 80013a8:	e00c      	b.n	80013c4 <ProcessFuncNum_RecvFromPLC+0x3dc>
					slaveStr.TranBuff[iCpy] = slaveStr.RecvBuff[iCpy];
 80013aa:	79fa      	ldrb	r2, [r7, #7]
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	493d      	ldr	r1, [pc, #244]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 80013b0:	440a      	add	r2, r1
 80013b2:	7851      	ldrb	r1, [r2, #1]
 80013b4:	4a3b      	ldr	r2, [pc, #236]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 80013b6:	4413      	add	r3, r2
 80013b8:	460a      	mov	r2, r1
 80013ba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
				for (iCpy = 0; iCpy < uart1_rx_len - 2; iCpy++) {
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	3301      	adds	r3, #1
 80013c2:	71fb      	strb	r3, [r7, #7]
 80013c4:	79fa      	ldrb	r2, [r7, #7]
 80013c6:	4b3b      	ldr	r3, [pc, #236]	@ (80014b4 <ProcessFuncNum_RecvFromPLC+0x4cc>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	3b02      	subs	r3, #2
 80013ce:	429a      	cmp	r2, r3
 80013d0:	dbeb      	blt.n	80013aa <ProcessFuncNum_RecvFromPLC+0x3c2>
				}
				slaveStr.trsCnt = slaveStr.recCnt - 1 - nRegNum * 2;
 80013d2:	4b34      	ldr	r3, [pc, #208]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 80013d4:	f893 2102 	ldrb.w	r2, [r3, #258]	@ 0x102
 80013d8:	787b      	ldrb	r3, [r7, #1]
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	3b01      	subs	r3, #1
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	4b2f      	ldr	r3, [pc, #188]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 80013e8:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104

				// 计算 CRC
				slaveStr.localCRCValue = CRCCalc(slaveStr.TranBuff, slaveStr.trsCnt - 2);
 80013ec:	4b2d      	ldr	r3, [pc, #180]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 80013ee:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80013f2:	3b02      	subs	r3, #2
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	4619      	mov	r1, r3
 80013f8:	482f      	ldr	r0, [pc, #188]	@ (80014b8 <ProcessFuncNum_RecvFromPLC+0x4d0>)
 80013fa:	f7ff fd11 	bl	8000e20 <CRCCalc>
 80013fe:	4603      	mov	r3, r0
 8001400:	461a      	mov	r2, r3
 8001402:	4b28      	ldr	r3, [pc, #160]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 8001404:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
				// 填充 CRC
				slaveStr.TranBuff[slaveStr.trsCnt - 2] = slaveStr.localCRCValue;
 8001408:	4b26      	ldr	r3, [pc, #152]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 800140a:	f8b3 2106 	ldrh.w	r2, [r3, #262]	@ 0x106
 800140e:	4b25      	ldr	r3, [pc, #148]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 8001410:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8001414:	3b02      	subs	r3, #2
 8001416:	b2d1      	uxtb	r1, r2
 8001418:	4a22      	ldr	r2, [pc, #136]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 800141a:	4413      	add	r3, r2
 800141c:	460a      	mov	r2, r1
 800141e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
				slaveStr.TranBuff[slaveStr.trsCnt - 1] = slaveStr.localCRCValue >> 8;
 8001422:	4b20      	ldr	r3, [pc, #128]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 8001424:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 8001428:	0a1b      	lsrs	r3, r3, #8
 800142a:	b29a      	uxth	r2, r3
 800142c:	4b1d      	ldr	r3, [pc, #116]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 800142e:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8001432:	3b01      	subs	r3, #1
 8001434:	b2d1      	uxtb	r1, r2
 8001436:	4a1b      	ldr	r2, [pc, #108]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 8001438:	4413      	add	r3, r2
 800143a:	460a      	mov	r2, r1
 800143c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81


				if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 8001440:	4b1e      	ldr	r3, [pc, #120]	@ (80014bc <ProcessFuncNum_RecvFromPLC+0x4d4>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f04f 31ff 	mov.w	r1, #4294967295
 8001448:	4618      	mov	r0, r3
 800144a:	f004 faef 	bl	8005a2c <osSemaphoreAcquire>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d10f      	bne.n	8001474 <ProcessFuncNum_RecvFromPLC+0x48c>
					// 发送响应
					HAL_UART_Transmit_DMA(&huart1, slaveStr.TranBuff, slaveStr.trsCnt);
 8001454:	4b13      	ldr	r3, [pc, #76]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 8001456:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800145a:	461a      	mov	r2, r3
 800145c:	4916      	ldr	r1, [pc, #88]	@ (80014b8 <ProcessFuncNum_RecvFromPLC+0x4d0>)
 800145e:	4818      	ldr	r0, [pc, #96]	@ (80014c0 <ProcessFuncNum_RecvFromPLC+0x4d8>)
 8001460:	f003 f8bc 	bl	80045dc <HAL_UART_Transmit_DMA>
					osDelay(10);
 8001464:	200a      	movs	r0, #10
 8001466:	f004 fa17 	bl	8005898 <osDelay>
					osSemaphoreRelease(frameSendSemaphoreHandle);
 800146a:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <ProcessFuncNum_RecvFromPLC+0x4d4>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f004 fb42 	bl	8005af8 <osSemaphoreRelease>
				}
				else {
						// 处理信号量获取失败的情况（如记录错误）
				}
				slaveStr.trsCnt = 0x00;
 8001474:	4b0b      	ldr	r3, [pc, #44]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 8001476:	2200      	movs	r2, #0
 8001478:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
			}
			else {
				// 地址越界，返回错误
				CommuErrorTrs(slaveStr.RecvBuff[1], 0x02);
			}
			break;
 800147c:	e00d      	b.n	800149a <ProcessFuncNum_RecvFromPLC+0x4b2>
				CommuErrorTrs(slaveStr.RecvBuff[1], 0x02);
 800147e:	4b09      	ldr	r3, [pc, #36]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 8001480:	789b      	ldrb	r3, [r3, #2]
 8001482:	2102      	movs	r1, #2
 8001484:	4618      	mov	r0, r3
 8001486:	f000 f81d 	bl	80014c4 <CommuErrorTrs>
			break;
 800148a:	e006      	b.n	800149a <ProcessFuncNum_RecvFromPLC+0x4b2>

		// -------------------- 非法功能码 --------------------
		default:
			// 非法功能码，返回错误
			CommuErrorTrs(slaveStr.RecvBuff[1], 0x01);
 800148c:	4b05      	ldr	r3, [pc, #20]	@ (80014a4 <ProcessFuncNum_RecvFromPLC+0x4bc>)
 800148e:	789b      	ldrb	r3, [r3, #2]
 8001490:	2101      	movs	r1, #1
 8001492:	4618      	mov	r0, r3
 8001494:	f000 f816 	bl	80014c4 <CommuErrorTrs>
			break;
 8001498:	bf00      	nop
	}
}
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000160 	.word	0x20000160
 80014a8:	66666667 	.word	0x66666667
 80014ac:	2000030a 	.word	0x2000030a
 80014b0:	20000308 	.word	0x20000308
 80014b4:	20000324 	.word	0x20000324
 80014b8:	200001e1 	.word	0x200001e1
 80014bc:	20000320 	.word	0x20000320
 80014c0:	20000408 	.word	0x20000408

080014c4 <CommuErrorTrs>:
 * [0x01:非法功能码, 0x02:非法数据地址, 0x03:非法数据值(CRC校验出错、数据值错误)]
 * @param nFuncNum:   功能码
 * @param nErrorType: 错误类型
 *--------------------------------------------------------*/
void CommuErrorTrs(uint8_t nFuncNum, uint8_t nErrorType)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	460a      	mov	r2, r1
 80014ce:	71fb      	strb	r3, [r7, #7]
 80014d0:	4613      	mov	r3, r2
 80014d2:	71bb      	strb	r3, [r7, #6]
    slaveStr.TranBuff[0] = slaveStr.slaveAddress;		// 填充从机地址
 80014d4:	4b23      	ldr	r3, [pc, #140]	@ (8001564 <CommuErrorTrs+0xa0>)
 80014d6:	781a      	ldrb	r2, [r3, #0]
 80014d8:	4b22      	ldr	r3, [pc, #136]	@ (8001564 <CommuErrorTrs+0xa0>)
 80014da:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    slaveStr.TranBuff[1] = nFuncNum | 0x80;				// 功能码最高位置1（表示错误响应）
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80014e4:	b2da      	uxtb	r2, r3
 80014e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001564 <CommuErrorTrs+0xa0>)
 80014e8:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    slaveStr.TranBuff[2] = nErrorType;					// 填充错误码
 80014ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001564 <CommuErrorTrs+0xa0>)
 80014ee:	79bb      	ldrb	r3, [r7, #6]
 80014f0:	f882 3083 	strb.w	r3, [r2, #131]	@ 0x83
    slaveStr.localCRCValue = CRCCalc(slaveStr.TranBuff, 3);	// 计算 CRC（前 3 个字节）
 80014f4:	2103      	movs	r1, #3
 80014f6:	481c      	ldr	r0, [pc, #112]	@ (8001568 <CommuErrorTrs+0xa4>)
 80014f8:	f7ff fc92 	bl	8000e20 <CRCCalc>
 80014fc:	4603      	mov	r3, r0
 80014fe:	461a      	mov	r2, r3
 8001500:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <CommuErrorTrs+0xa0>)
 8001502:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
    slaveStr.TranBuff[3] = slaveStr.localCRCValue;				// 填充 CRC 低字节
 8001506:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <CommuErrorTrs+0xa0>)
 8001508:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 800150c:	b2da      	uxtb	r2, r3
 800150e:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <CommuErrorTrs+0xa0>)
 8001510:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
    slaveStr.TranBuff[4] = slaveStr.localCRCValue >> 8;		// 填充 CRC 高字节
 8001514:	4b13      	ldr	r3, [pc, #76]	@ (8001564 <CommuErrorTrs+0xa0>)
 8001516:	f8b3 3106 	ldrh.w	r3, [r3, #262]	@ 0x106
 800151a:	0a1b      	lsrs	r3, r3, #8
 800151c:	b29b      	uxth	r3, r3
 800151e:	b2da      	uxtb	r2, r3
 8001520:	4b10      	ldr	r3, [pc, #64]	@ (8001564 <CommuErrorTrs+0xa0>)
 8001522:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85

//    HAL_UART_Transmit_DMA(&huart1, slaveStr.TranBuff, 5);

	// 等待上一帧发送完成（获取信号量）
//	osStatus_t status = osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever);
	if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 8001526:	4b11      	ldr	r3, [pc, #68]	@ (800156c <CommuErrorTrs+0xa8>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f04f 31ff 	mov.w	r1, #4294967295
 800152e:	4618      	mov	r0, r3
 8001530:	f004 fa7c 	bl	8005a2c <osSemaphoreAcquire>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d10c      	bne.n	8001554 <CommuErrorTrs+0x90>
		// 发送响应
		HAL_UART_Transmit_DMA(&huart1, slaveStr.TranBuff, 5);
 800153a:	2205      	movs	r2, #5
 800153c:	490a      	ldr	r1, [pc, #40]	@ (8001568 <CommuErrorTrs+0xa4>)
 800153e:	480c      	ldr	r0, [pc, #48]	@ (8001570 <CommuErrorTrs+0xac>)
 8001540:	f003 f84c 	bl	80045dc <HAL_UART_Transmit_DMA>
		osDelay(5);
 8001544:	2005      	movs	r0, #5
 8001546:	f004 f9a7 	bl	8005898 <osDelay>
		osSemaphoreRelease(frameSendSemaphoreHandle);
 800154a:	4b08      	ldr	r3, [pc, #32]	@ (800156c <CommuErrorTrs+0xa8>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f004 fad2 	bl	8005af8 <osSemaphoreRelease>
	}
	else {
			// 处理信号量获取失败的情况（如记录错误）
	}
	slaveStr.trsCnt = 0x00;
 8001554:	4b03      	ldr	r3, [pc, #12]	@ (8001564 <CommuErrorTrs+0xa0>)
 8001556:	2200      	movs	r2, #0
 8001558:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000160 	.word	0x20000160
 8001568:	200001e1 	.word	0x200001e1
 800156c:	20000320 	.word	0x20000320
 8001570:	20000408 	.word	0x20000408

08001574 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800157a:	4b20      	ldr	r3, [pc, #128]	@ (80015fc <MX_DMA_Init+0x88>)
 800157c:	695b      	ldr	r3, [r3, #20]
 800157e:	4a1f      	ldr	r2, [pc, #124]	@ (80015fc <MX_DMA_Init+0x88>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6153      	str	r3, [r2, #20]
 8001586:	4b1d      	ldr	r3, [pc, #116]	@ (80015fc <MX_DMA_Init+0x88>)
 8001588:	695b      	ldr	r3, [r3, #20]
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001592:	2200      	movs	r2, #0
 8001594:	2105      	movs	r1, #5
 8001596:	200c      	movs	r0, #12
 8001598:	f001 fb41 	bl	8002c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800159c:	200c      	movs	r0, #12
 800159e:	f001 fb5a 	bl	8002c56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2105      	movs	r1, #5
 80015a6:	200d      	movs	r0, #13
 80015a8:	f001 fb39 	bl	8002c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80015ac:	200d      	movs	r0, #13
 80015ae:	f001 fb52 	bl	8002c56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2105      	movs	r1, #5
 80015b6:	200e      	movs	r0, #14
 80015b8:	f001 fb31 	bl	8002c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80015bc:	200e      	movs	r0, #14
 80015be:	f001 fb4a 	bl	8002c56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2105      	movs	r1, #5
 80015c6:	200f      	movs	r0, #15
 80015c8:	f001 fb29 	bl	8002c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80015cc:	200f      	movs	r0, #15
 80015ce:	f001 fb42 	bl	8002c56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2105      	movs	r1, #5
 80015d6:	2010      	movs	r0, #16
 80015d8:	f001 fb21 	bl	8002c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80015dc:	2010      	movs	r0, #16
 80015de:	f001 fb3a 	bl	8002c56 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2105      	movs	r1, #5
 80015e6:	2011      	movs	r0, #17
 80015e8:	f001 fb19 	bl	8002c1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80015ec:	2011      	movs	r0, #17
 80015ee:	f001 fb32 	bl	8002c56 <HAL_NVIC_EnableIRQ>

}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40021000 	.word	0x40021000

08001600 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of frameSendSemaphore */
  frameSendSemaphoreHandle = osSemaphoreNew(1, 1, &frameSendSemaphore_attributes);
 8001604:	4a18      	ldr	r2, [pc, #96]	@ (8001668 <MX_FREERTOS_Init+0x68>)
 8001606:	2101      	movs	r1, #1
 8001608:	2001      	movs	r0, #1
 800160a:	f004 f973 	bl	80058f4 <osSemaphoreNew>
 800160e:	4603      	mov	r3, r0
 8001610:	4a16      	ldr	r2, [pc, #88]	@ (800166c <MX_FREERTOS_Init+0x6c>)
 8001612:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of RecvData_Task */
  RecvData_TaskHandle = osThreadNew(Start_RecvData, NULL, &RecvData_Task_attributes);
 8001614:	4a16      	ldr	r2, [pc, #88]	@ (8001670 <MX_FREERTOS_Init+0x70>)
 8001616:	2100      	movs	r1, #0
 8001618:	4816      	ldr	r0, [pc, #88]	@ (8001674 <MX_FREERTOS_Init+0x74>)
 800161a:	f004 f893 	bl	8005744 <osThreadNew>
 800161e:	4603      	mov	r3, r0
 8001620:	4a15      	ldr	r2, [pc, #84]	@ (8001678 <MX_FREERTOS_Init+0x78>)
 8001622:	6013      	str	r3, [r2, #0]

  /* creation of ProcData_Task */
  ProcData_TaskHandle = osThreadNew(Start_Process_Data, NULL, &ProcData_Task_attributes);
 8001624:	4a15      	ldr	r2, [pc, #84]	@ (800167c <MX_FREERTOS_Init+0x7c>)
 8001626:	2100      	movs	r1, #0
 8001628:	4815      	ldr	r0, [pc, #84]	@ (8001680 <MX_FREERTOS_Init+0x80>)
 800162a:	f004 f88b 	bl	8005744 <osThreadNew>
 800162e:	4603      	mov	r3, r0
 8001630:	4a14      	ldr	r2, [pc, #80]	@ (8001684 <MX_FREERTOS_Init+0x84>)
 8001632:	6013      	str	r3, [r2, #0]

  /* creation of MoniMotor_Task */
  MoniMotor_TaskHandle = osThreadNew(Start_MonitorMotor_Data, NULL, &MoniMotor_Task_attributes);
 8001634:	4a14      	ldr	r2, [pc, #80]	@ (8001688 <MX_FREERTOS_Init+0x88>)
 8001636:	2100      	movs	r1, #0
 8001638:	4814      	ldr	r0, [pc, #80]	@ (800168c <MX_FREERTOS_Init+0x8c>)
 800163a:	f004 f883 	bl	8005744 <osThreadNew>
 800163e:	4603      	mov	r3, r0
 8001640:	4a13      	ldr	r2, [pc, #76]	@ (8001690 <MX_FREERTOS_Init+0x90>)
 8001642:	6013      	str	r3, [r2, #0]

  /* creation of Ctrl_Load_Task */
  Ctrl_Load_TaskHandle = osThreadNew(Start_Control_Load, NULL, &Ctrl_Load_Task_attributes);
 8001644:	4a13      	ldr	r2, [pc, #76]	@ (8001694 <MX_FREERTOS_Init+0x94>)
 8001646:	2100      	movs	r1, #0
 8001648:	4813      	ldr	r0, [pc, #76]	@ (8001698 <MX_FREERTOS_Init+0x98>)
 800164a:	f004 f87b 	bl	8005744 <osThreadNew>
 800164e:	4603      	mov	r3, r0
 8001650:	4a12      	ldr	r2, [pc, #72]	@ (800169c <MX_FREERTOS_Init+0x9c>)
 8001652:	6013      	str	r3, [r2, #0]

  /* creation of Main_Ctrl_Task */
  Main_Ctrl_TaskHandle = osThreadNew(Start_Main_Control, NULL, &Main_Ctrl_Task_attributes);
 8001654:	4a12      	ldr	r2, [pc, #72]	@ (80016a0 <MX_FREERTOS_Init+0xa0>)
 8001656:	2100      	movs	r1, #0
 8001658:	4812      	ldr	r0, [pc, #72]	@ (80016a4 <MX_FREERTOS_Init+0xa4>)
 800165a:	f004 f873 	bl	8005744 <osThreadNew>
 800165e:	4603      	mov	r3, r0
 8001660:	4a11      	ldr	r2, [pc, #68]	@ (80016a8 <MX_FREERTOS_Init+0xa8>)
 8001662:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	080090a8 	.word	0x080090a8
 800166c:	20000320 	.word	0x20000320
 8001670:	08008ff4 	.word	0x08008ff4
 8001674:	080016ad 	.word	0x080016ad
 8001678:	2000030c 	.word	0x2000030c
 800167c:	08009018 	.word	0x08009018
 8001680:	08001845 	.word	0x08001845
 8001684:	20000310 	.word	0x20000310
 8001688:	0800903c 	.word	0x0800903c
 800168c:	08001889 	.word	0x08001889
 8001690:	20000314 	.word	0x20000314
 8001694:	08009060 	.word	0x08009060
 8001698:	080019ad 	.word	0x080019ad
 800169c:	20000318 	.word	0x20000318
 80016a0:	08009084 	.word	0x08009084
 80016a4:	08001d5d 	.word	0x08001d5d
 80016a8:	2000031c 	.word	0x2000031c

080016ac <Start_RecvData>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_RecvData */
void Start_RecvData(void *argument)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_RecvData */
  /* Infinite loop */
  for(;;)
  {
	  // UART1
	  if (1 == UART1_RX_INT_FLAG) {
 80016b4:	4b4e      	ldr	r3, [pc, #312]	@ (80017f0 <Start_RecvData+0x144>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d12f      	bne.n	800171c <Start_RecvData+0x70>
		  if (uart1_rx_len > 0 && uart1_rx_len <= UART1_RX_BUF_SIZE) {
 80016bc:	4b4d      	ldr	r3, [pc, #308]	@ (80017f4 <Start_RecvData+0x148>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d017      	beq.n	80016f6 <Start_RecvData+0x4a>
 80016c6:	4b4b      	ldr	r3, [pc, #300]	@ (80017f4 <Start_RecvData+0x148>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b80      	cmp	r3, #128	@ 0x80
 80016ce:	d812      	bhi.n	80016f6 <Start_RecvData+0x4a>
			  memcpy(slaveStr.RecvBuff, uart1_rx_buf, uart1_rx_len);
 80016d0:	4b48      	ldr	r3, [pc, #288]	@ (80017f4 <Start_RecvData+0x148>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	461a      	mov	r2, r3
 80016d8:	4947      	ldr	r1, [pc, #284]	@ (80017f8 <Start_RecvData+0x14c>)
 80016da:	4848      	ldr	r0, [pc, #288]	@ (80017fc <Start_RecvData+0x150>)
 80016dc:	f007 faa2 	bl	8008c24 <memcpy>
			  slaveStr.recCnt = uart1_rx_len;
 80016e0:	4b44      	ldr	r3, [pc, #272]	@ (80017f4 <Start_RecvData+0x148>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	b2da      	uxtb	r2, r3
 80016e6:	4b46      	ldr	r3, [pc, #280]	@ (8001800 <Start_RecvData+0x154>)
 80016e8:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
			  slaveStr.recFrameFlag = 1;
 80016ec:	4b44      	ldr	r3, [pc, #272]	@ (8001800 <Start_RecvData+0x154>)
 80016ee:	2201      	movs	r2, #1
 80016f0:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
 80016f4:	e002      	b.n	80016fc <Start_RecvData+0x50>
		  }
		  else {
			  uart1_rx_len = 0;
 80016f6:	4b3f      	ldr	r3, [pc, #252]	@ (80017f4 <Start_RecvData+0x148>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	701a      	strb	r2, [r3, #0]
		  }
		  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart1_rx_buf, UART1_RX_BUF_SIZE);
 80016fc:	2280      	movs	r2, #128	@ 0x80
 80016fe:	493e      	ldr	r1, [pc, #248]	@ (80017f8 <Start_RecvData+0x14c>)
 8001700:	4840      	ldr	r0, [pc, #256]	@ (8001804 <Start_RecvData+0x158>)
 8001702:	f003 f85a 	bl	80047ba <HAL_UARTEx_ReceiveToIdle_DMA>
		  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001706:	4b40      	ldr	r3, [pc, #256]	@ (8001808 <Start_RecvData+0x15c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b3e      	ldr	r3, [pc, #248]	@ (8001808 <Start_RecvData+0x15c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f022 0204 	bic.w	r2, r2, #4
 8001714:	601a      	str	r2, [r3, #0]

		  UART1_RX_INT_FLAG = 0;
 8001716:	4b36      	ldr	r3, [pc, #216]	@ (80017f0 <Start_RecvData+0x144>)
 8001718:	2200      	movs	r2, #0
 800171a:	701a      	strb	r2, [r3, #0]
	  }

	  // UART2
	  if (1 == UART2_RX_INT_FLAG) {
 800171c:	4b3b      	ldr	r3, [pc, #236]	@ (800180c <Start_RecvData+0x160>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d12f      	bne.n	8001784 <Start_RecvData+0xd8>
		  if (uart2_rx_len > 0 && uart2_rx_len <= UART2_RX_BUF_SIZE) {
 8001724:	4b3a      	ldr	r3, [pc, #232]	@ (8001810 <Start_RecvData+0x164>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	b2db      	uxtb	r3, r3
 800172a:	2b00      	cmp	r3, #0
 800172c:	d017      	beq.n	800175e <Start_RecvData+0xb2>
 800172e:	4b38      	ldr	r3, [pc, #224]	@ (8001810 <Start_RecvData+0x164>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	b2db      	uxtb	r3, r3
 8001734:	2b40      	cmp	r3, #64	@ 0x40
 8001736:	d812      	bhi.n	800175e <Start_RecvData+0xb2>
			  memcpy(motorDriverStr.RecvBuff, uart2_rx_buf, uart2_rx_len);
 8001738:	4b35      	ldr	r3, [pc, #212]	@ (8001810 <Start_RecvData+0x164>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	461a      	mov	r2, r3
 8001740:	4934      	ldr	r1, [pc, #208]	@ (8001814 <Start_RecvData+0x168>)
 8001742:	4835      	ldr	r0, [pc, #212]	@ (8001818 <Start_RecvData+0x16c>)
 8001744:	f007 fa6e 	bl	8008c24 <memcpy>
			  motorDriverStr.recCnt = uart2_rx_len;
 8001748:	4b31      	ldr	r3, [pc, #196]	@ (8001810 <Start_RecvData+0x164>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	b2da      	uxtb	r2, r3
 800174e:	4b33      	ldr	r3, [pc, #204]	@ (800181c <Start_RecvData+0x170>)
 8001750:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
			  motorDriverStr.recFrameFlag = 1;
 8001754:	4b31      	ldr	r3, [pc, #196]	@ (800181c <Start_RecvData+0x170>)
 8001756:	2201      	movs	r2, #1
 8001758:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800175c:	e002      	b.n	8001764 <Start_RecvData+0xb8>
		  }
		  else {
			  uart2_rx_len = 0;
 800175e:	4b2c      	ldr	r3, [pc, #176]	@ (8001810 <Start_RecvData+0x164>)
 8001760:	2200      	movs	r2, #0
 8001762:	701a      	strb	r2, [r3, #0]
		  }
		  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, uart2_rx_buf, UART2_RX_BUF_SIZE);
 8001764:	2240      	movs	r2, #64	@ 0x40
 8001766:	492b      	ldr	r1, [pc, #172]	@ (8001814 <Start_RecvData+0x168>)
 8001768:	482d      	ldr	r0, [pc, #180]	@ (8001820 <Start_RecvData+0x174>)
 800176a:	f003 f826 	bl	80047ba <HAL_UARTEx_ReceiveToIdle_DMA>
		  __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 800176e:	4b2d      	ldr	r3, [pc, #180]	@ (8001824 <Start_RecvData+0x178>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4b2b      	ldr	r3, [pc, #172]	@ (8001824 <Start_RecvData+0x178>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f022 0204 	bic.w	r2, r2, #4
 800177c:	601a      	str	r2, [r3, #0]

		  UART2_RX_INT_FLAG = 0;
 800177e:	4b23      	ldr	r3, [pc, #140]	@ (800180c <Start_RecvData+0x160>)
 8001780:	2200      	movs	r2, #0
 8001782:	701a      	strb	r2, [r3, #0]
	  }

	  // UART3
	  if (1 == UART3_RX_INT_FLAG) {
 8001784:	4b28      	ldr	r3, [pc, #160]	@ (8001828 <Start_RecvData+0x17c>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	2b01      	cmp	r3, #1
 800178a:	d12d      	bne.n	80017e8 <Start_RecvData+0x13c>
		  if (uart3_rx_len > 0 && uart3_rx_len <= UART3_RX_BUF_SIZE) {
 800178c:	4b27      	ldr	r3, [pc, #156]	@ (800182c <Start_RecvData+0x180>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b2db      	uxtb	r3, r3
 8001792:	2b00      	cmp	r3, #0
 8001794:	d015      	beq.n	80017c2 <Start_RecvData+0x116>
 8001796:	4b25      	ldr	r3, [pc, #148]	@ (800182c <Start_RecvData+0x180>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	b2db      	uxtb	r3, r3
 800179c:	2b10      	cmp	r3, #16
 800179e:	d810      	bhi.n	80017c2 <Start_RecvData+0x116>
			  memcpy(loadStr.RecvBuff, uart3_rx_buf, uart3_rx_len);
 80017a0:	4b22      	ldr	r3, [pc, #136]	@ (800182c <Start_RecvData+0x180>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	461a      	mov	r2, r3
 80017a8:	4921      	ldr	r1, [pc, #132]	@ (8001830 <Start_RecvData+0x184>)
 80017aa:	4822      	ldr	r0, [pc, #136]	@ (8001834 <Start_RecvData+0x188>)
 80017ac:	f007 fa3a 	bl	8008c24 <memcpy>
			  loadStr.recCnt = uart3_rx_len;
 80017b0:	4b1e      	ldr	r3, [pc, #120]	@ (800182c <Start_RecvData+0x180>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	4b20      	ldr	r3, [pc, #128]	@ (8001838 <Start_RecvData+0x18c>)
 80017b8:	745a      	strb	r2, [r3, #17]
			  loadStr.recFrameFlag = 1;
 80017ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001838 <Start_RecvData+0x18c>)
 80017bc:	2201      	movs	r2, #1
 80017be:	749a      	strb	r2, [r3, #18]
 80017c0:	e002      	b.n	80017c8 <Start_RecvData+0x11c>
		  }
		  else {
			  uart3_rx_len = 0;
 80017c2:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <Start_RecvData+0x180>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	701a      	strb	r2, [r3, #0]
		  }
		  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, uart3_rx_buf, UART3_RX_BUF_SIZE);
 80017c8:	2210      	movs	r2, #16
 80017ca:	4919      	ldr	r1, [pc, #100]	@ (8001830 <Start_RecvData+0x184>)
 80017cc:	481b      	ldr	r0, [pc, #108]	@ (800183c <Start_RecvData+0x190>)
 80017ce:	f002 fff4 	bl	80047ba <HAL_UARTEx_ReceiveToIdle_DMA>
		  __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80017d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001840 <Start_RecvData+0x194>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	4b19      	ldr	r3, [pc, #100]	@ (8001840 <Start_RecvData+0x194>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f022 0204 	bic.w	r2, r2, #4
 80017e0:	601a      	str	r2, [r3, #0]

		  UART3_RX_INT_FLAG = 0;
 80017e2:	4b11      	ldr	r3, [pc, #68]	@ (8001828 <Start_RecvData+0x17c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
	  }


    osDelay(20);
 80017e8:	2014      	movs	r0, #20
 80017ea:	f004 f855 	bl	8005898 <osDelay>
	  if (1 == UART1_RX_INT_FLAG) {
 80017ee:	e761      	b.n	80016b4 <Start_RecvData+0x8>
 80017f0:	20000327 	.word	0x20000327
 80017f4:	20000324 	.word	0x20000324
 80017f8:	20000010 	.word	0x20000010
 80017fc:	20000161 	.word	0x20000161
 8001800:	20000160 	.word	0x20000160
 8001804:	20000408 	.word	0x20000408
 8001808:	200004e0 	.word	0x200004e0
 800180c:	20000328 	.word	0x20000328
 8001810:	20000325 	.word	0x20000325
 8001814:	20000090 	.word	0x20000090
 8001818:	20000125 	.word	0x20000125
 800181c:	20000124 	.word	0x20000124
 8001820:	20000450 	.word	0x20000450
 8001824:	20000568 	.word	0x20000568
 8001828:	20000329 	.word	0x20000329
 800182c:	20000326 	.word	0x20000326
 8001830:	200000d0 	.word	0x200000d0
 8001834:	200000fd 	.word	0x200000fd
 8001838:	200000fc 	.word	0x200000fc
 800183c:	20000498 	.word	0x20000498
 8001840:	200005f0 	.word	0x200005f0

08001844 <Start_Process_Data>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Process_Data */
void Start_Process_Data(void *argument)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Process_Data */
  /* Infinite loop */

  for(;;)
  {
	  if (slaveStr.recFrameFlag) {
 800184c:	4b0b      	ldr	r3, [pc, #44]	@ (800187c <Start_Process_Data+0x38>)
 800184e:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <Start_Process_Data+0x16>
		  ProcessData_RecvFromPLC();
 8001856:	f7ff fb77 	bl	8000f48 <ProcessData_RecvFromPLC>
	  }

	  if (motorDriverStr.recFrameFlag) {
 800185a:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <Start_Process_Data+0x3c>)
 800185c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <Start_Process_Data+0x24>
		  ProcessData_RecvFromMotorDriver();
 8001864:	f7fe ff32 	bl	80006cc <ProcessData_RecvFromMotorDriver>
	  }

	  if (loadStr.recFrameFlag) {
 8001868:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <Start_Process_Data+0x40>)
 800186a:	7c9b      	ldrb	r3, [r3, #18]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <Start_Process_Data+0x30>
		  ProcessData_RecvFromLoad();
 8001870:	f7fe fcf2 	bl	8000258 <ProcessData_RecvFromLoad>
	  }

    osDelay(20);
 8001874:	2014      	movs	r0, #20
 8001876:	f004 f80f 	bl	8005898 <osDelay>
	  if (slaveStr.recFrameFlag) {
 800187a:	e7e7      	b.n	800184c <Start_Process_Data+0x8>
 800187c:	20000160 	.word	0x20000160
 8001880:	20000124 	.word	0x20000124
 8001884:	200000fc 	.word	0x200000fc

08001888 <Start_MonitorMotor_Data>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_MonitorMotor_Data */
void Start_MonitorMotor_Data(void *argument)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_MonitorMotor_Data */
  /* Infinite loop */
  for(;;)
  {
//	  osStatus_t status = osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever);
	  switch (MONITORING_MOTOR_FLAG) {
 8001890:	4b3f      	ldr	r3, [pc, #252]	@ (8001990 <Start_MonitorMotor_Data+0x108>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	3b01      	subs	r3, #1
 8001896:	2b03      	cmp	r3, #3
 8001898:	d876      	bhi.n	8001988 <Start_MonitorMotor_Data+0x100>
 800189a:	a201      	add	r2, pc, #4	@ (adr r2, 80018a0 <Start_MonitorMotor_Data+0x18>)
 800189c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018a0:	080018b1 	.word	0x080018b1
 80018a4:	080018e7 	.word	0x080018e7
 80018a8:	0800191d 	.word	0x0800191d
 80018ac:	08001953 	.word	0x08001953
	  	  case 1:
				if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 80018b0:	4b38      	ldr	r3, [pc, #224]	@ (8001994 <Start_MonitorMotor_Data+0x10c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f04f 31ff 	mov.w	r1, #4294967295
 80018b8:	4618      	mov	r0, r3
 80018ba:	f004 f8b7 	bl	8005a2c <osSemaphoreAcquire>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d10c      	bne.n	80018de <Start_MonitorMotor_Data+0x56>
					// 发送查询
					HAL_UART_Transmit_DMA(&huart2, send_to_motor[0], 8);
 80018c4:	2208      	movs	r2, #8
 80018c6:	4934      	ldr	r1, [pc, #208]	@ (8001998 <Start_MonitorMotor_Data+0x110>)
 80018c8:	4834      	ldr	r0, [pc, #208]	@ (800199c <Start_MonitorMotor_Data+0x114>)
 80018ca:	f002 fe87 	bl	80045dc <HAL_UART_Transmit_DMA>
					osDelay(10);
 80018ce:	200a      	movs	r0, #10
 80018d0:	f003 ffe2 	bl	8005898 <osDelay>
					osSemaphoreRelease(frameSendSemaphoreHandle);
 80018d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001994 <Start_MonitorMotor_Data+0x10c>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4618      	mov	r0, r3
 80018da:	f004 f90d 	bl	8005af8 <osSemaphoreRelease>
				}
				else {
						// 处理信号量获取失败的情况（如记录错误）
				}
				MONITORING_MOTOR_FLAG = 0;
 80018de:	4b2c      	ldr	r3, [pc, #176]	@ (8001990 <Start_MonitorMotor_Data+0x108>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	701a      	strb	r2, [r3, #0]
	  		  break;
 80018e4:	e050      	b.n	8001988 <Start_MonitorMotor_Data+0x100>

	  	  case 2:
				if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 80018e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001994 <Start_MonitorMotor_Data+0x10c>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f04f 31ff 	mov.w	r1, #4294967295
 80018ee:	4618      	mov	r0, r3
 80018f0:	f004 f89c 	bl	8005a2c <osSemaphoreAcquire>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d10c      	bne.n	8001914 <Start_MonitorMotor_Data+0x8c>
					// 发送查询
					HAL_UART_Transmit_DMA(&huart2, send_to_motor[1], 8);
 80018fa:	2208      	movs	r2, #8
 80018fc:	4928      	ldr	r1, [pc, #160]	@ (80019a0 <Start_MonitorMotor_Data+0x118>)
 80018fe:	4827      	ldr	r0, [pc, #156]	@ (800199c <Start_MonitorMotor_Data+0x114>)
 8001900:	f002 fe6c 	bl	80045dc <HAL_UART_Transmit_DMA>
					osDelay(10);
 8001904:	200a      	movs	r0, #10
 8001906:	f003 ffc7 	bl	8005898 <osDelay>
					osSemaphoreRelease(frameSendSemaphoreHandle);
 800190a:	4b22      	ldr	r3, [pc, #136]	@ (8001994 <Start_MonitorMotor_Data+0x10c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f004 f8f2 	bl	8005af8 <osSemaphoreRelease>
				}
				else {
						// 处理信号量获取失败的情况（如记录错误）
				}
				MONITORING_MOTOR_FLAG = 0;
 8001914:	4b1e      	ldr	r3, [pc, #120]	@ (8001990 <Start_MonitorMotor_Data+0x108>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
			  break;
 800191a:	e035      	b.n	8001988 <Start_MonitorMotor_Data+0x100>

	  	  case 3:
				if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 800191c:	4b1d      	ldr	r3, [pc, #116]	@ (8001994 <Start_MonitorMotor_Data+0x10c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f04f 31ff 	mov.w	r1, #4294967295
 8001924:	4618      	mov	r0, r3
 8001926:	f004 f881 	bl	8005a2c <osSemaphoreAcquire>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d10c      	bne.n	800194a <Start_MonitorMotor_Data+0xc2>
					// 发送查询
					HAL_UART_Transmit_DMA(&huart2, send_to_motor[2], 8);
 8001930:	2208      	movs	r2, #8
 8001932:	491c      	ldr	r1, [pc, #112]	@ (80019a4 <Start_MonitorMotor_Data+0x11c>)
 8001934:	4819      	ldr	r0, [pc, #100]	@ (800199c <Start_MonitorMotor_Data+0x114>)
 8001936:	f002 fe51 	bl	80045dc <HAL_UART_Transmit_DMA>
					osDelay(10);
 800193a:	200a      	movs	r0, #10
 800193c:	f003 ffac 	bl	8005898 <osDelay>
					osSemaphoreRelease(frameSendSemaphoreHandle);
 8001940:	4b14      	ldr	r3, [pc, #80]	@ (8001994 <Start_MonitorMotor_Data+0x10c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4618      	mov	r0, r3
 8001946:	f004 f8d7 	bl	8005af8 <osSemaphoreRelease>
				}
				else {
						// 处理信号量获取失败的情况（如记录错误）
				}
				MONITORING_MOTOR_FLAG = 0;
 800194a:	4b11      	ldr	r3, [pc, #68]	@ (8001990 <Start_MonitorMotor_Data+0x108>)
 800194c:	2200      	movs	r2, #0
 800194e:	701a      	strb	r2, [r3, #0]
			  break;
 8001950:	e01a      	b.n	8001988 <Start_MonitorMotor_Data+0x100>

	  	  case 4:
				if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 8001952:	4b10      	ldr	r3, [pc, #64]	@ (8001994 <Start_MonitorMotor_Data+0x10c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f04f 31ff 	mov.w	r1, #4294967295
 800195a:	4618      	mov	r0, r3
 800195c:	f004 f866 	bl	8005a2c <osSemaphoreAcquire>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d10c      	bne.n	8001980 <Start_MonitorMotor_Data+0xf8>
					// 发送查询
					HAL_UART_Transmit_DMA(&huart2, send_to_motor[3], 8);
 8001966:	2208      	movs	r2, #8
 8001968:	490f      	ldr	r1, [pc, #60]	@ (80019a8 <Start_MonitorMotor_Data+0x120>)
 800196a:	480c      	ldr	r0, [pc, #48]	@ (800199c <Start_MonitorMotor_Data+0x114>)
 800196c:	f002 fe36 	bl	80045dc <HAL_UART_Transmit_DMA>
					osDelay(10);
 8001970:	200a      	movs	r0, #10
 8001972:	f003 ff91 	bl	8005898 <osDelay>
					osSemaphoreRelease(frameSendSemaphoreHandle);
 8001976:	4b07      	ldr	r3, [pc, #28]	@ (8001994 <Start_MonitorMotor_Data+0x10c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f004 f8bc 	bl	8005af8 <osSemaphoreRelease>
				}
				else {
						// 处理信号量获取失败的情况（如记录错误）
				}
				MONITORING_MOTOR_FLAG = 0;
 8001980:	4b03      	ldr	r3, [pc, #12]	@ (8001990 <Start_MonitorMotor_Data+0x108>)
 8001982:	2200      	movs	r2, #0
 8001984:	701a      	strb	r2, [r3, #0]
			  break;
 8001986:	bf00      	nop
	  }
    osDelay(20);
 8001988:	2014      	movs	r0, #20
 800198a:	f003 ff85 	bl	8005898 <osDelay>
	  switch (MONITORING_MOTOR_FLAG) {
 800198e:	e77f      	b.n	8001890 <Start_MonitorMotor_Data+0x8>
 8001990:	2000032a 	.word	0x2000032a
 8001994:	20000320 	.word	0x20000320
 8001998:	08008fb4 	.word	0x08008fb4
 800199c:	20000450 	.word	0x20000450
 80019a0:	08008fbc 	.word	0x08008fbc
 80019a4:	08008fc4 	.word	0x08008fc4
 80019a8:	08008fcc 	.word	0x08008fcc

080019ac <Start_Control_Load>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Control_Load */
void Start_Control_Load(void *argument)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b094      	sub	sp, #80	@ 0x50
 80019b0:	af02      	add	r7, sp, #8
 80019b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Control_Load */
  /* Infinite loop */
  for(;;)
  {
	  switch (MONITORING_LOAD_FLAG) {
 80019b4:	4ba1      	ldr	r3, [pc, #644]	@ (8001c3c <Start_Control_Load+0x290>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	3b01      	subs	r3, #1
 80019ba:	2b03      	cmp	r3, #3
 80019bc:	f200 81bc 	bhi.w	8001d38 <Start_Control_Load+0x38c>
 80019c0:	a201      	add	r2, pc, #4	@ (adr r2, 80019c8 <Start_Control_Load+0x1c>)
 80019c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c6:	bf00      	nop
 80019c8:	080019d9 	.word	0x080019d9
 80019cc:	08001aa5 	.word	0x08001aa5
 80019d0:	08001b71 	.word	0x08001b71
 80019d4:	08001c71 	.word	0x08001c71
		  case 1:
				if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 80019d8:	4b99      	ldr	r3, [pc, #612]	@ (8001c40 <Start_Control_Load+0x294>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f04f 31ff 	mov.w	r1, #4294967295
 80019e0:	4618      	mov	r0, r3
 80019e2:	f004 f823 	bl	8005a2c <osSemaphoreAcquire>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d10c      	bne.n	8001a06 <Start_Control_Load+0x5a>
					HAL_UART_Transmit_DMA(&huart3, send_to_load[0], 8);
 80019ec:	2208      	movs	r2, #8
 80019ee:	4995      	ldr	r1, [pc, #596]	@ (8001c44 <Start_Control_Load+0x298>)
 80019f0:	4895      	ldr	r0, [pc, #596]	@ (8001c48 <Start_Control_Load+0x29c>)
 80019f2:	f002 fdf3 	bl	80045dc <HAL_UART_Transmit_DMA>
					osDelay(10);
 80019f6:	200a      	movs	r0, #10
 80019f8:	f003 ff4e 	bl	8005898 <osDelay>
					osSemaphoreRelease(frameSendSemaphoreHandle);
 80019fc:	4b90      	ldr	r3, [pc, #576]	@ (8001c40 <Start_Control_Load+0x294>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f004 f879 	bl	8005af8 <osSemaphoreRelease>
				}
				else {
						// 处理信号量获取失败的情况（如记录错误�?
				}

				if (1 == slaveStr.ReadRegsGroup[0]) {
 8001a06:	4b91      	ldr	r3, [pc, #580]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001a08:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d145      	bne.n	8001a9c <Start_Control_Load+0xf0>
					if (slaveStr.ReadRegsGroup[6] > 2600) {
 8001a10:	4b8e      	ldr	r3, [pc, #568]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001a12:	f8b3 3114 	ldrh.w	r3, [r3, #276]	@ 0x114
 8001a16:	f640 2228 	movw	r2, #2600	@ 0xa28
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d917      	bls.n	8001a4e <Start_Control_Load+0xa2>
						uint8_t send_data[8] = {0x01, 0x06, 0x00, 0x36, 0x00, 0x28,};
 8001a1e:	4a8c      	ldr	r2, [pc, #560]	@ (8001c50 <Start_Control_Load+0x2a4>)
 8001a20:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a28:	6018      	str	r0, [r3, #0]
 8001a2a:	3304      	adds	r3, #4
 8001a2c:	8019      	strh	r1, [r3, #0]
 8001a2e:	3302      	adds	r3, #2
 8001a30:	0c0a      	lsrs	r2, r1, #16
 8001a32:	701a      	strb	r2, [r3, #0]
 8001a34:	2300      	movs	r3, #0
 8001a36:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
						UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 8);
 8001a3a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8001a3e:	2308      	movs	r3, #8
 8001a40:	9300      	str	r3, [sp, #0]
 8001a42:	f04f 33ff 	mov.w	r3, #4294967295
 8001a46:	2208      	movs	r2, #8
 8001a48:	487f      	ldr	r0, [pc, #508]	@ (8001c48 <Start_Control_Load+0x29c>)
 8001a4a:	f7ff fa3b 	bl	8000ec4 <UART_SendDataWithSemaphore>
					}
					if ((slaveStr.ReadRegsGroup[6] < 1950) && (slaveStr.ReadRegsGroup[6] != 0)) {
 8001a4e:	4b7f      	ldr	r3, [pc, #508]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001a50:	f8b3 3114 	ldrh.w	r3, [r3, #276]	@ 0x114
 8001a54:	f240 729d 	movw	r2, #1949	@ 0x79d
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d81f      	bhi.n	8001a9c <Start_Control_Load+0xf0>
 8001a5c:	4b7b      	ldr	r3, [pc, #492]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001a5e:	f8b3 3114 	ldrh.w	r3, [r3, #276]	@ 0x114
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d01a      	beq.n	8001a9c <Start_Control_Load+0xf0>
						uint8_t send_data[8] = {0x01, 0x06, 0x00, 0x36, 0x01, 0x5E,};
 8001a66:	4a7b      	ldr	r2, [pc, #492]	@ (8001c54 <Start_Control_Load+0x2a8>)
 8001a68:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001a6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a70:	6018      	str	r0, [r3, #0]
 8001a72:	3304      	adds	r3, #4
 8001a74:	8019      	strh	r1, [r3, #0]
 8001a76:	3302      	adds	r3, #2
 8001a78:	0c0a      	lsrs	r2, r1, #16
 8001a7a:	701a      	strb	r2, [r3, #0]
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
						UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 8);
 8001a82:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001a86:	2308      	movs	r3, #8
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8e:	2208      	movs	r2, #8
 8001a90:	486d      	ldr	r0, [pc, #436]	@ (8001c48 <Start_Control_Load+0x29c>)
 8001a92:	f7ff fa17 	bl	8000ec4 <UART_SendDataWithSemaphore>
						osDelay(30);
 8001a96:	201e      	movs	r0, #30
 8001a98:	f003 fefe 	bl	8005898 <osDelay>
					}
				}

				MONITORING_LOAD_FLAG = 0;
 8001a9c:	4b67      	ldr	r3, [pc, #412]	@ (8001c3c <Start_Control_Load+0x290>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
			  break;
 8001aa2:	e149      	b.n	8001d38 <Start_Control_Load+0x38c>

		  case 2:
				if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 8001aa4:	4b66      	ldr	r3, [pc, #408]	@ (8001c40 <Start_Control_Load+0x294>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8001aac:	4618      	mov	r0, r3
 8001aae:	f003 ffbd 	bl	8005a2c <osSemaphoreAcquire>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d10c      	bne.n	8001ad2 <Start_Control_Load+0x126>
					HAL_UART_Transmit_DMA(&huart3, send_to_load[1], 8);
 8001ab8:	2208      	movs	r2, #8
 8001aba:	4967      	ldr	r1, [pc, #412]	@ (8001c58 <Start_Control_Load+0x2ac>)
 8001abc:	4862      	ldr	r0, [pc, #392]	@ (8001c48 <Start_Control_Load+0x29c>)
 8001abe:	f002 fd8d 	bl	80045dc <HAL_UART_Transmit_DMA>
					osDelay(10);
 8001ac2:	200a      	movs	r0, #10
 8001ac4:	f003 fee8 	bl	8005898 <osDelay>
					osSemaphoreRelease(frameSendSemaphoreHandle);
 8001ac8:	4b5d      	ldr	r3, [pc, #372]	@ (8001c40 <Start_Control_Load+0x294>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f004 f813 	bl	8005af8 <osSemaphoreRelease>
				}
				else {
						// 处理信号量获取失败的情况
				}

				if (1 == slaveStr.ReadRegsGroup[10]) {
 8001ad2:	4b5e      	ldr	r3, [pc, #376]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001ad4:	f8b3 311c 	ldrh.w	r3, [r3, #284]	@ 0x11c
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d145      	bne.n	8001b68 <Start_Control_Load+0x1bc>
					if (slaveStr.ReadRegsGroup[16] > 2600) {
 8001adc:	4b5b      	ldr	r3, [pc, #364]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001ade:	f8b3 3128 	ldrh.w	r3, [r3, #296]	@ 0x128
 8001ae2:	f640 2228 	movw	r2, #2600	@ 0xa28
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d917      	bls.n	8001b1a <Start_Control_Load+0x16e>
						uint8_t send_data[8] = {0x02, 0x06, 0x00, 0x36, 0x00, 0x28,};
 8001aea:	4a5c      	ldr	r2, [pc, #368]	@ (8001c5c <Start_Control_Load+0x2b0>)
 8001aec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001af0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001af4:	6018      	str	r0, [r3, #0]
 8001af6:	3304      	adds	r3, #4
 8001af8:	8019      	strh	r1, [r3, #0]
 8001afa:	3302      	adds	r3, #2
 8001afc:	0c0a      	lsrs	r2, r1, #16
 8001afe:	701a      	strb	r2, [r3, #0]
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 8);
 8001b06:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001b0a:	2308      	movs	r3, #8
 8001b0c:	9300      	str	r3, [sp, #0]
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b12:	2208      	movs	r2, #8
 8001b14:	484c      	ldr	r0, [pc, #304]	@ (8001c48 <Start_Control_Load+0x29c>)
 8001b16:	f7ff f9d5 	bl	8000ec4 <UART_SendDataWithSemaphore>
					}
					if ((slaveStr.ReadRegsGroup[16] < 1950) && (slaveStr.ReadRegsGroup[6] != 0)) {
 8001b1a:	4b4c      	ldr	r3, [pc, #304]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001b1c:	f8b3 3128 	ldrh.w	r3, [r3, #296]	@ 0x128
 8001b20:	f240 729d 	movw	r2, #1949	@ 0x79d
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d81f      	bhi.n	8001b68 <Start_Control_Load+0x1bc>
 8001b28:	4b48      	ldr	r3, [pc, #288]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001b2a:	f8b3 3114 	ldrh.w	r3, [r3, #276]	@ 0x114
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d01a      	beq.n	8001b68 <Start_Control_Load+0x1bc>
						uint8_t send_data[8] = {0x02, 0x06, 0x00, 0x36, 0x01, 0x5E,};
 8001b32:	4a4b      	ldr	r2, [pc, #300]	@ (8001c60 <Start_Control_Load+0x2b4>)
 8001b34:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b38:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b3c:	6018      	str	r0, [r3, #0]
 8001b3e:	3304      	adds	r3, #4
 8001b40:	8019      	strh	r1, [r3, #0]
 8001b42:	3302      	adds	r3, #2
 8001b44:	0c0a      	lsrs	r2, r1, #16
 8001b46:	701a      	strb	r2, [r3, #0]
 8001b48:	2300      	movs	r3, #0
 8001b4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 8);
 8001b4e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001b52:	2308      	movs	r3, #8
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5a:	2208      	movs	r2, #8
 8001b5c:	483a      	ldr	r0, [pc, #232]	@ (8001c48 <Start_Control_Load+0x29c>)
 8001b5e:	f7ff f9b1 	bl	8000ec4 <UART_SendDataWithSemaphore>
						osDelay(30);
 8001b62:	201e      	movs	r0, #30
 8001b64:	f003 fe98 	bl	8005898 <osDelay>
					}
				}

				MONITORING_LOAD_FLAG = 0;
 8001b68:	4b34      	ldr	r3, [pc, #208]	@ (8001c3c <Start_Control_Load+0x290>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	701a      	strb	r2, [r3, #0]
			  break;
 8001b6e:	e0e3      	b.n	8001d38 <Start_Control_Load+0x38c>

		  case 3:
				if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 8001b70:	4b33      	ldr	r3, [pc, #204]	@ (8001c40 <Start_Control_Load+0x294>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f04f 31ff 	mov.w	r1, #4294967295
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f003 ff57 	bl	8005a2c <osSemaphoreAcquire>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d10c      	bne.n	8001b9e <Start_Control_Load+0x1f2>
					HAL_UART_Transmit_DMA(&huart3, send_to_load[2], 8);
 8001b84:	2208      	movs	r2, #8
 8001b86:	4937      	ldr	r1, [pc, #220]	@ (8001c64 <Start_Control_Load+0x2b8>)
 8001b88:	482f      	ldr	r0, [pc, #188]	@ (8001c48 <Start_Control_Load+0x29c>)
 8001b8a:	f002 fd27 	bl	80045dc <HAL_UART_Transmit_DMA>
					osDelay(10);
 8001b8e:	200a      	movs	r0, #10
 8001b90:	f003 fe82 	bl	8005898 <osDelay>
					osSemaphoreRelease(frameSendSemaphoreHandle);
 8001b94:	4b2a      	ldr	r3, [pc, #168]	@ (8001c40 <Start_Control_Load+0x294>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f003 ffad 	bl	8005af8 <osSemaphoreRelease>
				}
				else {
						// 处理信号量获取失败的情况（如记录错误）
				}
				if (1 == slaveStr.ReadRegsGroup[20]) {
 8001b9e:	4b2b      	ldr	r3, [pc, #172]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001ba0:	f8b3 3130 	ldrh.w	r3, [r3, #304]	@ 0x130
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d144      	bne.n	8001c32 <Start_Control_Load+0x286>
					if (slaveStr.ReadRegsGroup[26] > 2600) {
 8001ba8:	4b28      	ldr	r3, [pc, #160]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001baa:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 8001bae:	f640 2228 	movw	r2, #2600	@ 0xa28
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d917      	bls.n	8001be6 <Start_Control_Load+0x23a>
						uint8_t send_data[8] = {0x03, 0x06, 0x00, 0x36, 0x00, 0x28,};
 8001bb6:	4a2c      	ldr	r2, [pc, #176]	@ (8001c68 <Start_Control_Load+0x2bc>)
 8001bb8:	f107 0320 	add.w	r3, r7, #32
 8001bbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bc0:	6018      	str	r0, [r3, #0]
 8001bc2:	3304      	adds	r3, #4
 8001bc4:	8019      	strh	r1, [r3, #0]
 8001bc6:	3302      	adds	r3, #2
 8001bc8:	0c0a      	lsrs	r2, r1, #16
 8001bca:	701a      	strb	r2, [r3, #0]
 8001bcc:	2300      	movs	r3, #0
 8001bce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 8);
 8001bd2:	f107 0120 	add.w	r1, r7, #32
 8001bd6:	2308      	movs	r3, #8
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	2208      	movs	r2, #8
 8001be0:	4819      	ldr	r0, [pc, #100]	@ (8001c48 <Start_Control_Load+0x29c>)
 8001be2:	f7ff f96f 	bl	8000ec4 <UART_SendDataWithSemaphore>
					}
					if ((slaveStr.ReadRegsGroup[26] < 1950) && (slaveStr.ReadRegsGroup[6] != 0)) {
 8001be6:	4b19      	ldr	r3, [pc, #100]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001be8:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 8001bec:	f240 729d 	movw	r2, #1949	@ 0x79d
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d81e      	bhi.n	8001c32 <Start_Control_Load+0x286>
 8001bf4:	4b15      	ldr	r3, [pc, #84]	@ (8001c4c <Start_Control_Load+0x2a0>)
 8001bf6:	f8b3 3114 	ldrh.w	r3, [r3, #276]	@ 0x114
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d019      	beq.n	8001c32 <Start_Control_Load+0x286>
						uint8_t send_data[8] = {0x03, 0x06, 0x00, 0x36, 0x01, 0x5E,};
 8001bfe:	4a1b      	ldr	r2, [pc, #108]	@ (8001c6c <Start_Control_Load+0x2c0>)
 8001c00:	f107 0318 	add.w	r3, r7, #24
 8001c04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c08:	6018      	str	r0, [r3, #0]
 8001c0a:	3304      	adds	r3, #4
 8001c0c:	8019      	strh	r1, [r3, #0]
 8001c0e:	3302      	adds	r3, #2
 8001c10:	0c0a      	lsrs	r2, r1, #16
 8001c12:	701a      	strb	r2, [r3, #0]
 8001c14:	2300      	movs	r3, #0
 8001c16:	77fb      	strb	r3, [r7, #31]
						UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 8);
 8001c18:	f107 0118 	add.w	r1, r7, #24
 8001c1c:	2308      	movs	r3, #8
 8001c1e:	9300      	str	r3, [sp, #0]
 8001c20:	f04f 33ff 	mov.w	r3, #4294967295
 8001c24:	2208      	movs	r2, #8
 8001c26:	4808      	ldr	r0, [pc, #32]	@ (8001c48 <Start_Control_Load+0x29c>)
 8001c28:	f7ff f94c 	bl	8000ec4 <UART_SendDataWithSemaphore>
						osDelay(30);
 8001c2c:	201e      	movs	r0, #30
 8001c2e:	f003 fe33 	bl	8005898 <osDelay>
					}
				}

				MONITORING_LOAD_FLAG = 0;
 8001c32:	4b02      	ldr	r3, [pc, #8]	@ (8001c3c <Start_Control_Load+0x290>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	701a      	strb	r2, [r3, #0]
			  break;
 8001c38:	e07e      	b.n	8001d38 <Start_Control_Load+0x38c>
 8001c3a:	bf00      	nop
 8001c3c:	2000032b 	.word	0x2000032b
 8001c40:	20000320 	.word	0x20000320
 8001c44:	08008fd4 	.word	0x08008fd4
 8001c48:	20000498 	.word	0x20000498
 8001c4c:	20000160 	.word	0x20000160
 8001c50:	08008d6c 	.word	0x08008d6c
 8001c54:	08008d74 	.word	0x08008d74
 8001c58:	08008fdc 	.word	0x08008fdc
 8001c5c:	08008d7c 	.word	0x08008d7c
 8001c60:	08008d84 	.word	0x08008d84
 8001c64:	08008fe4 	.word	0x08008fe4
 8001c68:	08008d8c 	.word	0x08008d8c
 8001c6c:	08008d94 	.word	0x08008d94

		  case 4:
				if (osSemaphoreAcquire(frameSendSemaphoreHandle, osWaitForever) == osOK) {
 8001c70:	4b33      	ldr	r3, [pc, #204]	@ (8001d40 <Start_Control_Load+0x394>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f04f 31ff 	mov.w	r1, #4294967295
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f003 fed7 	bl	8005a2c <osSemaphoreAcquire>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d10c      	bne.n	8001c9e <Start_Control_Load+0x2f2>
					HAL_UART_Transmit_DMA(&huart3, send_to_load[3], 8);
 8001c84:	2208      	movs	r2, #8
 8001c86:	492f      	ldr	r1, [pc, #188]	@ (8001d44 <Start_Control_Load+0x398>)
 8001c88:	482f      	ldr	r0, [pc, #188]	@ (8001d48 <Start_Control_Load+0x39c>)
 8001c8a:	f002 fca7 	bl	80045dc <HAL_UART_Transmit_DMA>
					osDelay(10);
 8001c8e:	200a      	movs	r0, #10
 8001c90:	f003 fe02 	bl	8005898 <osDelay>
					osSemaphoreRelease(frameSendSemaphoreHandle);
 8001c94:	4b2a      	ldr	r3, [pc, #168]	@ (8001d40 <Start_Control_Load+0x394>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f003 ff2d 	bl	8005af8 <osSemaphoreRelease>
				}
				else {
						// 处理信号量获取失败的情况（如记录错误�?
				}
				if (1 == slaveStr.ReadRegsGroup[30]) {
 8001c9e:	4b2b      	ldr	r3, [pc, #172]	@ (8001d4c <Start_Control_Load+0x3a0>)
 8001ca0:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d143      	bne.n	8001d30 <Start_Control_Load+0x384>
					if (slaveStr.ReadRegsGroup[36] > 2600) {
 8001ca8:	4b28      	ldr	r3, [pc, #160]	@ (8001d4c <Start_Control_Load+0x3a0>)
 8001caa:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 8001cae:	f640 2228 	movw	r2, #2600	@ 0xa28
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d916      	bls.n	8001ce4 <Start_Control_Load+0x338>
						uint8_t send_data[8] = {0x03, 0x06, 0x00, 0x36, 0x00, 0x28,};
 8001cb6:	4a26      	ldr	r2, [pc, #152]	@ (8001d50 <Start_Control_Load+0x3a4>)
 8001cb8:	f107 0310 	add.w	r3, r7, #16
 8001cbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001cc0:	6018      	str	r0, [r3, #0]
 8001cc2:	3304      	adds	r3, #4
 8001cc4:	8019      	strh	r1, [r3, #0]
 8001cc6:	3302      	adds	r3, #2
 8001cc8:	0c0a      	lsrs	r2, r1, #16
 8001cca:	701a      	strb	r2, [r3, #0]
 8001ccc:	2300      	movs	r3, #0
 8001cce:	75fb      	strb	r3, [r7, #23]
						UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 8);
 8001cd0:	f107 0110 	add.w	r1, r7, #16
 8001cd4:	2308      	movs	r3, #8
 8001cd6:	9300      	str	r3, [sp, #0]
 8001cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8001cdc:	2208      	movs	r2, #8
 8001cde:	481a      	ldr	r0, [pc, #104]	@ (8001d48 <Start_Control_Load+0x39c>)
 8001ce0:	f7ff f8f0 	bl	8000ec4 <UART_SendDataWithSemaphore>
					}
					if ((slaveStr.ReadRegsGroup[36] < 1950) && (slaveStr.ReadRegsGroup[6] != 0)) {
 8001ce4:	4b19      	ldr	r3, [pc, #100]	@ (8001d4c <Start_Control_Load+0x3a0>)
 8001ce6:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 8001cea:	f240 729d 	movw	r2, #1949	@ 0x79d
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d81e      	bhi.n	8001d30 <Start_Control_Load+0x384>
 8001cf2:	4b16      	ldr	r3, [pc, #88]	@ (8001d4c <Start_Control_Load+0x3a0>)
 8001cf4:	f8b3 3114 	ldrh.w	r3, [r3, #276]	@ 0x114
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d019      	beq.n	8001d30 <Start_Control_Load+0x384>
						uint8_t send_data[8] = {0x03, 0x06, 0x00, 0x36, 0x01, 0x5E,};
 8001cfc:	4a15      	ldr	r2, [pc, #84]	@ (8001d54 <Start_Control_Load+0x3a8>)
 8001cfe:	f107 0308 	add.w	r3, r7, #8
 8001d02:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d06:	6018      	str	r0, [r3, #0]
 8001d08:	3304      	adds	r3, #4
 8001d0a:	8019      	strh	r1, [r3, #0]
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	0c0a      	lsrs	r2, r1, #16
 8001d10:	701a      	strb	r2, [r3, #0]
 8001d12:	2300      	movs	r3, #0
 8001d14:	73fb      	strb	r3, [r7, #15]
						UART_SendDataWithSemaphore(&huart3, send_data, 8, osWaitForever, 8);
 8001d16:	f107 0108 	add.w	r1, r7, #8
 8001d1a:	2308      	movs	r3, #8
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d22:	2208      	movs	r2, #8
 8001d24:	4808      	ldr	r0, [pc, #32]	@ (8001d48 <Start_Control_Load+0x39c>)
 8001d26:	f7ff f8cd 	bl	8000ec4 <UART_SendDataWithSemaphore>
						osDelay(30);
 8001d2a:	201e      	movs	r0, #30
 8001d2c:	f003 fdb4 	bl	8005898 <osDelay>
					}
				}

				MONITORING_LOAD_FLAG = 0;
 8001d30:	4b09      	ldr	r3, [pc, #36]	@ (8001d58 <Start_Control_Load+0x3ac>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	701a      	strb	r2, [r3, #0]
			  break;
 8001d36:	bf00      	nop
	  }

	  osDelay(5);
 8001d38:	2005      	movs	r0, #5
 8001d3a:	f003 fdad 	bl	8005898 <osDelay>
	  switch (MONITORING_LOAD_FLAG) {
 8001d3e:	e639      	b.n	80019b4 <Start_Control_Load+0x8>
 8001d40:	20000320 	.word	0x20000320
 8001d44:	08008fec 	.word	0x08008fec
 8001d48:	20000498 	.word	0x20000498
 8001d4c:	20000160 	.word	0x20000160
 8001d50:	08008d8c 	.word	0x08008d8c
 8001d54:	08008d94 	.word	0x08008d94
 8001d58:	2000032b 	.word	0x2000032b

08001d5c <Start_Main_Control>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Main_Control */
void Start_Main_Control(void *argument)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Main_Control */
  /* Infinite loop */
  for(;;)
  {
	  if (REC_CTRL_MOTOR_FLAG) {
 8001d64:	4b0a      	ldr	r3, [pc, #40]	@ (8001d90 <Start_Main_Control+0x34>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d004      	beq.n	8001d76 <Start_Main_Control+0x1a>
		  ProcessData_TransToMotorDriver();
 8001d6c:	f7fe fd8e 	bl	800088c <ProcessData_TransToMotorDriver>
		  REC_CTRL_MOTOR_FLAG = 0;
 8001d70:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <Start_Main_Control+0x34>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]
	  }

	  if (REC_CTRL_LOAD_FLAG) {
 8001d76:	4b07      	ldr	r3, [pc, #28]	@ (8001d94 <Start_Main_Control+0x38>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d004      	beq.n	8001d88 <Start_Main_Control+0x2c>
		  ProcessData_TransToLoad();
 8001d7e:	f7fe fb11 	bl	80003a4 <ProcessData_TransToLoad>
		  REC_CTRL_LOAD_FLAG = 0;
 8001d82:	4b04      	ldr	r3, [pc, #16]	@ (8001d94 <Start_Main_Control+0x38>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	701a      	strb	r2, [r3, #0]
	  }

    osDelay(20);
 8001d88:	2014      	movs	r0, #20
 8001d8a:	f003 fd85 	bl	8005898 <osDelay>
	  if (REC_CTRL_MOTOR_FLAG) {
 8001d8e:	e7e9      	b.n	8001d64 <Start_Main_Control+0x8>
 8001d90:	20000308 	.word	0x20000308
 8001d94:	20000309 	.word	0x20000309

08001d98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d9e:	4b14      	ldr	r3, [pc, #80]	@ (8001df0 <MX_GPIO_Init+0x58>)
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	4a13      	ldr	r2, [pc, #76]	@ (8001df0 <MX_GPIO_Init+0x58>)
 8001da4:	f043 0320 	orr.w	r3, r3, #32
 8001da8:	6193      	str	r3, [r2, #24]
 8001daa:	4b11      	ldr	r3, [pc, #68]	@ (8001df0 <MX_GPIO_Init+0x58>)
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	f003 0320 	and.w	r3, r3, #32
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db6:	4b0e      	ldr	r3, [pc, #56]	@ (8001df0 <MX_GPIO_Init+0x58>)
 8001db8:	699b      	ldr	r3, [r3, #24]
 8001dba:	4a0d      	ldr	r2, [pc, #52]	@ (8001df0 <MX_GPIO_Init+0x58>)
 8001dbc:	f043 0304 	orr.w	r3, r3, #4
 8001dc0:	6193      	str	r3, [r2, #24]
 8001dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001df0 <MX_GPIO_Init+0x58>)
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	f003 0304 	and.w	r3, r3, #4
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dce:	4b08      	ldr	r3, [pc, #32]	@ (8001df0 <MX_GPIO_Init+0x58>)
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	4a07      	ldr	r2, [pc, #28]	@ (8001df0 <MX_GPIO_Init+0x58>)
 8001dd4:	f043 0308 	orr.w	r3, r3, #8
 8001dd8:	6193      	str	r3, [r2, #24]
 8001dda:	4b05      	ldr	r3, [pc, #20]	@ (8001df0 <MX_GPIO_Init+0x58>)
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	f003 0308 	and.w	r3, r3, #8
 8001de2:	607b      	str	r3, [r7, #4]
 8001de4:	687b      	ldr	r3, [r7, #4]

}
 8001de6:	bf00      	nop
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr
 8001df0:	40021000 	.word	0x40021000

08001df4 <HAL_UARTEx_RxEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1) {
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a21      	ldr	r2, [pc, #132]	@ (8001e8c <HAL_UARTEx_RxEventCallback+0x98>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d110      	bne.n	8001e2c <HAL_UARTEx_RxEventCallback+0x38>
		HAL_UART_DMAStop(&huart1);
 8001e0a:	4821      	ldr	r0, [pc, #132]	@ (8001e90 <HAL_UARTEx_RxEventCallback+0x9c>)
 8001e0c:	f002 fc56 	bl	80046bc <HAL_UART_DMAStop>
		uart1_rx_len = huart->RxXferSize - huart->RxXferCount;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001e14:	b2da      	uxtb	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	4b1c      	ldr	r3, [pc, #112]	@ (8001e94 <HAL_UARTEx_RxEventCallback+0xa0>)
 8001e24:	701a      	strb	r2, [r3, #0]
		UART1_RX_INT_FLAG = 1;
 8001e26:	4b1c      	ldr	r3, [pc, #112]	@ (8001e98 <HAL_UARTEx_RxEventCallback+0xa4>)
 8001e28:	2201      	movs	r2, #1
 8001e2a:	701a      	strb	r2, [r3, #0]
	}

	if (huart->Instance == USART2) {
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a1a      	ldr	r2, [pc, #104]	@ (8001e9c <HAL_UARTEx_RxEventCallback+0xa8>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d110      	bne.n	8001e58 <HAL_UARTEx_RxEventCallback+0x64>
		HAL_UART_DMAStop(&huart2);
 8001e36:	481a      	ldr	r0, [pc, #104]	@ (8001ea0 <HAL_UARTEx_RxEventCallback+0xac>)
 8001e38:	f002 fc40 	bl	80046bc <HAL_UART_DMAStop>
		uart2_rx_len = huart->RxXferSize - huart->RxXferCount;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001e40:	b2da      	uxtb	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001e46:	b29b      	uxth	r3, r3
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ea4 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001e50:	701a      	strb	r2, [r3, #0]
		UART2_RX_INT_FLAG = 1;
 8001e52:	4b15      	ldr	r3, [pc, #84]	@ (8001ea8 <HAL_UARTEx_RxEventCallback+0xb4>)
 8001e54:	2201      	movs	r2, #1
 8001e56:	701a      	strb	r2, [r3, #0]
	}

	if (huart->Instance == USART3) {
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a13      	ldr	r2, [pc, #76]	@ (8001eac <HAL_UARTEx_RxEventCallback+0xb8>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d110      	bne.n	8001e84 <HAL_UARTEx_RxEventCallback+0x90>
		HAL_UART_DMAStop(&huart3);
 8001e62:	4813      	ldr	r0, [pc, #76]	@ (8001eb0 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001e64:	f002 fc2a 	bl	80046bc <HAL_UART_DMAStop>
		uart3_rx_len = huart->RxXferSize - huart->RxXferCount;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001e72:	b29b      	uxth	r3, r3
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	b2da      	uxtb	r2, r3
 8001e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb4 <HAL_UARTEx_RxEventCallback+0xc0>)
 8001e7c:	701a      	strb	r2, [r3, #0]
		UART3_RX_INT_FLAG = 1;
 8001e7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb8 <HAL_UARTEx_RxEventCallback+0xc4>)
 8001e80:	2201      	movs	r2, #1
 8001e82:	701a      	strb	r2, [r3, #0]
	}
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40013800 	.word	0x40013800
 8001e90:	20000408 	.word	0x20000408
 8001e94:	20000324 	.word	0x20000324
 8001e98:	20000327 	.word	0x20000327
 8001e9c:	40004400 	.word	0x40004400
 8001ea0:	20000450 	.word	0x20000450
 8001ea4:	20000325 	.word	0x20000325
 8001ea8:	20000328 	.word	0x20000328
 8001eac:	40004800 	.word	0x40004800
 8001eb0:	20000498 	.word	0x20000498
 8001eb4:	20000326 	.word	0x20000326
 8001eb8:	20000329 	.word	0x20000329

08001ebc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ec0:	f000 fda2 	bl	8002a08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ec4:	f000 f862 	bl	8001f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ec8:	f7ff ff66 	bl	8001d98 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ecc:	f7ff fb52 	bl	8001574 <MX_DMA_Init>
  MX_TIM2_Init();
 8001ed0:	f000 fa3a 	bl	8002348 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001ed4:	f000 fb14 	bl	8002500 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001ed8:	f000 fb3c 	bl	8002554 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001edc:	f000 fb66 	bl	80025ac <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001ee0:	f000 fa80 	bl	80023e4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 8001ee4:	481e      	ldr	r0, [pc, #120]	@ (8001f60 <main+0xa4>)
 8001ee6:	f001 ff7b 	bl	8003de0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8001eea:	481e      	ldr	r0, [pc, #120]	@ (8001f64 <main+0xa8>)
 8001eec:	f001 ff78 	bl	8003de0 <HAL_TIM_Base_Start_IT>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart1_rx_buf, UART1_RX_BUF_SIZE);
 8001ef0:	2280      	movs	r2, #128	@ 0x80
 8001ef2:	491d      	ldr	r1, [pc, #116]	@ (8001f68 <main+0xac>)
 8001ef4:	481d      	ldr	r0, [pc, #116]	@ (8001f6c <main+0xb0>)
 8001ef6:	f002 fc60 	bl	80047ba <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001efa:	4b1d      	ldr	r3, [pc, #116]	@ (8001f70 <main+0xb4>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	4b1b      	ldr	r3, [pc, #108]	@ (8001f70 <main+0xb4>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 0204 	bic.w	r2, r2, #4
 8001f08:	601a      	str	r2, [r3, #0]
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, uart2_rx_buf, UART2_RX_BUF_SIZE);
 8001f0a:	2240      	movs	r2, #64	@ 0x40
 8001f0c:	4919      	ldr	r1, [pc, #100]	@ (8001f74 <main+0xb8>)
 8001f0e:	481a      	ldr	r0, [pc, #104]	@ (8001f78 <main+0xbc>)
 8001f10:	f002 fc53 	bl	80047ba <HAL_UARTEx_ReceiveToIdle_DMA>
  	__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8001f14:	4b19      	ldr	r3, [pc, #100]	@ (8001f7c <main+0xc0>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	4b18      	ldr	r3, [pc, #96]	@ (8001f7c <main+0xc0>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f022 0204 	bic.w	r2, r2, #4
 8001f22:	601a      	str	r2, [r3, #0]
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, uart3_rx_buf, UART3_RX_BUF_SIZE);
 8001f24:	2210      	movs	r2, #16
 8001f26:	4916      	ldr	r1, [pc, #88]	@ (8001f80 <main+0xc4>)
 8001f28:	4816      	ldr	r0, [pc, #88]	@ (8001f84 <main+0xc8>)
 8001f2a:	f002 fc46 	bl	80047ba <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8001f2e:	4b16      	ldr	r3, [pc, #88]	@ (8001f88 <main+0xcc>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	4b14      	ldr	r3, [pc, #80]	@ (8001f88 <main+0xcc>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f022 0204 	bic.w	r2, r2, #4
 8001f3c:	601a      	str	r2, [r3, #0]

	ModbusRtuSlaveInit();		// 单片机作为从机的初始化
 8001f3e:	f7fe ffeb 	bl	8000f18 <ModbusRtuSlaveInit>
	MotorDriverInit();			// 单片机作为电机驱动器主机的初始化
 8001f42:	f7fe fbb3 	bl	80006ac <MotorDriverInit>
	LoadInit();					// 单片机作为电缸主机的初始化
 8001f46:	f7fe f903 	bl	8000150 <LoadInit>

	LoadStatusInit();			// 电缸初始状态，目标电流/目标速度/目标位置
 8001f4a:	f7fe f90f 	bl	800016c <LoadStatusInit>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001f4e:	f003 fb93 	bl	8005678 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001f52:	f7ff fb55 	bl	8001600 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001f56:	f003 fbc1 	bl	80056dc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001f5a:	bf00      	nop
 8001f5c:	e7fd      	b.n	8001f5a <main+0x9e>
 8001f5e:	bf00      	nop
 8001f60:	20000378 	.word	0x20000378
 8001f64:	200003c0 	.word	0x200003c0
 8001f68:	20000010 	.word	0x20000010
 8001f6c:	20000408 	.word	0x20000408
 8001f70:	200004e0 	.word	0x200004e0
 8001f74:	20000090 	.word	0x20000090
 8001f78:	20000450 	.word	0x20000450
 8001f7c:	20000568 	.word	0x20000568
 8001f80:	200000d0 	.word	0x200000d0
 8001f84:	20000498 	.word	0x20000498
 8001f88:	200005f0 	.word	0x200005f0

08001f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b090      	sub	sp, #64	@ 0x40
 8001f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f92:	f107 0318 	add.w	r3, r7, #24
 8001f96:	2228      	movs	r2, #40	@ 0x28
 8001f98:	2100      	movs	r1, #0
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f006 fe16 	bl	8008bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fa0:	1d3b      	adds	r3, r7, #4
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	605a      	str	r2, [r3, #4]
 8001fa8:	609a      	str	r2, [r3, #8]
 8001faa:	60da      	str	r2, [r3, #12]
 8001fac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fb2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fb6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fc4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001fca:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fd0:	f107 0318 	add.w	r3, r7, #24
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f001 fa73 	bl	80034c0 <HAL_RCC_OscConfig>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001fe0:	f000 f86a 	bl	80020b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fe4:	230f      	movs	r3, #15
 8001fe6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fe8:	2302      	movs	r3, #2
 8001fea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fec:	2300      	movs	r3, #0
 8001fee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ff0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ff4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ffa:	1d3b      	adds	r3, r7, #4
 8001ffc:	2102      	movs	r1, #2
 8001ffe:	4618      	mov	r0, r3
 8002000:	f001 fce0 	bl	80039c4 <HAL_RCC_ClockConfig>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800200a:	f000 f855 	bl	80020b8 <Error_Handler>
  }
}
 800200e:	bf00      	nop
 8002010:	3740      	adds	r7, #64	@ 0x40
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
	...

08002018 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	static uint8_t motor_idx;
	static uint8_t load_idx;

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a1c      	ldr	r2, [pc, #112]	@ (8002098 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d101      	bne.n	800202e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800202a:	f000 fd03 	bl	8002a34 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2) {
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002036:	d112      	bne.n	800205e <HAL_TIM_PeriodElapsedCallback+0x46>
	  // 每50ms进一次中断
	  monitoring_counter_50ms++;
 8002038:	4b18      	ldr	r3, [pc, #96]	@ (800209c <HAL_TIM_PeriodElapsedCallback+0x84>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	3301      	adds	r3, #1
 800203e:	b2da      	uxtb	r2, r3
 8002040:	4b16      	ldr	r3, [pc, #88]	@ (800209c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8002042:	701a      	strb	r2, [r3, #0]
	  MONITORING_LOAD_FLAG = (load_idx++) % 4 + 1;
 8002044:	4b16      	ldr	r3, [pc, #88]	@ (80020a0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	1c5a      	adds	r2, r3, #1
 800204a:	b2d1      	uxtb	r1, r2
 800204c:	4a14      	ldr	r2, [pc, #80]	@ (80020a0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800204e:	7011      	strb	r1, [r2, #0]
 8002050:	f003 0303 	and.w	r3, r3, #3
 8002054:	b2db      	uxtb	r3, r3
 8002056:	3301      	adds	r3, #1
 8002058:	b2da      	uxtb	r2, r3
 800205a:	4b12      	ldr	r3, [pc, #72]	@ (80020a4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800205c:	701a      	strb	r2, [r3, #0]
  }

  if (htim->Instance == TIM3) {
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a11      	ldr	r2, [pc, #68]	@ (80020a8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d112      	bne.n	800208e <HAL_TIM_PeriodElapsedCallback+0x76>
	  // 每400ms进一次中断
	  monitoring_counter_400ms++;
 8002068:	4b10      	ldr	r3, [pc, #64]	@ (80020ac <HAL_TIM_PeriodElapsedCallback+0x94>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	3301      	adds	r3, #1
 800206e:	b2da      	uxtb	r2, r3
 8002070:	4b0e      	ldr	r3, [pc, #56]	@ (80020ac <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002072:	701a      	strb	r2, [r3, #0]
	  MONITORING_MOTOR_FLAG = (motor_idx++) % 4 + 1;
 8002074:	4b0e      	ldr	r3, [pc, #56]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	1c5a      	adds	r2, r3, #1
 800207a:	b2d1      	uxtb	r1, r2
 800207c:	4a0c      	ldr	r2, [pc, #48]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800207e:	7011      	strb	r1, [r2, #0]
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	b2db      	uxtb	r3, r3
 8002086:	3301      	adds	r3, #1
 8002088:	b2da      	uxtb	r2, r3
 800208a:	4b0a      	ldr	r3, [pc, #40]	@ (80020b4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800208c:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE END Callback 1 */
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40012c00 	.word	0x40012c00
 800209c:	2000032c 	.word	0x2000032c
 80020a0:	2000032e 	.word	0x2000032e
 80020a4:	2000032b 	.word	0x2000032b
 80020a8:	40000400 	.word	0x40000400
 80020ac:	2000032d 	.word	0x2000032d
 80020b0:	2000032f 	.word	0x2000032f
 80020b4:	2000032a 	.word	0x2000032a

080020b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020bc:	b672      	cpsid	i
}
 80020be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020c0:	bf00      	nop
 80020c2:	e7fd      	b.n	80020c0 <Error_Handler+0x8>

080020c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80020ca:	4b18      	ldr	r3, [pc, #96]	@ (800212c <HAL_MspInit+0x68>)
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	4a17      	ldr	r2, [pc, #92]	@ (800212c <HAL_MspInit+0x68>)
 80020d0:	f043 0301 	orr.w	r3, r3, #1
 80020d4:	6193      	str	r3, [r2, #24]
 80020d6:	4b15      	ldr	r3, [pc, #84]	@ (800212c <HAL_MspInit+0x68>)
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	60bb      	str	r3, [r7, #8]
 80020e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020e2:	4b12      	ldr	r3, [pc, #72]	@ (800212c <HAL_MspInit+0x68>)
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	4a11      	ldr	r2, [pc, #68]	@ (800212c <HAL_MspInit+0x68>)
 80020e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ec:	61d3      	str	r3, [r2, #28]
 80020ee:	4b0f      	ldr	r3, [pc, #60]	@ (800212c <HAL_MspInit+0x68>)
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f6:	607b      	str	r3, [r7, #4]
 80020f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80020fa:	2200      	movs	r2, #0
 80020fc:	210f      	movs	r1, #15
 80020fe:	f06f 0001 	mvn.w	r0, #1
 8002102:	f000 fd8c 	bl	8002c1e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002106:	4b0a      	ldr	r3, [pc, #40]	@ (8002130 <HAL_MspInit+0x6c>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	60fb      	str	r3, [r7, #12]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	4a04      	ldr	r2, [pc, #16]	@ (8002130 <HAL_MspInit+0x6c>)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40021000 	.word	0x40021000
 8002130:	40010000 	.word	0x40010000

08002134 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08c      	sub	sp, #48	@ 0x30
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800213c:	2300      	movs	r3, #0
 800213e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002140:	2300      	movs	r3, #0
 8002142:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002144:	2300      	movs	r3, #0
 8002146:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800214a:	4b2e      	ldr	r3, [pc, #184]	@ (8002204 <HAL_InitTick+0xd0>)
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	4a2d      	ldr	r2, [pc, #180]	@ (8002204 <HAL_InitTick+0xd0>)
 8002150:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002154:	6193      	str	r3, [r2, #24]
 8002156:	4b2b      	ldr	r3, [pc, #172]	@ (8002204 <HAL_InitTick+0xd0>)
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002162:	f107 020c 	add.w	r2, r7, #12
 8002166:	f107 0310 	add.w	r3, r7, #16
 800216a:	4611      	mov	r1, r2
 800216c:	4618      	mov	r0, r3
 800216e:	f001 fd99 	bl	8003ca4 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002172:	f001 fd83 	bl	8003c7c <HAL_RCC_GetPCLK2Freq>
 8002176:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800217a:	4a23      	ldr	r2, [pc, #140]	@ (8002208 <HAL_InitTick+0xd4>)
 800217c:	fba2 2303 	umull	r2, r3, r2, r3
 8002180:	0c9b      	lsrs	r3, r3, #18
 8002182:	3b01      	subs	r3, #1
 8002184:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002186:	4b21      	ldr	r3, [pc, #132]	@ (800220c <HAL_InitTick+0xd8>)
 8002188:	4a21      	ldr	r2, [pc, #132]	@ (8002210 <HAL_InitTick+0xdc>)
 800218a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800218c:	4b1f      	ldr	r3, [pc, #124]	@ (800220c <HAL_InitTick+0xd8>)
 800218e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002192:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002194:	4a1d      	ldr	r2, [pc, #116]	@ (800220c <HAL_InitTick+0xd8>)
 8002196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002198:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800219a:	4b1c      	ldr	r3, [pc, #112]	@ (800220c <HAL_InitTick+0xd8>)
 800219c:	2200      	movs	r2, #0
 800219e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021a0:	4b1a      	ldr	r3, [pc, #104]	@ (800220c <HAL_InitTick+0xd8>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021a6:	4b19      	ldr	r3, [pc, #100]	@ (800220c <HAL_InitTick+0xd8>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80021ac:	4817      	ldr	r0, [pc, #92]	@ (800220c <HAL_InitTick+0xd8>)
 80021ae:	f001 fdc7 	bl	8003d40 <HAL_TIM_Base_Init>
 80021b2:	4603      	mov	r3, r0
 80021b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80021b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d11b      	bne.n	80021f8 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80021c0:	4812      	ldr	r0, [pc, #72]	@ (800220c <HAL_InitTick+0xd8>)
 80021c2:	f001 fe0d 	bl	8003de0 <HAL_TIM_Base_Start_IT>
 80021c6:	4603      	mov	r3, r0
 80021c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80021cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d111      	bne.n	80021f8 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80021d4:	2019      	movs	r0, #25
 80021d6:	f000 fd3e 	bl	8002c56 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2b0f      	cmp	r3, #15
 80021de:	d808      	bhi.n	80021f2 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80021e0:	2200      	movs	r2, #0
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	2019      	movs	r0, #25
 80021e6:	f000 fd1a 	bl	8002c1e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002214 <HAL_InitTick+0xe0>)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6013      	str	r3, [r2, #0]
 80021f0:	e002      	b.n	80021f8 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80021f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3730      	adds	r7, #48	@ 0x30
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021000 	.word	0x40021000
 8002208:	431bde83 	.word	0x431bde83
 800220c:	20000330 	.word	0x20000330
 8002210:	40012c00 	.word	0x40012c00
 8002214:	20000004 	.word	0x20000004

08002218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <NMI_Handler+0x4>

08002220 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <HardFault_Handler+0x4>

08002228 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <MemManage_Handler+0x4>

08002230 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <BusFault_Handler+0x4>

08002238 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <UsageFault_Handler+0x4>

08002240 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002244:	bf00      	nop
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr

0800224c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002250:	4802      	ldr	r0, [pc, #8]	@ (800225c <DMA1_Channel2_IRQHandler+0x10>)
 8002252:	f000 fe7d 	bl	8002f50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	20000634 	.word	0x20000634

08002260 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002264:	4802      	ldr	r0, [pc, #8]	@ (8002270 <DMA1_Channel3_IRQHandler+0x10>)
 8002266:	f000 fe73 	bl	8002f50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	200005f0 	.word	0x200005f0

08002274 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002278:	4802      	ldr	r0, [pc, #8]	@ (8002284 <DMA1_Channel4_IRQHandler+0x10>)
 800227a:	f000 fe69 	bl	8002f50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000524 	.word	0x20000524

08002288 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800228c:	4802      	ldr	r0, [pc, #8]	@ (8002298 <DMA1_Channel5_IRQHandler+0x10>)
 800228e:	f000 fe5f 	bl	8002f50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	200004e0 	.word	0x200004e0

0800229c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80022a0:	4802      	ldr	r0, [pc, #8]	@ (80022ac <DMA1_Channel6_IRQHandler+0x10>)
 80022a2:	f000 fe55 	bl	8002f50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20000568 	.word	0x20000568

080022b0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <DMA1_Channel7_IRQHandler+0x10>)
 80022b6:	f000 fe4b 	bl	8002f50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	200005ac 	.word	0x200005ac

080022c4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80022c8:	4802      	ldr	r0, [pc, #8]	@ (80022d4 <TIM1_UP_IRQHandler+0x10>)
 80022ca:	f001 fddb 	bl	8003e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000330 	.word	0x20000330

080022d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022dc:	4802      	ldr	r0, [pc, #8]	@ (80022e8 <TIM2_IRQHandler+0x10>)
 80022de:	f001 fdd1 	bl	8003e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20000378 	.word	0x20000378

080022ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022f0:	4802      	ldr	r0, [pc, #8]	@ (80022fc <TIM3_IRQHandler+0x10>)
 80022f2:	f001 fdc7 	bl	8003e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022f6:	bf00      	nop
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	200003c0 	.word	0x200003c0

08002300 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002304:	4802      	ldr	r0, [pc, #8]	@ (8002310 <USART1_IRQHandler+0x10>)
 8002306:	f002 fab5 	bl	8004874 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	20000408 	.word	0x20000408

08002314 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002318:	4802      	ldr	r0, [pc, #8]	@ (8002324 <USART2_IRQHandler+0x10>)
 800231a:	f002 faab 	bl	8004874 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800231e:	bf00      	nop
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20000450 	.word	0x20000450

08002328 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800232c:	4802      	ldr	r0, [pc, #8]	@ (8002338 <USART3_IRQHandler+0x10>)
 800232e:	f002 faa1 	bl	8004874 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002332:	bf00      	nop
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20000498 	.word	0x20000498

0800233c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002340:	bf00      	nop
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr

08002348 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b086      	sub	sp, #24
 800234c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800234e:	f107 0308 	add.w	r3, r7, #8
 8002352:	2200      	movs	r2, #0
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	605a      	str	r2, [r3, #4]
 8002358:	609a      	str	r2, [r3, #8]
 800235a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800235c:	463b      	mov	r3, r7
 800235e:	2200      	movs	r2, #0
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002364:	4b1e      	ldr	r3, [pc, #120]	@ (80023e0 <MX_TIM2_Init+0x98>)
 8002366:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800236a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 800236c:	4b1c      	ldr	r3, [pc, #112]	@ (80023e0 <MX_TIM2_Init+0x98>)
 800236e:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002372:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002374:	4b1a      	ldr	r3, [pc, #104]	@ (80023e0 <MX_TIM2_Init+0x98>)
 8002376:	2200      	movs	r2, #0
 8002378:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 800237a:	4b19      	ldr	r3, [pc, #100]	@ (80023e0 <MX_TIM2_Init+0x98>)
 800237c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002380:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002382:	4b17      	ldr	r3, [pc, #92]	@ (80023e0 <MX_TIM2_Init+0x98>)
 8002384:	2200      	movs	r2, #0
 8002386:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002388:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <MX_TIM2_Init+0x98>)
 800238a:	2200      	movs	r2, #0
 800238c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800238e:	4814      	ldr	r0, [pc, #80]	@ (80023e0 <MX_TIM2_Init+0x98>)
 8002390:	f001 fcd6 	bl	8003d40 <HAL_TIM_Base_Init>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800239a:	f7ff fe8d 	bl	80020b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800239e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023a4:	f107 0308 	add.w	r3, r7, #8
 80023a8:	4619      	mov	r1, r3
 80023aa:	480d      	ldr	r0, [pc, #52]	@ (80023e0 <MX_TIM2_Init+0x98>)
 80023ac:	f001 fe72 	bl	8004094 <HAL_TIM_ConfigClockSource>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80023b6:	f7ff fe7f 	bl	80020b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ba:	2300      	movs	r3, #0
 80023bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023be:	2300      	movs	r3, #0
 80023c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023c2:	463b      	mov	r3, r7
 80023c4:	4619      	mov	r1, r3
 80023c6:	4806      	ldr	r0, [pc, #24]	@ (80023e0 <MX_TIM2_Init+0x98>)
 80023c8:	f002 f848 	bl	800445c <HAL_TIMEx_MasterConfigSynchronization>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80023d2:	f7ff fe71 	bl	80020b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80023d6:	bf00      	nop
 80023d8:	3718      	adds	r7, #24
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	20000378 	.word	0x20000378

080023e4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ea:	f107 0308 	add.w	r3, r7, #8
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	605a      	str	r2, [r3, #4]
 80023f4:	609a      	str	r2, [r3, #8]
 80023f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f8:	463b      	mov	r3, r7
 80023fa:	2200      	movs	r2, #0
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002400:	4b1d      	ldr	r3, [pc, #116]	@ (8002478 <MX_TIM3_Init+0x94>)
 8002402:	4a1e      	ldr	r2, [pc, #120]	@ (800247c <MX_TIM3_Init+0x98>)
 8002404:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8002406:	4b1c      	ldr	r3, [pc, #112]	@ (8002478 <MX_TIM3_Init+0x94>)
 8002408:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800240c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800240e:	4b1a      	ldr	r3, [pc, #104]	@ (8002478 <MX_TIM3_Init+0x94>)
 8002410:	2200      	movs	r2, #0
 8002412:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3999;
 8002414:	4b18      	ldr	r3, [pc, #96]	@ (8002478 <MX_TIM3_Init+0x94>)
 8002416:	f640 729f 	movw	r2, #3999	@ 0xf9f
 800241a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800241c:	4b16      	ldr	r3, [pc, #88]	@ (8002478 <MX_TIM3_Init+0x94>)
 800241e:	2200      	movs	r2, #0
 8002420:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002422:	4b15      	ldr	r3, [pc, #84]	@ (8002478 <MX_TIM3_Init+0x94>)
 8002424:	2200      	movs	r2, #0
 8002426:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002428:	4813      	ldr	r0, [pc, #76]	@ (8002478 <MX_TIM3_Init+0x94>)
 800242a:	f001 fc89 	bl	8003d40 <HAL_TIM_Base_Init>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002434:	f7ff fe40 	bl	80020b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002438:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800243c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800243e:	f107 0308 	add.w	r3, r7, #8
 8002442:	4619      	mov	r1, r3
 8002444:	480c      	ldr	r0, [pc, #48]	@ (8002478 <MX_TIM3_Init+0x94>)
 8002446:	f001 fe25 	bl	8004094 <HAL_TIM_ConfigClockSource>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002450:	f7ff fe32 	bl	80020b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002454:	2300      	movs	r3, #0
 8002456:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002458:	2300      	movs	r3, #0
 800245a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800245c:	463b      	mov	r3, r7
 800245e:	4619      	mov	r1, r3
 8002460:	4805      	ldr	r0, [pc, #20]	@ (8002478 <MX_TIM3_Init+0x94>)
 8002462:	f001 fffb 	bl	800445c <HAL_TIMEx_MasterConfigSynchronization>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800246c:	f7ff fe24 	bl	80020b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002470:	bf00      	nop
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	200003c0 	.word	0x200003c0
 800247c:	40000400 	.word	0x40000400

08002480 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002490:	d114      	bne.n	80024bc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002492:	4b19      	ldr	r3, [pc, #100]	@ (80024f8 <HAL_TIM_Base_MspInit+0x78>)
 8002494:	69db      	ldr	r3, [r3, #28]
 8002496:	4a18      	ldr	r2, [pc, #96]	@ (80024f8 <HAL_TIM_Base_MspInit+0x78>)
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	61d3      	str	r3, [r2, #28]
 800249e:	4b16      	ldr	r3, [pc, #88]	@ (80024f8 <HAL_TIM_Base_MspInit+0x78>)
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80024aa:	2200      	movs	r2, #0
 80024ac:	2105      	movs	r1, #5
 80024ae:	201c      	movs	r0, #28
 80024b0:	f000 fbb5 	bl	8002c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80024b4:	201c      	movs	r0, #28
 80024b6:	f000 fbce 	bl	8002c56 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80024ba:	e018      	b.n	80024ee <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a0e      	ldr	r2, [pc, #56]	@ (80024fc <HAL_TIM_Base_MspInit+0x7c>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d113      	bne.n	80024ee <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024c6:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <HAL_TIM_Base_MspInit+0x78>)
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	4a0b      	ldr	r2, [pc, #44]	@ (80024f8 <HAL_TIM_Base_MspInit+0x78>)
 80024cc:	f043 0302 	orr.w	r3, r3, #2
 80024d0:	61d3      	str	r3, [r2, #28]
 80024d2:	4b09      	ldr	r3, [pc, #36]	@ (80024f8 <HAL_TIM_Base_MspInit+0x78>)
 80024d4:	69db      	ldr	r3, [r3, #28]
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	60bb      	str	r3, [r7, #8]
 80024dc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80024de:	2200      	movs	r2, #0
 80024e0:	2105      	movs	r1, #5
 80024e2:	201d      	movs	r0, #29
 80024e4:	f000 fb9b 	bl	8002c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80024e8:	201d      	movs	r0, #29
 80024ea:	f000 fbb4 	bl	8002c56 <HAL_NVIC_EnableIRQ>
}
 80024ee:	bf00      	nop
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40000400 	.word	0x40000400

08002500 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002504:	4b11      	ldr	r3, [pc, #68]	@ (800254c <MX_USART1_UART_Init+0x4c>)
 8002506:	4a12      	ldr	r2, [pc, #72]	@ (8002550 <MX_USART1_UART_Init+0x50>)
 8002508:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800250a:	4b10      	ldr	r3, [pc, #64]	@ (800254c <MX_USART1_UART_Init+0x4c>)
 800250c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002510:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002512:	4b0e      	ldr	r3, [pc, #56]	@ (800254c <MX_USART1_UART_Init+0x4c>)
 8002514:	2200      	movs	r2, #0
 8002516:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002518:	4b0c      	ldr	r3, [pc, #48]	@ (800254c <MX_USART1_UART_Init+0x4c>)
 800251a:	2200      	movs	r2, #0
 800251c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800251e:	4b0b      	ldr	r3, [pc, #44]	@ (800254c <MX_USART1_UART_Init+0x4c>)
 8002520:	2200      	movs	r2, #0
 8002522:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002524:	4b09      	ldr	r3, [pc, #36]	@ (800254c <MX_USART1_UART_Init+0x4c>)
 8002526:	220c      	movs	r2, #12
 8002528:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800252a:	4b08      	ldr	r3, [pc, #32]	@ (800254c <MX_USART1_UART_Init+0x4c>)
 800252c:	2200      	movs	r2, #0
 800252e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002530:	4b06      	ldr	r3, [pc, #24]	@ (800254c <MX_USART1_UART_Init+0x4c>)
 8002532:	2200      	movs	r2, #0
 8002534:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002536:	4805      	ldr	r0, [pc, #20]	@ (800254c <MX_USART1_UART_Init+0x4c>)
 8002538:	f002 f800 	bl	800453c <HAL_UART_Init>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002542:	f7ff fdb9 	bl	80020b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000408 	.word	0x20000408
 8002550:	40013800 	.word	0x40013800

08002554 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002558:	4b12      	ldr	r3, [pc, #72]	@ (80025a4 <MX_USART2_UART_Init+0x50>)
 800255a:	4a13      	ldr	r2, [pc, #76]	@ (80025a8 <MX_USART2_UART_Init+0x54>)
 800255c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 800255e:	4b11      	ldr	r3, [pc, #68]	@ (80025a4 <MX_USART2_UART_Init+0x50>)
 8002560:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 8002564:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8002566:	4b0f      	ldr	r3, [pc, #60]	@ (80025a4 <MX_USART2_UART_Init+0x50>)
 8002568:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800256c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800256e:	4b0d      	ldr	r3, [pc, #52]	@ (80025a4 <MX_USART2_UART_Init+0x50>)
 8002570:	2200      	movs	r2, #0
 8002572:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8002574:	4b0b      	ldr	r3, [pc, #44]	@ (80025a4 <MX_USART2_UART_Init+0x50>)
 8002576:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800257a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800257c:	4b09      	ldr	r3, [pc, #36]	@ (80025a4 <MX_USART2_UART_Init+0x50>)
 800257e:	220c      	movs	r2, #12
 8002580:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002582:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <MX_USART2_UART_Init+0x50>)
 8002584:	2200      	movs	r2, #0
 8002586:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002588:	4b06      	ldr	r3, [pc, #24]	@ (80025a4 <MX_USART2_UART_Init+0x50>)
 800258a:	2200      	movs	r2, #0
 800258c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800258e:	4805      	ldr	r0, [pc, #20]	@ (80025a4 <MX_USART2_UART_Init+0x50>)
 8002590:	f001 ffd4 	bl	800453c <HAL_UART_Init>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 800259a:	f7ff fd8d 	bl	80020b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000450 	.word	0x20000450
 80025a8:	40004400 	.word	0x40004400

080025ac <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025b0:	4b11      	ldr	r3, [pc, #68]	@ (80025f8 <MX_USART3_UART_Init+0x4c>)
 80025b2:	4a12      	ldr	r2, [pc, #72]	@ (80025fc <MX_USART3_UART_Init+0x50>)
 80025b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 57600;
 80025b6:	4b10      	ldr	r3, [pc, #64]	@ (80025f8 <MX_USART3_UART_Init+0x4c>)
 80025b8:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 80025bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025be:	4b0e      	ldr	r3, [pc, #56]	@ (80025f8 <MX_USART3_UART_Init+0x4c>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025c4:	4b0c      	ldr	r3, [pc, #48]	@ (80025f8 <MX_USART3_UART_Init+0x4c>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025ca:	4b0b      	ldr	r3, [pc, #44]	@ (80025f8 <MX_USART3_UART_Init+0x4c>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025d0:	4b09      	ldr	r3, [pc, #36]	@ (80025f8 <MX_USART3_UART_Init+0x4c>)
 80025d2:	220c      	movs	r2, #12
 80025d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025d6:	4b08      	ldr	r3, [pc, #32]	@ (80025f8 <MX_USART3_UART_Init+0x4c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025dc:	4b06      	ldr	r3, [pc, #24]	@ (80025f8 <MX_USART3_UART_Init+0x4c>)
 80025de:	2200      	movs	r2, #0
 80025e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025e2:	4805      	ldr	r0, [pc, #20]	@ (80025f8 <MX_USART3_UART_Init+0x4c>)
 80025e4:	f001 ffaa 	bl	800453c <HAL_UART_Init>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80025ee:	f7ff fd63 	bl	80020b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	20000498 	.word	0x20000498
 80025fc:	40004800 	.word	0x40004800

08002600 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08c      	sub	sp, #48	@ 0x30
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 0320 	add.w	r3, r7, #32
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a8c      	ldr	r2, [pc, #560]	@ (800284c <HAL_UART_MspInit+0x24c>)
 800261c:	4293      	cmp	r3, r2
 800261e:	f040 8087 	bne.w	8002730 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002622:	4b8b      	ldr	r3, [pc, #556]	@ (8002850 <HAL_UART_MspInit+0x250>)
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	4a8a      	ldr	r2, [pc, #552]	@ (8002850 <HAL_UART_MspInit+0x250>)
 8002628:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800262c:	6193      	str	r3, [r2, #24]
 800262e:	4b88      	ldr	r3, [pc, #544]	@ (8002850 <HAL_UART_MspInit+0x250>)
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002636:	61fb      	str	r3, [r7, #28]
 8002638:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800263a:	4b85      	ldr	r3, [pc, #532]	@ (8002850 <HAL_UART_MspInit+0x250>)
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	4a84      	ldr	r2, [pc, #528]	@ (8002850 <HAL_UART_MspInit+0x250>)
 8002640:	f043 0304 	orr.w	r3, r3, #4
 8002644:	6193      	str	r3, [r2, #24]
 8002646:	4b82      	ldr	r3, [pc, #520]	@ (8002850 <HAL_UART_MspInit+0x250>)
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	f003 0304 	and.w	r3, r3, #4
 800264e:	61bb      	str	r3, [r7, #24]
 8002650:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002652:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002656:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002658:	2302      	movs	r3, #2
 800265a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800265c:	2303      	movs	r3, #3
 800265e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002660:	f107 0320 	add.w	r3, r7, #32
 8002664:	4619      	mov	r1, r3
 8002666:	487b      	ldr	r0, [pc, #492]	@ (8002854 <HAL_UART_MspInit+0x254>)
 8002668:	f000 fda6 	bl	80031b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800266c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002670:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002672:	2300      	movs	r3, #0
 8002674:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002676:	2300      	movs	r3, #0
 8002678:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800267a:	f107 0320 	add.w	r3, r7, #32
 800267e:	4619      	mov	r1, r3
 8002680:	4874      	ldr	r0, [pc, #464]	@ (8002854 <HAL_UART_MspInit+0x254>)
 8002682:	f000 fd99 	bl	80031b8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002686:	4b74      	ldr	r3, [pc, #464]	@ (8002858 <HAL_UART_MspInit+0x258>)
 8002688:	4a74      	ldr	r2, [pc, #464]	@ (800285c <HAL_UART_MspInit+0x25c>)
 800268a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800268c:	4b72      	ldr	r3, [pc, #456]	@ (8002858 <HAL_UART_MspInit+0x258>)
 800268e:	2200      	movs	r2, #0
 8002690:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002692:	4b71      	ldr	r3, [pc, #452]	@ (8002858 <HAL_UART_MspInit+0x258>)
 8002694:	2200      	movs	r2, #0
 8002696:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002698:	4b6f      	ldr	r3, [pc, #444]	@ (8002858 <HAL_UART_MspInit+0x258>)
 800269a:	2280      	movs	r2, #128	@ 0x80
 800269c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800269e:	4b6e      	ldr	r3, [pc, #440]	@ (8002858 <HAL_UART_MspInit+0x258>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026a4:	4b6c      	ldr	r3, [pc, #432]	@ (8002858 <HAL_UART_MspInit+0x258>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80026aa:	4b6b      	ldr	r3, [pc, #428]	@ (8002858 <HAL_UART_MspInit+0x258>)
 80026ac:	2220      	movs	r2, #32
 80026ae:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026b0:	4b69      	ldr	r3, [pc, #420]	@ (8002858 <HAL_UART_MspInit+0x258>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80026b6:	4868      	ldr	r0, [pc, #416]	@ (8002858 <HAL_UART_MspInit+0x258>)
 80026b8:	f000 fadc 	bl	8002c74 <HAL_DMA_Init>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80026c2:	f7ff fcf9 	bl	80020b8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a63      	ldr	r2, [pc, #396]	@ (8002858 <HAL_UART_MspInit+0x258>)
 80026ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80026cc:	4a62      	ldr	r2, [pc, #392]	@ (8002858 <HAL_UART_MspInit+0x258>)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80026d2:	4b63      	ldr	r3, [pc, #396]	@ (8002860 <HAL_UART_MspInit+0x260>)
 80026d4:	4a63      	ldr	r2, [pc, #396]	@ (8002864 <HAL_UART_MspInit+0x264>)
 80026d6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026d8:	4b61      	ldr	r3, [pc, #388]	@ (8002860 <HAL_UART_MspInit+0x260>)
 80026da:	2210      	movs	r2, #16
 80026dc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026de:	4b60      	ldr	r3, [pc, #384]	@ (8002860 <HAL_UART_MspInit+0x260>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026e4:	4b5e      	ldr	r3, [pc, #376]	@ (8002860 <HAL_UART_MspInit+0x260>)
 80026e6:	2280      	movs	r2, #128	@ 0x80
 80026e8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002860 <HAL_UART_MspInit+0x260>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026f0:	4b5b      	ldr	r3, [pc, #364]	@ (8002860 <HAL_UART_MspInit+0x260>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80026f6:	4b5a      	ldr	r3, [pc, #360]	@ (8002860 <HAL_UART_MspInit+0x260>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80026fc:	4b58      	ldr	r3, [pc, #352]	@ (8002860 <HAL_UART_MspInit+0x260>)
 80026fe:	2200      	movs	r2, #0
 8002700:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002702:	4857      	ldr	r0, [pc, #348]	@ (8002860 <HAL_UART_MspInit+0x260>)
 8002704:	f000 fab6 	bl	8002c74 <HAL_DMA_Init>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 800270e:	f7ff fcd3 	bl	80020b8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a52      	ldr	r2, [pc, #328]	@ (8002860 <HAL_UART_MspInit+0x260>)
 8002716:	639a      	str	r2, [r3, #56]	@ 0x38
 8002718:	4a51      	ldr	r2, [pc, #324]	@ (8002860 <HAL_UART_MspInit+0x260>)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800271e:	2200      	movs	r2, #0
 8002720:	2105      	movs	r1, #5
 8002722:	2025      	movs	r0, #37	@ 0x25
 8002724:	f000 fa7b 	bl	8002c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002728:	2025      	movs	r0, #37	@ 0x25
 800272a:	f000 fa94 	bl	8002c56 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800272e:	e133      	b.n	8002998 <HAL_UART_MspInit+0x398>
  else if(uartHandle->Instance==USART2)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a4c      	ldr	r2, [pc, #304]	@ (8002868 <HAL_UART_MspInit+0x268>)
 8002736:	4293      	cmp	r3, r2
 8002738:	f040 80a0 	bne.w	800287c <HAL_UART_MspInit+0x27c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800273c:	4b44      	ldr	r3, [pc, #272]	@ (8002850 <HAL_UART_MspInit+0x250>)
 800273e:	69db      	ldr	r3, [r3, #28]
 8002740:	4a43      	ldr	r2, [pc, #268]	@ (8002850 <HAL_UART_MspInit+0x250>)
 8002742:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002746:	61d3      	str	r3, [r2, #28]
 8002748:	4b41      	ldr	r3, [pc, #260]	@ (8002850 <HAL_UART_MspInit+0x250>)
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002750:	617b      	str	r3, [r7, #20]
 8002752:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002754:	4b3e      	ldr	r3, [pc, #248]	@ (8002850 <HAL_UART_MspInit+0x250>)
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	4a3d      	ldr	r2, [pc, #244]	@ (8002850 <HAL_UART_MspInit+0x250>)
 800275a:	f043 0304 	orr.w	r3, r3, #4
 800275e:	6193      	str	r3, [r2, #24]
 8002760:	4b3b      	ldr	r3, [pc, #236]	@ (8002850 <HAL_UART_MspInit+0x250>)
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	613b      	str	r3, [r7, #16]
 800276a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800276c:	2304      	movs	r3, #4
 800276e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002770:	2302      	movs	r3, #2
 8002772:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002774:	2303      	movs	r3, #3
 8002776:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002778:	f107 0320 	add.w	r3, r7, #32
 800277c:	4619      	mov	r1, r3
 800277e:	4835      	ldr	r0, [pc, #212]	@ (8002854 <HAL_UART_MspInit+0x254>)
 8002780:	f000 fd1a 	bl	80031b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002784:	2308      	movs	r3, #8
 8002786:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002788:	2300      	movs	r3, #0
 800278a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278c:	2300      	movs	r3, #0
 800278e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002790:	f107 0320 	add.w	r3, r7, #32
 8002794:	4619      	mov	r1, r3
 8002796:	482f      	ldr	r0, [pc, #188]	@ (8002854 <HAL_UART_MspInit+0x254>)
 8002798:	f000 fd0e 	bl	80031b8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800279c:	4b33      	ldr	r3, [pc, #204]	@ (800286c <HAL_UART_MspInit+0x26c>)
 800279e:	4a34      	ldr	r2, [pc, #208]	@ (8002870 <HAL_UART_MspInit+0x270>)
 80027a0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027a2:	4b32      	ldr	r3, [pc, #200]	@ (800286c <HAL_UART_MspInit+0x26c>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027a8:	4b30      	ldr	r3, [pc, #192]	@ (800286c <HAL_UART_MspInit+0x26c>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027ae:	4b2f      	ldr	r3, [pc, #188]	@ (800286c <HAL_UART_MspInit+0x26c>)
 80027b0:	2280      	movs	r2, #128	@ 0x80
 80027b2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027b4:	4b2d      	ldr	r3, [pc, #180]	@ (800286c <HAL_UART_MspInit+0x26c>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027ba:	4b2c      	ldr	r3, [pc, #176]	@ (800286c <HAL_UART_MspInit+0x26c>)
 80027bc:	2200      	movs	r2, #0
 80027be:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80027c0:	4b2a      	ldr	r3, [pc, #168]	@ (800286c <HAL_UART_MspInit+0x26c>)
 80027c2:	2220      	movs	r2, #32
 80027c4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80027c6:	4b29      	ldr	r3, [pc, #164]	@ (800286c <HAL_UART_MspInit+0x26c>)
 80027c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80027cc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80027ce:	4827      	ldr	r0, [pc, #156]	@ (800286c <HAL_UART_MspInit+0x26c>)
 80027d0:	f000 fa50 	bl	8002c74 <HAL_DMA_Init>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <HAL_UART_MspInit+0x1de>
      Error_Handler();
 80027da:	f7ff fc6d 	bl	80020b8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a22      	ldr	r2, [pc, #136]	@ (800286c <HAL_UART_MspInit+0x26c>)
 80027e2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027e4:	4a21      	ldr	r2, [pc, #132]	@ (800286c <HAL_UART_MspInit+0x26c>)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80027ea:	4b22      	ldr	r3, [pc, #136]	@ (8002874 <HAL_UART_MspInit+0x274>)
 80027ec:	4a22      	ldr	r2, [pc, #136]	@ (8002878 <HAL_UART_MspInit+0x278>)
 80027ee:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027f0:	4b20      	ldr	r3, [pc, #128]	@ (8002874 <HAL_UART_MspInit+0x274>)
 80027f2:	2210      	movs	r2, #16
 80027f4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027f6:	4b1f      	ldr	r3, [pc, #124]	@ (8002874 <HAL_UART_MspInit+0x274>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80027fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002874 <HAL_UART_MspInit+0x274>)
 80027fe:	2280      	movs	r2, #128	@ 0x80
 8002800:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002802:	4b1c      	ldr	r3, [pc, #112]	@ (8002874 <HAL_UART_MspInit+0x274>)
 8002804:	2200      	movs	r2, #0
 8002806:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002808:	4b1a      	ldr	r3, [pc, #104]	@ (8002874 <HAL_UART_MspInit+0x274>)
 800280a:	2200      	movs	r2, #0
 800280c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800280e:	4b19      	ldr	r3, [pc, #100]	@ (8002874 <HAL_UART_MspInit+0x274>)
 8002810:	2200      	movs	r2, #0
 8002812:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002814:	4b17      	ldr	r3, [pc, #92]	@ (8002874 <HAL_UART_MspInit+0x274>)
 8002816:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800281a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800281c:	4815      	ldr	r0, [pc, #84]	@ (8002874 <HAL_UART_MspInit+0x274>)
 800281e:	f000 fa29 	bl	8002c74 <HAL_DMA_Init>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <HAL_UART_MspInit+0x22c>
      Error_Handler();
 8002828:	f7ff fc46 	bl	80020b8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a11      	ldr	r2, [pc, #68]	@ (8002874 <HAL_UART_MspInit+0x274>)
 8002830:	639a      	str	r2, [r3, #56]	@ 0x38
 8002832:	4a10      	ldr	r2, [pc, #64]	@ (8002874 <HAL_UART_MspInit+0x274>)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002838:	2200      	movs	r2, #0
 800283a:	2105      	movs	r1, #5
 800283c:	2026      	movs	r0, #38	@ 0x26
 800283e:	f000 f9ee 	bl	8002c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002842:	2026      	movs	r0, #38	@ 0x26
 8002844:	f000 fa07 	bl	8002c56 <HAL_NVIC_EnableIRQ>
}
 8002848:	e0a6      	b.n	8002998 <HAL_UART_MspInit+0x398>
 800284a:	bf00      	nop
 800284c:	40013800 	.word	0x40013800
 8002850:	40021000 	.word	0x40021000
 8002854:	40010800 	.word	0x40010800
 8002858:	200004e0 	.word	0x200004e0
 800285c:	40020058 	.word	0x40020058
 8002860:	20000524 	.word	0x20000524
 8002864:	40020044 	.word	0x40020044
 8002868:	40004400 	.word	0x40004400
 800286c:	20000568 	.word	0x20000568
 8002870:	4002006c 	.word	0x4002006c
 8002874:	200005ac 	.word	0x200005ac
 8002878:	40020080 	.word	0x40020080
  else if(uartHandle->Instance==USART3)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a47      	ldr	r2, [pc, #284]	@ (80029a0 <HAL_UART_MspInit+0x3a0>)
 8002882:	4293      	cmp	r3, r2
 8002884:	f040 8088 	bne.w	8002998 <HAL_UART_MspInit+0x398>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002888:	4b46      	ldr	r3, [pc, #280]	@ (80029a4 <HAL_UART_MspInit+0x3a4>)
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	4a45      	ldr	r2, [pc, #276]	@ (80029a4 <HAL_UART_MspInit+0x3a4>)
 800288e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002892:	61d3      	str	r3, [r2, #28]
 8002894:	4b43      	ldr	r3, [pc, #268]	@ (80029a4 <HAL_UART_MspInit+0x3a4>)
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a0:	4b40      	ldr	r3, [pc, #256]	@ (80029a4 <HAL_UART_MspInit+0x3a4>)
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	4a3f      	ldr	r2, [pc, #252]	@ (80029a4 <HAL_UART_MspInit+0x3a4>)
 80028a6:	f043 0308 	orr.w	r3, r3, #8
 80028aa:	6193      	str	r3, [r2, #24]
 80028ac:	4b3d      	ldr	r3, [pc, #244]	@ (80029a4 <HAL_UART_MspInit+0x3a4>)
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	f003 0308 	and.w	r3, r3, #8
 80028b4:	60bb      	str	r3, [r7, #8]
 80028b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028be:	2302      	movs	r3, #2
 80028c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028c2:	2303      	movs	r3, #3
 80028c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028c6:	f107 0320 	add.w	r3, r7, #32
 80028ca:	4619      	mov	r1, r3
 80028cc:	4836      	ldr	r0, [pc, #216]	@ (80029a8 <HAL_UART_MspInit+0x3a8>)
 80028ce:	f000 fc73 	bl	80031b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80028d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80028d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028d8:	2300      	movs	r3, #0
 80028da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028dc:	2300      	movs	r3, #0
 80028de:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028e0:	f107 0320 	add.w	r3, r7, #32
 80028e4:	4619      	mov	r1, r3
 80028e6:	4830      	ldr	r0, [pc, #192]	@ (80029a8 <HAL_UART_MspInit+0x3a8>)
 80028e8:	f000 fc66 	bl	80031b8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80028ec:	4b2f      	ldr	r3, [pc, #188]	@ (80029ac <HAL_UART_MspInit+0x3ac>)
 80028ee:	4a30      	ldr	r2, [pc, #192]	@ (80029b0 <HAL_UART_MspInit+0x3b0>)
 80028f0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028f2:	4b2e      	ldr	r3, [pc, #184]	@ (80029ac <HAL_UART_MspInit+0x3ac>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028f8:	4b2c      	ldr	r3, [pc, #176]	@ (80029ac <HAL_UART_MspInit+0x3ac>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028fe:	4b2b      	ldr	r3, [pc, #172]	@ (80029ac <HAL_UART_MspInit+0x3ac>)
 8002900:	2280      	movs	r2, #128	@ 0x80
 8002902:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002904:	4b29      	ldr	r3, [pc, #164]	@ (80029ac <HAL_UART_MspInit+0x3ac>)
 8002906:	2200      	movs	r2, #0
 8002908:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800290a:	4b28      	ldr	r3, [pc, #160]	@ (80029ac <HAL_UART_MspInit+0x3ac>)
 800290c:	2200      	movs	r2, #0
 800290e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002910:	4b26      	ldr	r3, [pc, #152]	@ (80029ac <HAL_UART_MspInit+0x3ac>)
 8002912:	2220      	movs	r2, #32
 8002914:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002916:	4b25      	ldr	r3, [pc, #148]	@ (80029ac <HAL_UART_MspInit+0x3ac>)
 8002918:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800291c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800291e:	4823      	ldr	r0, [pc, #140]	@ (80029ac <HAL_UART_MspInit+0x3ac>)
 8002920:	f000 f9a8 	bl	8002c74 <HAL_DMA_Init>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_UART_MspInit+0x32e>
      Error_Handler();
 800292a:	f7ff fbc5 	bl	80020b8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a1e      	ldr	r2, [pc, #120]	@ (80029ac <HAL_UART_MspInit+0x3ac>)
 8002932:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002934:	4a1d      	ldr	r2, [pc, #116]	@ (80029ac <HAL_UART_MspInit+0x3ac>)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800293a:	4b1e      	ldr	r3, [pc, #120]	@ (80029b4 <HAL_UART_MspInit+0x3b4>)
 800293c:	4a1e      	ldr	r2, [pc, #120]	@ (80029b8 <HAL_UART_MspInit+0x3b8>)
 800293e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002940:	4b1c      	ldr	r3, [pc, #112]	@ (80029b4 <HAL_UART_MspInit+0x3b4>)
 8002942:	2210      	movs	r2, #16
 8002944:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002946:	4b1b      	ldr	r3, [pc, #108]	@ (80029b4 <HAL_UART_MspInit+0x3b4>)
 8002948:	2200      	movs	r2, #0
 800294a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800294c:	4b19      	ldr	r3, [pc, #100]	@ (80029b4 <HAL_UART_MspInit+0x3b4>)
 800294e:	2280      	movs	r2, #128	@ 0x80
 8002950:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002952:	4b18      	ldr	r3, [pc, #96]	@ (80029b4 <HAL_UART_MspInit+0x3b4>)
 8002954:	2200      	movs	r2, #0
 8002956:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002958:	4b16      	ldr	r3, [pc, #88]	@ (80029b4 <HAL_UART_MspInit+0x3b4>)
 800295a:	2200      	movs	r2, #0
 800295c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800295e:	4b15      	ldr	r3, [pc, #84]	@ (80029b4 <HAL_UART_MspInit+0x3b4>)
 8002960:	2200      	movs	r2, #0
 8002962:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002964:	4b13      	ldr	r3, [pc, #76]	@ (80029b4 <HAL_UART_MspInit+0x3b4>)
 8002966:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800296a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800296c:	4811      	ldr	r0, [pc, #68]	@ (80029b4 <HAL_UART_MspInit+0x3b4>)
 800296e:	f000 f981 	bl	8002c74 <HAL_DMA_Init>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <HAL_UART_MspInit+0x37c>
      Error_Handler();
 8002978:	f7ff fb9e 	bl	80020b8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a0d      	ldr	r2, [pc, #52]	@ (80029b4 <HAL_UART_MspInit+0x3b4>)
 8002980:	639a      	str	r2, [r3, #56]	@ 0x38
 8002982:	4a0c      	ldr	r2, [pc, #48]	@ (80029b4 <HAL_UART_MspInit+0x3b4>)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002988:	2200      	movs	r2, #0
 800298a:	2105      	movs	r1, #5
 800298c:	2027      	movs	r0, #39	@ 0x27
 800298e:	f000 f946 	bl	8002c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002992:	2027      	movs	r0, #39	@ 0x27
 8002994:	f000 f95f 	bl	8002c56 <HAL_NVIC_EnableIRQ>
}
 8002998:	bf00      	nop
 800299a:	3730      	adds	r7, #48	@ 0x30
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40004800 	.word	0x40004800
 80029a4:	40021000 	.word	0x40021000
 80029a8:	40010c00 	.word	0x40010c00
 80029ac:	200005f0 	.word	0x200005f0
 80029b0:	40020030 	.word	0x40020030
 80029b4:	20000634 	.word	0x20000634
 80029b8:	4002001c 	.word	0x4002001c

080029bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80029bc:	f7ff fcbe 	bl	800233c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029c0:	480b      	ldr	r0, [pc, #44]	@ (80029f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80029c2:	490c      	ldr	r1, [pc, #48]	@ (80029f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80029c4:	4a0c      	ldr	r2, [pc, #48]	@ (80029f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80029c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029c8:	e002      	b.n	80029d0 <LoopCopyDataInit>

080029ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029ce:	3304      	adds	r3, #4

080029d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029d4:	d3f9      	bcc.n	80029ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029d6:	4a09      	ldr	r2, [pc, #36]	@ (80029fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80029d8:	4c09      	ldr	r4, [pc, #36]	@ (8002a00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80029da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029dc:	e001      	b.n	80029e2 <LoopFillZerobss>

080029de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029e0:	3204      	adds	r2, #4

080029e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029e4:	d3fb      	bcc.n	80029de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029e6:	f006 f8f9 	bl	8008bdc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029ea:	f7ff fa67 	bl	8001ebc <main>
  bx lr
 80029ee:	4770      	bx	lr
  ldr r0, =_sdata
 80029f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029f4:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80029f8:	080090ec 	.word	0x080090ec
  ldr r2, =_sbss
 80029fc:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 8002a00:	200033c4 	.word	0x200033c4

08002a04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a04:	e7fe      	b.n	8002a04 <ADC1_2_IRQHandler>
	...

08002a08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a0c:	4b08      	ldr	r3, [pc, #32]	@ (8002a30 <HAL_Init+0x28>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a07      	ldr	r2, [pc, #28]	@ (8002a30 <HAL_Init+0x28>)
 8002a12:	f043 0310 	orr.w	r3, r3, #16
 8002a16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a18:	2003      	movs	r0, #3
 8002a1a:	f000 f8f5 	bl	8002c08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a1e:	200f      	movs	r0, #15
 8002a20:	f7ff fb88 	bl	8002134 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a24:	f7ff fb4e 	bl	80020c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	40022000 	.word	0x40022000

08002a34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a34:	b480      	push	{r7}
 8002a36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a38:	4b05      	ldr	r3, [pc, #20]	@ (8002a50 <HAL_IncTick+0x1c>)
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	4b05      	ldr	r3, [pc, #20]	@ (8002a54 <HAL_IncTick+0x20>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4413      	add	r3, r2
 8002a44:	4a03      	ldr	r2, [pc, #12]	@ (8002a54 <HAL_IncTick+0x20>)
 8002a46:	6013      	str	r3, [r2, #0]
}
 8002a48:	bf00      	nop
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bc80      	pop	{r7}
 8002a4e:	4770      	bx	lr
 8002a50:	20000008 	.word	0x20000008
 8002a54:	20000678 	.word	0x20000678

08002a58 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a5c:	4b02      	ldr	r3, [pc, #8]	@ (8002a68 <HAL_GetTick+0x10>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bc80      	pop	{r7}
 8002a66:	4770      	bx	lr
 8002a68:	20000678 	.word	0x20000678

08002a6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a74:	f7ff fff0 	bl	8002a58 <HAL_GetTick>
 8002a78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a84:	d005      	beq.n	8002a92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a86:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab0 <HAL_Delay+0x44>)
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	4413      	add	r3, r2
 8002a90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a92:	bf00      	nop
 8002a94:	f7ff ffe0 	bl	8002a58 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d8f7      	bhi.n	8002a94 <HAL_Delay+0x28>
  {
  }
}
 8002aa4:	bf00      	nop
 8002aa6:	bf00      	nop
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	20000008 	.word	0x20000008

08002ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f003 0307 	and.w	r3, r3, #7
 8002ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8002af8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aca:	68ba      	ldr	r2, [r7, #8]
 8002acc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002adc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ae0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ae6:	4a04      	ldr	r2, [pc, #16]	@ (8002af8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	60d3      	str	r3, [r2, #12]
}
 8002aec:	bf00      	nop
 8002aee:	3714      	adds	r7, #20
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bc80      	pop	{r7}
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	e000ed00 	.word	0xe000ed00

08002afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b00:	4b04      	ldr	r3, [pc, #16]	@ (8002b14 <__NVIC_GetPriorityGrouping+0x18>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	0a1b      	lsrs	r3, r3, #8
 8002b06:	f003 0307 	and.w	r3, r3, #7
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bc80      	pop	{r7}
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	e000ed00 	.word	0xe000ed00

08002b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	db0b      	blt.n	8002b42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b2a:	79fb      	ldrb	r3, [r7, #7]
 8002b2c:	f003 021f 	and.w	r2, r3, #31
 8002b30:	4906      	ldr	r1, [pc, #24]	@ (8002b4c <__NVIC_EnableIRQ+0x34>)
 8002b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b36:	095b      	lsrs	r3, r3, #5
 8002b38:	2001      	movs	r0, #1
 8002b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bc80      	pop	{r7}
 8002b4a:	4770      	bx	lr
 8002b4c:	e000e100 	.word	0xe000e100

08002b50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	4603      	mov	r3, r0
 8002b58:	6039      	str	r1, [r7, #0]
 8002b5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	db0a      	blt.n	8002b7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	b2da      	uxtb	r2, r3
 8002b68:	490c      	ldr	r1, [pc, #48]	@ (8002b9c <__NVIC_SetPriority+0x4c>)
 8002b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b6e:	0112      	lsls	r2, r2, #4
 8002b70:	b2d2      	uxtb	r2, r2
 8002b72:	440b      	add	r3, r1
 8002b74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b78:	e00a      	b.n	8002b90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	b2da      	uxtb	r2, r3
 8002b7e:	4908      	ldr	r1, [pc, #32]	@ (8002ba0 <__NVIC_SetPriority+0x50>)
 8002b80:	79fb      	ldrb	r3, [r7, #7]
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	3b04      	subs	r3, #4
 8002b88:	0112      	lsls	r2, r2, #4
 8002b8a:	b2d2      	uxtb	r2, r2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	761a      	strb	r2, [r3, #24]
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bc80      	pop	{r7}
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	e000e100 	.word	0xe000e100
 8002ba0:	e000ed00 	.word	0xe000ed00

08002ba4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b089      	sub	sp, #36	@ 0x24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f003 0307 	and.w	r3, r3, #7
 8002bb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	f1c3 0307 	rsb	r3, r3, #7
 8002bbe:	2b04      	cmp	r3, #4
 8002bc0:	bf28      	it	cs
 8002bc2:	2304      	movcs	r3, #4
 8002bc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	3304      	adds	r3, #4
 8002bca:	2b06      	cmp	r3, #6
 8002bcc:	d902      	bls.n	8002bd4 <NVIC_EncodePriority+0x30>
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	3b03      	subs	r3, #3
 8002bd2:	e000      	b.n	8002bd6 <NVIC_EncodePriority+0x32>
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	43da      	mvns	r2, r3
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	401a      	ands	r2, r3
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bec:	f04f 31ff 	mov.w	r1, #4294967295
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf6:	43d9      	mvns	r1, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bfc:	4313      	orrs	r3, r2
         );
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3724      	adds	r7, #36	@ 0x24
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr

08002c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f7ff ff4f 	bl	8002ab4 <__NVIC_SetPriorityGrouping>
}
 8002c16:	bf00      	nop
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b086      	sub	sp, #24
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	4603      	mov	r3, r0
 8002c26:	60b9      	str	r1, [r7, #8]
 8002c28:	607a      	str	r2, [r7, #4]
 8002c2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c30:	f7ff ff64 	bl	8002afc <__NVIC_GetPriorityGrouping>
 8002c34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	68b9      	ldr	r1, [r7, #8]
 8002c3a:	6978      	ldr	r0, [r7, #20]
 8002c3c:	f7ff ffb2 	bl	8002ba4 <NVIC_EncodePriority>
 8002c40:	4602      	mov	r2, r0
 8002c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c46:	4611      	mov	r1, r2
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff ff81 	bl	8002b50 <__NVIC_SetPriority>
}
 8002c4e:	bf00      	nop
 8002c50:	3718      	adds	r7, #24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b082      	sub	sp, #8
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff ff57 	bl	8002b18 <__NVIC_EnableIRQ>
}
 8002c6a:	bf00      	nop
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
	...

08002c74 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e043      	b.n	8002d12 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	4b22      	ldr	r3, [pc, #136]	@ (8002d1c <HAL_DMA_Init+0xa8>)
 8002c92:	4413      	add	r3, r2
 8002c94:	4a22      	ldr	r2, [pc, #136]	@ (8002d20 <HAL_DMA_Init+0xac>)
 8002c96:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9a:	091b      	lsrs	r3, r3, #4
 8002c9c:	009a      	lsls	r2, r3, #2
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a1f      	ldr	r2, [pc, #124]	@ (8002d24 <HAL_DMA_Init+0xb0>)
 8002ca6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2202      	movs	r2, #2
 8002cac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002cbe:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002cc2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002ccc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	695b      	ldr	r3, [r3, #20]
 8002cde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ce4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3714      	adds	r7, #20
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bc80      	pop	{r7}
 8002d1a:	4770      	bx	lr
 8002d1c:	bffdfff8 	.word	0xbffdfff8
 8002d20:	cccccccd 	.word	0xcccccccd
 8002d24:	40020000 	.word	0x40020000

08002d28 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	607a      	str	r2, [r7, #4]
 8002d34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d36:	2300      	movs	r3, #0
 8002d38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d101      	bne.n	8002d48 <HAL_DMA_Start_IT+0x20>
 8002d44:	2302      	movs	r3, #2
 8002d46:	e04b      	b.n	8002de0 <HAL_DMA_Start_IT+0xb8>
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d13a      	bne.n	8002dd2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 0201 	bic.w	r2, r2, #1
 8002d78:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	68b9      	ldr	r1, [r7, #8]
 8002d80:	68f8      	ldr	r0, [r7, #12]
 8002d82:	f000 f9eb 	bl	800315c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d008      	beq.n	8002da0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f042 020e 	orr.w	r2, r2, #14
 8002d9c:	601a      	str	r2, [r3, #0]
 8002d9e:	e00f      	b.n	8002dc0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f022 0204 	bic.w	r2, r2, #4
 8002dae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 020a 	orr.w	r2, r2, #10
 8002dbe:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0201 	orr.w	r2, r2, #1
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	e005      	b.n	8002dde <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002dda:	2302      	movs	r3, #2
 8002ddc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002dde:	7dfb      	ldrb	r3, [r7, #23]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3718      	adds	r7, #24
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002df0:	2300      	movs	r3, #0
 8002df2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d008      	beq.n	8002e12 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2204      	movs	r2, #4
 8002e04:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e020      	b.n	8002e54 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f022 020e 	bic.w	r2, r2, #14
 8002e20:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f022 0201 	bic.w	r2, r2, #1
 8002e30:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e40:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3714      	adds	r7, #20
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bc80      	pop	{r7}
 8002e5c:	4770      	bx	lr
	...

08002e60 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d005      	beq.n	8002e84 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2204      	movs	r2, #4
 8002e7c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	73fb      	strb	r3, [r7, #15]
 8002e82:	e051      	b.n	8002f28 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 020e 	bic.w	r2, r2, #14
 8002e92:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 0201 	bic.w	r2, r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a22      	ldr	r2, [pc, #136]	@ (8002f34 <HAL_DMA_Abort_IT+0xd4>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d029      	beq.n	8002f02 <HAL_DMA_Abort_IT+0xa2>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a21      	ldr	r2, [pc, #132]	@ (8002f38 <HAL_DMA_Abort_IT+0xd8>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d022      	beq.n	8002efe <HAL_DMA_Abort_IT+0x9e>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a1f      	ldr	r2, [pc, #124]	@ (8002f3c <HAL_DMA_Abort_IT+0xdc>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d01a      	beq.n	8002ef8 <HAL_DMA_Abort_IT+0x98>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a1e      	ldr	r2, [pc, #120]	@ (8002f40 <HAL_DMA_Abort_IT+0xe0>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d012      	beq.n	8002ef2 <HAL_DMA_Abort_IT+0x92>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a1c      	ldr	r2, [pc, #112]	@ (8002f44 <HAL_DMA_Abort_IT+0xe4>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d00a      	beq.n	8002eec <HAL_DMA_Abort_IT+0x8c>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a1b      	ldr	r2, [pc, #108]	@ (8002f48 <HAL_DMA_Abort_IT+0xe8>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d102      	bne.n	8002ee6 <HAL_DMA_Abort_IT+0x86>
 8002ee0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002ee4:	e00e      	b.n	8002f04 <HAL_DMA_Abort_IT+0xa4>
 8002ee6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002eea:	e00b      	b.n	8002f04 <HAL_DMA_Abort_IT+0xa4>
 8002eec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ef0:	e008      	b.n	8002f04 <HAL_DMA_Abort_IT+0xa4>
 8002ef2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ef6:	e005      	b.n	8002f04 <HAL_DMA_Abort_IT+0xa4>
 8002ef8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002efc:	e002      	b.n	8002f04 <HAL_DMA_Abort_IT+0xa4>
 8002efe:	2310      	movs	r3, #16
 8002f00:	e000      	b.n	8002f04 <HAL_DMA_Abort_IT+0xa4>
 8002f02:	2301      	movs	r3, #1
 8002f04:	4a11      	ldr	r2, [pc, #68]	@ (8002f4c <HAL_DMA_Abort_IT+0xec>)
 8002f06:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d003      	beq.n	8002f28 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	4798      	blx	r3
    } 
  }
  return status;
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	40020008 	.word	0x40020008
 8002f38:	4002001c 	.word	0x4002001c
 8002f3c:	40020030 	.word	0x40020030
 8002f40:	40020044 	.word	0x40020044
 8002f44:	40020058 	.word	0x40020058
 8002f48:	4002006c 	.word	0x4002006c
 8002f4c:	40020000 	.word	0x40020000

08002f50 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6c:	2204      	movs	r2, #4
 8002f6e:	409a      	lsls	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	4013      	ands	r3, r2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d04f      	beq.n	8003018 <HAL_DMA_IRQHandler+0xc8>
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	f003 0304 	and.w	r3, r3, #4
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d04a      	beq.n	8003018 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0320 	and.w	r3, r3, #32
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d107      	bne.n	8002fa0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f022 0204 	bic.w	r2, r2, #4
 8002f9e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a66      	ldr	r2, [pc, #408]	@ (8003140 <HAL_DMA_IRQHandler+0x1f0>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d029      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xae>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a65      	ldr	r2, [pc, #404]	@ (8003144 <HAL_DMA_IRQHandler+0x1f4>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d022      	beq.n	8002ffa <HAL_DMA_IRQHandler+0xaa>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a63      	ldr	r2, [pc, #396]	@ (8003148 <HAL_DMA_IRQHandler+0x1f8>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d01a      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0xa4>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a62      	ldr	r2, [pc, #392]	@ (800314c <HAL_DMA_IRQHandler+0x1fc>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d012      	beq.n	8002fee <HAL_DMA_IRQHandler+0x9e>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a60      	ldr	r2, [pc, #384]	@ (8003150 <HAL_DMA_IRQHandler+0x200>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d00a      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0x98>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a5f      	ldr	r2, [pc, #380]	@ (8003154 <HAL_DMA_IRQHandler+0x204>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d102      	bne.n	8002fe2 <HAL_DMA_IRQHandler+0x92>
 8002fdc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002fe0:	e00e      	b.n	8003000 <HAL_DMA_IRQHandler+0xb0>
 8002fe2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002fe6:	e00b      	b.n	8003000 <HAL_DMA_IRQHandler+0xb0>
 8002fe8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002fec:	e008      	b.n	8003000 <HAL_DMA_IRQHandler+0xb0>
 8002fee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002ff2:	e005      	b.n	8003000 <HAL_DMA_IRQHandler+0xb0>
 8002ff4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ff8:	e002      	b.n	8003000 <HAL_DMA_IRQHandler+0xb0>
 8002ffa:	2340      	movs	r3, #64	@ 0x40
 8002ffc:	e000      	b.n	8003000 <HAL_DMA_IRQHandler+0xb0>
 8002ffe:	2304      	movs	r3, #4
 8003000:	4a55      	ldr	r2, [pc, #340]	@ (8003158 <HAL_DMA_IRQHandler+0x208>)
 8003002:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003008:	2b00      	cmp	r3, #0
 800300a:	f000 8094 	beq.w	8003136 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003016:	e08e      	b.n	8003136 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301c:	2202      	movs	r2, #2
 800301e:	409a      	lsls	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4013      	ands	r3, r2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d056      	beq.n	80030d6 <HAL_DMA_IRQHandler+0x186>
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d051      	beq.n	80030d6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0320 	and.w	r3, r3, #32
 800303c:	2b00      	cmp	r3, #0
 800303e:	d10b      	bne.n	8003058 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f022 020a 	bic.w	r2, r2, #10
 800304e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a38      	ldr	r2, [pc, #224]	@ (8003140 <HAL_DMA_IRQHandler+0x1f0>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d029      	beq.n	80030b6 <HAL_DMA_IRQHandler+0x166>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a37      	ldr	r2, [pc, #220]	@ (8003144 <HAL_DMA_IRQHandler+0x1f4>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d022      	beq.n	80030b2 <HAL_DMA_IRQHandler+0x162>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a35      	ldr	r2, [pc, #212]	@ (8003148 <HAL_DMA_IRQHandler+0x1f8>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d01a      	beq.n	80030ac <HAL_DMA_IRQHandler+0x15c>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a34      	ldr	r2, [pc, #208]	@ (800314c <HAL_DMA_IRQHandler+0x1fc>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d012      	beq.n	80030a6 <HAL_DMA_IRQHandler+0x156>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a32      	ldr	r2, [pc, #200]	@ (8003150 <HAL_DMA_IRQHandler+0x200>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d00a      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x150>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a31      	ldr	r2, [pc, #196]	@ (8003154 <HAL_DMA_IRQHandler+0x204>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d102      	bne.n	800309a <HAL_DMA_IRQHandler+0x14a>
 8003094:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003098:	e00e      	b.n	80030b8 <HAL_DMA_IRQHandler+0x168>
 800309a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800309e:	e00b      	b.n	80030b8 <HAL_DMA_IRQHandler+0x168>
 80030a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030a4:	e008      	b.n	80030b8 <HAL_DMA_IRQHandler+0x168>
 80030a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030aa:	e005      	b.n	80030b8 <HAL_DMA_IRQHandler+0x168>
 80030ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80030b0:	e002      	b.n	80030b8 <HAL_DMA_IRQHandler+0x168>
 80030b2:	2320      	movs	r3, #32
 80030b4:	e000      	b.n	80030b8 <HAL_DMA_IRQHandler+0x168>
 80030b6:	2302      	movs	r3, #2
 80030b8:	4a27      	ldr	r2, [pc, #156]	@ (8003158 <HAL_DMA_IRQHandler+0x208>)
 80030ba:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d034      	beq.n	8003136 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80030d4:	e02f      	b.n	8003136 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030da:	2208      	movs	r2, #8
 80030dc:	409a      	lsls	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	4013      	ands	r3, r2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d028      	beq.n	8003138 <HAL_DMA_IRQHandler+0x1e8>
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	f003 0308 	and.w	r3, r3, #8
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d023      	beq.n	8003138 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f022 020e 	bic.w	r2, r2, #14
 80030fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003108:	2101      	movs	r1, #1
 800310a:	fa01 f202 	lsl.w	r2, r1, r2
 800310e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312a:	2b00      	cmp	r3, #0
 800312c:	d004      	beq.n	8003138 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	4798      	blx	r3
    }
  }
  return;
 8003136:	bf00      	nop
 8003138:	bf00      	nop
}
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	40020008 	.word	0x40020008
 8003144:	4002001c 	.word	0x4002001c
 8003148:	40020030 	.word	0x40020030
 800314c:	40020044 	.word	0x40020044
 8003150:	40020058 	.word	0x40020058
 8003154:	4002006c 	.word	0x4002006c
 8003158:	40020000 	.word	0x40020000

0800315c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
 8003168:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003172:	2101      	movs	r1, #1
 8003174:	fa01 f202 	lsl.w	r2, r1, r2
 8003178:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	2b10      	cmp	r3, #16
 8003188:	d108      	bne.n	800319c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800319a:	e007      	b.n	80031ac <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	60da      	str	r2, [r3, #12]
}
 80031ac:	bf00      	nop
 80031ae:	3714      	adds	r7, #20
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bc80      	pop	{r7}
 80031b4:	4770      	bx	lr
	...

080031b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b08b      	sub	sp, #44	@ 0x2c
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031c2:	2300      	movs	r3, #0
 80031c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80031c6:	2300      	movs	r3, #0
 80031c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031ca:	e169      	b.n	80034a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80031cc:	2201      	movs	r2, #1
 80031ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	69fa      	ldr	r2, [r7, #28]
 80031dc:	4013      	ands	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	f040 8158 	bne.w	800349a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	4a9a      	ldr	r2, [pc, #616]	@ (8003458 <HAL_GPIO_Init+0x2a0>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d05e      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 80031f4:	4a98      	ldr	r2, [pc, #608]	@ (8003458 <HAL_GPIO_Init+0x2a0>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d875      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 80031fa:	4a98      	ldr	r2, [pc, #608]	@ (800345c <HAL_GPIO_Init+0x2a4>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d058      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 8003200:	4a96      	ldr	r2, [pc, #600]	@ (800345c <HAL_GPIO_Init+0x2a4>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d86f      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 8003206:	4a96      	ldr	r2, [pc, #600]	@ (8003460 <HAL_GPIO_Init+0x2a8>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d052      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 800320c:	4a94      	ldr	r2, [pc, #592]	@ (8003460 <HAL_GPIO_Init+0x2a8>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d869      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 8003212:	4a94      	ldr	r2, [pc, #592]	@ (8003464 <HAL_GPIO_Init+0x2ac>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d04c      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 8003218:	4a92      	ldr	r2, [pc, #584]	@ (8003464 <HAL_GPIO_Init+0x2ac>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d863      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 800321e:	4a92      	ldr	r2, [pc, #584]	@ (8003468 <HAL_GPIO_Init+0x2b0>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d046      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
 8003224:	4a90      	ldr	r2, [pc, #576]	@ (8003468 <HAL_GPIO_Init+0x2b0>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d85d      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 800322a:	2b12      	cmp	r3, #18
 800322c:	d82a      	bhi.n	8003284 <HAL_GPIO_Init+0xcc>
 800322e:	2b12      	cmp	r3, #18
 8003230:	d859      	bhi.n	80032e6 <HAL_GPIO_Init+0x12e>
 8003232:	a201      	add	r2, pc, #4	@ (adr r2, 8003238 <HAL_GPIO_Init+0x80>)
 8003234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003238:	080032b3 	.word	0x080032b3
 800323c:	0800328d 	.word	0x0800328d
 8003240:	0800329f 	.word	0x0800329f
 8003244:	080032e1 	.word	0x080032e1
 8003248:	080032e7 	.word	0x080032e7
 800324c:	080032e7 	.word	0x080032e7
 8003250:	080032e7 	.word	0x080032e7
 8003254:	080032e7 	.word	0x080032e7
 8003258:	080032e7 	.word	0x080032e7
 800325c:	080032e7 	.word	0x080032e7
 8003260:	080032e7 	.word	0x080032e7
 8003264:	080032e7 	.word	0x080032e7
 8003268:	080032e7 	.word	0x080032e7
 800326c:	080032e7 	.word	0x080032e7
 8003270:	080032e7 	.word	0x080032e7
 8003274:	080032e7 	.word	0x080032e7
 8003278:	080032e7 	.word	0x080032e7
 800327c:	08003295 	.word	0x08003295
 8003280:	080032a9 	.word	0x080032a9
 8003284:	4a79      	ldr	r2, [pc, #484]	@ (800346c <HAL_GPIO_Init+0x2b4>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d013      	beq.n	80032b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800328a:	e02c      	b.n	80032e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	623b      	str	r3, [r7, #32]
          break;
 8003292:	e029      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	3304      	adds	r3, #4
 800329a:	623b      	str	r3, [r7, #32]
          break;
 800329c:	e024      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	3308      	adds	r3, #8
 80032a4:	623b      	str	r3, [r7, #32]
          break;
 80032a6:	e01f      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	330c      	adds	r3, #12
 80032ae:	623b      	str	r3, [r7, #32]
          break;
 80032b0:	e01a      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d102      	bne.n	80032c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80032ba:	2304      	movs	r3, #4
 80032bc:	623b      	str	r3, [r7, #32]
          break;
 80032be:	e013      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d105      	bne.n	80032d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032c8:	2308      	movs	r3, #8
 80032ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	69fa      	ldr	r2, [r7, #28]
 80032d0:	611a      	str	r2, [r3, #16]
          break;
 80032d2:	e009      	b.n	80032e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032d4:	2308      	movs	r3, #8
 80032d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	69fa      	ldr	r2, [r7, #28]
 80032dc:	615a      	str	r2, [r3, #20]
          break;
 80032de:	e003      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032e0:	2300      	movs	r3, #0
 80032e2:	623b      	str	r3, [r7, #32]
          break;
 80032e4:	e000      	b.n	80032e8 <HAL_GPIO_Init+0x130>
          break;
 80032e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	2bff      	cmp	r3, #255	@ 0xff
 80032ec:	d801      	bhi.n	80032f2 <HAL_GPIO_Init+0x13a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	e001      	b.n	80032f6 <HAL_GPIO_Init+0x13e>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	3304      	adds	r3, #4
 80032f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	2bff      	cmp	r3, #255	@ 0xff
 80032fc:	d802      	bhi.n	8003304 <HAL_GPIO_Init+0x14c>
 80032fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	e002      	b.n	800330a <HAL_GPIO_Init+0x152>
 8003304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003306:	3b08      	subs	r3, #8
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	210f      	movs	r1, #15
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	fa01 f303 	lsl.w	r3, r1, r3
 8003318:	43db      	mvns	r3, r3
 800331a:	401a      	ands	r2, r3
 800331c:	6a39      	ldr	r1, [r7, #32]
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	fa01 f303 	lsl.w	r3, r1, r3
 8003324:	431a      	orrs	r2, r3
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003332:	2b00      	cmp	r3, #0
 8003334:	f000 80b1 	beq.w	800349a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003338:	4b4d      	ldr	r3, [pc, #308]	@ (8003470 <HAL_GPIO_Init+0x2b8>)
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	4a4c      	ldr	r2, [pc, #304]	@ (8003470 <HAL_GPIO_Init+0x2b8>)
 800333e:	f043 0301 	orr.w	r3, r3, #1
 8003342:	6193      	str	r3, [r2, #24]
 8003344:	4b4a      	ldr	r3, [pc, #296]	@ (8003470 <HAL_GPIO_Init+0x2b8>)
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	60bb      	str	r3, [r7, #8]
 800334e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003350:	4a48      	ldr	r2, [pc, #288]	@ (8003474 <HAL_GPIO_Init+0x2bc>)
 8003352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003354:	089b      	lsrs	r3, r3, #2
 8003356:	3302      	adds	r3, #2
 8003358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800335e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003360:	f003 0303 	and.w	r3, r3, #3
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	220f      	movs	r2, #15
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	4013      	ands	r3, r2
 8003372:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a40      	ldr	r2, [pc, #256]	@ (8003478 <HAL_GPIO_Init+0x2c0>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d013      	beq.n	80033a4 <HAL_GPIO_Init+0x1ec>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a3f      	ldr	r2, [pc, #252]	@ (800347c <HAL_GPIO_Init+0x2c4>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d00d      	beq.n	80033a0 <HAL_GPIO_Init+0x1e8>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a3e      	ldr	r2, [pc, #248]	@ (8003480 <HAL_GPIO_Init+0x2c8>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d007      	beq.n	800339c <HAL_GPIO_Init+0x1e4>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a3d      	ldr	r2, [pc, #244]	@ (8003484 <HAL_GPIO_Init+0x2cc>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d101      	bne.n	8003398 <HAL_GPIO_Init+0x1e0>
 8003394:	2303      	movs	r3, #3
 8003396:	e006      	b.n	80033a6 <HAL_GPIO_Init+0x1ee>
 8003398:	2304      	movs	r3, #4
 800339a:	e004      	b.n	80033a6 <HAL_GPIO_Init+0x1ee>
 800339c:	2302      	movs	r3, #2
 800339e:	e002      	b.n	80033a6 <HAL_GPIO_Init+0x1ee>
 80033a0:	2301      	movs	r3, #1
 80033a2:	e000      	b.n	80033a6 <HAL_GPIO_Init+0x1ee>
 80033a4:	2300      	movs	r3, #0
 80033a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033a8:	f002 0203 	and.w	r2, r2, #3
 80033ac:	0092      	lsls	r2, r2, #2
 80033ae:	4093      	lsls	r3, r2
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80033b6:	492f      	ldr	r1, [pc, #188]	@ (8003474 <HAL_GPIO_Init+0x2bc>)
 80033b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ba:	089b      	lsrs	r3, r3, #2
 80033bc:	3302      	adds	r3, #2
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d006      	beq.n	80033de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 80033d2:	689a      	ldr	r2, [r3, #8]
 80033d4:	492c      	ldr	r1, [pc, #176]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	4313      	orrs	r3, r2
 80033da:	608b      	str	r3, [r1, #8]
 80033dc:	e006      	b.n	80033ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033de:	4b2a      	ldr	r3, [pc, #168]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	43db      	mvns	r3, r3
 80033e6:	4928      	ldr	r1, [pc, #160]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 80033e8:	4013      	ands	r3, r2
 80033ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d006      	beq.n	8003406 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80033f8:	4b23      	ldr	r3, [pc, #140]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 80033fa:	68da      	ldr	r2, [r3, #12]
 80033fc:	4922      	ldr	r1, [pc, #136]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	4313      	orrs	r3, r2
 8003402:	60cb      	str	r3, [r1, #12]
 8003404:	e006      	b.n	8003414 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003406:	4b20      	ldr	r3, [pc, #128]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	43db      	mvns	r3, r3
 800340e:	491e      	ldr	r1, [pc, #120]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 8003410:	4013      	ands	r3, r2
 8003412:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d006      	beq.n	800342e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003420:	4b19      	ldr	r3, [pc, #100]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	4918      	ldr	r1, [pc, #96]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	4313      	orrs	r3, r2
 800342a:	604b      	str	r3, [r1, #4]
 800342c:	e006      	b.n	800343c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800342e:	4b16      	ldr	r3, [pc, #88]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 8003430:	685a      	ldr	r2, [r3, #4]
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	43db      	mvns	r3, r3
 8003436:	4914      	ldr	r1, [pc, #80]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 8003438:	4013      	ands	r3, r2
 800343a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d021      	beq.n	800348c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003448:	4b0f      	ldr	r3, [pc, #60]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	490e      	ldr	r1, [pc, #56]	@ (8003488 <HAL_GPIO_Init+0x2d0>)
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	4313      	orrs	r3, r2
 8003452:	600b      	str	r3, [r1, #0]
 8003454:	e021      	b.n	800349a <HAL_GPIO_Init+0x2e2>
 8003456:	bf00      	nop
 8003458:	10320000 	.word	0x10320000
 800345c:	10310000 	.word	0x10310000
 8003460:	10220000 	.word	0x10220000
 8003464:	10210000 	.word	0x10210000
 8003468:	10120000 	.word	0x10120000
 800346c:	10110000 	.word	0x10110000
 8003470:	40021000 	.word	0x40021000
 8003474:	40010000 	.word	0x40010000
 8003478:	40010800 	.word	0x40010800
 800347c:	40010c00 	.word	0x40010c00
 8003480:	40011000 	.word	0x40011000
 8003484:	40011400 	.word	0x40011400
 8003488:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800348c:	4b0b      	ldr	r3, [pc, #44]	@ (80034bc <HAL_GPIO_Init+0x304>)
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	43db      	mvns	r3, r3
 8003494:	4909      	ldr	r1, [pc, #36]	@ (80034bc <HAL_GPIO_Init+0x304>)
 8003496:	4013      	ands	r3, r2
 8003498:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800349a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349c:	3301      	adds	r3, #1
 800349e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a6:	fa22 f303 	lsr.w	r3, r2, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f47f ae8e 	bne.w	80031cc <HAL_GPIO_Init+0x14>
  }
}
 80034b0:	bf00      	nop
 80034b2:	bf00      	nop
 80034b4:	372c      	adds	r7, #44	@ 0x2c
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr
 80034bc:	40010400 	.word	0x40010400

080034c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e272      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f000 8087 	beq.w	80035ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034e0:	4b92      	ldr	r3, [pc, #584]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f003 030c 	and.w	r3, r3, #12
 80034e8:	2b04      	cmp	r3, #4
 80034ea:	d00c      	beq.n	8003506 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80034ec:	4b8f      	ldr	r3, [pc, #572]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f003 030c 	and.w	r3, r3, #12
 80034f4:	2b08      	cmp	r3, #8
 80034f6:	d112      	bne.n	800351e <HAL_RCC_OscConfig+0x5e>
 80034f8:	4b8c      	ldr	r3, [pc, #560]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003500:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003504:	d10b      	bne.n	800351e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003506:	4b89      	ldr	r3, [pc, #548]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d06c      	beq.n	80035ec <HAL_RCC_OscConfig+0x12c>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d168      	bne.n	80035ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e24c      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003526:	d106      	bne.n	8003536 <HAL_RCC_OscConfig+0x76>
 8003528:	4b80      	ldr	r3, [pc, #512]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a7f      	ldr	r2, [pc, #508]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800352e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003532:	6013      	str	r3, [r2, #0]
 8003534:	e02e      	b.n	8003594 <HAL_RCC_OscConfig+0xd4>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10c      	bne.n	8003558 <HAL_RCC_OscConfig+0x98>
 800353e:	4b7b      	ldr	r3, [pc, #492]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a7a      	ldr	r2, [pc, #488]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003544:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003548:	6013      	str	r3, [r2, #0]
 800354a:	4b78      	ldr	r3, [pc, #480]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a77      	ldr	r2, [pc, #476]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003550:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003554:	6013      	str	r3, [r2, #0]
 8003556:	e01d      	b.n	8003594 <HAL_RCC_OscConfig+0xd4>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003560:	d10c      	bne.n	800357c <HAL_RCC_OscConfig+0xbc>
 8003562:	4b72      	ldr	r3, [pc, #456]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a71      	ldr	r2, [pc, #452]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003568:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800356c:	6013      	str	r3, [r2, #0]
 800356e:	4b6f      	ldr	r3, [pc, #444]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a6e      	ldr	r2, [pc, #440]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003578:	6013      	str	r3, [r2, #0]
 800357a:	e00b      	b.n	8003594 <HAL_RCC_OscConfig+0xd4>
 800357c:	4b6b      	ldr	r3, [pc, #428]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a6a      	ldr	r2, [pc, #424]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003586:	6013      	str	r3, [r2, #0]
 8003588:	4b68      	ldr	r3, [pc, #416]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a67      	ldr	r2, [pc, #412]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 800358e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003592:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d013      	beq.n	80035c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359c:	f7ff fa5c 	bl	8002a58 <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035a4:	f7ff fa58 	bl	8002a58 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b64      	cmp	r3, #100	@ 0x64
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e200      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035b6:	4b5d      	ldr	r3, [pc, #372]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d0f0      	beq.n	80035a4 <HAL_RCC_OscConfig+0xe4>
 80035c2:	e014      	b.n	80035ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c4:	f7ff fa48 	bl	8002a58 <HAL_GetTick>
 80035c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ca:	e008      	b.n	80035de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035cc:	f7ff fa44 	bl	8002a58 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b64      	cmp	r3, #100	@ 0x64
 80035d8:	d901      	bls.n	80035de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e1ec      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035de:	4b53      	ldr	r3, [pc, #332]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1f0      	bne.n	80035cc <HAL_RCC_OscConfig+0x10c>
 80035ea:	e000      	b.n	80035ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d063      	beq.n	80036c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035fa:	4b4c      	ldr	r3, [pc, #304]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f003 030c 	and.w	r3, r3, #12
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00b      	beq.n	800361e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003606:	4b49      	ldr	r3, [pc, #292]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f003 030c 	and.w	r3, r3, #12
 800360e:	2b08      	cmp	r3, #8
 8003610:	d11c      	bne.n	800364c <HAL_RCC_OscConfig+0x18c>
 8003612:	4b46      	ldr	r3, [pc, #280]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d116      	bne.n	800364c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800361e:	4b43      	ldr	r3, [pc, #268]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d005      	beq.n	8003636 <HAL_RCC_OscConfig+0x176>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d001      	beq.n	8003636 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e1c0      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003636:	4b3d      	ldr	r3, [pc, #244]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	00db      	lsls	r3, r3, #3
 8003644:	4939      	ldr	r1, [pc, #228]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003646:	4313      	orrs	r3, r2
 8003648:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800364a:	e03a      	b.n	80036c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d020      	beq.n	8003696 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003654:	4b36      	ldr	r3, [pc, #216]	@ (8003730 <HAL_RCC_OscConfig+0x270>)
 8003656:	2201      	movs	r2, #1
 8003658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365a:	f7ff f9fd 	bl	8002a58 <HAL_GetTick>
 800365e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003660:	e008      	b.n	8003674 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003662:	f7ff f9f9 	bl	8002a58 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d901      	bls.n	8003674 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e1a1      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003674:	4b2d      	ldr	r3, [pc, #180]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d0f0      	beq.n	8003662 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003680:	4b2a      	ldr	r3, [pc, #168]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	00db      	lsls	r3, r3, #3
 800368e:	4927      	ldr	r1, [pc, #156]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 8003690:	4313      	orrs	r3, r2
 8003692:	600b      	str	r3, [r1, #0]
 8003694:	e015      	b.n	80036c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003696:	4b26      	ldr	r3, [pc, #152]	@ (8003730 <HAL_RCC_OscConfig+0x270>)
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800369c:	f7ff f9dc 	bl	8002a58 <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036a4:	f7ff f9d8 	bl	8002a58 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e180      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036b6:	4b1d      	ldr	r3, [pc, #116]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1f0      	bne.n	80036a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0308 	and.w	r3, r3, #8
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d03a      	beq.n	8003744 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	699b      	ldr	r3, [r3, #24]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d019      	beq.n	800370a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036d6:	4b17      	ldr	r3, [pc, #92]	@ (8003734 <HAL_RCC_OscConfig+0x274>)
 80036d8:	2201      	movs	r2, #1
 80036da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036dc:	f7ff f9bc 	bl	8002a58 <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036e4:	f7ff f9b8 	bl	8002a58 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e160      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036f6:	4b0d      	ldr	r3, [pc, #52]	@ (800372c <HAL_RCC_OscConfig+0x26c>)
 80036f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d0f0      	beq.n	80036e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003702:	2001      	movs	r0, #1
 8003704:	f000 fafe 	bl	8003d04 <RCC_Delay>
 8003708:	e01c      	b.n	8003744 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800370a:	4b0a      	ldr	r3, [pc, #40]	@ (8003734 <HAL_RCC_OscConfig+0x274>)
 800370c:	2200      	movs	r2, #0
 800370e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003710:	f7ff f9a2 	bl	8002a58 <HAL_GetTick>
 8003714:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003716:	e00f      	b.n	8003738 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003718:	f7ff f99e 	bl	8002a58 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d908      	bls.n	8003738 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e146      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
 800372a:	bf00      	nop
 800372c:	40021000 	.word	0x40021000
 8003730:	42420000 	.word	0x42420000
 8003734:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003738:	4b92      	ldr	r3, [pc, #584]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800373a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1e9      	bne.n	8003718 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 80a6 	beq.w	800389e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003752:	2300      	movs	r3, #0
 8003754:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003756:	4b8b      	ldr	r3, [pc, #556]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003758:	69db      	ldr	r3, [r3, #28]
 800375a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10d      	bne.n	800377e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003762:	4b88      	ldr	r3, [pc, #544]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	4a87      	ldr	r2, [pc, #540]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003768:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800376c:	61d3      	str	r3, [r2, #28]
 800376e:	4b85      	ldr	r3, [pc, #532]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003770:	69db      	ldr	r3, [r3, #28]
 8003772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003776:	60bb      	str	r3, [r7, #8]
 8003778:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800377a:	2301      	movs	r3, #1
 800377c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377e:	4b82      	ldr	r3, [pc, #520]	@ (8003988 <HAL_RCC_OscConfig+0x4c8>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003786:	2b00      	cmp	r3, #0
 8003788:	d118      	bne.n	80037bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800378a:	4b7f      	ldr	r3, [pc, #508]	@ (8003988 <HAL_RCC_OscConfig+0x4c8>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a7e      	ldr	r2, [pc, #504]	@ (8003988 <HAL_RCC_OscConfig+0x4c8>)
 8003790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003794:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003796:	f7ff f95f 	bl	8002a58 <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800379c:	e008      	b.n	80037b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800379e:	f7ff f95b 	bl	8002a58 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b64      	cmp	r3, #100	@ 0x64
 80037aa:	d901      	bls.n	80037b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e103      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b0:	4b75      	ldr	r3, [pc, #468]	@ (8003988 <HAL_RCC_OscConfig+0x4c8>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d0f0      	beq.n	800379e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d106      	bne.n	80037d2 <HAL_RCC_OscConfig+0x312>
 80037c4:	4b6f      	ldr	r3, [pc, #444]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	4a6e      	ldr	r2, [pc, #440]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037ca:	f043 0301 	orr.w	r3, r3, #1
 80037ce:	6213      	str	r3, [r2, #32]
 80037d0:	e02d      	b.n	800382e <HAL_RCC_OscConfig+0x36e>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d10c      	bne.n	80037f4 <HAL_RCC_OscConfig+0x334>
 80037da:	4b6a      	ldr	r3, [pc, #424]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037dc:	6a1b      	ldr	r3, [r3, #32]
 80037de:	4a69      	ldr	r2, [pc, #420]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037e0:	f023 0301 	bic.w	r3, r3, #1
 80037e4:	6213      	str	r3, [r2, #32]
 80037e6:	4b67      	ldr	r3, [pc, #412]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	4a66      	ldr	r2, [pc, #408]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037ec:	f023 0304 	bic.w	r3, r3, #4
 80037f0:	6213      	str	r3, [r2, #32]
 80037f2:	e01c      	b.n	800382e <HAL_RCC_OscConfig+0x36e>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	2b05      	cmp	r3, #5
 80037fa:	d10c      	bne.n	8003816 <HAL_RCC_OscConfig+0x356>
 80037fc:	4b61      	ldr	r3, [pc, #388]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80037fe:	6a1b      	ldr	r3, [r3, #32]
 8003800:	4a60      	ldr	r2, [pc, #384]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003802:	f043 0304 	orr.w	r3, r3, #4
 8003806:	6213      	str	r3, [r2, #32]
 8003808:	4b5e      	ldr	r3, [pc, #376]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800380a:	6a1b      	ldr	r3, [r3, #32]
 800380c:	4a5d      	ldr	r2, [pc, #372]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800380e:	f043 0301 	orr.w	r3, r3, #1
 8003812:	6213      	str	r3, [r2, #32]
 8003814:	e00b      	b.n	800382e <HAL_RCC_OscConfig+0x36e>
 8003816:	4b5b      	ldr	r3, [pc, #364]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	4a5a      	ldr	r2, [pc, #360]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800381c:	f023 0301 	bic.w	r3, r3, #1
 8003820:	6213      	str	r3, [r2, #32]
 8003822:	4b58      	ldr	r3, [pc, #352]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	4a57      	ldr	r2, [pc, #348]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003828:	f023 0304 	bic.w	r3, r3, #4
 800382c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d015      	beq.n	8003862 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003836:	f7ff f90f 	bl	8002a58 <HAL_GetTick>
 800383a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800383c:	e00a      	b.n	8003854 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800383e:	f7ff f90b 	bl	8002a58 <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	f241 3288 	movw	r2, #5000	@ 0x1388
 800384c:	4293      	cmp	r3, r2
 800384e:	d901      	bls.n	8003854 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e0b1      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003854:	4b4b      	ldr	r3, [pc, #300]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	f003 0302 	and.w	r3, r3, #2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d0ee      	beq.n	800383e <HAL_RCC_OscConfig+0x37e>
 8003860:	e014      	b.n	800388c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003862:	f7ff f8f9 	bl	8002a58 <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003868:	e00a      	b.n	8003880 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800386a:	f7ff f8f5 	bl	8002a58 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003878:	4293      	cmp	r3, r2
 800387a:	d901      	bls.n	8003880 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e09b      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003880:	4b40      	ldr	r3, [pc, #256]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	f003 0302 	and.w	r3, r3, #2
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1ee      	bne.n	800386a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800388c:	7dfb      	ldrb	r3, [r7, #23]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d105      	bne.n	800389e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003892:	4b3c      	ldr	r3, [pc, #240]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	4a3b      	ldr	r2, [pc, #236]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003898:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800389c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	69db      	ldr	r3, [r3, #28]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f000 8087 	beq.w	80039b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038a8:	4b36      	ldr	r3, [pc, #216]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f003 030c 	and.w	r3, r3, #12
 80038b0:	2b08      	cmp	r3, #8
 80038b2:	d061      	beq.n	8003978 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	69db      	ldr	r3, [r3, #28]
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d146      	bne.n	800394a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038bc:	4b33      	ldr	r3, [pc, #204]	@ (800398c <HAL_RCC_OscConfig+0x4cc>)
 80038be:	2200      	movs	r2, #0
 80038c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c2:	f7ff f8c9 	bl	8002a58 <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038c8:	e008      	b.n	80038dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ca:	f7ff f8c5 	bl	8002a58 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d901      	bls.n	80038dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e06d      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038dc:	4b29      	ldr	r3, [pc, #164]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1f0      	bne.n	80038ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a1b      	ldr	r3, [r3, #32]
 80038ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038f0:	d108      	bne.n	8003904 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038f2:	4b24      	ldr	r3, [pc, #144]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	4921      	ldr	r1, [pc, #132]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003900:	4313      	orrs	r3, r2
 8003902:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003904:	4b1f      	ldr	r3, [pc, #124]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a19      	ldr	r1, [r3, #32]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003914:	430b      	orrs	r3, r1
 8003916:	491b      	ldr	r1, [pc, #108]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 8003918:	4313      	orrs	r3, r2
 800391a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800391c:	4b1b      	ldr	r3, [pc, #108]	@ (800398c <HAL_RCC_OscConfig+0x4cc>)
 800391e:	2201      	movs	r2, #1
 8003920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003922:	f7ff f899 	bl	8002a58 <HAL_GetTick>
 8003926:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003928:	e008      	b.n	800393c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800392a:	f7ff f895 	bl	8002a58 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d901      	bls.n	800393c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e03d      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800393c:	4b11      	ldr	r3, [pc, #68]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0f0      	beq.n	800392a <HAL_RCC_OscConfig+0x46a>
 8003948:	e035      	b.n	80039b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800394a:	4b10      	ldr	r3, [pc, #64]	@ (800398c <HAL_RCC_OscConfig+0x4cc>)
 800394c:	2200      	movs	r2, #0
 800394e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003950:	f7ff f882 	bl	8002a58 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003958:	f7ff f87e 	bl	8002a58 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e026      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800396a:	4b06      	ldr	r3, [pc, #24]	@ (8003984 <HAL_RCC_OscConfig+0x4c4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1f0      	bne.n	8003958 <HAL_RCC_OscConfig+0x498>
 8003976:	e01e      	b.n	80039b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	69db      	ldr	r3, [r3, #28]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d107      	bne.n	8003990 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e019      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
 8003984:	40021000 	.word	0x40021000
 8003988:	40007000 	.word	0x40007000
 800398c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003990:	4b0b      	ldr	r3, [pc, #44]	@ (80039c0 <HAL_RCC_OscConfig+0x500>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a1b      	ldr	r3, [r3, #32]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d106      	bne.n	80039b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d001      	beq.n	80039b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e000      	b.n	80039b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3718      	adds	r7, #24
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	40021000 	.word	0x40021000

080039c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d101      	bne.n	80039d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e0d0      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	683a      	ldr	r2, [r7, #0]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d910      	bls.n	8003a08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e6:	4b67      	ldr	r3, [pc, #412]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f023 0207 	bic.w	r2, r3, #7
 80039ee:	4965      	ldr	r1, [pc, #404]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f6:	4b63      	ldr	r3, [pc, #396]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	683a      	ldr	r2, [r7, #0]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d001      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e0b8      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d020      	beq.n	8003a56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0304 	and.w	r3, r3, #4
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d005      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a20:	4b59      	ldr	r3, [pc, #356]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	4a58      	ldr	r2, [pc, #352]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a26:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0308 	and.w	r3, r3, #8
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d005      	beq.n	8003a44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a38:	4b53      	ldr	r3, [pc, #332]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	4a52      	ldr	r2, [pc, #328]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003a42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a44:	4b50      	ldr	r3, [pc, #320]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	494d      	ldr	r1, [pc, #308]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d040      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d107      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a6a:	4b47      	ldr	r3, [pc, #284]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d115      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e07f      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d107      	bne.n	8003a92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a82:	4b41      	ldr	r3, [pc, #260]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d109      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e073      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a92:	4b3d      	ldr	r3, [pc, #244]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e06b      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003aa2:	4b39      	ldr	r3, [pc, #228]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f023 0203 	bic.w	r2, r3, #3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	4936      	ldr	r1, [pc, #216]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ab4:	f7fe ffd0 	bl	8002a58 <HAL_GetTick>
 8003ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aba:	e00a      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003abc:	f7fe ffcc 	bl	8002a58 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e053      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad2:	4b2d      	ldr	r3, [pc, #180]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f003 020c 	and.w	r2, r3, #12
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d1eb      	bne.n	8003abc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ae4:	4b27      	ldr	r3, [pc, #156]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0307 	and.w	r3, r3, #7
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d210      	bcs.n	8003b14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003af2:	4b24      	ldr	r3, [pc, #144]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f023 0207 	bic.w	r2, r3, #7
 8003afa:	4922      	ldr	r1, [pc, #136]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b02:	4b20      	ldr	r3, [pc, #128]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0307 	and.w	r3, r3, #7
 8003b0a:	683a      	ldr	r2, [r7, #0]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d001      	beq.n	8003b14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e032      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d008      	beq.n	8003b32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b20:	4b19      	ldr	r3, [pc, #100]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	4916      	ldr	r1, [pc, #88]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0308 	and.w	r3, r3, #8
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d009      	beq.n	8003b52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b3e:	4b12      	ldr	r3, [pc, #72]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	00db      	lsls	r3, r3, #3
 8003b4c:	490e      	ldr	r1, [pc, #56]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b52:	f000 f821 	bl	8003b98 <HAL_RCC_GetSysClockFreq>
 8003b56:	4602      	mov	r2, r0
 8003b58:	4b0b      	ldr	r3, [pc, #44]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	091b      	lsrs	r3, r3, #4
 8003b5e:	f003 030f 	and.w	r3, r3, #15
 8003b62:	490a      	ldr	r1, [pc, #40]	@ (8003b8c <HAL_RCC_ClockConfig+0x1c8>)
 8003b64:	5ccb      	ldrb	r3, [r1, r3]
 8003b66:	fa22 f303 	lsr.w	r3, r2, r3
 8003b6a:	4a09      	ldr	r2, [pc, #36]	@ (8003b90 <HAL_RCC_ClockConfig+0x1cc>)
 8003b6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b6e:	4b09      	ldr	r3, [pc, #36]	@ (8003b94 <HAL_RCC_ClockConfig+0x1d0>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7fe fade 	bl	8002134 <HAL_InitTick>

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3710      	adds	r7, #16
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	40022000 	.word	0x40022000
 8003b88:	40021000 	.word	0x40021000
 8003b8c:	080090b8 	.word	0x080090b8
 8003b90:	20000000 	.word	0x20000000
 8003b94:	20000004 	.word	0x20000004

08003b98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b087      	sub	sp, #28
 8003b9c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	60bb      	str	r3, [r7, #8]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	617b      	str	r3, [r7, #20]
 8003baa:	2300      	movs	r3, #0
 8003bac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x94>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f003 030c 	and.w	r3, r3, #12
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	d002      	beq.n	8003bc8 <HAL_RCC_GetSysClockFreq+0x30>
 8003bc2:	2b08      	cmp	r3, #8
 8003bc4:	d003      	beq.n	8003bce <HAL_RCC_GetSysClockFreq+0x36>
 8003bc6:	e027      	b.n	8003c18 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003bc8:	4b19      	ldr	r3, [pc, #100]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bca:	613b      	str	r3, [r7, #16]
      break;
 8003bcc:	e027      	b.n	8003c1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	0c9b      	lsrs	r3, r3, #18
 8003bd2:	f003 030f 	and.w	r3, r3, #15
 8003bd6:	4a17      	ldr	r2, [pc, #92]	@ (8003c34 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bd8:	5cd3      	ldrb	r3, [r2, r3]
 8003bda:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d010      	beq.n	8003c08 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003be6:	4b11      	ldr	r3, [pc, #68]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x94>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	0c5b      	lsrs	r3, r3, #17
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	4a11      	ldr	r2, [pc, #68]	@ (8003c38 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003bf2:	5cd3      	ldrb	r3, [r2, r3]
 8003bf4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bfa:	fb03 f202 	mul.w	r2, r3, r2
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c04:	617b      	str	r3, [r7, #20]
 8003c06:	e004      	b.n	8003c12 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a0c      	ldr	r2, [pc, #48]	@ (8003c3c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c0c:	fb02 f303 	mul.w	r3, r2, r3
 8003c10:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	613b      	str	r3, [r7, #16]
      break;
 8003c16:	e002      	b.n	8003c1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c18:	4b05      	ldr	r3, [pc, #20]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c1a:	613b      	str	r3, [r7, #16]
      break;
 8003c1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c1e:	693b      	ldr	r3, [r7, #16]
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	371c      	adds	r7, #28
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bc80      	pop	{r7}
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	007a1200 	.word	0x007a1200
 8003c34:	080090d0 	.word	0x080090d0
 8003c38:	080090e0 	.word	0x080090e0
 8003c3c:	003d0900 	.word	0x003d0900

08003c40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c44:	4b02      	ldr	r3, [pc, #8]	@ (8003c50 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c46:	681b      	ldr	r3, [r3, #0]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bc80      	pop	{r7}
 8003c4e:	4770      	bx	lr
 8003c50:	20000000 	.word	0x20000000

08003c54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c58:	f7ff fff2 	bl	8003c40 <HAL_RCC_GetHCLKFreq>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	4b05      	ldr	r3, [pc, #20]	@ (8003c74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	0a1b      	lsrs	r3, r3, #8
 8003c64:	f003 0307 	and.w	r3, r3, #7
 8003c68:	4903      	ldr	r1, [pc, #12]	@ (8003c78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c6a:	5ccb      	ldrb	r3, [r1, r3]
 8003c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40021000 	.word	0x40021000
 8003c78:	080090c8 	.word	0x080090c8

08003c7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c80:	f7ff ffde 	bl	8003c40 <HAL_RCC_GetHCLKFreq>
 8003c84:	4602      	mov	r2, r0
 8003c86:	4b05      	ldr	r3, [pc, #20]	@ (8003c9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	0adb      	lsrs	r3, r3, #11
 8003c8c:	f003 0307 	and.w	r3, r3, #7
 8003c90:	4903      	ldr	r1, [pc, #12]	@ (8003ca0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c92:	5ccb      	ldrb	r3, [r1, r3]
 8003c94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	080090c8 	.word	0x080090c8

08003ca4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	220f      	movs	r2, #15
 8003cb2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003cb4:	4b11      	ldr	r3, [pc, #68]	@ (8003cfc <HAL_RCC_GetClockConfig+0x58>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f003 0203 	and.w	r2, r3, #3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8003cfc <HAL_RCC_GetClockConfig+0x58>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cfc <HAL_RCC_GetClockConfig+0x58>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003cd8:	4b08      	ldr	r3, [pc, #32]	@ (8003cfc <HAL_RCC_GetClockConfig+0x58>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	08db      	lsrs	r3, r3, #3
 8003cde:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003ce6:	4b06      	ldr	r3, [pc, #24]	@ (8003d00 <HAL_RCC_GetClockConfig+0x5c>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0207 	and.w	r2, r3, #7
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	40022000 	.word	0x40022000

08003d04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d38 <RCC_Delay+0x34>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a0a      	ldr	r2, [pc, #40]	@ (8003d3c <RCC_Delay+0x38>)
 8003d12:	fba2 2303 	umull	r2, r3, r2, r3
 8003d16:	0a5b      	lsrs	r3, r3, #9
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	fb02 f303 	mul.w	r3, r2, r3
 8003d1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003d20:	bf00      	nop
  }
  while (Delay --);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	1e5a      	subs	r2, r3, #1
 8003d26:	60fa      	str	r2, [r7, #12]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1f9      	bne.n	8003d20 <RCC_Delay+0x1c>
}
 8003d2c:	bf00      	nop
 8003d2e:	bf00      	nop
 8003d30:	3714      	adds	r7, #20
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bc80      	pop	{r7}
 8003d36:	4770      	bx	lr
 8003d38:	20000000 	.word	0x20000000
 8003d3c:	10624dd3 	.word	0x10624dd3

08003d40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e041      	b.n	8003dd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d106      	bne.n	8003d6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f7fe fb8a 	bl	8002480 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2202      	movs	r2, #2
 8003d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	3304      	adds	r3, #4
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	4610      	mov	r0, r2
 8003d80:	f000 fa74 	bl	800426c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d001      	beq.n	8003df8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e03a      	b.n	8003e6e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2202      	movs	r2, #2
 8003dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68da      	ldr	r2, [r3, #12]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f042 0201 	orr.w	r2, r2, #1
 8003e0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a18      	ldr	r2, [pc, #96]	@ (8003e78 <HAL_TIM_Base_Start_IT+0x98>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d00e      	beq.n	8003e38 <HAL_TIM_Base_Start_IT+0x58>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e22:	d009      	beq.n	8003e38 <HAL_TIM_Base_Start_IT+0x58>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a14      	ldr	r2, [pc, #80]	@ (8003e7c <HAL_TIM_Base_Start_IT+0x9c>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d004      	beq.n	8003e38 <HAL_TIM_Base_Start_IT+0x58>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a13      	ldr	r2, [pc, #76]	@ (8003e80 <HAL_TIM_Base_Start_IT+0xa0>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d111      	bne.n	8003e5c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2b06      	cmp	r3, #6
 8003e48:	d010      	beq.n	8003e6c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f042 0201 	orr.w	r2, r2, #1
 8003e58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e5a:	e007      	b.n	8003e6c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f042 0201 	orr.w	r2, r2, #1
 8003e6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3714      	adds	r7, #20
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr
 8003e78:	40012c00 	.word	0x40012c00
 8003e7c:	40000400 	.word	0x40000400
 8003e80:	40000800 	.word	0x40000800

08003e84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	f003 0302 	and.w	r3, r3, #2
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d122      	bne.n	8003ee0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d11b      	bne.n	8003ee0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f06f 0202 	mvn.w	r2, #2
 8003eb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	699b      	ldr	r3, [r3, #24]
 8003ebe:	f003 0303 	and.w	r3, r3, #3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d003      	beq.n	8003ece <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f000 f9b4 	bl	8004234 <HAL_TIM_IC_CaptureCallback>
 8003ecc:	e005      	b.n	8003eda <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f9a7 	bl	8004222 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	f000 f9b6 	bl	8004246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	f003 0304 	and.w	r3, r3, #4
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	d122      	bne.n	8003f34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	f003 0304 	and.w	r3, r3, #4
 8003ef8:	2b04      	cmp	r3, #4
 8003efa:	d11b      	bne.n	8003f34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f06f 0204 	mvn.w	r2, #4
 8003f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2202      	movs	r2, #2
 8003f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d003      	beq.n	8003f22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 f98a 	bl	8004234 <HAL_TIM_IC_CaptureCallback>
 8003f20:	e005      	b.n	8003f2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 f97d 	bl	8004222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 f98c 	bl	8004246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	f003 0308 	and.w	r3, r3, #8
 8003f3e:	2b08      	cmp	r3, #8
 8003f40:	d122      	bne.n	8003f88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	f003 0308 	and.w	r3, r3, #8
 8003f4c:	2b08      	cmp	r3, #8
 8003f4e:	d11b      	bne.n	8003f88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f06f 0208 	mvn.w	r2, #8
 8003f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2204      	movs	r2, #4
 8003f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	f003 0303 	and.w	r3, r3, #3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f960 	bl	8004234 <HAL_TIM_IC_CaptureCallback>
 8003f74:	e005      	b.n	8003f82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f953 	bl	8004222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 f962 	bl	8004246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	f003 0310 	and.w	r3, r3, #16
 8003f92:	2b10      	cmp	r3, #16
 8003f94:	d122      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	f003 0310 	and.w	r3, r3, #16
 8003fa0:	2b10      	cmp	r3, #16
 8003fa2:	d11b      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f06f 0210 	mvn.w	r2, #16
 8003fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2208      	movs	r2, #8
 8003fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f000 f936 	bl	8004234 <HAL_TIM_IC_CaptureCallback>
 8003fc8:	e005      	b.n	8003fd6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 f929 	bl	8004222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f000 f938 	bl	8004246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d10e      	bne.n	8004008 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d107      	bne.n	8004008 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f06f 0201 	mvn.w	r2, #1
 8004000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7fe f808 	bl	8002018 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004012:	2b80      	cmp	r3, #128	@ 0x80
 8004014:	d10e      	bne.n	8004034 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004020:	2b80      	cmp	r3, #128	@ 0x80
 8004022:	d107      	bne.n	8004034 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800402c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 fa7b 	bl	800452a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403e:	2b40      	cmp	r3, #64	@ 0x40
 8004040:	d10e      	bne.n	8004060 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800404c:	2b40      	cmp	r3, #64	@ 0x40
 800404e:	d107      	bne.n	8004060 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 f8fc 	bl	8004258 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	f003 0320 	and.w	r3, r3, #32
 800406a:	2b20      	cmp	r3, #32
 800406c:	d10e      	bne.n	800408c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	f003 0320 	and.w	r3, r3, #32
 8004078:	2b20      	cmp	r3, #32
 800407a:	d107      	bne.n	800408c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f06f 0220 	mvn.w	r2, #32
 8004084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 fa46 	bl	8004518 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800408c:	bf00      	nop
 800408e:	3708      	adds	r7, #8
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800409e:	2300      	movs	r3, #0
 80040a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d101      	bne.n	80040b0 <HAL_TIM_ConfigClockSource+0x1c>
 80040ac:	2302      	movs	r3, #2
 80040ae:	e0b4      	b.n	800421a <HAL_TIM_ConfigClockSource+0x186>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2202      	movs	r2, #2
 80040bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80040ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80040d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	68ba      	ldr	r2, [r7, #8]
 80040de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040e8:	d03e      	beq.n	8004168 <HAL_TIM_ConfigClockSource+0xd4>
 80040ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040ee:	f200 8087 	bhi.w	8004200 <HAL_TIM_ConfigClockSource+0x16c>
 80040f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040f6:	f000 8086 	beq.w	8004206 <HAL_TIM_ConfigClockSource+0x172>
 80040fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040fe:	d87f      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x16c>
 8004100:	2b70      	cmp	r3, #112	@ 0x70
 8004102:	d01a      	beq.n	800413a <HAL_TIM_ConfigClockSource+0xa6>
 8004104:	2b70      	cmp	r3, #112	@ 0x70
 8004106:	d87b      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x16c>
 8004108:	2b60      	cmp	r3, #96	@ 0x60
 800410a:	d050      	beq.n	80041ae <HAL_TIM_ConfigClockSource+0x11a>
 800410c:	2b60      	cmp	r3, #96	@ 0x60
 800410e:	d877      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x16c>
 8004110:	2b50      	cmp	r3, #80	@ 0x50
 8004112:	d03c      	beq.n	800418e <HAL_TIM_ConfigClockSource+0xfa>
 8004114:	2b50      	cmp	r3, #80	@ 0x50
 8004116:	d873      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x16c>
 8004118:	2b40      	cmp	r3, #64	@ 0x40
 800411a:	d058      	beq.n	80041ce <HAL_TIM_ConfigClockSource+0x13a>
 800411c:	2b40      	cmp	r3, #64	@ 0x40
 800411e:	d86f      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x16c>
 8004120:	2b30      	cmp	r3, #48	@ 0x30
 8004122:	d064      	beq.n	80041ee <HAL_TIM_ConfigClockSource+0x15a>
 8004124:	2b30      	cmp	r3, #48	@ 0x30
 8004126:	d86b      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x16c>
 8004128:	2b20      	cmp	r3, #32
 800412a:	d060      	beq.n	80041ee <HAL_TIM_ConfigClockSource+0x15a>
 800412c:	2b20      	cmp	r3, #32
 800412e:	d867      	bhi.n	8004200 <HAL_TIM_ConfigClockSource+0x16c>
 8004130:	2b00      	cmp	r3, #0
 8004132:	d05c      	beq.n	80041ee <HAL_TIM_ConfigClockSource+0x15a>
 8004134:	2b10      	cmp	r3, #16
 8004136:	d05a      	beq.n	80041ee <HAL_TIM_ConfigClockSource+0x15a>
 8004138:	e062      	b.n	8004200 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800414a:	f000 f968 	bl	800441e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800415c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68ba      	ldr	r2, [r7, #8]
 8004164:	609a      	str	r2, [r3, #8]
      break;
 8004166:	e04f      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004178:	f000 f951 	bl	800441e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689a      	ldr	r2, [r3, #8]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800418a:	609a      	str	r2, [r3, #8]
      break;
 800418c:	e03c      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800419a:	461a      	mov	r2, r3
 800419c:	f000 f8c8 	bl	8004330 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	2150      	movs	r1, #80	@ 0x50
 80041a6:	4618      	mov	r0, r3
 80041a8:	f000 f91f 	bl	80043ea <TIM_ITRx_SetConfig>
      break;
 80041ac:	e02c      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041ba:	461a      	mov	r2, r3
 80041bc:	f000 f8e6 	bl	800438c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2160      	movs	r1, #96	@ 0x60
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 f90f 	bl	80043ea <TIM_ITRx_SetConfig>
      break;
 80041cc:	e01c      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041da:	461a      	mov	r2, r3
 80041dc:	f000 f8a8 	bl	8004330 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2140      	movs	r1, #64	@ 0x40
 80041e6:	4618      	mov	r0, r3
 80041e8:	f000 f8ff 	bl	80043ea <TIM_ITRx_SetConfig>
      break;
 80041ec:	e00c      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4619      	mov	r1, r3
 80041f8:	4610      	mov	r0, r2
 80041fa:	f000 f8f6 	bl	80043ea <TIM_ITRx_SetConfig>
      break;
 80041fe:	e003      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	73fb      	strb	r3, [r7, #15]
      break;
 8004204:	e000      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004206:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004218:	7bfb      	ldrb	r3, [r7, #15]
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004222:	b480      	push	{r7}
 8004224:	b083      	sub	sp, #12
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	bc80      	pop	{r7}
 8004232:	4770      	bx	lr

08004234 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	bc80      	pop	{r7}
 8004244:	4770      	bx	lr

08004246 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004246:	b480      	push	{r7}
 8004248:	b083      	sub	sp, #12
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800424e:	bf00      	nop
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	bc80      	pop	{r7}
 8004256:	4770      	bx	lr

08004258 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	bc80      	pop	{r7}
 8004268:	4770      	bx	lr
	...

0800426c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a29      	ldr	r2, [pc, #164]	@ (8004324 <TIM_Base_SetConfig+0xb8>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d00b      	beq.n	800429c <TIM_Base_SetConfig+0x30>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800428a:	d007      	beq.n	800429c <TIM_Base_SetConfig+0x30>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a26      	ldr	r2, [pc, #152]	@ (8004328 <TIM_Base_SetConfig+0xbc>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d003      	beq.n	800429c <TIM_Base_SetConfig+0x30>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4a25      	ldr	r2, [pc, #148]	@ (800432c <TIM_Base_SetConfig+0xc0>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d108      	bne.n	80042ae <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a1c      	ldr	r2, [pc, #112]	@ (8004324 <TIM_Base_SetConfig+0xb8>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d00b      	beq.n	80042ce <TIM_Base_SetConfig+0x62>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042bc:	d007      	beq.n	80042ce <TIM_Base_SetConfig+0x62>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a19      	ldr	r2, [pc, #100]	@ (8004328 <TIM_Base_SetConfig+0xbc>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d003      	beq.n	80042ce <TIM_Base_SetConfig+0x62>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a18      	ldr	r2, [pc, #96]	@ (800432c <TIM_Base_SetConfig+0xc0>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d108      	bne.n	80042e0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	4313      	orrs	r3, r2
 80042de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	689a      	ldr	r2, [r3, #8]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a07      	ldr	r2, [pc, #28]	@ (8004324 <TIM_Base_SetConfig+0xb8>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d103      	bne.n	8004314 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	691a      	ldr	r2, [r3, #16]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	615a      	str	r2, [r3, #20]
}
 800431a:	bf00      	nop
 800431c:	3714      	adds	r7, #20
 800431e:	46bd      	mov	sp, r7
 8004320:	bc80      	pop	{r7}
 8004322:	4770      	bx	lr
 8004324:	40012c00 	.word	0x40012c00
 8004328:	40000400 	.word	0x40000400
 800432c:	40000800 	.word	0x40000800

08004330 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004330:	b480      	push	{r7}
 8004332:	b087      	sub	sp, #28
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6a1b      	ldr	r3, [r3, #32]
 8004340:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	f023 0201 	bic.w	r2, r3, #1
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800435a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	011b      	lsls	r3, r3, #4
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	4313      	orrs	r3, r2
 8004364:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f023 030a 	bic.w	r3, r3, #10
 800436c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800436e:	697a      	ldr	r2, [r7, #20]
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	4313      	orrs	r3, r2
 8004374:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	621a      	str	r2, [r3, #32]
}
 8004382:	bf00      	nop
 8004384:	371c      	adds	r7, #28
 8004386:	46bd      	mov	sp, r7
 8004388:	bc80      	pop	{r7}
 800438a:	4770      	bx	lr

0800438c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800438c:	b480      	push	{r7}
 800438e:	b087      	sub	sp, #28
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6a1b      	ldr	r3, [r3, #32]
 800439c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	f023 0210 	bic.w	r2, r3, #16
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	699b      	ldr	r3, [r3, #24]
 80043ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80043b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	031b      	lsls	r3, r3, #12
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	4313      	orrs	r3, r2
 80043c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80043c8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	011b      	lsls	r3, r3, #4
 80043ce:	697a      	ldr	r2, [r7, #20]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	693a      	ldr	r2, [r7, #16]
 80043d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	697a      	ldr	r2, [r7, #20]
 80043de:	621a      	str	r2, [r3, #32]
}
 80043e0:	bf00      	nop
 80043e2:	371c      	adds	r7, #28
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bc80      	pop	{r7}
 80043e8:	4770      	bx	lr

080043ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b085      	sub	sp, #20
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
 80043f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004400:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	4313      	orrs	r3, r2
 8004408:	f043 0307 	orr.w	r3, r3, #7
 800440c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	609a      	str	r2, [r3, #8]
}
 8004414:	bf00      	nop
 8004416:	3714      	adds	r7, #20
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr

0800441e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800441e:	b480      	push	{r7}
 8004420:	b087      	sub	sp, #28
 8004422:	af00      	add	r7, sp, #0
 8004424:	60f8      	str	r0, [r7, #12]
 8004426:	60b9      	str	r1, [r7, #8]
 8004428:	607a      	str	r2, [r7, #4]
 800442a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004438:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	021a      	lsls	r2, r3, #8
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	431a      	orrs	r2, r3
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	4313      	orrs	r3, r2
 8004446:	697a      	ldr	r2, [r7, #20]
 8004448:	4313      	orrs	r3, r2
 800444a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	697a      	ldr	r2, [r7, #20]
 8004450:	609a      	str	r2, [r3, #8]
}
 8004452:	bf00      	nop
 8004454:	371c      	adds	r7, #28
 8004456:	46bd      	mov	sp, r7
 8004458:	bc80      	pop	{r7}
 800445a:	4770      	bx	lr

0800445c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800446c:	2b01      	cmp	r3, #1
 800446e:	d101      	bne.n	8004474 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004470:	2302      	movs	r3, #2
 8004472:	e046      	b.n	8004502 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2202      	movs	r2, #2
 8004480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800449a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a16      	ldr	r2, [pc, #88]	@ (800450c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d00e      	beq.n	80044d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044c0:	d009      	beq.n	80044d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a12      	ldr	r2, [pc, #72]	@ (8004510 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d004      	beq.n	80044d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a10      	ldr	r2, [pc, #64]	@ (8004514 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d10c      	bne.n	80044f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68ba      	ldr	r2, [r7, #8]
 80044ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004500:	2300      	movs	r3, #0
}
 8004502:	4618      	mov	r0, r3
 8004504:	3714      	adds	r7, #20
 8004506:	46bd      	mov	sp, r7
 8004508:	bc80      	pop	{r7}
 800450a:	4770      	bx	lr
 800450c:	40012c00 	.word	0x40012c00
 8004510:	40000400 	.word	0x40000400
 8004514:	40000800 	.word	0x40000800

08004518 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004518:	b480      	push	{r7}
 800451a:	b083      	sub	sp, #12
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004520:	bf00      	nop
 8004522:	370c      	adds	r7, #12
 8004524:	46bd      	mov	sp, r7
 8004526:	bc80      	pop	{r7}
 8004528:	4770      	bx	lr

0800452a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800452a:	b480      	push	{r7}
 800452c:	b083      	sub	sp, #12
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	bc80      	pop	{r7}
 800453a:	4770      	bx	lr

0800453c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d101      	bne.n	800454e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e042      	b.n	80045d4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d106      	bne.n	8004568 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f7fe f84c 	bl	8002600 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2224      	movs	r2, #36	@ 0x24
 800456c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68da      	ldr	r2, [r3, #12]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800457e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 ffeb 	bl	800555c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	691a      	ldr	r2, [r3, #16]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004594:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	695a      	ldr	r2, [r3, #20]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80045a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68da      	ldr	r2, [r3, #12]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80045b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2220      	movs	r2, #32
 80045c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2220      	movs	r2, #32
 80045c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3708      	adds	r7, #8
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b08c      	sub	sp, #48	@ 0x30
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	4613      	mov	r3, r2
 80045e8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b20      	cmp	r3, #32
 80045f4:	d156      	bne.n	80046a4 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d002      	beq.n	8004602 <HAL_UART_Transmit_DMA+0x26>
 80045fc:	88fb      	ldrh	r3, [r7, #6]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e04f      	b.n	80046a6 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	88fa      	ldrh	r2, [r7, #6]
 8004610:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	88fa      	ldrh	r2, [r7, #6]
 8004616:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2221      	movs	r2, #33	@ 0x21
 8004622:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800462a:	4a21      	ldr	r2, [pc, #132]	@ (80046b0 <HAL_UART_Transmit_DMA+0xd4>)
 800462c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004632:	4a20      	ldr	r2, [pc, #128]	@ (80046b4 <HAL_UART_Transmit_DMA+0xd8>)
 8004634:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463a:	4a1f      	ldr	r2, [pc, #124]	@ (80046b8 <HAL_UART_Transmit_DMA+0xdc>)
 800463c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004642:	2200      	movs	r2, #0
 8004644:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8004646:	f107 0308 	add.w	r3, r7, #8
 800464a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004652:	6819      	ldr	r1, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	3304      	adds	r3, #4
 800465a:	461a      	mov	r2, r3
 800465c:	88fb      	ldrh	r3, [r7, #6]
 800465e:	f7fe fb63 	bl	8002d28 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800466a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	3314      	adds	r3, #20
 8004672:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	e853 3f00 	ldrex	r3, [r3]
 800467a:	617b      	str	r3, [r7, #20]
   return(result);
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004682:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	3314      	adds	r3, #20
 800468a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800468c:	627a      	str	r2, [r7, #36]	@ 0x24
 800468e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004690:	6a39      	ldr	r1, [r7, #32]
 8004692:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004694:	e841 2300 	strex	r3, r2, [r1]
 8004698:	61fb      	str	r3, [r7, #28]
   return(result);
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d1e5      	bne.n	800466c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80046a0:	2300      	movs	r3, #0
 80046a2:	e000      	b.n	80046a6 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80046a4:	2302      	movs	r3, #2
  }
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3730      	adds	r7, #48	@ 0x30
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	08004df3 	.word	0x08004df3
 80046b4:	08004e8d 	.word	0x08004e8d
 80046b8:	08005011 	.word	0x08005011

080046bc <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b090      	sub	sp, #64	@ 0x40
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80046c4:	2300      	movs	r3, #0
 80046c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	bf14      	ite	ne
 80046d6:	2301      	movne	r3, #1
 80046d8:	2300      	moveq	r3, #0
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b21      	cmp	r3, #33	@ 0x21
 80046e8:	d128      	bne.n	800473c <HAL_UART_DMAStop+0x80>
 80046ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d025      	beq.n	800473c <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	3314      	adds	r3, #20
 80046f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fa:	e853 3f00 	ldrex	r3, [r3]
 80046fe:	623b      	str	r3, [r7, #32]
   return(result);
 8004700:	6a3b      	ldr	r3, [r7, #32]
 8004702:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004706:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	3314      	adds	r3, #20
 800470e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004710:	633a      	str	r2, [r7, #48]	@ 0x30
 8004712:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004714:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004716:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004718:	e841 2300 	strex	r3, r2, [r1]
 800471c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800471e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1e5      	bne.n	80046f0 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004728:	2b00      	cmp	r3, #0
 800472a:	d004      	beq.n	8004736 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004730:	4618      	mov	r0, r3
 8004732:	f7fe fb59 	bl	8002de8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 fd4e 	bl	80051d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004746:	2b00      	cmp	r3, #0
 8004748:	bf14      	ite	ne
 800474a:	2301      	movne	r3, #1
 800474c:	2300      	moveq	r3, #0
 800474e:	b2db      	uxtb	r3, r3
 8004750:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b22      	cmp	r3, #34	@ 0x22
 800475c:	d128      	bne.n	80047b0 <HAL_UART_DMAStop+0xf4>
 800475e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004760:	2b00      	cmp	r3, #0
 8004762:	d025      	beq.n	80047b0 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	3314      	adds	r3, #20
 800476a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	e853 3f00 	ldrex	r3, [r3]
 8004772:	60fb      	str	r3, [r7, #12]
   return(result);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800477a:	637b      	str	r3, [r7, #52]	@ 0x34
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	3314      	adds	r3, #20
 8004782:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004784:	61fa      	str	r2, [r7, #28]
 8004786:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004788:	69b9      	ldr	r1, [r7, #24]
 800478a:	69fa      	ldr	r2, [r7, #28]
 800478c:	e841 2300 	strex	r3, r2, [r1]
 8004790:	617b      	str	r3, [r7, #20]
   return(result);
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1e5      	bne.n	8004764 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800479c:	2b00      	cmp	r3, #0
 800479e:	d004      	beq.n	80047aa <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047a4:	4618      	mov	r0, r3
 80047a6:	f7fe fb1f 	bl	8002de8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 fd3b 	bl	8005226 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3740      	adds	r7, #64	@ 0x40
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b08c      	sub	sp, #48	@ 0x30
 80047be:	af00      	add	r7, sp, #0
 80047c0:	60f8      	str	r0, [r7, #12]
 80047c2:	60b9      	str	r1, [r7, #8]
 80047c4:	4613      	mov	r3, r2
 80047c6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b20      	cmp	r3, #32
 80047d2:	d14a      	bne.n	800486a <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d002      	beq.n	80047e0 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80047da:	88fb      	ldrh	r3, [r7, #6]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d101      	bne.n	80047e4 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e043      	b.n	800486c <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2201      	movs	r2, #1
 80047e8:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2200      	movs	r2, #0
 80047ee:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80047f0:	88fb      	ldrh	r3, [r7, #6]
 80047f2:	461a      	mov	r2, r3
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f000 fc54 	bl	80050a4 <UART_Start_Receive_DMA>
 80047fc:	4603      	mov	r3, r0
 80047fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004802:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004806:	2b00      	cmp	r3, #0
 8004808:	d12c      	bne.n	8004864 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800480e:	2b01      	cmp	r3, #1
 8004810:	d125      	bne.n	800485e <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004812:	2300      	movs	r3, #0
 8004814:	613b      	str	r3, [r7, #16]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	613b      	str	r3, [r7, #16]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	613b      	str	r3, [r7, #16]
 8004826:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	330c      	adds	r3, #12
 800482e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	e853 3f00 	ldrex	r3, [r3]
 8004836:	617b      	str	r3, [r7, #20]
   return(result);
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	f043 0310 	orr.w	r3, r3, #16
 800483e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	330c      	adds	r3, #12
 8004846:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004848:	627a      	str	r2, [r7, #36]	@ 0x24
 800484a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484c:	6a39      	ldr	r1, [r7, #32]
 800484e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004850:	e841 2300 	strex	r3, r2, [r1]
 8004854:	61fb      	str	r3, [r7, #28]
   return(result);
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d1e5      	bne.n	8004828 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800485c:	e002      	b.n	8004864 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8004864:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004868:	e000      	b.n	800486c <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800486a:	2302      	movs	r3, #2
  }
}
 800486c:	4618      	mov	r0, r3
 800486e:	3730      	adds	r7, #48	@ 0x30
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b0ba      	sub	sp, #232	@ 0xe8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800489a:	2300      	movs	r3, #0
 800489c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80048a0:	2300      	movs	r3, #0
 80048a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80048a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048aa:	f003 030f 	and.w	r3, r3, #15
 80048ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80048b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10f      	bne.n	80048da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048be:	f003 0320 	and.w	r3, r3, #32
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d009      	beq.n	80048da <HAL_UART_IRQHandler+0x66>
 80048c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048ca:	f003 0320 	and.w	r3, r3, #32
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d003      	beq.n	80048da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fd84 	bl	80053e0 <UART_Receive_IT>
      return;
 80048d8:	e25b      	b.n	8004d92 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80048da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048de:	2b00      	cmp	r3, #0
 80048e0:	f000 80de 	beq.w	8004aa0 <HAL_UART_IRQHandler+0x22c>
 80048e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048e8:	f003 0301 	and.w	r3, r3, #1
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d106      	bne.n	80048fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80048f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	f000 80d1 	beq.w	8004aa0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80048fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00b      	beq.n	8004922 <HAL_UART_IRQHandler+0xae>
 800490a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800490e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004912:	2b00      	cmp	r3, #0
 8004914:	d005      	beq.n	8004922 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800491a:	f043 0201 	orr.w	r2, r3, #1
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004926:	f003 0304 	and.w	r3, r3, #4
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00b      	beq.n	8004946 <HAL_UART_IRQHandler+0xd2>
 800492e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004932:	f003 0301 	and.w	r3, r3, #1
 8004936:	2b00      	cmp	r3, #0
 8004938:	d005      	beq.n	8004946 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800493e:	f043 0202 	orr.w	r2, r3, #2
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00b      	beq.n	800496a <HAL_UART_IRQHandler+0xf6>
 8004952:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d005      	beq.n	800496a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004962:	f043 0204 	orr.w	r2, r3, #4
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800496a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800496e:	f003 0308 	and.w	r3, r3, #8
 8004972:	2b00      	cmp	r3, #0
 8004974:	d011      	beq.n	800499a <HAL_UART_IRQHandler+0x126>
 8004976:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800497a:	f003 0320 	and.w	r3, r3, #32
 800497e:	2b00      	cmp	r3, #0
 8004980:	d105      	bne.n	800498e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004982:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d005      	beq.n	800499a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004992:	f043 0208 	orr.w	r2, r3, #8
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800499e:	2b00      	cmp	r3, #0
 80049a0:	f000 81f2 	beq.w	8004d88 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049a8:	f003 0320 	and.w	r3, r3, #32
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d008      	beq.n	80049c2 <HAL_UART_IRQHandler+0x14e>
 80049b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049b4:	f003 0320 	and.w	r3, r3, #32
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d002      	beq.n	80049c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f000 fd0f 	bl	80053e0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	695b      	ldr	r3, [r3, #20]
 80049c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	bf14      	ite	ne
 80049d0:	2301      	movne	r3, #1
 80049d2:	2300      	moveq	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d103      	bne.n	80049ee <HAL_UART_IRQHandler+0x17a>
 80049e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d04f      	beq.n	8004a8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 fc19 	bl	8005226 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d041      	beq.n	8004a86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	3314      	adds	r3, #20
 8004a08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a10:	e853 3f00 	ldrex	r3, [r3]
 8004a14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	3314      	adds	r3, #20
 8004a2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a3e:	e841 2300 	strex	r3, r2, [r1]
 8004a42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1d9      	bne.n	8004a02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d013      	beq.n	8004a7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a5a:	4a7e      	ldr	r2, [pc, #504]	@ (8004c54 <HAL_UART_IRQHandler+0x3e0>)
 8004a5c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7fe f9fc 	bl	8002e60 <HAL_DMA_Abort_IT>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d016      	beq.n	8004a9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a78:	4610      	mov	r0, r2
 8004a7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a7c:	e00e      	b.n	8004a9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f9ae 	bl	8004de0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a84:	e00a      	b.n	8004a9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f9aa 	bl	8004de0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a8c:	e006      	b.n	8004a9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f9a6 	bl	8004de0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004a9a:	e175      	b.n	8004d88 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a9c:	bf00      	nop
    return;
 8004a9e:	e173      	b.n	8004d88 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	f040 814f 	bne.w	8004d48 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004aae:	f003 0310 	and.w	r3, r3, #16
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	f000 8148 	beq.w	8004d48 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004ab8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004abc:	f003 0310 	and.w	r3, r3, #16
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 8141 	beq.w	8004d48 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	60bb      	str	r3, [r7, #8]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	60bb      	str	r3, [r7, #8]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	60bb      	str	r3, [r7, #8]
 8004ada:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	f000 80b6 	beq.w	8004c58 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004af8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f000 8145 	beq.w	8004d8c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	f080 813e 	bcs.w	8004d8c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b16:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	2b20      	cmp	r3, #32
 8004b20:	f000 8088 	beq.w	8004c34 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	330c      	adds	r3, #12
 8004b2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b32:	e853 3f00 	ldrex	r3, [r3]
 8004b36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b42:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	330c      	adds	r3, #12
 8004b4c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004b50:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b58:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b5c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b60:	e841 2300 	strex	r3, r2, [r1]
 8004b64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d1d9      	bne.n	8004b24 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	3314      	adds	r3, #20
 8004b76:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b7a:	e853 3f00 	ldrex	r3, [r3]
 8004b7e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b80:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b82:	f023 0301 	bic.w	r3, r3, #1
 8004b86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	3314      	adds	r3, #20
 8004b90:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b94:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b98:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b9c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004ba0:	e841 2300 	strex	r3, r2, [r1]
 8004ba4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004ba6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d1e1      	bne.n	8004b70 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	3314      	adds	r3, #20
 8004bb2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bb6:	e853 3f00 	ldrex	r3, [r3]
 8004bba:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004bbc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	3314      	adds	r3, #20
 8004bcc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004bd0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bd2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004bd6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004bd8:	e841 2300 	strex	r3, r2, [r1]
 8004bdc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004bde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1e3      	bne.n	8004bac <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2220      	movs	r2, #32
 8004be8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	330c      	adds	r3, #12
 8004bf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bfc:	e853 3f00 	ldrex	r3, [r3]
 8004c00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c04:	f023 0310 	bic.w	r3, r3, #16
 8004c08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	330c      	adds	r3, #12
 8004c12:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004c16:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004c18:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c1e:	e841 2300 	strex	r3, r2, [r1]
 8004c22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1e3      	bne.n	8004bf2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f7fe f8da 	bl	8002de8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2202      	movs	r2, #2
 8004c38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	4619      	mov	r1, r3
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7fd f8d2 	bl	8001df4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c50:	e09c      	b.n	8004d8c <HAL_UART_IRQHandler+0x518>
 8004c52:	bf00      	nop
 8004c54:	080052eb 	.word	0x080052eb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f000 808e 	beq.w	8004d90 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004c74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	f000 8089 	beq.w	8004d90 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	330c      	adds	r3, #12
 8004c84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c88:	e853 3f00 	ldrex	r3, [r3]
 8004c8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c94:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	330c      	adds	r3, #12
 8004c9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004ca2:	647a      	str	r2, [r7, #68]	@ 0x44
 8004ca4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ca8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004caa:	e841 2300 	strex	r3, r2, [r1]
 8004cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1e3      	bne.n	8004c7e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	3314      	adds	r3, #20
 8004cbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc0:	e853 3f00 	ldrex	r3, [r3]
 8004cc4:	623b      	str	r3, [r7, #32]
   return(result);
 8004cc6:	6a3b      	ldr	r3, [r7, #32]
 8004cc8:	f023 0301 	bic.w	r3, r3, #1
 8004ccc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	3314      	adds	r3, #20
 8004cd6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004cda:	633a      	str	r2, [r7, #48]	@ 0x30
 8004cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ce0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ce2:	e841 2300 	strex	r3, r2, [r1]
 8004ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1e3      	bne.n	8004cb6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2220      	movs	r2, #32
 8004cf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	330c      	adds	r3, #12
 8004d02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	e853 3f00 	ldrex	r3, [r3]
 8004d0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f023 0310 	bic.w	r3, r3, #16
 8004d12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	330c      	adds	r3, #12
 8004d1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004d20:	61fa      	str	r2, [r7, #28]
 8004d22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d24:	69b9      	ldr	r1, [r7, #24]
 8004d26:	69fa      	ldr	r2, [r7, #28]
 8004d28:	e841 2300 	strex	r3, r2, [r1]
 8004d2c:	617b      	str	r3, [r7, #20]
   return(result);
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1e3      	bne.n	8004cfc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2202      	movs	r2, #2
 8004d38:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d3e:	4619      	mov	r1, r3
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f7fd f857 	bl	8001df4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d46:	e023      	b.n	8004d90 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d009      	beq.n	8004d68 <HAL_UART_IRQHandler+0x4f4>
 8004d54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d003      	beq.n	8004d68 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 fad6 	bl	8005312 <UART_Transmit_IT>
    return;
 8004d66:	e014      	b.n	8004d92 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00e      	beq.n	8004d92 <HAL_UART_IRQHandler+0x51e>
 8004d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d008      	beq.n	8004d92 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 fb15 	bl	80053b0 <UART_EndTransmit_IT>
    return;
 8004d86:	e004      	b.n	8004d92 <HAL_UART_IRQHandler+0x51e>
    return;
 8004d88:	bf00      	nop
 8004d8a:	e002      	b.n	8004d92 <HAL_UART_IRQHandler+0x51e>
      return;
 8004d8c:	bf00      	nop
 8004d8e:	e000      	b.n	8004d92 <HAL_UART_IRQHandler+0x51e>
      return;
 8004d90:	bf00      	nop
  }
}
 8004d92:	37e8      	adds	r7, #232	@ 0xe8
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004da0:	bf00      	nop
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bc80      	pop	{r7}
 8004da8:	4770      	bx	lr

08004daa <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004daa:	b480      	push	{r7}
 8004dac:	b083      	sub	sp, #12
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004db2:	bf00      	nop
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bc80      	pop	{r7}
 8004dba:	4770      	bx	lr

08004dbc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bc80      	pop	{r7}
 8004dcc:	4770      	bx	lr

08004dce <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b083      	sub	sp, #12
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004dd6:	bf00      	nop
 8004dd8:	370c      	adds	r7, #12
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bc80      	pop	{r7}
 8004dde:	4770      	bx	lr

08004de0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004de8:	bf00      	nop
 8004dea:	370c      	adds	r7, #12
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bc80      	pop	{r7}
 8004df0:	4770      	bx	lr

08004df2 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b090      	sub	sp, #64	@ 0x40
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0320 	and.w	r3, r3, #32
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d137      	bne.n	8004e7e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e10:	2200      	movs	r2, #0
 8004e12:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004e14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	3314      	adds	r3, #20
 8004e1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1e:	e853 3f00 	ldrex	r3, [r3]
 8004e22:	623b      	str	r3, [r7, #32]
   return(result);
 8004e24:	6a3b      	ldr	r3, [r7, #32]
 8004e26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3314      	adds	r3, #20
 8004e32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004e34:	633a      	str	r2, [r7, #48]	@ 0x30
 8004e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e3c:	e841 2300 	strex	r3, r2, [r1]
 8004e40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1e5      	bne.n	8004e14 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	330c      	adds	r3, #12
 8004e4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	e853 3f00 	ldrex	r3, [r3]
 8004e56:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	330c      	adds	r3, #12
 8004e66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e68:	61fa      	str	r2, [r7, #28]
 8004e6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6c:	69b9      	ldr	r1, [r7, #24]
 8004e6e:	69fa      	ldr	r2, [r7, #28]
 8004e70:	e841 2300 	strex	r3, r2, [r1]
 8004e74:	617b      	str	r3, [r7, #20]
   return(result);
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d1e5      	bne.n	8004e48 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e7c:	e002      	b.n	8004e84 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004e7e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004e80:	f7ff ff8a 	bl	8004d98 <HAL_UART_TxCpltCallback>
}
 8004e84:	bf00      	nop
 8004e86:	3740      	adds	r7, #64	@ 0x40
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e98:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f7ff ff85 	bl	8004daa <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ea0:	bf00      	nop
 8004ea2:	3710      	adds	r7, #16
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b09c      	sub	sp, #112	@ 0x70
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0320 	and.w	r3, r3, #32
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d172      	bne.n	8004faa <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004ec4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004eca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	330c      	adds	r3, #12
 8004ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ed4:	e853 3f00 	ldrex	r3, [r3]
 8004ed8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004eda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004edc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ee0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ee2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	330c      	adds	r3, #12
 8004ee8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004eea:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004eec:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ef0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ef2:	e841 2300 	strex	r3, r2, [r1]
 8004ef6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ef8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1e5      	bne.n	8004eca <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004efe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	3314      	adds	r3, #20
 8004f04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f08:	e853 3f00 	ldrex	r3, [r3]
 8004f0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f10:	f023 0301 	bic.w	r3, r3, #1
 8004f14:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	3314      	adds	r3, #20
 8004f1c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004f1e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004f20:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f22:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f26:	e841 2300 	strex	r3, r2, [r1]
 8004f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1e5      	bne.n	8004efe <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	3314      	adds	r3, #20
 8004f38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3c:	e853 3f00 	ldrex	r3, [r3]
 8004f40:	623b      	str	r3, [r7, #32]
   return(result);
 8004f42:	6a3b      	ldr	r3, [r7, #32]
 8004f44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f48:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	3314      	adds	r3, #20
 8004f50:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004f52:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f5a:	e841 2300 	strex	r3, r2, [r1]
 8004f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d1e5      	bne.n	8004f32 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f68:	2220      	movs	r2, #32
 8004f6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d119      	bne.n	8004faa <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	330c      	adds	r3, #12
 8004f7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	e853 3f00 	ldrex	r3, [r3]
 8004f84:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f023 0310 	bic.w	r3, r3, #16
 8004f8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	330c      	adds	r3, #12
 8004f94:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004f96:	61fa      	str	r2, [r7, #28]
 8004f98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f9a:	69b9      	ldr	r1, [r7, #24]
 8004f9c:	69fa      	ldr	r2, [r7, #28]
 8004f9e:	e841 2300 	strex	r3, r2, [r1]
 8004fa2:	617b      	str	r3, [r7, #20]
   return(result);
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d1e5      	bne.n	8004f76 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004faa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fac:	2200      	movs	r2, #0
 8004fae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d106      	bne.n	8004fc6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004fc0:	f7fc ff18 	bl	8001df4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004fc4:	e002      	b.n	8004fcc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004fc6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004fc8:	f7ff fef8 	bl	8004dbc <HAL_UART_RxCpltCallback>
}
 8004fcc:	bf00      	nop
 8004fce:	3770      	adds	r7, #112	@ 0x70
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d108      	bne.n	8005002 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ff4:	085b      	lsrs	r3, r3, #1
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	68f8      	ldr	r0, [r7, #12]
 8004ffc:	f7fc fefa 	bl	8001df4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005000:	e002      	b.n	8005008 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f7ff fee3 	bl	8004dce <HAL_UART_RxHalfCpltCallback>
}
 8005008:	bf00      	nop
 800500a:	3710      	adds	r7, #16
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b084      	sub	sp, #16
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005018:	2300      	movs	r3, #0
 800501a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005020:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800502c:	2b00      	cmp	r3, #0
 800502e:	bf14      	ite	ne
 8005030:	2301      	movne	r3, #1
 8005032:	2300      	moveq	r3, #0
 8005034:	b2db      	uxtb	r3, r3
 8005036:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b21      	cmp	r3, #33	@ 0x21
 8005042:	d108      	bne.n	8005056 <UART_DMAError+0x46>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d005      	beq.n	8005056 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	2200      	movs	r2, #0
 800504e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005050:	68b8      	ldr	r0, [r7, #8]
 8005052:	f000 f8c1 	bl	80051d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	695b      	ldr	r3, [r3, #20]
 800505c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005060:	2b00      	cmp	r3, #0
 8005062:	bf14      	ite	ne
 8005064:	2301      	movne	r3, #1
 8005066:	2300      	moveq	r3, #0
 8005068:	b2db      	uxtb	r3, r3
 800506a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005072:	b2db      	uxtb	r3, r3
 8005074:	2b22      	cmp	r3, #34	@ 0x22
 8005076:	d108      	bne.n	800508a <UART_DMAError+0x7a>
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d005      	beq.n	800508a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	2200      	movs	r2, #0
 8005082:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005084:	68b8      	ldr	r0, [r7, #8]
 8005086:	f000 f8ce 	bl	8005226 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800508e:	f043 0210 	orr.w	r2, r3, #16
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005096:	68b8      	ldr	r0, [r7, #8]
 8005098:	f7ff fea2 	bl	8004de0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800509c:	bf00      	nop
 800509e:	3710      	adds	r7, #16
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b098      	sub	sp, #96	@ 0x60
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	4613      	mov	r3, r2
 80050b0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	88fa      	ldrh	r2, [r7, #6]
 80050bc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2222      	movs	r2, #34	@ 0x22
 80050c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d0:	4a3e      	ldr	r2, [pc, #248]	@ (80051cc <UART_Start_Receive_DMA+0x128>)
 80050d2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d8:	4a3d      	ldr	r2, [pc, #244]	@ (80051d0 <UART_Start_Receive_DMA+0x12c>)
 80050da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e0:	4a3c      	ldr	r2, [pc, #240]	@ (80051d4 <UART_Start_Receive_DMA+0x130>)
 80050e2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e8:	2200      	movs	r2, #0
 80050ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80050ec:	f107 0308 	add.w	r3, r7, #8
 80050f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	3304      	adds	r3, #4
 80050fc:	4619      	mov	r1, r3
 80050fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	88fb      	ldrh	r3, [r7, #6]
 8005104:	f7fd fe10 	bl	8002d28 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005108:	2300      	movs	r3, #0
 800510a:	613b      	str	r3, [r7, #16]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	613b      	str	r3, [r7, #16]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	613b      	str	r3, [r7, #16]
 800511c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d019      	beq.n	800515a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	330c      	adds	r3, #12
 800512c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005130:	e853 3f00 	ldrex	r3, [r3]
 8005134:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005138:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800513c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	330c      	adds	r3, #12
 8005144:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005146:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005148:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800514a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800514c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800514e:	e841 2300 	strex	r3, r2, [r1]
 8005152:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005154:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1e5      	bne.n	8005126 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	3314      	adds	r3, #20
 8005160:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005164:	e853 3f00 	ldrex	r3, [r3]
 8005168:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800516a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516c:	f043 0301 	orr.w	r3, r3, #1
 8005170:	657b      	str	r3, [r7, #84]	@ 0x54
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	3314      	adds	r3, #20
 8005178:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800517a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800517c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800517e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005180:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005182:	e841 2300 	strex	r3, r2, [r1]
 8005186:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1e5      	bne.n	800515a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	3314      	adds	r3, #20
 8005194:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	e853 3f00 	ldrex	r3, [r3]
 800519c:	617b      	str	r3, [r7, #20]
   return(result);
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	3314      	adds	r3, #20
 80051ac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80051ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80051b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b2:	6a39      	ldr	r1, [r7, #32]
 80051b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051b6:	e841 2300 	strex	r3, r2, [r1]
 80051ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d1e5      	bne.n	800518e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80051c2:	2300      	movs	r3, #0
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3760      	adds	r7, #96	@ 0x60
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	08004ea9 	.word	0x08004ea9
 80051d0:	08004fd5 	.word	0x08004fd5
 80051d4:	08005011 	.word	0x08005011

080051d8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80051d8:	b480      	push	{r7}
 80051da:	b089      	sub	sp, #36	@ 0x24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	330c      	adds	r3, #12
 80051e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	e853 3f00 	ldrex	r3, [r3]
 80051ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80051f6:	61fb      	str	r3, [r7, #28]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	330c      	adds	r3, #12
 80051fe:	69fa      	ldr	r2, [r7, #28]
 8005200:	61ba      	str	r2, [r7, #24]
 8005202:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005204:	6979      	ldr	r1, [r7, #20]
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	e841 2300 	strex	r3, r2, [r1]
 800520c:	613b      	str	r3, [r7, #16]
   return(result);
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1e5      	bne.n	80051e0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2220      	movs	r2, #32
 8005218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800521c:	bf00      	nop
 800521e:	3724      	adds	r7, #36	@ 0x24
 8005220:	46bd      	mov	sp, r7
 8005222:	bc80      	pop	{r7}
 8005224:	4770      	bx	lr

08005226 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005226:	b480      	push	{r7}
 8005228:	b095      	sub	sp, #84	@ 0x54
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	330c      	adds	r3, #12
 8005234:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005238:	e853 3f00 	ldrex	r3, [r3]
 800523c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800523e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005240:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005244:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	330c      	adds	r3, #12
 800524c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800524e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005250:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005252:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005254:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005256:	e841 2300 	strex	r3, r2, [r1]
 800525a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800525c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800525e:	2b00      	cmp	r3, #0
 8005260:	d1e5      	bne.n	800522e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	3314      	adds	r3, #20
 8005268:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526a:	6a3b      	ldr	r3, [r7, #32]
 800526c:	e853 3f00 	ldrex	r3, [r3]
 8005270:	61fb      	str	r3, [r7, #28]
   return(result);
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	f023 0301 	bic.w	r3, r3, #1
 8005278:	64bb      	str	r3, [r7, #72]	@ 0x48
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	3314      	adds	r3, #20
 8005280:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005282:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005284:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005286:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005288:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800528a:	e841 2300 	strex	r3, r2, [r1]
 800528e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1e5      	bne.n	8005262 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800529a:	2b01      	cmp	r3, #1
 800529c:	d119      	bne.n	80052d2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	330c      	adds	r3, #12
 80052a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	e853 3f00 	ldrex	r3, [r3]
 80052ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	f023 0310 	bic.w	r3, r3, #16
 80052b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	330c      	adds	r3, #12
 80052bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052be:	61ba      	str	r2, [r7, #24]
 80052c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c2:	6979      	ldr	r1, [r7, #20]
 80052c4:	69ba      	ldr	r2, [r7, #24]
 80052c6:	e841 2300 	strex	r3, r2, [r1]
 80052ca:	613b      	str	r3, [r7, #16]
   return(result);
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1e5      	bne.n	800529e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2220      	movs	r2, #32
 80052d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052e0:	bf00      	nop
 80052e2:	3754      	adds	r7, #84	@ 0x54
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bc80      	pop	{r7}
 80052e8:	4770      	bx	lr

080052ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b084      	sub	sp, #16
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005304:	68f8      	ldr	r0, [r7, #12]
 8005306:	f7ff fd6b 	bl	8004de0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800530a:	bf00      	nop
 800530c:	3710      	adds	r7, #16
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}

08005312 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005312:	b480      	push	{r7}
 8005314:	b085      	sub	sp, #20
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b21      	cmp	r3, #33	@ 0x21
 8005324:	d13e      	bne.n	80053a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800532e:	d114      	bne.n	800535a <UART_Transmit_IT+0x48>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d110      	bne.n	800535a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	881b      	ldrh	r3, [r3, #0]
 8005342:	461a      	mov	r2, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800534c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	1c9a      	adds	r2, r3, #2
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	621a      	str	r2, [r3, #32]
 8005358:	e008      	b.n	800536c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a1b      	ldr	r3, [r3, #32]
 800535e:	1c59      	adds	r1, r3, #1
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	6211      	str	r1, [r2, #32]
 8005364:	781a      	ldrb	r2, [r3, #0]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005370:	b29b      	uxth	r3, r3
 8005372:	3b01      	subs	r3, #1
 8005374:	b29b      	uxth	r3, r3
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	4619      	mov	r1, r3
 800537a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10f      	bne.n	80053a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68da      	ldr	r2, [r3, #12]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800538e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68da      	ldr	r2, [r3, #12]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800539e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80053a0:	2300      	movs	r3, #0
 80053a2:	e000      	b.n	80053a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80053a4:	2302      	movs	r3, #2
  }
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3714      	adds	r7, #20
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bc80      	pop	{r7}
 80053ae:	4770      	bx	lr

080053b0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b082      	sub	sp, #8
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68da      	ldr	r2, [r3, #12]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053c6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2220      	movs	r2, #32
 80053cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f7ff fce1 	bl	8004d98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80053d6:	2300      	movs	r3, #0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3708      	adds	r7, #8
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b08c      	sub	sp, #48	@ 0x30
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b22      	cmp	r3, #34	@ 0x22
 80053f2:	f040 80ae 	bne.w	8005552 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053fe:	d117      	bne.n	8005430 <UART_Receive_IT+0x50>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	691b      	ldr	r3, [r3, #16]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d113      	bne.n	8005430 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005408:	2300      	movs	r3, #0
 800540a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005410:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	b29b      	uxth	r3, r3
 800541a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800541e:	b29a      	uxth	r2, r3
 8005420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005422:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005428:	1c9a      	adds	r2, r3, #2
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	629a      	str	r2, [r3, #40]	@ 0x28
 800542e:	e026      	b.n	800547e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005434:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005436:	2300      	movs	r3, #0
 8005438:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005442:	d007      	beq.n	8005454 <UART_Receive_IT+0x74>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d10a      	bne.n	8005462 <UART_Receive_IT+0x82>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d106      	bne.n	8005462 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	b2da      	uxtb	r2, r3
 800545c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800545e:	701a      	strb	r2, [r3, #0]
 8005460:	e008      	b.n	8005474 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	b2db      	uxtb	r3, r3
 800546a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800546e:	b2da      	uxtb	r2, r3
 8005470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005472:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005478:	1c5a      	adds	r2, r3, #1
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005482:	b29b      	uxth	r3, r3
 8005484:	3b01      	subs	r3, #1
 8005486:	b29b      	uxth	r3, r3
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	4619      	mov	r1, r3
 800548c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800548e:	2b00      	cmp	r3, #0
 8005490:	d15d      	bne.n	800554e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	68da      	ldr	r2, [r3, #12]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f022 0220 	bic.w	r2, r2, #32
 80054a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68da      	ldr	r2, [r3, #12]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	695a      	ldr	r2, [r3, #20]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f022 0201 	bic.w	r2, r2, #1
 80054c0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2220      	movs	r2, #32
 80054c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2200      	movs	r2, #0
 80054ce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d135      	bne.n	8005544 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	330c      	adds	r3, #12
 80054e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	e853 3f00 	ldrex	r3, [r3]
 80054ec:	613b      	str	r3, [r7, #16]
   return(result);
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	f023 0310 	bic.w	r3, r3, #16
 80054f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	330c      	adds	r3, #12
 80054fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054fe:	623a      	str	r2, [r7, #32]
 8005500:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005502:	69f9      	ldr	r1, [r7, #28]
 8005504:	6a3a      	ldr	r2, [r7, #32]
 8005506:	e841 2300 	strex	r3, r2, [r1]
 800550a:	61bb      	str	r3, [r7, #24]
   return(result);
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d1e5      	bne.n	80054de <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0310 	and.w	r3, r3, #16
 800551c:	2b10      	cmp	r3, #16
 800551e:	d10a      	bne.n	8005536 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005520:	2300      	movs	r3, #0
 8005522:	60fb      	str	r3, [r7, #12]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	60fb      	str	r3, [r7, #12]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	60fb      	str	r3, [r7, #12]
 8005534:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800553a:	4619      	mov	r1, r3
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f7fc fc59 	bl	8001df4 <HAL_UARTEx_RxEventCallback>
 8005542:	e002      	b.n	800554a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f7ff fc39 	bl	8004dbc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800554a:	2300      	movs	r3, #0
 800554c:	e002      	b.n	8005554 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800554e:	2300      	movs	r3, #0
 8005550:	e000      	b.n	8005554 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005552:	2302      	movs	r3, #2
  }
}
 8005554:	4618      	mov	r0, r3
 8005556:	3730      	adds	r7, #48	@ 0x30
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	68da      	ldr	r2, [r3, #12]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	430a      	orrs	r2, r1
 8005578:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	691b      	ldr	r3, [r3, #16]
 8005582:	431a      	orrs	r2, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	695b      	ldr	r3, [r3, #20]
 8005588:	4313      	orrs	r3, r2
 800558a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005596:	f023 030c 	bic.w	r3, r3, #12
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	6812      	ldr	r2, [r2, #0]
 800559e:	68b9      	ldr	r1, [r7, #8]
 80055a0:	430b      	orrs	r3, r1
 80055a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	699a      	ldr	r2, [r3, #24]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	430a      	orrs	r2, r1
 80055b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a2c      	ldr	r2, [pc, #176]	@ (8005670 <UART_SetConfig+0x114>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d103      	bne.n	80055cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80055c4:	f7fe fb5a 	bl	8003c7c <HAL_RCC_GetPCLK2Freq>
 80055c8:	60f8      	str	r0, [r7, #12]
 80055ca:	e002      	b.n	80055d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80055cc:	f7fe fb42 	bl	8003c54 <HAL_RCC_GetPCLK1Freq>
 80055d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	4613      	mov	r3, r2
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	4413      	add	r3, r2
 80055da:	009a      	lsls	r2, r3, #2
 80055dc:	441a      	add	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055e8:	4a22      	ldr	r2, [pc, #136]	@ (8005674 <UART_SetConfig+0x118>)
 80055ea:	fba2 2303 	umull	r2, r3, r2, r3
 80055ee:	095b      	lsrs	r3, r3, #5
 80055f0:	0119      	lsls	r1, r3, #4
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	4613      	mov	r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	4413      	add	r3, r2
 80055fa:	009a      	lsls	r2, r3, #2
 80055fc:	441a      	add	r2, r3
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	fbb2 f2f3 	udiv	r2, r2, r3
 8005608:	4b1a      	ldr	r3, [pc, #104]	@ (8005674 <UART_SetConfig+0x118>)
 800560a:	fba3 0302 	umull	r0, r3, r3, r2
 800560e:	095b      	lsrs	r3, r3, #5
 8005610:	2064      	movs	r0, #100	@ 0x64
 8005612:	fb00 f303 	mul.w	r3, r0, r3
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	011b      	lsls	r3, r3, #4
 800561a:	3332      	adds	r3, #50	@ 0x32
 800561c:	4a15      	ldr	r2, [pc, #84]	@ (8005674 <UART_SetConfig+0x118>)
 800561e:	fba2 2303 	umull	r2, r3, r2, r3
 8005622:	095b      	lsrs	r3, r3, #5
 8005624:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005628:	4419      	add	r1, r3
 800562a:	68fa      	ldr	r2, [r7, #12]
 800562c:	4613      	mov	r3, r2
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	4413      	add	r3, r2
 8005632:	009a      	lsls	r2, r3, #2
 8005634:	441a      	add	r2, r3
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005640:	4b0c      	ldr	r3, [pc, #48]	@ (8005674 <UART_SetConfig+0x118>)
 8005642:	fba3 0302 	umull	r0, r3, r3, r2
 8005646:	095b      	lsrs	r3, r3, #5
 8005648:	2064      	movs	r0, #100	@ 0x64
 800564a:	fb00 f303 	mul.w	r3, r0, r3
 800564e:	1ad3      	subs	r3, r2, r3
 8005650:	011b      	lsls	r3, r3, #4
 8005652:	3332      	adds	r3, #50	@ 0x32
 8005654:	4a07      	ldr	r2, [pc, #28]	@ (8005674 <UART_SetConfig+0x118>)
 8005656:	fba2 2303 	umull	r2, r3, r2, r3
 800565a:	095b      	lsrs	r3, r3, #5
 800565c:	f003 020f 	and.w	r2, r3, #15
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	440a      	add	r2, r1
 8005666:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005668:	bf00      	nop
 800566a:	3710      	adds	r7, #16
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	40013800 	.word	0x40013800
 8005674:	51eb851f 	.word	0x51eb851f

08005678 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800567e:	f3ef 8305 	mrs	r3, IPSR
 8005682:	60bb      	str	r3, [r7, #8]
  return(result);
 8005684:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005686:	2b00      	cmp	r3, #0
 8005688:	d10f      	bne.n	80056aa <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800568a:	f3ef 8310 	mrs	r3, PRIMASK
 800568e:	607b      	str	r3, [r7, #4]
  return(result);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d109      	bne.n	80056aa <osKernelInitialize+0x32>
 8005696:	4b10      	ldr	r3, [pc, #64]	@ (80056d8 <osKernelInitialize+0x60>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2b02      	cmp	r3, #2
 800569c:	d109      	bne.n	80056b2 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800569e:	f3ef 8311 	mrs	r3, BASEPRI
 80056a2:	603b      	str	r3, [r7, #0]
  return(result);
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d003      	beq.n	80056b2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80056aa:	f06f 0305 	mvn.w	r3, #5
 80056ae:	60fb      	str	r3, [r7, #12]
 80056b0:	e00c      	b.n	80056cc <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80056b2:	4b09      	ldr	r3, [pc, #36]	@ (80056d8 <osKernelInitialize+0x60>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d105      	bne.n	80056c6 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80056ba:	4b07      	ldr	r3, [pc, #28]	@ (80056d8 <osKernelInitialize+0x60>)
 80056bc:	2201      	movs	r2, #1
 80056be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80056c0:	2300      	movs	r3, #0
 80056c2:	60fb      	str	r3, [r7, #12]
 80056c4:	e002      	b.n	80056cc <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80056c6:	f04f 33ff 	mov.w	r3, #4294967295
 80056ca:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80056cc:	68fb      	ldr	r3, [r7, #12]
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3714      	adds	r7, #20
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bc80      	pop	{r7}
 80056d6:	4770      	bx	lr
 80056d8:	2000067c 	.word	0x2000067c

080056dc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056e2:	f3ef 8305 	mrs	r3, IPSR
 80056e6:	60bb      	str	r3, [r7, #8]
  return(result);
 80056e8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d10f      	bne.n	800570e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056ee:	f3ef 8310 	mrs	r3, PRIMASK
 80056f2:	607b      	str	r3, [r7, #4]
  return(result);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d109      	bne.n	800570e <osKernelStart+0x32>
 80056fa:	4b11      	ldr	r3, [pc, #68]	@ (8005740 <osKernelStart+0x64>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d109      	bne.n	8005716 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005702:	f3ef 8311 	mrs	r3, BASEPRI
 8005706:	603b      	str	r3, [r7, #0]
  return(result);
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <osKernelStart+0x3a>
    stat = osErrorISR;
 800570e:	f06f 0305 	mvn.w	r3, #5
 8005712:	60fb      	str	r3, [r7, #12]
 8005714:	e00e      	b.n	8005734 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8005716:	4b0a      	ldr	r3, [pc, #40]	@ (8005740 <osKernelStart+0x64>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	2b01      	cmp	r3, #1
 800571c:	d107      	bne.n	800572e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800571e:	4b08      	ldr	r3, [pc, #32]	@ (8005740 <osKernelStart+0x64>)
 8005720:	2202      	movs	r2, #2
 8005722:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005724:	f001 fd1e 	bl	8007164 <vTaskStartScheduler>
      stat = osOK;
 8005728:	2300      	movs	r3, #0
 800572a:	60fb      	str	r3, [r7, #12]
 800572c:	e002      	b.n	8005734 <osKernelStart+0x58>
    } else {
      stat = osError;
 800572e:	f04f 33ff 	mov.w	r3, #4294967295
 8005732:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005734:	68fb      	ldr	r3, [r7, #12]
}
 8005736:	4618      	mov	r0, r3
 8005738:	3710      	adds	r7, #16
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	2000067c 	.word	0x2000067c

08005744 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005744:	b580      	push	{r7, lr}
 8005746:	b092      	sub	sp, #72	@ 0x48
 8005748:	af04      	add	r7, sp, #16
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005750:	2300      	movs	r3, #0
 8005752:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005754:	f3ef 8305 	mrs	r3, IPSR
 8005758:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800575a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800575c:	2b00      	cmp	r3, #0
 800575e:	f040 8094 	bne.w	800588a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005762:	f3ef 8310 	mrs	r3, PRIMASK
 8005766:	623b      	str	r3, [r7, #32]
  return(result);
 8005768:	6a3b      	ldr	r3, [r7, #32]
 800576a:	2b00      	cmp	r3, #0
 800576c:	f040 808d 	bne.w	800588a <osThreadNew+0x146>
 8005770:	4b48      	ldr	r3, [pc, #288]	@ (8005894 <osThreadNew+0x150>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b02      	cmp	r3, #2
 8005776:	d106      	bne.n	8005786 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005778:	f3ef 8311 	mrs	r3, BASEPRI
 800577c:	61fb      	str	r3, [r7, #28]
  return(result);
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	2b00      	cmp	r3, #0
 8005782:	f040 8082 	bne.w	800588a <osThreadNew+0x146>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d07e      	beq.n	800588a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800578c:	2380      	movs	r3, #128	@ 0x80
 800578e:	633b      	str	r3, [r7, #48]	@ 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8005790:	2318      	movs	r3, #24
 8005792:	62fb      	str	r3, [r7, #44]	@ 0x2c

    empty = '\0';
 8005794:	2300      	movs	r3, #0
 8005796:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8005798:	f107 031b 	add.w	r3, r7, #27
 800579c:	637b      	str	r3, [r7, #52]	@ 0x34
    mem   = -1;
 800579e:	f04f 33ff 	mov.w	r3, #4294967295
 80057a2:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (attr != NULL) {
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d045      	beq.n	8005836 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <osThreadNew+0x74>
        name = attr->name;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (attr->priority != osPriorityNone) {
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	699b      	ldr	r3, [r3, #24]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d002      	beq.n	80057c6 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	699b      	ldr	r3, [r3, #24]
 80057c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80057c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d008      	beq.n	80057de <osThreadNew+0x9a>
 80057cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ce:	2b38      	cmp	r3, #56	@ 0x38
 80057d0:	d805      	bhi.n	80057de <osThreadNew+0x9a>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d001      	beq.n	80057e2 <osThreadNew+0x9e>
        return (NULL);
 80057de:	2300      	movs	r3, #0
 80057e0:	e054      	b.n	800588c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d003      	beq.n	80057f2 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	089b      	lsrs	r3, r3, #2
 80057f0:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00e      	beq.n	8005818 <osThreadNew+0xd4>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	2b5b      	cmp	r3, #91	@ 0x5b
 8005800:	d90a      	bls.n	8005818 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005806:	2b00      	cmp	r3, #0
 8005808:	d006      	beq.n	8005818 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d002      	beq.n	8005818 <osThreadNew+0xd4>
        mem = 1;
 8005812:	2301      	movs	r3, #1
 8005814:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005816:	e010      	b.n	800583a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d10c      	bne.n	800583a <osThreadNew+0xf6>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d108      	bne.n	800583a <osThreadNew+0xf6>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d104      	bne.n	800583a <osThreadNew+0xf6>
          mem = 0;
 8005830:	2300      	movs	r3, #0
 8005832:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005834:	e001      	b.n	800583a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8005836:	2300      	movs	r3, #0
 8005838:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    if (mem == 1) {
 800583a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800583c:	2b01      	cmp	r3, #1
 800583e:	d110      	bne.n	8005862 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005848:	9202      	str	r2, [sp, #8]
 800584a:	9301      	str	r3, [sp, #4]
 800584c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005854:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f001 fab2 	bl	8006dc0 <xTaskCreateStatic>
 800585c:	4603      	mov	r3, r0
 800585e:	617b      	str	r3, [r7, #20]
 8005860:	e013      	b.n	800588a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8005862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005864:	2b00      	cmp	r3, #0
 8005866:	d110      	bne.n	800588a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586a:	b29a      	uxth	r2, r3
 800586c:	f107 0314 	add.w	r3, r7, #20
 8005870:	9301      	str	r3, [sp, #4]
 8005872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005874:	9300      	str	r3, [sp, #0]
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800587a:	68f8      	ldr	r0, [r7, #12]
 800587c:	f001 faff 	bl	8006e7e <xTaskCreate>
 8005880:	4603      	mov	r3, r0
 8005882:	2b01      	cmp	r3, #1
 8005884:	d001      	beq.n	800588a <osThreadNew+0x146>
          hTask = NULL;
 8005886:	2300      	movs	r3, #0
 8005888:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800588a:	697b      	ldr	r3, [r7, #20]
}
 800588c:	4618      	mov	r0, r3
 800588e:	3738      	adds	r7, #56	@ 0x38
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}
 8005894:	2000067c 	.word	0x2000067c

08005898 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058a0:	f3ef 8305 	mrs	r3, IPSR
 80058a4:	613b      	str	r3, [r7, #16]
  return(result);
 80058a6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d10f      	bne.n	80058cc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058ac:	f3ef 8310 	mrs	r3, PRIMASK
 80058b0:	60fb      	str	r3, [r7, #12]
  return(result);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d109      	bne.n	80058cc <osDelay+0x34>
 80058b8:	4b0d      	ldr	r3, [pc, #52]	@ (80058f0 <osDelay+0x58>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2b02      	cmp	r3, #2
 80058be:	d109      	bne.n	80058d4 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80058c0:	f3ef 8311 	mrs	r3, BASEPRI
 80058c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d003      	beq.n	80058d4 <osDelay+0x3c>
    stat = osErrorISR;
 80058cc:	f06f 0305 	mvn.w	r3, #5
 80058d0:	617b      	str	r3, [r7, #20]
 80058d2:	e007      	b.n	80058e4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80058d4:	2300      	movs	r3, #0
 80058d6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d002      	beq.n	80058e4 <osDelay+0x4c>
      vTaskDelay(ticks);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f001 fc0a 	bl	80070f8 <vTaskDelay>
    }
  }

  return (stat);
 80058e4:	697b      	ldr	r3, [r7, #20]
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3718      	adds	r7, #24
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	2000067c 	.word	0x2000067c

080058f4 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b08c      	sub	sp, #48	@ 0x30
 80058f8:	af02      	add	r7, sp, #8
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005900:	2300      	movs	r3, #0
 8005902:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005904:	f3ef 8305 	mrs	r3, IPSR
 8005908:	61bb      	str	r3, [r7, #24]
  return(result);
 800590a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800590c:	2b00      	cmp	r3, #0
 800590e:	f040 8086 	bne.w	8005a1e <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005912:	f3ef 8310 	mrs	r3, PRIMASK
 8005916:	617b      	str	r3, [r7, #20]
  return(result);
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d17f      	bne.n	8005a1e <osSemaphoreNew+0x12a>
 800591e:	4b42      	ldr	r3, [pc, #264]	@ (8005a28 <osSemaphoreNew+0x134>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2b02      	cmp	r3, #2
 8005924:	d105      	bne.n	8005932 <osSemaphoreNew+0x3e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005926:	f3ef 8311 	mrs	r3, BASEPRI
 800592a:	613b      	str	r3, [r7, #16]
  return(result);
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d175      	bne.n	8005a1e <osSemaphoreNew+0x12a>
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d072      	beq.n	8005a1e <osSemaphoreNew+0x12a>
 8005938:	68ba      	ldr	r2, [r7, #8]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	429a      	cmp	r2, r3
 800593e:	d86e      	bhi.n	8005a1e <osSemaphoreNew+0x12a>
    mem = -1;
 8005940:	f04f 33ff 	mov.w	r3, #4294967295
 8005944:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d015      	beq.n	8005978 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d006      	beq.n	8005962 <osSemaphoreNew+0x6e>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	2b4f      	cmp	r3, #79	@ 0x4f
 800595a:	d902      	bls.n	8005962 <osSemaphoreNew+0x6e>
        mem = 1;
 800595c:	2301      	movs	r3, #1
 800595e:	623b      	str	r3, [r7, #32]
 8005960:	e00c      	b.n	800597c <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d108      	bne.n	800597c <osSemaphoreNew+0x88>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d104      	bne.n	800597c <osSemaphoreNew+0x88>
          mem = 0;
 8005972:	2300      	movs	r3, #0
 8005974:	623b      	str	r3, [r7, #32]
 8005976:	e001      	b.n	800597c <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8005978:	2300      	movs	r3, #0
 800597a:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800597c:	6a3b      	ldr	r3, [r7, #32]
 800597e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005982:	d04c      	beq.n	8005a1e <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2b01      	cmp	r3, #1
 8005988:	d128      	bne.n	80059dc <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800598a:	6a3b      	ldr	r3, [r7, #32]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d10a      	bne.n	80059a6 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	2203      	movs	r2, #3
 8005996:	9200      	str	r2, [sp, #0]
 8005998:	2200      	movs	r2, #0
 800599a:	2100      	movs	r1, #0
 800599c:	2001      	movs	r0, #1
 800599e:	f000 fa4f 	bl	8005e40 <xQueueGenericCreateStatic>
 80059a2:	6278      	str	r0, [r7, #36]	@ 0x24
 80059a4:	e005      	b.n	80059b2 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 80059a6:	2203      	movs	r2, #3
 80059a8:	2100      	movs	r1, #0
 80059aa:	2001      	movs	r0, #1
 80059ac:	f000 fac4 	bl	8005f38 <xQueueGenericCreate>
 80059b0:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80059b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d022      	beq.n	80059fe <osSemaphoreNew+0x10a>
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d01f      	beq.n	80059fe <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80059be:	2300      	movs	r3, #0
 80059c0:	2200      	movs	r2, #0
 80059c2:	2100      	movs	r1, #0
 80059c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80059c6:	f000 fb87 	bl	80060d8 <xQueueGenericSend>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d016      	beq.n	80059fe <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 80059d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80059d2:	f001 f823 	bl	8006a1c <vQueueDelete>
            hSemaphore = NULL;
 80059d6:	2300      	movs	r3, #0
 80059d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80059da:	e010      	b.n	80059fe <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 80059dc:	6a3b      	ldr	r3, [r7, #32]
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d108      	bne.n	80059f4 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	461a      	mov	r2, r3
 80059e8:	68b9      	ldr	r1, [r7, #8]
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f000 fb06 	bl	8005ffc <xQueueCreateCountingSemaphoreStatic>
 80059f0:	6278      	str	r0, [r7, #36]	@ 0x24
 80059f2:	e004      	b.n	80059fe <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80059f4:	68b9      	ldr	r1, [r7, #8]
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	f000 fb39 	bl	800606e <xQueueCreateCountingSemaphore>
 80059fc:	6278      	str	r0, [r7, #36]	@ 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80059fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d00c      	beq.n	8005a1e <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d003      	beq.n	8005a12 <osSemaphoreNew+0x11e>
          name = attr->name;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	61fb      	str	r3, [r7, #28]
 8005a10:	e001      	b.n	8005a16 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8005a12:	2300      	movs	r3, #0
 8005a14:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005a16:	69f9      	ldr	r1, [r7, #28]
 8005a18:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005a1a:	f001 f94b 	bl	8006cb4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3728      	adds	r7, #40	@ 0x28
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	2000067c 	.word	0x2000067c

08005a2c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b088      	sub	sp, #32
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d103      	bne.n	8005a4c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005a44:	f06f 0303 	mvn.w	r3, #3
 8005a48:	61fb      	str	r3, [r7, #28]
 8005a4a:	e04b      	b.n	8005ae4 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a4c:	f3ef 8305 	mrs	r3, IPSR
 8005a50:	617b      	str	r3, [r7, #20]
  return(result);
 8005a52:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10f      	bne.n	8005a78 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a58:	f3ef 8310 	mrs	r3, PRIMASK
 8005a5c:	613b      	str	r3, [r7, #16]
  return(result);
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d109      	bne.n	8005a78 <osSemaphoreAcquire+0x4c>
 8005a64:	4b22      	ldr	r3, [pc, #136]	@ (8005af0 <osSemaphoreAcquire+0xc4>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d128      	bne.n	8005abe <osSemaphoreAcquire+0x92>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005a6c:	f3ef 8311 	mrs	r3, BASEPRI
 8005a70:	60fb      	str	r3, [r7, #12]
  return(result);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d022      	beq.n	8005abe <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d003      	beq.n	8005a86 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8005a7e:	f06f 0303 	mvn.w	r3, #3
 8005a82:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8005a84:	e02d      	b.n	8005ae2 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8005a86:	2300      	movs	r3, #0
 8005a88:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8005a8a:	f107 0308 	add.w	r3, r7, #8
 8005a8e:	461a      	mov	r2, r3
 8005a90:	2100      	movs	r1, #0
 8005a92:	69b8      	ldr	r0, [r7, #24]
 8005a94:	f000 ff40 	bl	8006918 <xQueueReceiveFromISR>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d003      	beq.n	8005aa6 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8005a9e:	f06f 0302 	mvn.w	r3, #2
 8005aa2:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8005aa4:	e01d      	b.n	8005ae2 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d01a      	beq.n	8005ae2 <osSemaphoreAcquire+0xb6>
 8005aac:	4b11      	ldr	r3, [pc, #68]	@ (8005af4 <osSemaphoreAcquire+0xc8>)
 8005aae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ab2:	601a      	str	r2, [r3, #0]
 8005ab4:	f3bf 8f4f 	dsb	sy
 8005ab8:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8005abc:	e011      	b.n	8005ae2 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8005abe:	6839      	ldr	r1, [r7, #0]
 8005ac0:	69b8      	ldr	r0, [r7, #24]
 8005ac2:	f000 fe19 	bl	80066f8 <xQueueSemaphoreTake>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d00b      	beq.n	8005ae4 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d003      	beq.n	8005ada <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8005ad2:	f06f 0301 	mvn.w	r3, #1
 8005ad6:	61fb      	str	r3, [r7, #28]
 8005ad8:	e004      	b.n	8005ae4 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8005ada:	f06f 0302 	mvn.w	r3, #2
 8005ade:	61fb      	str	r3, [r7, #28]
 8005ae0:	e000      	b.n	8005ae4 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8005ae2:	bf00      	nop
      }
    }
  }

  return (stat);
 8005ae4:	69fb      	ldr	r3, [r7, #28]
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3720      	adds	r7, #32
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	2000067c 	.word	0x2000067c
 8005af4:	e000ed04 	.word	0xe000ed04

08005af8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b088      	sub	sp, #32
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005b04:	2300      	movs	r3, #0
 8005b06:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d103      	bne.n	8005b16 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8005b0e:	f06f 0303 	mvn.w	r3, #3
 8005b12:	61fb      	str	r3, [r7, #28]
 8005b14:	e03e      	b.n	8005b94 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b16:	f3ef 8305 	mrs	r3, IPSR
 8005b1a:	617b      	str	r3, [r7, #20]
  return(result);
 8005b1c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d10f      	bne.n	8005b42 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b22:	f3ef 8310 	mrs	r3, PRIMASK
 8005b26:	613b      	str	r3, [r7, #16]
  return(result);
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d109      	bne.n	8005b42 <osSemaphoreRelease+0x4a>
 8005b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8005ba0 <osSemaphoreRelease+0xa8>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d120      	bne.n	8005b78 <osSemaphoreRelease+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005b36:	f3ef 8311 	mrs	r3, BASEPRI
 8005b3a:	60fb      	str	r3, [r7, #12]
  return(result);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d01a      	beq.n	8005b78 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8005b42:	2300      	movs	r3, #0
 8005b44:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005b46:	f107 0308 	add.w	r3, r7, #8
 8005b4a:	4619      	mov	r1, r3
 8005b4c:	69b8      	ldr	r0, [r7, #24]
 8005b4e:	f000 fc60 	bl	8006412 <xQueueGiveFromISR>
 8005b52:	4603      	mov	r3, r0
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d003      	beq.n	8005b60 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8005b58:	f06f 0302 	mvn.w	r3, #2
 8005b5c:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005b5e:	e018      	b.n	8005b92 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d015      	beq.n	8005b92 <osSemaphoreRelease+0x9a>
 8005b66:	4b0f      	ldr	r3, [pc, #60]	@ (8005ba4 <osSemaphoreRelease+0xac>)
 8005b68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b6c:	601a      	str	r2, [r3, #0]
 8005b6e:	f3bf 8f4f 	dsb	sy
 8005b72:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005b76:	e00c      	b.n	8005b92 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005b78:	2300      	movs	r3, #0
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	2100      	movs	r1, #0
 8005b7e:	69b8      	ldr	r0, [r7, #24]
 8005b80:	f000 faaa 	bl	80060d8 <xQueueGenericSend>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d004      	beq.n	8005b94 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8005b8a:	f06f 0302 	mvn.w	r3, #2
 8005b8e:	61fb      	str	r3, [r7, #28]
 8005b90:	e000      	b.n	8005b94 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005b92:	bf00      	nop
    }
  }

  return (stat);
 8005b94:	69fb      	ldr	r3, [r7, #28]
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3720      	adds	r7, #32
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	2000067c 	.word	0x2000067c
 8005ba4:	e000ed04 	.word	0xe000ed04

08005ba8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	4a06      	ldr	r2, [pc, #24]	@ (8005bd0 <vApplicationGetIdleTaskMemory+0x28>)
 8005bb8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	4a05      	ldr	r2, [pc, #20]	@ (8005bd4 <vApplicationGetIdleTaskMemory+0x2c>)
 8005bbe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2280      	movs	r2, #128	@ 0x80
 8005bc4:	601a      	str	r2, [r3, #0]
}
 8005bc6:	bf00      	nop
 8005bc8:	3714      	adds	r7, #20
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bc80      	pop	{r7}
 8005bce:	4770      	bx	lr
 8005bd0:	20000680 	.word	0x20000680
 8005bd4:	200006dc 	.word	0x200006dc

08005bd8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005bd8:	b480      	push	{r7}
 8005bda:	b085      	sub	sp, #20
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	4a07      	ldr	r2, [pc, #28]	@ (8005c04 <vApplicationGetTimerTaskMemory+0x2c>)
 8005be8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	4a06      	ldr	r2, [pc, #24]	@ (8005c08 <vApplicationGetTimerTaskMemory+0x30>)
 8005bee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005bf6:	601a      	str	r2, [r3, #0]
}
 8005bf8:	bf00      	nop
 8005bfa:	3714      	adds	r7, #20
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bc80      	pop	{r7}
 8005c00:	4770      	bx	lr
 8005c02:	bf00      	nop
 8005c04:	200008dc 	.word	0x200008dc
 8005c08:	20000938 	.word	0x20000938

08005c0c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f103 0208 	add.w	r2, r3, #8
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f04f 32ff 	mov.w	r2, #4294967295
 8005c24:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f103 0208 	add.w	r2, r3, #8
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	f103 0208 	add.w	r2, r3, #8
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bc80      	pop	{r7}
 8005c48:	4770      	bx	lr

08005c4a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b083      	sub	sp, #12
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005c58:	bf00      	nop
 8005c5a:	370c      	adds	r7, #12
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bc80      	pop	{r7}
 8005c60:	4770      	bx	lr

08005c62 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c62:	b480      	push	{r7}
 8005c64:	b085      	sub	sp, #20
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
 8005c6a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	68fa      	ldr	r2, [r7, #12]
 8005c76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	689a      	ldr	r2, [r3, #8]
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	683a      	ldr	r2, [r7, #0]
 8005c86:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	683a      	ldr	r2, [r7, #0]
 8005c8c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	1c5a      	adds	r2, r3, #1
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	601a      	str	r2, [r3, #0]
}
 8005c9e:	bf00      	nop
 8005ca0:	3714      	adds	r7, #20
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bc80      	pop	{r7}
 8005ca6:	4770      	bx	lr

08005ca8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cbe:	d103      	bne.n	8005cc8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	691b      	ldr	r3, [r3, #16]
 8005cc4:	60fb      	str	r3, [r7, #12]
 8005cc6:	e00c      	b.n	8005ce2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	3308      	adds	r3, #8
 8005ccc:	60fb      	str	r3, [r7, #12]
 8005cce:	e002      	b.n	8005cd6 <vListInsert+0x2e>
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	60fb      	str	r3, [r7, #12]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d2f6      	bcs.n	8005cd0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	685a      	ldr	r2, [r3, #4]
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	683a      	ldr	r2, [r7, #0]
 8005cf0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	1c5a      	adds	r2, r3, #1
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	601a      	str	r2, [r3, #0]
}
 8005d0e:	bf00      	nop
 8005d10:	3714      	adds	r7, #20
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bc80      	pop	{r7}
 8005d16:	4770      	bx	lr

08005d18 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b085      	sub	sp, #20
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	6892      	ldr	r2, [r2, #8]
 8005d2e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	6852      	ldr	r2, [r2, #4]
 8005d38:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d103      	bne.n	8005d4c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689a      	ldr	r2, [r3, #8]
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	1e5a      	subs	r2, r3, #1
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3714      	adds	r7, #20
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bc80      	pop	{r7}
 8005d68:	4770      	bx	lr
	...

08005d6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d10b      	bne.n	8005d98 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d84:	f383 8811 	msr	BASEPRI, r3
 8005d88:	f3bf 8f6f 	isb	sy
 8005d8c:	f3bf 8f4f 	dsb	sy
 8005d90:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005d92:	bf00      	nop
 8005d94:	bf00      	nop
 8005d96:	e7fd      	b.n	8005d94 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005d98:	f002 fc38 	bl	800860c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005da4:	68f9      	ldr	r1, [r7, #12]
 8005da6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005da8:	fb01 f303 	mul.w	r3, r1, r3
 8005dac:	441a      	add	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dc8:	3b01      	subs	r3, #1
 8005dca:	68f9      	ldr	r1, [r7, #12]
 8005dcc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005dce:	fb01 f303 	mul.w	r3, r1, r3
 8005dd2:	441a      	add	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	22ff      	movs	r2, #255	@ 0xff
 8005ddc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	22ff      	movs	r2, #255	@ 0xff
 8005de4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d114      	bne.n	8005e18 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d01a      	beq.n	8005e2c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	3310      	adds	r3, #16
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f001 fc44 	bl	8007688 <xTaskRemoveFromEventList>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d012      	beq.n	8005e2c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005e06:	4b0d      	ldr	r3, [pc, #52]	@ (8005e3c <xQueueGenericReset+0xd0>)
 8005e08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e0c:	601a      	str	r2, [r3, #0]
 8005e0e:	f3bf 8f4f 	dsb	sy
 8005e12:	f3bf 8f6f 	isb	sy
 8005e16:	e009      	b.n	8005e2c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	3310      	adds	r3, #16
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f7ff fef5 	bl	8005c0c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	3324      	adds	r3, #36	@ 0x24
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7ff fef0 	bl	8005c0c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005e2c:	f002 fc1e 	bl	800866c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005e30:	2301      	movs	r3, #1
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3710      	adds	r7, #16
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	e000ed04 	.word	0xe000ed04

08005e40 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b08e      	sub	sp, #56	@ 0x38
 8005e44:	af02      	add	r7, sp, #8
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	607a      	str	r2, [r7, #4]
 8005e4c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d10b      	bne.n	8005e6c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e58:	f383 8811 	msr	BASEPRI, r3
 8005e5c:	f3bf 8f6f 	isb	sy
 8005e60:	f3bf 8f4f 	dsb	sy
 8005e64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005e66:	bf00      	nop
 8005e68:	bf00      	nop
 8005e6a:	e7fd      	b.n	8005e68 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d10b      	bne.n	8005e8a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e76:	f383 8811 	msr	BASEPRI, r3
 8005e7a:	f3bf 8f6f 	isb	sy
 8005e7e:	f3bf 8f4f 	dsb	sy
 8005e82:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005e84:	bf00      	nop
 8005e86:	bf00      	nop
 8005e88:	e7fd      	b.n	8005e86 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d002      	beq.n	8005e96 <xQueueGenericCreateStatic+0x56>
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d001      	beq.n	8005e9a <xQueueGenericCreateStatic+0x5a>
 8005e96:	2301      	movs	r3, #1
 8005e98:	e000      	b.n	8005e9c <xQueueGenericCreateStatic+0x5c>
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d10b      	bne.n	8005eb8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea4:	f383 8811 	msr	BASEPRI, r3
 8005ea8:	f3bf 8f6f 	isb	sy
 8005eac:	f3bf 8f4f 	dsb	sy
 8005eb0:	623b      	str	r3, [r7, #32]
}
 8005eb2:	bf00      	nop
 8005eb4:	bf00      	nop
 8005eb6:	e7fd      	b.n	8005eb4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d102      	bne.n	8005ec4 <xQueueGenericCreateStatic+0x84>
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d101      	bne.n	8005ec8 <xQueueGenericCreateStatic+0x88>
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e000      	b.n	8005eca <xQueueGenericCreateStatic+0x8a>
 8005ec8:	2300      	movs	r3, #0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d10b      	bne.n	8005ee6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed2:	f383 8811 	msr	BASEPRI, r3
 8005ed6:	f3bf 8f6f 	isb	sy
 8005eda:	f3bf 8f4f 	dsb	sy
 8005ede:	61fb      	str	r3, [r7, #28]
}
 8005ee0:	bf00      	nop
 8005ee2:	bf00      	nop
 8005ee4:	e7fd      	b.n	8005ee2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005ee6:	2350      	movs	r3, #80	@ 0x50
 8005ee8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	2b50      	cmp	r3, #80	@ 0x50
 8005eee:	d00b      	beq.n	8005f08 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef4:	f383 8811 	msr	BASEPRI, r3
 8005ef8:	f3bf 8f6f 	isb	sy
 8005efc:	f3bf 8f4f 	dsb	sy
 8005f00:	61bb      	str	r3, [r7, #24]
}
 8005f02:	bf00      	nop
 8005f04:	bf00      	nop
 8005f06:	e7fd      	b.n	8005f04 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00d      	beq.n	8005f2e <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f14:	2201      	movs	r2, #1
 8005f16:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005f1a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f20:	9300      	str	r3, [sp, #0]
 8005f22:	4613      	mov	r3, r2
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	68b9      	ldr	r1, [r7, #8]
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f000 f844 	bl	8005fb6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3730      	adds	r7, #48	@ 0x30
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b08a      	sub	sp, #40	@ 0x28
 8005f3c:	af02      	add	r7, sp, #8
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	4613      	mov	r3, r2
 8005f44:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d10b      	bne.n	8005f64 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f50:	f383 8811 	msr	BASEPRI, r3
 8005f54:	f3bf 8f6f 	isb	sy
 8005f58:	f3bf 8f4f 	dsb	sy
 8005f5c:	613b      	str	r3, [r7, #16]
}
 8005f5e:	bf00      	nop
 8005f60:	bf00      	nop
 8005f62:	e7fd      	b.n	8005f60 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d102      	bne.n	8005f70 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	61fb      	str	r3, [r7, #28]
 8005f6e:	e004      	b.n	8005f7a <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	68ba      	ldr	r2, [r7, #8]
 8005f74:	fb02 f303 	mul.w	r3, r2, r3
 8005f78:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005f7a:	69fb      	ldr	r3, [r7, #28]
 8005f7c:	3350      	adds	r3, #80	@ 0x50
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f002 fc46 	bl	8008810 <pvPortMalloc>
 8005f84:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005f86:	69bb      	ldr	r3, [r7, #24]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00f      	beq.n	8005fac <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	3350      	adds	r3, #80	@ 0x50
 8005f90:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005f9a:	79fa      	ldrb	r2, [r7, #7]
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	68b9      	ldr	r1, [r7, #8]
 8005fa6:	68f8      	ldr	r0, [r7, #12]
 8005fa8:	f000 f805 	bl	8005fb6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005fac:	69bb      	ldr	r3, [r7, #24]
	}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3720      	adds	r7, #32
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b084      	sub	sp, #16
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	60f8      	str	r0, [r7, #12]
 8005fbe:	60b9      	str	r1, [r7, #8]
 8005fc0:	607a      	str	r2, [r7, #4]
 8005fc2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d103      	bne.n	8005fd2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	69ba      	ldr	r2, [r7, #24]
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	e002      	b.n	8005fd8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	68ba      	ldr	r2, [r7, #8]
 8005fe2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	69b8      	ldr	r0, [r7, #24]
 8005fe8:	f7ff fec0 	bl	8005d6c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005fec:	69bb      	ldr	r3, [r7, #24]
 8005fee:	78fa      	ldrb	r2, [r7, #3]
 8005ff0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005ff4:	bf00      	nop
 8005ff6:	3710      	adds	r7, #16
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b08a      	sub	sp, #40	@ 0x28
 8006000:	af02      	add	r7, sp, #8
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10b      	bne.n	8006026 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800600e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006012:	f383 8811 	msr	BASEPRI, r3
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	61bb      	str	r3, [r7, #24]
}
 8006020:	bf00      	nop
 8006022:	bf00      	nop
 8006024:	e7fd      	b.n	8006022 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	429a      	cmp	r2, r3
 800602c:	d90b      	bls.n	8006046 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800602e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006032:	f383 8811 	msr	BASEPRI, r3
 8006036:	f3bf 8f6f 	isb	sy
 800603a:	f3bf 8f4f 	dsb	sy
 800603e:	617b      	str	r3, [r7, #20]
}
 8006040:	bf00      	nop
 8006042:	bf00      	nop
 8006044:	e7fd      	b.n	8006042 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006046:	2302      	movs	r3, #2
 8006048:	9300      	str	r3, [sp, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	2100      	movs	r1, #0
 8006050:	68f8      	ldr	r0, [r7, #12]
 8006052:	f7ff fef5 	bl	8005e40 <xQueueGenericCreateStatic>
 8006056:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006058:	69fb      	ldr	r3, [r7, #28]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d002      	beq.n	8006064 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	68ba      	ldr	r2, [r7, #8]
 8006062:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006064:	69fb      	ldr	r3, [r7, #28]
	}
 8006066:	4618      	mov	r0, r3
 8006068:	3720      	adds	r7, #32
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}

0800606e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800606e:	b580      	push	{r7, lr}
 8006070:	b086      	sub	sp, #24
 8006072:	af00      	add	r7, sp, #0
 8006074:	6078      	str	r0, [r7, #4]
 8006076:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d10b      	bne.n	8006096 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800607e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006082:	f383 8811 	msr	BASEPRI, r3
 8006086:	f3bf 8f6f 	isb	sy
 800608a:	f3bf 8f4f 	dsb	sy
 800608e:	613b      	str	r3, [r7, #16]
}
 8006090:	bf00      	nop
 8006092:	bf00      	nop
 8006094:	e7fd      	b.n	8006092 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	429a      	cmp	r2, r3
 800609c:	d90b      	bls.n	80060b6 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800609e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a2:	f383 8811 	msr	BASEPRI, r3
 80060a6:	f3bf 8f6f 	isb	sy
 80060aa:	f3bf 8f4f 	dsb	sy
 80060ae:	60fb      	str	r3, [r7, #12]
}
 80060b0:	bf00      	nop
 80060b2:	bf00      	nop
 80060b4:	e7fd      	b.n	80060b2 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80060b6:	2202      	movs	r2, #2
 80060b8:	2100      	movs	r1, #0
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7ff ff3c 	bl	8005f38 <xQueueGenericCreate>
 80060c0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d002      	beq.n	80060ce <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	683a      	ldr	r2, [r7, #0]
 80060cc:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80060ce:	697b      	ldr	r3, [r7, #20]
	}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3718      	adds	r7, #24
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b08e      	sub	sp, #56	@ 0x38
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]
 80060e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80060e6:	2300      	movs	r3, #0
 80060e8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80060ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d10b      	bne.n	800610c <xQueueGenericSend+0x34>
	__asm volatile
 80060f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f8:	f383 8811 	msr	BASEPRI, r3
 80060fc:	f3bf 8f6f 	isb	sy
 8006100:	f3bf 8f4f 	dsb	sy
 8006104:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006106:	bf00      	nop
 8006108:	bf00      	nop
 800610a:	e7fd      	b.n	8006108 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d103      	bne.n	800611a <xQueueGenericSend+0x42>
 8006112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006116:	2b00      	cmp	r3, #0
 8006118:	d101      	bne.n	800611e <xQueueGenericSend+0x46>
 800611a:	2301      	movs	r3, #1
 800611c:	e000      	b.n	8006120 <xQueueGenericSend+0x48>
 800611e:	2300      	movs	r3, #0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d10b      	bne.n	800613c <xQueueGenericSend+0x64>
	__asm volatile
 8006124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006128:	f383 8811 	msr	BASEPRI, r3
 800612c:	f3bf 8f6f 	isb	sy
 8006130:	f3bf 8f4f 	dsb	sy
 8006134:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006136:	bf00      	nop
 8006138:	bf00      	nop
 800613a:	e7fd      	b.n	8006138 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	2b02      	cmp	r3, #2
 8006140:	d103      	bne.n	800614a <xQueueGenericSend+0x72>
 8006142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006146:	2b01      	cmp	r3, #1
 8006148:	d101      	bne.n	800614e <xQueueGenericSend+0x76>
 800614a:	2301      	movs	r3, #1
 800614c:	e000      	b.n	8006150 <xQueueGenericSend+0x78>
 800614e:	2300      	movs	r3, #0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d10b      	bne.n	800616c <xQueueGenericSend+0x94>
	__asm volatile
 8006154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006158:	f383 8811 	msr	BASEPRI, r3
 800615c:	f3bf 8f6f 	isb	sy
 8006160:	f3bf 8f4f 	dsb	sy
 8006164:	623b      	str	r3, [r7, #32]
}
 8006166:	bf00      	nop
 8006168:	bf00      	nop
 800616a:	e7fd      	b.n	8006168 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800616c:	f001 fc50 	bl	8007a10 <xTaskGetSchedulerState>
 8006170:	4603      	mov	r3, r0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d102      	bne.n	800617c <xQueueGenericSend+0xa4>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d101      	bne.n	8006180 <xQueueGenericSend+0xa8>
 800617c:	2301      	movs	r3, #1
 800617e:	e000      	b.n	8006182 <xQueueGenericSend+0xaa>
 8006180:	2300      	movs	r3, #0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d10b      	bne.n	800619e <xQueueGenericSend+0xc6>
	__asm volatile
 8006186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800618a:	f383 8811 	msr	BASEPRI, r3
 800618e:	f3bf 8f6f 	isb	sy
 8006192:	f3bf 8f4f 	dsb	sy
 8006196:	61fb      	str	r3, [r7, #28]
}
 8006198:	bf00      	nop
 800619a:	bf00      	nop
 800619c:	e7fd      	b.n	800619a <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800619e:	f002 fa35 	bl	800860c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d302      	bcc.n	80061b4 <xQueueGenericSend+0xdc>
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	d129      	bne.n	8006208 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061b4:	683a      	ldr	r2, [r7, #0]
 80061b6:	68b9      	ldr	r1, [r7, #8]
 80061b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061ba:	f000 fc6a 	bl	8006a92 <prvCopyDataToQueue>
 80061be:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d010      	beq.n	80061ea <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ca:	3324      	adds	r3, #36	@ 0x24
 80061cc:	4618      	mov	r0, r3
 80061ce:	f001 fa5b 	bl	8007688 <xTaskRemoveFromEventList>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d013      	beq.n	8006200 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80061d8:	4b3f      	ldr	r3, [pc, #252]	@ (80062d8 <xQueueGenericSend+0x200>)
 80061da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061de:	601a      	str	r2, [r3, #0]
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	f3bf 8f6f 	isb	sy
 80061e8:	e00a      	b.n	8006200 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80061ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d007      	beq.n	8006200 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80061f0:	4b39      	ldr	r3, [pc, #228]	@ (80062d8 <xQueueGenericSend+0x200>)
 80061f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061f6:	601a      	str	r2, [r3, #0]
 80061f8:	f3bf 8f4f 	dsb	sy
 80061fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006200:	f002 fa34 	bl	800866c <vPortExitCritical>
				return pdPASS;
 8006204:	2301      	movs	r3, #1
 8006206:	e063      	b.n	80062d0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d103      	bne.n	8006216 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800620e:	f002 fa2d 	bl	800866c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006212:	2300      	movs	r3, #0
 8006214:	e05c      	b.n	80062d0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006218:	2b00      	cmp	r3, #0
 800621a:	d106      	bne.n	800622a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800621c:	f107 0314 	add.w	r3, r7, #20
 8006220:	4618      	mov	r0, r3
 8006222:	f001 fa95 	bl	8007750 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006226:	2301      	movs	r3, #1
 8006228:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800622a:	f002 fa1f 	bl	800866c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800622e:	f001 f801 	bl	8007234 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006232:	f002 f9eb 	bl	800860c <vPortEnterCritical>
 8006236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006238:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800623c:	b25b      	sxtb	r3, r3
 800623e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006242:	d103      	bne.n	800624c <xQueueGenericSend+0x174>
 8006244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006246:	2200      	movs	r2, #0
 8006248:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800624c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800624e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006252:	b25b      	sxtb	r3, r3
 8006254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006258:	d103      	bne.n	8006262 <xQueueGenericSend+0x18a>
 800625a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625c:	2200      	movs	r2, #0
 800625e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006262:	f002 fa03 	bl	800866c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006266:	1d3a      	adds	r2, r7, #4
 8006268:	f107 0314 	add.w	r3, r7, #20
 800626c:	4611      	mov	r1, r2
 800626e:	4618      	mov	r0, r3
 8006270:	f001 fa84 	bl	800777c <xTaskCheckForTimeOut>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d124      	bne.n	80062c4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800627a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800627c:	f000 fd01 	bl	8006c82 <prvIsQueueFull>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d018      	beq.n	80062b8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006288:	3310      	adds	r3, #16
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	4611      	mov	r1, r2
 800628e:	4618      	mov	r0, r3
 8006290:	f001 f9a8 	bl	80075e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006294:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006296:	f000 fc8c 	bl	8006bb2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800629a:	f000 ffd9 	bl	8007250 <xTaskResumeAll>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f47f af7c 	bne.w	800619e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80062a6:	4b0c      	ldr	r3, [pc, #48]	@ (80062d8 <xQueueGenericSend+0x200>)
 80062a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062ac:	601a      	str	r2, [r3, #0]
 80062ae:	f3bf 8f4f 	dsb	sy
 80062b2:	f3bf 8f6f 	isb	sy
 80062b6:	e772      	b.n	800619e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80062b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80062ba:	f000 fc7a 	bl	8006bb2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80062be:	f000 ffc7 	bl	8007250 <xTaskResumeAll>
 80062c2:	e76c      	b.n	800619e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80062c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80062c6:	f000 fc74 	bl	8006bb2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062ca:	f000 ffc1 	bl	8007250 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80062ce:	2300      	movs	r3, #0
		}
	}
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3738      	adds	r7, #56	@ 0x38
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	e000ed04 	.word	0xe000ed04

080062dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b08e      	sub	sp, #56	@ 0x38
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
 80062e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80062ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d10b      	bne.n	800630c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006306:	bf00      	nop
 8006308:	bf00      	nop
 800630a:	e7fd      	b.n	8006308 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d103      	bne.n	800631a <xQueueGenericSendFromISR+0x3e>
 8006312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <xQueueGenericSendFromISR+0x42>
 800631a:	2301      	movs	r3, #1
 800631c:	e000      	b.n	8006320 <xQueueGenericSendFromISR+0x44>
 800631e:	2300      	movs	r3, #0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d10b      	bne.n	800633c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006328:	f383 8811 	msr	BASEPRI, r3
 800632c:	f3bf 8f6f 	isb	sy
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	623b      	str	r3, [r7, #32]
}
 8006336:	bf00      	nop
 8006338:	bf00      	nop
 800633a:	e7fd      	b.n	8006338 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	2b02      	cmp	r3, #2
 8006340:	d103      	bne.n	800634a <xQueueGenericSendFromISR+0x6e>
 8006342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006346:	2b01      	cmp	r3, #1
 8006348:	d101      	bne.n	800634e <xQueueGenericSendFromISR+0x72>
 800634a:	2301      	movs	r3, #1
 800634c:	e000      	b.n	8006350 <xQueueGenericSendFromISR+0x74>
 800634e:	2300      	movs	r3, #0
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10b      	bne.n	800636c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006358:	f383 8811 	msr	BASEPRI, r3
 800635c:	f3bf 8f6f 	isb	sy
 8006360:	f3bf 8f4f 	dsb	sy
 8006364:	61fb      	str	r3, [r7, #28]
}
 8006366:	bf00      	nop
 8006368:	bf00      	nop
 800636a:	e7fd      	b.n	8006368 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800636c:	f002 fa10 	bl	8008790 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006370:	f3ef 8211 	mrs	r2, BASEPRI
 8006374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006378:	f383 8811 	msr	BASEPRI, r3
 800637c:	f3bf 8f6f 	isb	sy
 8006380:	f3bf 8f4f 	dsb	sy
 8006384:	61ba      	str	r2, [r7, #24]
 8006386:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006388:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800638a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800638c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006394:	429a      	cmp	r2, r3
 8006396:	d302      	bcc.n	800639e <xQueueGenericSendFromISR+0xc2>
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	2b02      	cmp	r3, #2
 800639c:	d12c      	bne.n	80063f8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800639e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80063a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80063a8:	683a      	ldr	r2, [r7, #0]
 80063aa:	68b9      	ldr	r1, [r7, #8]
 80063ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80063ae:	f000 fb70 	bl	8006a92 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80063b2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80063b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ba:	d112      	bne.n	80063e2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d016      	beq.n	80063f2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c6:	3324      	adds	r3, #36	@ 0x24
 80063c8:	4618      	mov	r0, r3
 80063ca:	f001 f95d 	bl	8007688 <xTaskRemoveFromEventList>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d00e      	beq.n	80063f2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00b      	beq.n	80063f2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2201      	movs	r2, #1
 80063de:	601a      	str	r2, [r3, #0]
 80063e0:	e007      	b.n	80063f2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80063e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063e6:	3301      	adds	r3, #1
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	b25a      	sxtb	r2, r3
 80063ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80063f2:	2301      	movs	r3, #1
 80063f4:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80063f6:	e001      	b.n	80063fc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80063f8:	2300      	movs	r3, #0
 80063fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80063fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063fe:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006406:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800640a:	4618      	mov	r0, r3
 800640c:	3738      	adds	r7, #56	@ 0x38
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}

08006412 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006412:	b580      	push	{r7, lr}
 8006414:	b08e      	sub	sp, #56	@ 0x38
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
 800641a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006422:	2b00      	cmp	r3, #0
 8006424:	d10b      	bne.n	800643e <xQueueGiveFromISR+0x2c>
	__asm volatile
 8006426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800642a:	f383 8811 	msr	BASEPRI, r3
 800642e:	f3bf 8f6f 	isb	sy
 8006432:	f3bf 8f4f 	dsb	sy
 8006436:	623b      	str	r3, [r7, #32]
}
 8006438:	bf00      	nop
 800643a:	bf00      	nop
 800643c:	e7fd      	b.n	800643a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800643e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00b      	beq.n	800645e <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644a:	f383 8811 	msr	BASEPRI, r3
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f3bf 8f4f 	dsb	sy
 8006456:	61fb      	str	r3, [r7, #28]
}
 8006458:	bf00      	nop
 800645a:	bf00      	nop
 800645c:	e7fd      	b.n	800645a <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800645e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d103      	bne.n	800646e <xQueueGiveFromISR+0x5c>
 8006466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d101      	bne.n	8006472 <xQueueGiveFromISR+0x60>
 800646e:	2301      	movs	r3, #1
 8006470:	e000      	b.n	8006474 <xQueueGiveFromISR+0x62>
 8006472:	2300      	movs	r3, #0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d10b      	bne.n	8006490 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647c:	f383 8811 	msr	BASEPRI, r3
 8006480:	f3bf 8f6f 	isb	sy
 8006484:	f3bf 8f4f 	dsb	sy
 8006488:	61bb      	str	r3, [r7, #24]
}
 800648a:	bf00      	nop
 800648c:	bf00      	nop
 800648e:	e7fd      	b.n	800648c <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006490:	f002 f97e 	bl	8008790 <vPortValidateInterruptPriority>
	__asm volatile
 8006494:	f3ef 8211 	mrs	r2, BASEPRI
 8006498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649c:	f383 8811 	msr	BASEPRI, r3
 80064a0:	f3bf 8f6f 	isb	sy
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	617a      	str	r2, [r7, #20]
 80064aa:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80064ac:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80064ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80064b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064b4:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80064b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064bc:	429a      	cmp	r2, r3
 80064be:	d22b      	bcs.n	8006518 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80064c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80064c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80064ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064cc:	1c5a      	adds	r2, r3, #1
 80064ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d0:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80064d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80064d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064da:	d112      	bne.n	8006502 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d016      	beq.n	8006512 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064e6:	3324      	adds	r3, #36	@ 0x24
 80064e8:	4618      	mov	r0, r3
 80064ea:	f001 f8cd 	bl	8007688 <xTaskRemoveFromEventList>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d00e      	beq.n	8006512 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00b      	beq.n	8006512 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	2201      	movs	r2, #1
 80064fe:	601a      	str	r2, [r3, #0]
 8006500:	e007      	b.n	8006512 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006502:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006506:	3301      	adds	r3, #1
 8006508:	b2db      	uxtb	r3, r3
 800650a:	b25a      	sxtb	r2, r3
 800650c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800650e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006512:	2301      	movs	r3, #1
 8006514:	637b      	str	r3, [r7, #52]	@ 0x34
 8006516:	e001      	b.n	800651c <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006518:	2300      	movs	r3, #0
 800651a:	637b      	str	r3, [r7, #52]	@ 0x34
 800651c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f383 8811 	msr	BASEPRI, r3
}
 8006526:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800652a:	4618      	mov	r0, r3
 800652c:	3738      	adds	r7, #56	@ 0x38
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
	...

08006534 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b08c      	sub	sp, #48	@ 0x30
 8006538:	af00      	add	r7, sp, #0
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006540:	2300      	movs	r3, #0
 8006542:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800654a:	2b00      	cmp	r3, #0
 800654c:	d10b      	bne.n	8006566 <xQueueReceive+0x32>
	__asm volatile
 800654e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	623b      	str	r3, [r7, #32]
}
 8006560:	bf00      	nop
 8006562:	bf00      	nop
 8006564:	e7fd      	b.n	8006562 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d103      	bne.n	8006574 <xQueueReceive+0x40>
 800656c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800656e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006570:	2b00      	cmp	r3, #0
 8006572:	d101      	bne.n	8006578 <xQueueReceive+0x44>
 8006574:	2301      	movs	r3, #1
 8006576:	e000      	b.n	800657a <xQueueReceive+0x46>
 8006578:	2300      	movs	r3, #0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10b      	bne.n	8006596 <xQueueReceive+0x62>
	__asm volatile
 800657e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	61fb      	str	r3, [r7, #28]
}
 8006590:	bf00      	nop
 8006592:	bf00      	nop
 8006594:	e7fd      	b.n	8006592 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006596:	f001 fa3b 	bl	8007a10 <xTaskGetSchedulerState>
 800659a:	4603      	mov	r3, r0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d102      	bne.n	80065a6 <xQueueReceive+0x72>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d101      	bne.n	80065aa <xQueueReceive+0x76>
 80065a6:	2301      	movs	r3, #1
 80065a8:	e000      	b.n	80065ac <xQueueReceive+0x78>
 80065aa:	2300      	movs	r3, #0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d10b      	bne.n	80065c8 <xQueueReceive+0x94>
	__asm volatile
 80065b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b4:	f383 8811 	msr	BASEPRI, r3
 80065b8:	f3bf 8f6f 	isb	sy
 80065bc:	f3bf 8f4f 	dsb	sy
 80065c0:	61bb      	str	r3, [r7, #24]
}
 80065c2:	bf00      	nop
 80065c4:	bf00      	nop
 80065c6:	e7fd      	b.n	80065c4 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80065c8:	f002 f820 	bl	800860c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80065cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80065d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d01f      	beq.n	8006618 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80065d8:	68b9      	ldr	r1, [r7, #8]
 80065da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065dc:	f000 fac3 	bl	8006b66 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80065e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e2:	1e5a      	subs	r2, r3, #1
 80065e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d00f      	beq.n	8006610 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f2:	3310      	adds	r3, #16
 80065f4:	4618      	mov	r0, r3
 80065f6:	f001 f847 	bl	8007688 <xTaskRemoveFromEventList>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d007      	beq.n	8006610 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006600:	4b3c      	ldr	r3, [pc, #240]	@ (80066f4 <xQueueReceive+0x1c0>)
 8006602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006610:	f002 f82c 	bl	800866c <vPortExitCritical>
				return pdPASS;
 8006614:	2301      	movs	r3, #1
 8006616:	e069      	b.n	80066ec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d103      	bne.n	8006626 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800661e:	f002 f825 	bl	800866c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006622:	2300      	movs	r3, #0
 8006624:	e062      	b.n	80066ec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006628:	2b00      	cmp	r3, #0
 800662a:	d106      	bne.n	800663a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800662c:	f107 0310 	add.w	r3, r7, #16
 8006630:	4618      	mov	r0, r3
 8006632:	f001 f88d 	bl	8007750 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006636:	2301      	movs	r3, #1
 8006638:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800663a:	f002 f817 	bl	800866c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800663e:	f000 fdf9 	bl	8007234 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006642:	f001 ffe3 	bl	800860c <vPortEnterCritical>
 8006646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006648:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800664c:	b25b      	sxtb	r3, r3
 800664e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006652:	d103      	bne.n	800665c <xQueueReceive+0x128>
 8006654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006656:	2200      	movs	r2, #0
 8006658:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800665c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006662:	b25b      	sxtb	r3, r3
 8006664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006668:	d103      	bne.n	8006672 <xQueueReceive+0x13e>
 800666a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800666c:	2200      	movs	r2, #0
 800666e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006672:	f001 fffb 	bl	800866c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006676:	1d3a      	adds	r2, r7, #4
 8006678:	f107 0310 	add.w	r3, r7, #16
 800667c:	4611      	mov	r1, r2
 800667e:	4618      	mov	r0, r3
 8006680:	f001 f87c 	bl	800777c <xTaskCheckForTimeOut>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d123      	bne.n	80066d2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800668a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800668c:	f000 fae3 	bl	8006c56 <prvIsQueueEmpty>
 8006690:	4603      	mov	r3, r0
 8006692:	2b00      	cmp	r3, #0
 8006694:	d017      	beq.n	80066c6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006698:	3324      	adds	r3, #36	@ 0x24
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	4611      	mov	r1, r2
 800669e:	4618      	mov	r0, r3
 80066a0:	f000 ffa0 	bl	80075e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80066a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066a6:	f000 fa84 	bl	8006bb2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80066aa:	f000 fdd1 	bl	8007250 <xTaskResumeAll>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d189      	bne.n	80065c8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80066b4:	4b0f      	ldr	r3, [pc, #60]	@ (80066f4 <xQueueReceive+0x1c0>)
 80066b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066ba:	601a      	str	r2, [r3, #0]
 80066bc:	f3bf 8f4f 	dsb	sy
 80066c0:	f3bf 8f6f 	isb	sy
 80066c4:	e780      	b.n	80065c8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80066c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066c8:	f000 fa73 	bl	8006bb2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066cc:	f000 fdc0 	bl	8007250 <xTaskResumeAll>
 80066d0:	e77a      	b.n	80065c8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80066d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066d4:	f000 fa6d 	bl	8006bb2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80066d8:	f000 fdba 	bl	8007250 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80066dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066de:	f000 faba 	bl	8006c56 <prvIsQueueEmpty>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f43f af6f 	beq.w	80065c8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80066ea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3730      	adds	r7, #48	@ 0x30
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}
 80066f4:	e000ed04 	.word	0xe000ed04

080066f8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b08e      	sub	sp, #56	@ 0x38
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006702:	2300      	movs	r3, #0
 8006704:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800670a:	2300      	movs	r3, #0
 800670c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800670e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006710:	2b00      	cmp	r3, #0
 8006712:	d10b      	bne.n	800672c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006718:	f383 8811 	msr	BASEPRI, r3
 800671c:	f3bf 8f6f 	isb	sy
 8006720:	f3bf 8f4f 	dsb	sy
 8006724:	623b      	str	r3, [r7, #32]
}
 8006726:	bf00      	nop
 8006728:	bf00      	nop
 800672a:	e7fd      	b.n	8006728 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800672c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800672e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006730:	2b00      	cmp	r3, #0
 8006732:	d00b      	beq.n	800674c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006738:	f383 8811 	msr	BASEPRI, r3
 800673c:	f3bf 8f6f 	isb	sy
 8006740:	f3bf 8f4f 	dsb	sy
 8006744:	61fb      	str	r3, [r7, #28]
}
 8006746:	bf00      	nop
 8006748:	bf00      	nop
 800674a:	e7fd      	b.n	8006748 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800674c:	f001 f960 	bl	8007a10 <xTaskGetSchedulerState>
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d102      	bne.n	800675c <xQueueSemaphoreTake+0x64>
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d101      	bne.n	8006760 <xQueueSemaphoreTake+0x68>
 800675c:	2301      	movs	r3, #1
 800675e:	e000      	b.n	8006762 <xQueueSemaphoreTake+0x6a>
 8006760:	2300      	movs	r3, #0
 8006762:	2b00      	cmp	r3, #0
 8006764:	d10b      	bne.n	800677e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800676a:	f383 8811 	msr	BASEPRI, r3
 800676e:	f3bf 8f6f 	isb	sy
 8006772:	f3bf 8f4f 	dsb	sy
 8006776:	61bb      	str	r3, [r7, #24]
}
 8006778:	bf00      	nop
 800677a:	bf00      	nop
 800677c:	e7fd      	b.n	800677a <xQueueSemaphoreTake+0x82>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800677e:	f001 ff45 	bl	800860c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006786:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800678a:	2b00      	cmp	r3, #0
 800678c:	d024      	beq.n	80067d8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800678e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006790:	1e5a      	subs	r2, r3, #1
 8006792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006794:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d104      	bne.n	80067a8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800679e:	f001 fabb 	bl	8007d18 <pvTaskIncrementMutexHeldCount>
 80067a2:	4602      	mov	r2, r0
 80067a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a6:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d00f      	beq.n	80067d0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067b2:	3310      	adds	r3, #16
 80067b4:	4618      	mov	r0, r3
 80067b6:	f000 ff67 	bl	8007688 <xTaskRemoveFromEventList>
 80067ba:	4603      	mov	r3, r0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d007      	beq.n	80067d0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80067c0:	4b54      	ldr	r3, [pc, #336]	@ (8006914 <xQueueSemaphoreTake+0x21c>)
 80067c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067c6:	601a      	str	r2, [r3, #0]
 80067c8:	f3bf 8f4f 	dsb	sy
 80067cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80067d0:	f001 ff4c 	bl	800866c <vPortExitCritical>
				return pdPASS;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e098      	b.n	800690a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d112      	bne.n	8006804 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80067de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d00b      	beq.n	80067fc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80067e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e8:	f383 8811 	msr	BASEPRI, r3
 80067ec:	f3bf 8f6f 	isb	sy
 80067f0:	f3bf 8f4f 	dsb	sy
 80067f4:	617b      	str	r3, [r7, #20]
}
 80067f6:	bf00      	nop
 80067f8:	bf00      	nop
 80067fa:	e7fd      	b.n	80067f8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80067fc:	f001 ff36 	bl	800866c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006800:	2300      	movs	r3, #0
 8006802:	e082      	b.n	800690a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006806:	2b00      	cmp	r3, #0
 8006808:	d106      	bne.n	8006818 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800680a:	f107 030c 	add.w	r3, r7, #12
 800680e:	4618      	mov	r0, r3
 8006810:	f000 ff9e 	bl	8007750 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006814:	2301      	movs	r3, #1
 8006816:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006818:	f001 ff28 	bl	800866c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800681c:	f000 fd0a 	bl	8007234 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006820:	f001 fef4 	bl	800860c <vPortEnterCritical>
 8006824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006826:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800682a:	b25b      	sxtb	r3, r3
 800682c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006830:	d103      	bne.n	800683a <xQueueSemaphoreTake+0x142>
 8006832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006834:	2200      	movs	r2, #0
 8006836:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800683a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800683c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006840:	b25b      	sxtb	r3, r3
 8006842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006846:	d103      	bne.n	8006850 <xQueueSemaphoreTake+0x158>
 8006848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800684a:	2200      	movs	r2, #0
 800684c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006850:	f001 ff0c 	bl	800866c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006854:	463a      	mov	r2, r7
 8006856:	f107 030c 	add.w	r3, r7, #12
 800685a:	4611      	mov	r1, r2
 800685c:	4618      	mov	r0, r3
 800685e:	f000 ff8d 	bl	800777c <xTaskCheckForTimeOut>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d132      	bne.n	80068ce <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006868:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800686a:	f000 f9f4 	bl	8006c56 <prvIsQueueEmpty>
 800686e:	4603      	mov	r3, r0
 8006870:	2b00      	cmp	r3, #0
 8006872:	d026      	beq.n	80068c2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d109      	bne.n	8006890 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800687c:	f001 fec6 	bl	800860c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8006880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	4618      	mov	r0, r3
 8006886:	f001 f8e1 	bl	8007a4c <xTaskPriorityInherit>
 800688a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800688c:	f001 feee 	bl	800866c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006892:	3324      	adds	r3, #36	@ 0x24
 8006894:	683a      	ldr	r2, [r7, #0]
 8006896:	4611      	mov	r1, r2
 8006898:	4618      	mov	r0, r3
 800689a:	f000 fea3 	bl	80075e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800689e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80068a0:	f000 f987 	bl	8006bb2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80068a4:	f000 fcd4 	bl	8007250 <xTaskResumeAll>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	f47f af67 	bne.w	800677e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80068b0:	4b18      	ldr	r3, [pc, #96]	@ (8006914 <xQueueSemaphoreTake+0x21c>)
 80068b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068b6:	601a      	str	r2, [r3, #0]
 80068b8:	f3bf 8f4f 	dsb	sy
 80068bc:	f3bf 8f6f 	isb	sy
 80068c0:	e75d      	b.n	800677e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80068c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80068c4:	f000 f975 	bl	8006bb2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80068c8:	f000 fcc2 	bl	8007250 <xTaskResumeAll>
 80068cc:	e757      	b.n	800677e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80068ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80068d0:	f000 f96f 	bl	8006bb2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80068d4:	f000 fcbc 	bl	8007250 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80068d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80068da:	f000 f9bc 	bl	8006c56 <prvIsQueueEmpty>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	f43f af4c 	beq.w	800677e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80068e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d00d      	beq.n	8006908 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80068ec:	f001 fe8e 	bl	800860c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80068f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80068f2:	f000 f8b7 	bl	8006a64 <prvGetDisinheritPriorityAfterTimeout>
 80068f6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80068f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80068fe:	4618      	mov	r0, r3
 8006900:	f001 f982 	bl	8007c08 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006904:	f001 feb2 	bl	800866c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006908:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800690a:	4618      	mov	r0, r3
 800690c:	3738      	adds	r7, #56	@ 0x38
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	e000ed04 	.word	0xe000ed04

08006918 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b08e      	sub	sp, #56	@ 0x38
 800691c:	af00      	add	r7, sp, #0
 800691e:	60f8      	str	r0, [r7, #12]
 8006920:	60b9      	str	r1, [r7, #8]
 8006922:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692a:	2b00      	cmp	r3, #0
 800692c:	d10b      	bne.n	8006946 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800692e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006932:	f383 8811 	msr	BASEPRI, r3
 8006936:	f3bf 8f6f 	isb	sy
 800693a:	f3bf 8f4f 	dsb	sy
 800693e:	623b      	str	r3, [r7, #32]
}
 8006940:	bf00      	nop
 8006942:	bf00      	nop
 8006944:	e7fd      	b.n	8006942 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d103      	bne.n	8006954 <xQueueReceiveFromISR+0x3c>
 800694c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006950:	2b00      	cmp	r3, #0
 8006952:	d101      	bne.n	8006958 <xQueueReceiveFromISR+0x40>
 8006954:	2301      	movs	r3, #1
 8006956:	e000      	b.n	800695a <xQueueReceiveFromISR+0x42>
 8006958:	2300      	movs	r3, #0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d10b      	bne.n	8006976 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	61fb      	str	r3, [r7, #28]
}
 8006970:	bf00      	nop
 8006972:	bf00      	nop
 8006974:	e7fd      	b.n	8006972 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006976:	f001 ff0b 	bl	8008790 <vPortValidateInterruptPriority>
	__asm volatile
 800697a:	f3ef 8211 	mrs	r2, BASEPRI
 800697e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006982:	f383 8811 	msr	BASEPRI, r3
 8006986:	f3bf 8f6f 	isb	sy
 800698a:	f3bf 8f4f 	dsb	sy
 800698e:	61ba      	str	r2, [r7, #24]
 8006990:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006992:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006994:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800699a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800699c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d02f      	beq.n	8006a02 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80069a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80069a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80069ac:	68b9      	ldr	r1, [r7, #8]
 80069ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80069b0:	f000 f8d9 	bl	8006b66 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80069b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b6:	1e5a      	subs	r2, r3, #1
 80069b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80069bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80069c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069c4:	d112      	bne.n	80069ec <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d016      	beq.n	80069fc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d0:	3310      	adds	r3, #16
 80069d2:	4618      	mov	r0, r3
 80069d4:	f000 fe58 	bl	8007688 <xTaskRemoveFromEventList>
 80069d8:	4603      	mov	r3, r0
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d00e      	beq.n	80069fc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d00b      	beq.n	80069fc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	601a      	str	r2, [r3, #0]
 80069ea:	e007      	b.n	80069fc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80069ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069f0:	3301      	adds	r3, #1
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	b25a      	sxtb	r2, r3
 80069f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80069fc:	2301      	movs	r3, #1
 80069fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a00:	e001      	b.n	8006a06 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8006a02:	2300      	movs	r3, #0
 8006a04:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a08:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	f383 8811 	msr	BASEPRI, r3
}
 8006a10:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3738      	adds	r7, #56	@ 0x38
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d10b      	bne.n	8006a46 <vQueueDelete+0x2a>
	__asm volatile
 8006a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a32:	f383 8811 	msr	BASEPRI, r3
 8006a36:	f3bf 8f6f 	isb	sy
 8006a3a:	f3bf 8f4f 	dsb	sy
 8006a3e:	60bb      	str	r3, [r7, #8]
}
 8006a40:	bf00      	nop
 8006a42:	bf00      	nop
 8006a44:	e7fd      	b.n	8006a42 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006a46:	68f8      	ldr	r0, [r7, #12]
 8006a48:	f000 f95c 	bl	8006d04 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d102      	bne.n	8006a5c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8006a56:	68f8      	ldr	r0, [r7, #12]
 8006a58:	f001 ffa2 	bl	80089a0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006a5c:	bf00      	nop
 8006a5e:	3710      	adds	r7, #16
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d006      	beq.n	8006a82 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006a7e:	60fb      	str	r3, [r7, #12]
 8006a80:	e001      	b.n	8006a86 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006a82:	2300      	movs	r3, #0
 8006a84:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006a86:	68fb      	ldr	r3, [r7, #12]
	}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3714      	adds	r7, #20
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bc80      	pop	{r7}
 8006a90:	4770      	bx	lr

08006a92 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006a92:	b580      	push	{r7, lr}
 8006a94:	b086      	sub	sp, #24
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	60f8      	str	r0, [r7, #12]
 8006a9a:	60b9      	str	r1, [r7, #8]
 8006a9c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aa6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d10d      	bne.n	8006acc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d14d      	bne.n	8006b54 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	4618      	mov	r0, r3
 8006abe:	f001 f833 	bl	8007b28 <xTaskPriorityDisinherit>
 8006ac2:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	605a      	str	r2, [r3, #4]
 8006aca:	e043      	b.n	8006b54 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d119      	bne.n	8006b06 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6898      	ldr	r0, [r3, #8]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ada:	461a      	mov	r2, r3
 8006adc:	68b9      	ldr	r1, [r7, #8]
 8006ade:	f002 f8a1 	bl	8008c24 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	689a      	ldr	r2, [r3, #8]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aea:	441a      	add	r2, r3
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	689a      	ldr	r2, [r3, #8]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d32b      	bcc.n	8006b54 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	609a      	str	r2, [r3, #8]
 8006b04:	e026      	b.n	8006b54 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	68d8      	ldr	r0, [r3, #12]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b0e:	461a      	mov	r2, r3
 8006b10:	68b9      	ldr	r1, [r7, #8]
 8006b12:	f002 f887 	bl	8008c24 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	68da      	ldr	r2, [r3, #12]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b1e:	425b      	negs	r3, r3
 8006b20:	441a      	add	r2, r3
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	68da      	ldr	r2, [r3, #12]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d207      	bcs.n	8006b42 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b3a:	425b      	negs	r3, r3
 8006b3c:	441a      	add	r2, r3
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d105      	bne.n	8006b54 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d002      	beq.n	8006b54 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	3b01      	subs	r3, #1
 8006b52:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	1c5a      	adds	r2, r3, #1
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006b5c:	697b      	ldr	r3, [r7, #20]
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3718      	adds	r7, #24
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006b66:	b580      	push	{r7, lr}
 8006b68:	b082      	sub	sp, #8
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
 8006b6e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d018      	beq.n	8006baa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	68da      	ldr	r2, [r3, #12]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b80:	441a      	add	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68da      	ldr	r2, [r3, #12]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d303      	bcc.n	8006b9a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	68d9      	ldr	r1, [r3, #12]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	6838      	ldr	r0, [r7, #0]
 8006ba6:	f002 f83d 	bl	8008c24 <memcpy>
	}
}
 8006baa:	bf00      	nop
 8006bac:	3708      	adds	r7, #8
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}

08006bb2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006bb2:	b580      	push	{r7, lr}
 8006bb4:	b084      	sub	sp, #16
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006bba:	f001 fd27 	bl	800860c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bc4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006bc6:	e011      	b.n	8006bec <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d012      	beq.n	8006bf6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	3324      	adds	r3, #36	@ 0x24
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	f000 fd57 	bl	8007688 <xTaskRemoveFromEventList>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d001      	beq.n	8006be4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006be0:	f000 fe30 	bl	8007844 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006be4:	7bfb      	ldrb	r3, [r7, #15]
 8006be6:	3b01      	subs	r3, #1
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006bec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	dce9      	bgt.n	8006bc8 <prvUnlockQueue+0x16>
 8006bf4:	e000      	b.n	8006bf8 <prvUnlockQueue+0x46>
					break;
 8006bf6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	22ff      	movs	r2, #255	@ 0xff
 8006bfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006c00:	f001 fd34 	bl	800866c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006c04:	f001 fd02 	bl	800860c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c0e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c10:	e011      	b.n	8006c36 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d012      	beq.n	8006c40 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	3310      	adds	r3, #16
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f000 fd32 	bl	8007688 <xTaskRemoveFromEventList>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006c2a:	f000 fe0b 	bl	8007844 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006c2e:	7bbb      	ldrb	r3, [r7, #14]
 8006c30:	3b01      	subs	r3, #1
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	dce9      	bgt.n	8006c12 <prvUnlockQueue+0x60>
 8006c3e:	e000      	b.n	8006c42 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006c40:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	22ff      	movs	r2, #255	@ 0xff
 8006c46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006c4a:	f001 fd0f 	bl	800866c <vPortExitCritical>
}
 8006c4e:	bf00      	nop
 8006c50:	3710      	adds	r7, #16
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}

08006c56 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006c56:	b580      	push	{r7, lr}
 8006c58:	b084      	sub	sp, #16
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006c5e:	f001 fcd5 	bl	800860c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d102      	bne.n	8006c70 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	60fb      	str	r3, [r7, #12]
 8006c6e:	e001      	b.n	8006c74 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006c70:	2300      	movs	r3, #0
 8006c72:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006c74:	f001 fcfa 	bl	800866c <vPortExitCritical>

	return xReturn;
 8006c78:	68fb      	ldr	r3, [r7, #12]
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3710      	adds	r7, #16
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}

08006c82 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006c82:	b580      	push	{r7, lr}
 8006c84:	b084      	sub	sp, #16
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006c8a:	f001 fcbf 	bl	800860c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d102      	bne.n	8006ca0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	60fb      	str	r3, [r7, #12]
 8006c9e:	e001      	b.n	8006ca4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ca4:	f001 fce2 	bl	800866c <vPortExitCritical>

	return xReturn;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3710      	adds	r7, #16
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
	...

08006cb4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b085      	sub	sp, #20
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	60fb      	str	r3, [r7, #12]
 8006cc2:	e014      	b.n	8006cee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006cc4:	4a0e      	ldr	r2, [pc, #56]	@ (8006d00 <vQueueAddToRegistry+0x4c>)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d10b      	bne.n	8006ce8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006cd0:	490b      	ldr	r1, [pc, #44]	@ (8006d00 <vQueueAddToRegistry+0x4c>)
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	683a      	ldr	r2, [r7, #0]
 8006cd6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006cda:	4a09      	ldr	r2, [pc, #36]	@ (8006d00 <vQueueAddToRegistry+0x4c>)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	00db      	lsls	r3, r3, #3
 8006ce0:	4413      	add	r3, r2
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006ce6:	e006      	b.n	8006cf6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	3301      	adds	r3, #1
 8006cec:	60fb      	str	r3, [r7, #12]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2b07      	cmp	r3, #7
 8006cf2:	d9e7      	bls.n	8006cc4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006cf4:	bf00      	nop
 8006cf6:	bf00      	nop
 8006cf8:	3714      	adds	r7, #20
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bc80      	pop	{r7}
 8006cfe:	4770      	bx	lr
 8006d00:	20000d38 	.word	0x20000d38

08006d04 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006d04:	b480      	push	{r7}
 8006d06:	b085      	sub	sp, #20
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	60fb      	str	r3, [r7, #12]
 8006d10:	e016      	b.n	8006d40 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006d12:	4a10      	ldr	r2, [pc, #64]	@ (8006d54 <vQueueUnregisterQueue+0x50>)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	00db      	lsls	r3, r3, #3
 8006d18:	4413      	add	r3, r2
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	d10b      	bne.n	8006d3a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006d22:	4a0c      	ldr	r2, [pc, #48]	@ (8006d54 <vQueueUnregisterQueue+0x50>)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2100      	movs	r1, #0
 8006d28:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006d2c:	4a09      	ldr	r2, [pc, #36]	@ (8006d54 <vQueueUnregisterQueue+0x50>)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	00db      	lsls	r3, r3, #3
 8006d32:	4413      	add	r3, r2
 8006d34:	2200      	movs	r2, #0
 8006d36:	605a      	str	r2, [r3, #4]
				break;
 8006d38:	e006      	b.n	8006d48 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	3301      	adds	r3, #1
 8006d3e:	60fb      	str	r3, [r7, #12]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2b07      	cmp	r3, #7
 8006d44:	d9e5      	bls.n	8006d12 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006d46:	bf00      	nop
 8006d48:	bf00      	nop
 8006d4a:	3714      	adds	r7, #20
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bc80      	pop	{r7}
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	20000d38 	.word	0x20000d38

08006d58 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b086      	sub	sp, #24
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006d68:	f001 fc50 	bl	800860c <vPortEnterCritical>
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006d72:	b25b      	sxtb	r3, r3
 8006d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d78:	d103      	bne.n	8006d82 <vQueueWaitForMessageRestricted+0x2a>
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d88:	b25b      	sxtb	r3, r3
 8006d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d8e:	d103      	bne.n	8006d98 <vQueueWaitForMessageRestricted+0x40>
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	2200      	movs	r2, #0
 8006d94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d98:	f001 fc68 	bl	800866c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d106      	bne.n	8006db2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	3324      	adds	r3, #36	@ 0x24
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	68b9      	ldr	r1, [r7, #8]
 8006dac:	4618      	mov	r0, r3
 8006dae:	f000 fc3f 	bl	8007630 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006db2:	6978      	ldr	r0, [r7, #20]
 8006db4:	f7ff fefd 	bl	8006bb2 <prvUnlockQueue>
	}
 8006db8:	bf00      	nop
 8006dba:	3718      	adds	r7, #24
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b08e      	sub	sp, #56	@ 0x38
 8006dc4:	af04      	add	r7, sp, #16
 8006dc6:	60f8      	str	r0, [r7, #12]
 8006dc8:	60b9      	str	r1, [r7, #8]
 8006dca:	607a      	str	r2, [r7, #4]
 8006dcc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d10b      	bne.n	8006dec <xTaskCreateStatic+0x2c>
	__asm volatile
 8006dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd8:	f383 8811 	msr	BASEPRI, r3
 8006ddc:	f3bf 8f6f 	isb	sy
 8006de0:	f3bf 8f4f 	dsb	sy
 8006de4:	623b      	str	r3, [r7, #32]
}
 8006de6:	bf00      	nop
 8006de8:	bf00      	nop
 8006dea:	e7fd      	b.n	8006de8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d10b      	bne.n	8006e0a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df6:	f383 8811 	msr	BASEPRI, r3
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	61fb      	str	r3, [r7, #28]
}
 8006e04:	bf00      	nop
 8006e06:	bf00      	nop
 8006e08:	e7fd      	b.n	8006e06 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006e0a:	235c      	movs	r3, #92	@ 0x5c
 8006e0c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	2b5c      	cmp	r3, #92	@ 0x5c
 8006e12:	d00b      	beq.n	8006e2c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e18:	f383 8811 	msr	BASEPRI, r3
 8006e1c:	f3bf 8f6f 	isb	sy
 8006e20:	f3bf 8f4f 	dsb	sy
 8006e24:	61bb      	str	r3, [r7, #24]
}
 8006e26:	bf00      	nop
 8006e28:	bf00      	nop
 8006e2a:	e7fd      	b.n	8006e28 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d01e      	beq.n	8006e70 <xTaskCreateStatic+0xb0>
 8006e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d01b      	beq.n	8006e70 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e3a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e40:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e44:	2202      	movs	r2, #2
 8006e46:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	9303      	str	r3, [sp, #12]
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e50:	9302      	str	r3, [sp, #8]
 8006e52:	f107 0314 	add.w	r3, r7, #20
 8006e56:	9301      	str	r3, [sp, #4]
 8006e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5a:	9300      	str	r3, [sp, #0]
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	68b9      	ldr	r1, [r7, #8]
 8006e62:	68f8      	ldr	r0, [r7, #12]
 8006e64:	f000 f850 	bl	8006f08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e68:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006e6a:	f000 f8d5 	bl	8007018 <prvAddNewTaskToReadyList>
 8006e6e:	e001      	b.n	8006e74 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8006e70:	2300      	movs	r3, #0
 8006e72:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006e74:	697b      	ldr	r3, [r7, #20]
	}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3728      	adds	r7, #40	@ 0x28
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}

08006e7e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006e7e:	b580      	push	{r7, lr}
 8006e80:	b08c      	sub	sp, #48	@ 0x30
 8006e82:	af04      	add	r7, sp, #16
 8006e84:	60f8      	str	r0, [r7, #12]
 8006e86:	60b9      	str	r1, [r7, #8]
 8006e88:	603b      	str	r3, [r7, #0]
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e8e:	88fb      	ldrh	r3, [r7, #6]
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	4618      	mov	r0, r3
 8006e94:	f001 fcbc 	bl	8008810 <pvPortMalloc>
 8006e98:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d00e      	beq.n	8006ebe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006ea0:	205c      	movs	r0, #92	@ 0x5c
 8006ea2:	f001 fcb5 	bl	8008810 <pvPortMalloc>
 8006ea6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d003      	beq.n	8006eb6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006eae:	69fb      	ldr	r3, [r7, #28]
 8006eb0:	697a      	ldr	r2, [r7, #20]
 8006eb2:	631a      	str	r2, [r3, #48]	@ 0x30
 8006eb4:	e005      	b.n	8006ec2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006eb6:	6978      	ldr	r0, [r7, #20]
 8006eb8:	f001 fd72 	bl	80089a0 <vPortFree>
 8006ebc:	e001      	b.n	8006ec2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006ec2:	69fb      	ldr	r3, [r7, #28]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d017      	beq.n	8006ef8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006ec8:	69fb      	ldr	r3, [r7, #28]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006ed0:	88fa      	ldrh	r2, [r7, #6]
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	9303      	str	r3, [sp, #12]
 8006ed6:	69fb      	ldr	r3, [r7, #28]
 8006ed8:	9302      	str	r3, [sp, #8]
 8006eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006edc:	9301      	str	r3, [sp, #4]
 8006ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ee0:	9300      	str	r3, [sp, #0]
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	68b9      	ldr	r1, [r7, #8]
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f000 f80e 	bl	8006f08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006eec:	69f8      	ldr	r0, [r7, #28]
 8006eee:	f000 f893 	bl	8007018 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	61bb      	str	r3, [r7, #24]
 8006ef6:	e002      	b.n	8006efe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8006efc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006efe:	69bb      	ldr	r3, [r7, #24]
	}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3720      	adds	r7, #32
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b088      	sub	sp, #32
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	607a      	str	r2, [r7, #4]
 8006f14:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f18:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	009b      	lsls	r3, r3, #2
 8006f1e:	461a      	mov	r2, r3
 8006f20:	21a5      	movs	r1, #165	@ 0xa5
 8006f22:	f001 fe53 	bl	8008bcc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f28:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006f30:	3b01      	subs	r3, #1
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	4413      	add	r3, r2
 8006f36:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006f38:	69bb      	ldr	r3, [r7, #24]
 8006f3a:	f023 0307 	bic.w	r3, r3, #7
 8006f3e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006f40:	69bb      	ldr	r3, [r7, #24]
 8006f42:	f003 0307 	and.w	r3, r3, #7
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00b      	beq.n	8006f62 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f4e:	f383 8811 	msr	BASEPRI, r3
 8006f52:	f3bf 8f6f 	isb	sy
 8006f56:	f3bf 8f4f 	dsb	sy
 8006f5a:	617b      	str	r3, [r7, #20]
}
 8006f5c:	bf00      	nop
 8006f5e:	bf00      	nop
 8006f60:	e7fd      	b.n	8006f5e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f62:	2300      	movs	r3, #0
 8006f64:	61fb      	str	r3, [r7, #28]
 8006f66:	e012      	b.n	8006f8e <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006f68:	68ba      	ldr	r2, [r7, #8]
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	7819      	ldrb	r1, [r3, #0]
 8006f70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	4413      	add	r3, r2
 8006f76:	3334      	adds	r3, #52	@ 0x34
 8006f78:	460a      	mov	r2, r1
 8006f7a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006f7c:	68ba      	ldr	r2, [r7, #8]
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	4413      	add	r3, r2
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d006      	beq.n	8006f96 <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	3301      	adds	r3, #1
 8006f8c:	61fb      	str	r3, [r7, #28]
 8006f8e:	69fb      	ldr	r3, [r7, #28]
 8006f90:	2b0f      	cmp	r3, #15
 8006f92:	d9e9      	bls.n	8006f68 <prvInitialiseNewTask+0x60>
 8006f94:	e000      	b.n	8006f98 <prvInitialiseNewTask+0x90>
		{
			break;
 8006f96:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fa2:	2b37      	cmp	r3, #55	@ 0x37
 8006fa4:	d901      	bls.n	8006faa <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006fa6:	2337      	movs	r3, #55	@ 0x37
 8006fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006fae:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006fb4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb8:	2200      	movs	r2, #0
 8006fba:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fbe:	3304      	adds	r3, #4
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f7fe fe42 	bl	8005c4a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc8:	3318      	adds	r3, #24
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7fe fe3d 	bl	8005c4a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fd4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fd8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fde:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fe4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe8:	2200      	movs	r2, #0
 8006fea:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006ff4:	683a      	ldr	r2, [r7, #0]
 8006ff6:	68f9      	ldr	r1, [r7, #12]
 8006ff8:	69b8      	ldr	r0, [r7, #24]
 8006ffa:	f001 fa15 	bl	8008428 <pxPortInitialiseStack>
 8006ffe:	4602      	mov	r2, r0
 8007000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007002:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007006:	2b00      	cmp	r3, #0
 8007008:	d002      	beq.n	8007010 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800700a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800700c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800700e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007010:	bf00      	nop
 8007012:	3720      	adds	r7, #32
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b082      	sub	sp, #8
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007020:	f001 faf4 	bl	800860c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007024:	4b2d      	ldr	r3, [pc, #180]	@ (80070dc <prvAddNewTaskToReadyList+0xc4>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	3301      	adds	r3, #1
 800702a:	4a2c      	ldr	r2, [pc, #176]	@ (80070dc <prvAddNewTaskToReadyList+0xc4>)
 800702c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800702e:	4b2c      	ldr	r3, [pc, #176]	@ (80070e0 <prvAddNewTaskToReadyList+0xc8>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d109      	bne.n	800704a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007036:	4a2a      	ldr	r2, [pc, #168]	@ (80070e0 <prvAddNewTaskToReadyList+0xc8>)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800703c:	4b27      	ldr	r3, [pc, #156]	@ (80070dc <prvAddNewTaskToReadyList+0xc4>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2b01      	cmp	r3, #1
 8007042:	d110      	bne.n	8007066 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007044:	f000 fc22 	bl	800788c <prvInitialiseTaskLists>
 8007048:	e00d      	b.n	8007066 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800704a:	4b26      	ldr	r3, [pc, #152]	@ (80070e4 <prvAddNewTaskToReadyList+0xcc>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d109      	bne.n	8007066 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007052:	4b23      	ldr	r3, [pc, #140]	@ (80070e0 <prvAddNewTaskToReadyList+0xc8>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800705c:	429a      	cmp	r2, r3
 800705e:	d802      	bhi.n	8007066 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007060:	4a1f      	ldr	r2, [pc, #124]	@ (80070e0 <prvAddNewTaskToReadyList+0xc8>)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007066:	4b20      	ldr	r3, [pc, #128]	@ (80070e8 <prvAddNewTaskToReadyList+0xd0>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	3301      	adds	r3, #1
 800706c:	4a1e      	ldr	r2, [pc, #120]	@ (80070e8 <prvAddNewTaskToReadyList+0xd0>)
 800706e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007070:	4b1d      	ldr	r3, [pc, #116]	@ (80070e8 <prvAddNewTaskToReadyList+0xd0>)
 8007072:	681a      	ldr	r2, [r3, #0]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800707c:	4b1b      	ldr	r3, [pc, #108]	@ (80070ec <prvAddNewTaskToReadyList+0xd4>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	429a      	cmp	r2, r3
 8007082:	d903      	bls.n	800708c <prvAddNewTaskToReadyList+0x74>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007088:	4a18      	ldr	r2, [pc, #96]	@ (80070ec <prvAddNewTaskToReadyList+0xd4>)
 800708a:	6013      	str	r3, [r2, #0]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007090:	4613      	mov	r3, r2
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	4413      	add	r3, r2
 8007096:	009b      	lsls	r3, r3, #2
 8007098:	4a15      	ldr	r2, [pc, #84]	@ (80070f0 <prvAddNewTaskToReadyList+0xd8>)
 800709a:	441a      	add	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	3304      	adds	r3, #4
 80070a0:	4619      	mov	r1, r3
 80070a2:	4610      	mov	r0, r2
 80070a4:	f7fe fddd 	bl	8005c62 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80070a8:	f001 fae0 	bl	800866c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80070ac:	4b0d      	ldr	r3, [pc, #52]	@ (80070e4 <prvAddNewTaskToReadyList+0xcc>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d00e      	beq.n	80070d2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80070b4:	4b0a      	ldr	r3, [pc, #40]	@ (80070e0 <prvAddNewTaskToReadyList+0xc8>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070be:	429a      	cmp	r2, r3
 80070c0:	d207      	bcs.n	80070d2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80070c2:	4b0c      	ldr	r3, [pc, #48]	@ (80070f4 <prvAddNewTaskToReadyList+0xdc>)
 80070c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070c8:	601a      	str	r2, [r3, #0]
 80070ca:	f3bf 8f4f 	dsb	sy
 80070ce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070d2:	bf00      	nop
 80070d4:	3708      	adds	r7, #8
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}
 80070da:	bf00      	nop
 80070dc:	2000124c 	.word	0x2000124c
 80070e0:	20000d78 	.word	0x20000d78
 80070e4:	20001258 	.word	0x20001258
 80070e8:	20001268 	.word	0x20001268
 80070ec:	20001254 	.word	0x20001254
 80070f0:	20000d7c 	.word	0x20000d7c
 80070f4:	e000ed04 	.word	0xe000ed04

080070f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007100:	2300      	movs	r3, #0
 8007102:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d018      	beq.n	800713c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800710a:	4b14      	ldr	r3, [pc, #80]	@ (800715c <vTaskDelay+0x64>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d00b      	beq.n	800712a <vTaskDelay+0x32>
	__asm volatile
 8007112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007116:	f383 8811 	msr	BASEPRI, r3
 800711a:	f3bf 8f6f 	isb	sy
 800711e:	f3bf 8f4f 	dsb	sy
 8007122:	60bb      	str	r3, [r7, #8]
}
 8007124:	bf00      	nop
 8007126:	bf00      	nop
 8007128:	e7fd      	b.n	8007126 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800712a:	f000 f883 	bl	8007234 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800712e:	2100      	movs	r1, #0
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 fe05 	bl	8007d40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007136:	f000 f88b 	bl	8007250 <xTaskResumeAll>
 800713a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d107      	bne.n	8007152 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007142:	4b07      	ldr	r3, [pc, #28]	@ (8007160 <vTaskDelay+0x68>)
 8007144:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007148:	601a      	str	r2, [r3, #0]
 800714a:	f3bf 8f4f 	dsb	sy
 800714e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007152:	bf00      	nop
 8007154:	3710      	adds	r7, #16
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop
 800715c:	20001274 	.word	0x20001274
 8007160:	e000ed04 	.word	0xe000ed04

08007164 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b08a      	sub	sp, #40	@ 0x28
 8007168:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800716a:	2300      	movs	r3, #0
 800716c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800716e:	2300      	movs	r3, #0
 8007170:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007172:	463a      	mov	r2, r7
 8007174:	1d39      	adds	r1, r7, #4
 8007176:	f107 0308 	add.w	r3, r7, #8
 800717a:	4618      	mov	r0, r3
 800717c:	f7fe fd14 	bl	8005ba8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007180:	6839      	ldr	r1, [r7, #0]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	68ba      	ldr	r2, [r7, #8]
 8007186:	9202      	str	r2, [sp, #8]
 8007188:	9301      	str	r3, [sp, #4]
 800718a:	2300      	movs	r3, #0
 800718c:	9300      	str	r3, [sp, #0]
 800718e:	2300      	movs	r3, #0
 8007190:	460a      	mov	r2, r1
 8007192:	4922      	ldr	r1, [pc, #136]	@ (800721c <vTaskStartScheduler+0xb8>)
 8007194:	4822      	ldr	r0, [pc, #136]	@ (8007220 <vTaskStartScheduler+0xbc>)
 8007196:	f7ff fe13 	bl	8006dc0 <xTaskCreateStatic>
 800719a:	4603      	mov	r3, r0
 800719c:	4a21      	ldr	r2, [pc, #132]	@ (8007224 <vTaskStartScheduler+0xc0>)
 800719e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80071a0:	4b20      	ldr	r3, [pc, #128]	@ (8007224 <vTaskStartScheduler+0xc0>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d002      	beq.n	80071ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80071a8:	2301      	movs	r3, #1
 80071aa:	617b      	str	r3, [r7, #20]
 80071ac:	e001      	b.n	80071b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80071ae:	2300      	movs	r3, #0
 80071b0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d102      	bne.n	80071be <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80071b8:	f000 fe16 	bl	8007de8 <xTimerCreateTimerTask>
 80071bc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d116      	bne.n	80071f2 <vTaskStartScheduler+0x8e>
	__asm volatile
 80071c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c8:	f383 8811 	msr	BASEPRI, r3
 80071cc:	f3bf 8f6f 	isb	sy
 80071d0:	f3bf 8f4f 	dsb	sy
 80071d4:	613b      	str	r3, [r7, #16]
}
 80071d6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80071d8:	4b13      	ldr	r3, [pc, #76]	@ (8007228 <vTaskStartScheduler+0xc4>)
 80071da:	f04f 32ff 	mov.w	r2, #4294967295
 80071de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80071e0:	4b12      	ldr	r3, [pc, #72]	@ (800722c <vTaskStartScheduler+0xc8>)
 80071e2:	2201      	movs	r2, #1
 80071e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80071e6:	4b12      	ldr	r3, [pc, #72]	@ (8007230 <vTaskStartScheduler+0xcc>)
 80071e8:	2200      	movs	r2, #0
 80071ea:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80071ec:	f001 f99c 	bl	8008528 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80071f0:	e00f      	b.n	8007212 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f8:	d10b      	bne.n	8007212 <vTaskStartScheduler+0xae>
	__asm volatile
 80071fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071fe:	f383 8811 	msr	BASEPRI, r3
 8007202:	f3bf 8f6f 	isb	sy
 8007206:	f3bf 8f4f 	dsb	sy
 800720a:	60fb      	str	r3, [r7, #12]
}
 800720c:	bf00      	nop
 800720e:	bf00      	nop
 8007210:	e7fd      	b.n	800720e <vTaskStartScheduler+0xaa>
}
 8007212:	bf00      	nop
 8007214:	3718      	adds	r7, #24
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
 800721a:	bf00      	nop
 800721c:	08008d9c 	.word	0x08008d9c
 8007220:	0800785d 	.word	0x0800785d
 8007224:	20001270 	.word	0x20001270
 8007228:	2000126c 	.word	0x2000126c
 800722c:	20001258 	.word	0x20001258
 8007230:	20001250 	.word	0x20001250

08007234 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007234:	b480      	push	{r7}
 8007236:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007238:	4b04      	ldr	r3, [pc, #16]	@ (800724c <vTaskSuspendAll+0x18>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	3301      	adds	r3, #1
 800723e:	4a03      	ldr	r2, [pc, #12]	@ (800724c <vTaskSuspendAll+0x18>)
 8007240:	6013      	str	r3, [r2, #0]
}
 8007242:	bf00      	nop
 8007244:	46bd      	mov	sp, r7
 8007246:	bc80      	pop	{r7}
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	20001274 	.word	0x20001274

08007250 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007256:	2300      	movs	r3, #0
 8007258:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800725a:	2300      	movs	r3, #0
 800725c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800725e:	4b42      	ldr	r3, [pc, #264]	@ (8007368 <xTaskResumeAll+0x118>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10b      	bne.n	800727e <xTaskResumeAll+0x2e>
	__asm volatile
 8007266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800726a:	f383 8811 	msr	BASEPRI, r3
 800726e:	f3bf 8f6f 	isb	sy
 8007272:	f3bf 8f4f 	dsb	sy
 8007276:	603b      	str	r3, [r7, #0]
}
 8007278:	bf00      	nop
 800727a:	bf00      	nop
 800727c:	e7fd      	b.n	800727a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800727e:	f001 f9c5 	bl	800860c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007282:	4b39      	ldr	r3, [pc, #228]	@ (8007368 <xTaskResumeAll+0x118>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	3b01      	subs	r3, #1
 8007288:	4a37      	ldr	r2, [pc, #220]	@ (8007368 <xTaskResumeAll+0x118>)
 800728a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800728c:	4b36      	ldr	r3, [pc, #216]	@ (8007368 <xTaskResumeAll+0x118>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d162      	bne.n	800735a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007294:	4b35      	ldr	r3, [pc, #212]	@ (800736c <xTaskResumeAll+0x11c>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d05e      	beq.n	800735a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800729c:	e02f      	b.n	80072fe <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800729e:	4b34      	ldr	r3, [pc, #208]	@ (8007370 <xTaskResumeAll+0x120>)
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	3318      	adds	r3, #24
 80072aa:	4618      	mov	r0, r3
 80072ac:	f7fe fd34 	bl	8005d18 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	3304      	adds	r3, #4
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7fe fd2f 	bl	8005d18 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072be:	4b2d      	ldr	r3, [pc, #180]	@ (8007374 <xTaskResumeAll+0x124>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d903      	bls.n	80072ce <xTaskResumeAll+0x7e>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ca:	4a2a      	ldr	r2, [pc, #168]	@ (8007374 <xTaskResumeAll+0x124>)
 80072cc:	6013      	str	r3, [r2, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072d2:	4613      	mov	r3, r2
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	4413      	add	r3, r2
 80072d8:	009b      	lsls	r3, r3, #2
 80072da:	4a27      	ldr	r2, [pc, #156]	@ (8007378 <xTaskResumeAll+0x128>)
 80072dc:	441a      	add	r2, r3
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	3304      	adds	r3, #4
 80072e2:	4619      	mov	r1, r3
 80072e4:	4610      	mov	r0, r2
 80072e6:	f7fe fcbc 	bl	8005c62 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072ee:	4b23      	ldr	r3, [pc, #140]	@ (800737c <xTaskResumeAll+0x12c>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d302      	bcc.n	80072fe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80072f8:	4b21      	ldr	r3, [pc, #132]	@ (8007380 <xTaskResumeAll+0x130>)
 80072fa:	2201      	movs	r2, #1
 80072fc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80072fe:	4b1c      	ldr	r3, [pc, #112]	@ (8007370 <xTaskResumeAll+0x120>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1cb      	bne.n	800729e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d001      	beq.n	8007310 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800730c:	f000 fb5c 	bl	80079c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007310:	4b1c      	ldr	r3, [pc, #112]	@ (8007384 <xTaskResumeAll+0x134>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d010      	beq.n	800733e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800731c:	f000 f844 	bl	80073a8 <xTaskIncrementTick>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d002      	beq.n	800732c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007326:	4b16      	ldr	r3, [pc, #88]	@ (8007380 <xTaskResumeAll+0x130>)
 8007328:	2201      	movs	r2, #1
 800732a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	3b01      	subs	r3, #1
 8007330:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d1f1      	bne.n	800731c <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8007338:	4b12      	ldr	r3, [pc, #72]	@ (8007384 <xTaskResumeAll+0x134>)
 800733a:	2200      	movs	r2, #0
 800733c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800733e:	4b10      	ldr	r3, [pc, #64]	@ (8007380 <xTaskResumeAll+0x130>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d009      	beq.n	800735a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007346:	2301      	movs	r3, #1
 8007348:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800734a:	4b0f      	ldr	r3, [pc, #60]	@ (8007388 <xTaskResumeAll+0x138>)
 800734c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007350:	601a      	str	r2, [r3, #0]
 8007352:	f3bf 8f4f 	dsb	sy
 8007356:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800735a:	f001 f987 	bl	800866c <vPortExitCritical>

	return xAlreadyYielded;
 800735e:	68bb      	ldr	r3, [r7, #8]
}
 8007360:	4618      	mov	r0, r3
 8007362:	3710      	adds	r7, #16
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}
 8007368:	20001274 	.word	0x20001274
 800736c:	2000124c 	.word	0x2000124c
 8007370:	2000120c 	.word	0x2000120c
 8007374:	20001254 	.word	0x20001254
 8007378:	20000d7c 	.word	0x20000d7c
 800737c:	20000d78 	.word	0x20000d78
 8007380:	20001260 	.word	0x20001260
 8007384:	2000125c 	.word	0x2000125c
 8007388:	e000ed04 	.word	0xe000ed04

0800738c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007392:	4b04      	ldr	r3, [pc, #16]	@ (80073a4 <xTaskGetTickCount+0x18>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007398:	687b      	ldr	r3, [r7, #4]
}
 800739a:	4618      	mov	r0, r3
 800739c:	370c      	adds	r7, #12
 800739e:	46bd      	mov	sp, r7
 80073a0:	bc80      	pop	{r7}
 80073a2:	4770      	bx	lr
 80073a4:	20001250 	.word	0x20001250

080073a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b086      	sub	sp, #24
 80073ac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80073ae:	2300      	movs	r3, #0
 80073b0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073b2:	4b52      	ldr	r3, [pc, #328]	@ (80074fc <xTaskIncrementTick+0x154>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	f040 808f 	bne.w	80074da <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80073bc:	4b50      	ldr	r3, [pc, #320]	@ (8007500 <xTaskIncrementTick+0x158>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	3301      	adds	r3, #1
 80073c2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80073c4:	4a4e      	ldr	r2, [pc, #312]	@ (8007500 <xTaskIncrementTick+0x158>)
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d121      	bne.n	8007414 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80073d0:	4b4c      	ldr	r3, [pc, #304]	@ (8007504 <xTaskIncrementTick+0x15c>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00b      	beq.n	80073f2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80073da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073de:	f383 8811 	msr	BASEPRI, r3
 80073e2:	f3bf 8f6f 	isb	sy
 80073e6:	f3bf 8f4f 	dsb	sy
 80073ea:	603b      	str	r3, [r7, #0]
}
 80073ec:	bf00      	nop
 80073ee:	bf00      	nop
 80073f0:	e7fd      	b.n	80073ee <xTaskIncrementTick+0x46>
 80073f2:	4b44      	ldr	r3, [pc, #272]	@ (8007504 <xTaskIncrementTick+0x15c>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	60fb      	str	r3, [r7, #12]
 80073f8:	4b43      	ldr	r3, [pc, #268]	@ (8007508 <xTaskIncrementTick+0x160>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a41      	ldr	r2, [pc, #260]	@ (8007504 <xTaskIncrementTick+0x15c>)
 80073fe:	6013      	str	r3, [r2, #0]
 8007400:	4a41      	ldr	r2, [pc, #260]	@ (8007508 <xTaskIncrementTick+0x160>)
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6013      	str	r3, [r2, #0]
 8007406:	4b41      	ldr	r3, [pc, #260]	@ (800750c <xTaskIncrementTick+0x164>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	3301      	adds	r3, #1
 800740c:	4a3f      	ldr	r2, [pc, #252]	@ (800750c <xTaskIncrementTick+0x164>)
 800740e:	6013      	str	r3, [r2, #0]
 8007410:	f000 fada 	bl	80079c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007414:	4b3e      	ldr	r3, [pc, #248]	@ (8007510 <xTaskIncrementTick+0x168>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	693a      	ldr	r2, [r7, #16]
 800741a:	429a      	cmp	r2, r3
 800741c:	d34e      	bcc.n	80074bc <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800741e:	4b39      	ldr	r3, [pc, #228]	@ (8007504 <xTaskIncrementTick+0x15c>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d101      	bne.n	800742c <xTaskIncrementTick+0x84>
 8007428:	2301      	movs	r3, #1
 800742a:	e000      	b.n	800742e <xTaskIncrementTick+0x86>
 800742c:	2300      	movs	r3, #0
 800742e:	2b00      	cmp	r3, #0
 8007430:	d004      	beq.n	800743c <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007432:	4b37      	ldr	r3, [pc, #220]	@ (8007510 <xTaskIncrementTick+0x168>)
 8007434:	f04f 32ff 	mov.w	r2, #4294967295
 8007438:	601a      	str	r2, [r3, #0]
					break;
 800743a:	e03f      	b.n	80074bc <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800743c:	4b31      	ldr	r3, [pc, #196]	@ (8007504 <xTaskIncrementTick+0x15c>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800744c:	693a      	ldr	r2, [r7, #16]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	429a      	cmp	r2, r3
 8007452:	d203      	bcs.n	800745c <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007454:	4a2e      	ldr	r2, [pc, #184]	@ (8007510 <xTaskIncrementTick+0x168>)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6013      	str	r3, [r2, #0]
						break;
 800745a:	e02f      	b.n	80074bc <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	3304      	adds	r3, #4
 8007460:	4618      	mov	r0, r3
 8007462:	f7fe fc59 	bl	8005d18 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800746a:	2b00      	cmp	r3, #0
 800746c:	d004      	beq.n	8007478 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	3318      	adds	r3, #24
 8007472:	4618      	mov	r0, r3
 8007474:	f7fe fc50 	bl	8005d18 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800747c:	4b25      	ldr	r3, [pc, #148]	@ (8007514 <xTaskIncrementTick+0x16c>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	429a      	cmp	r2, r3
 8007482:	d903      	bls.n	800748c <xTaskIncrementTick+0xe4>
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007488:	4a22      	ldr	r2, [pc, #136]	@ (8007514 <xTaskIncrementTick+0x16c>)
 800748a:	6013      	str	r3, [r2, #0]
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007490:	4613      	mov	r3, r2
 8007492:	009b      	lsls	r3, r3, #2
 8007494:	4413      	add	r3, r2
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	4a1f      	ldr	r2, [pc, #124]	@ (8007518 <xTaskIncrementTick+0x170>)
 800749a:	441a      	add	r2, r3
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	3304      	adds	r3, #4
 80074a0:	4619      	mov	r1, r3
 80074a2:	4610      	mov	r0, r2
 80074a4:	f7fe fbdd 	bl	8005c62 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ac:	4b1b      	ldr	r3, [pc, #108]	@ (800751c <xTaskIncrementTick+0x174>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d3b3      	bcc.n	800741e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80074b6:	2301      	movs	r3, #1
 80074b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074ba:	e7b0      	b.n	800741e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80074bc:	4b17      	ldr	r3, [pc, #92]	@ (800751c <xTaskIncrementTick+0x174>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074c2:	4915      	ldr	r1, [pc, #84]	@ (8007518 <xTaskIncrementTick+0x170>)
 80074c4:	4613      	mov	r3, r2
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	4413      	add	r3, r2
 80074ca:	009b      	lsls	r3, r3, #2
 80074cc:	440b      	add	r3, r1
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d907      	bls.n	80074e4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80074d4:	2301      	movs	r3, #1
 80074d6:	617b      	str	r3, [r7, #20]
 80074d8:	e004      	b.n	80074e4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80074da:	4b11      	ldr	r3, [pc, #68]	@ (8007520 <xTaskIncrementTick+0x178>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	3301      	adds	r3, #1
 80074e0:	4a0f      	ldr	r2, [pc, #60]	@ (8007520 <xTaskIncrementTick+0x178>)
 80074e2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80074e4:	4b0f      	ldr	r3, [pc, #60]	@ (8007524 <xTaskIncrementTick+0x17c>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d001      	beq.n	80074f0 <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 80074ec:	2301      	movs	r3, #1
 80074ee:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80074f0:	697b      	ldr	r3, [r7, #20]
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3718      	adds	r7, #24
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	20001274 	.word	0x20001274
 8007500:	20001250 	.word	0x20001250
 8007504:	20001204 	.word	0x20001204
 8007508:	20001208 	.word	0x20001208
 800750c:	20001264 	.word	0x20001264
 8007510:	2000126c 	.word	0x2000126c
 8007514:	20001254 	.word	0x20001254
 8007518:	20000d7c 	.word	0x20000d7c
 800751c:	20000d78 	.word	0x20000d78
 8007520:	2000125c 	.word	0x2000125c
 8007524:	20001260 	.word	0x20001260

08007528 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007528:	b480      	push	{r7}
 800752a:	b085      	sub	sp, #20
 800752c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800752e:	4b28      	ldr	r3, [pc, #160]	@ (80075d0 <vTaskSwitchContext+0xa8>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d003      	beq.n	800753e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007536:	4b27      	ldr	r3, [pc, #156]	@ (80075d4 <vTaskSwitchContext+0xac>)
 8007538:	2201      	movs	r2, #1
 800753a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800753c:	e042      	b.n	80075c4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800753e:	4b25      	ldr	r3, [pc, #148]	@ (80075d4 <vTaskSwitchContext+0xac>)
 8007540:	2200      	movs	r2, #0
 8007542:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007544:	4b24      	ldr	r3, [pc, #144]	@ (80075d8 <vTaskSwitchContext+0xb0>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	60fb      	str	r3, [r7, #12]
 800754a:	e011      	b.n	8007570 <vTaskSwitchContext+0x48>
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d10b      	bne.n	800756a <vTaskSwitchContext+0x42>
	__asm volatile
 8007552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007556:	f383 8811 	msr	BASEPRI, r3
 800755a:	f3bf 8f6f 	isb	sy
 800755e:	f3bf 8f4f 	dsb	sy
 8007562:	607b      	str	r3, [r7, #4]
}
 8007564:	bf00      	nop
 8007566:	bf00      	nop
 8007568:	e7fd      	b.n	8007566 <vTaskSwitchContext+0x3e>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	3b01      	subs	r3, #1
 800756e:	60fb      	str	r3, [r7, #12]
 8007570:	491a      	ldr	r1, [pc, #104]	@ (80075dc <vTaskSwitchContext+0xb4>)
 8007572:	68fa      	ldr	r2, [r7, #12]
 8007574:	4613      	mov	r3, r2
 8007576:	009b      	lsls	r3, r3, #2
 8007578:	4413      	add	r3, r2
 800757a:	009b      	lsls	r3, r3, #2
 800757c:	440b      	add	r3, r1
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d0e3      	beq.n	800754c <vTaskSwitchContext+0x24>
 8007584:	68fa      	ldr	r2, [r7, #12]
 8007586:	4613      	mov	r3, r2
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	4413      	add	r3, r2
 800758c:	009b      	lsls	r3, r3, #2
 800758e:	4a13      	ldr	r2, [pc, #76]	@ (80075dc <vTaskSwitchContext+0xb4>)
 8007590:	4413      	add	r3, r2
 8007592:	60bb      	str	r3, [r7, #8]
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	685a      	ldr	r2, [r3, #4]
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	605a      	str	r2, [r3, #4]
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	685a      	ldr	r2, [r3, #4]
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	3308      	adds	r3, #8
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d104      	bne.n	80075b4 <vTaskSwitchContext+0x8c>
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	685a      	ldr	r2, [r3, #4]
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	605a      	str	r2, [r3, #4]
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	68db      	ldr	r3, [r3, #12]
 80075ba:	4a09      	ldr	r2, [pc, #36]	@ (80075e0 <vTaskSwitchContext+0xb8>)
 80075bc:	6013      	str	r3, [r2, #0]
 80075be:	4a06      	ldr	r2, [pc, #24]	@ (80075d8 <vTaskSwitchContext+0xb0>)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	6013      	str	r3, [r2, #0]
}
 80075c4:	bf00      	nop
 80075c6:	3714      	adds	r7, #20
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bc80      	pop	{r7}
 80075cc:	4770      	bx	lr
 80075ce:	bf00      	nop
 80075d0:	20001274 	.word	0x20001274
 80075d4:	20001260 	.word	0x20001260
 80075d8:	20001254 	.word	0x20001254
 80075dc:	20000d7c 	.word	0x20000d7c
 80075e0:	20000d78 	.word	0x20000d78

080075e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10b      	bne.n	800760c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80075f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f8:	f383 8811 	msr	BASEPRI, r3
 80075fc:	f3bf 8f6f 	isb	sy
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	60fb      	str	r3, [r7, #12]
}
 8007606:	bf00      	nop
 8007608:	bf00      	nop
 800760a:	e7fd      	b.n	8007608 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800760c:	4b07      	ldr	r3, [pc, #28]	@ (800762c <vTaskPlaceOnEventList+0x48>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	3318      	adds	r3, #24
 8007612:	4619      	mov	r1, r3
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f7fe fb47 	bl	8005ca8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800761a:	2101      	movs	r1, #1
 800761c:	6838      	ldr	r0, [r7, #0]
 800761e:	f000 fb8f 	bl	8007d40 <prvAddCurrentTaskToDelayedList>
}
 8007622:	bf00      	nop
 8007624:	3710      	adds	r7, #16
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
 800762a:	bf00      	nop
 800762c:	20000d78 	.word	0x20000d78

08007630 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007630:	b580      	push	{r7, lr}
 8007632:	b086      	sub	sp, #24
 8007634:	af00      	add	r7, sp, #0
 8007636:	60f8      	str	r0, [r7, #12]
 8007638:	60b9      	str	r1, [r7, #8]
 800763a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d10b      	bne.n	800765a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007646:	f383 8811 	msr	BASEPRI, r3
 800764a:	f3bf 8f6f 	isb	sy
 800764e:	f3bf 8f4f 	dsb	sy
 8007652:	617b      	str	r3, [r7, #20]
}
 8007654:	bf00      	nop
 8007656:	bf00      	nop
 8007658:	e7fd      	b.n	8007656 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800765a:	4b0a      	ldr	r3, [pc, #40]	@ (8007684 <vTaskPlaceOnEventListRestricted+0x54>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	3318      	adds	r3, #24
 8007660:	4619      	mov	r1, r3
 8007662:	68f8      	ldr	r0, [r7, #12]
 8007664:	f7fe fafd 	bl	8005c62 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d002      	beq.n	8007674 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800766e:	f04f 33ff 	mov.w	r3, #4294967295
 8007672:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007674:	6879      	ldr	r1, [r7, #4]
 8007676:	68b8      	ldr	r0, [r7, #8]
 8007678:	f000 fb62 	bl	8007d40 <prvAddCurrentTaskToDelayedList>
	}
 800767c:	bf00      	nop
 800767e:	3718      	adds	r7, #24
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	20000d78 	.word	0x20000d78

08007688 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b086      	sub	sp, #24
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d10b      	bne.n	80076b6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800769e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a2:	f383 8811 	msr	BASEPRI, r3
 80076a6:	f3bf 8f6f 	isb	sy
 80076aa:	f3bf 8f4f 	dsb	sy
 80076ae:	60fb      	str	r3, [r7, #12]
}
 80076b0:	bf00      	nop
 80076b2:	bf00      	nop
 80076b4:	e7fd      	b.n	80076b2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	3318      	adds	r3, #24
 80076ba:	4618      	mov	r0, r3
 80076bc:	f7fe fb2c 	bl	8005d18 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007738 <xTaskRemoveFromEventList+0xb0>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d11d      	bne.n	8007704 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	3304      	adds	r3, #4
 80076cc:	4618      	mov	r0, r3
 80076ce:	f7fe fb23 	bl	8005d18 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076d6:	4b19      	ldr	r3, [pc, #100]	@ (800773c <xTaskRemoveFromEventList+0xb4>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d903      	bls.n	80076e6 <xTaskRemoveFromEventList+0x5e>
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e2:	4a16      	ldr	r2, [pc, #88]	@ (800773c <xTaskRemoveFromEventList+0xb4>)
 80076e4:	6013      	str	r3, [r2, #0]
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ea:	4613      	mov	r3, r2
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	4413      	add	r3, r2
 80076f0:	009b      	lsls	r3, r3, #2
 80076f2:	4a13      	ldr	r2, [pc, #76]	@ (8007740 <xTaskRemoveFromEventList+0xb8>)
 80076f4:	441a      	add	r2, r3
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	3304      	adds	r3, #4
 80076fa:	4619      	mov	r1, r3
 80076fc:	4610      	mov	r0, r2
 80076fe:	f7fe fab0 	bl	8005c62 <vListInsertEnd>
 8007702:	e005      	b.n	8007710 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	3318      	adds	r3, #24
 8007708:	4619      	mov	r1, r3
 800770a:	480e      	ldr	r0, [pc, #56]	@ (8007744 <xTaskRemoveFromEventList+0xbc>)
 800770c:	f7fe faa9 	bl	8005c62 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007714:	4b0c      	ldr	r3, [pc, #48]	@ (8007748 <xTaskRemoveFromEventList+0xc0>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800771a:	429a      	cmp	r2, r3
 800771c:	d905      	bls.n	800772a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800771e:	2301      	movs	r3, #1
 8007720:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007722:	4b0a      	ldr	r3, [pc, #40]	@ (800774c <xTaskRemoveFromEventList+0xc4>)
 8007724:	2201      	movs	r2, #1
 8007726:	601a      	str	r2, [r3, #0]
 8007728:	e001      	b.n	800772e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800772a:	2300      	movs	r3, #0
 800772c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800772e:	697b      	ldr	r3, [r7, #20]
}
 8007730:	4618      	mov	r0, r3
 8007732:	3718      	adds	r7, #24
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}
 8007738:	20001274 	.word	0x20001274
 800773c:	20001254 	.word	0x20001254
 8007740:	20000d7c 	.word	0x20000d7c
 8007744:	2000120c 	.word	0x2000120c
 8007748:	20000d78 	.word	0x20000d78
 800774c:	20001260 	.word	0x20001260

08007750 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007750:	b480      	push	{r7}
 8007752:	b083      	sub	sp, #12
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007758:	4b06      	ldr	r3, [pc, #24]	@ (8007774 <vTaskInternalSetTimeOutState+0x24>)
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007760:	4b05      	ldr	r3, [pc, #20]	@ (8007778 <vTaskInternalSetTimeOutState+0x28>)
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	605a      	str	r2, [r3, #4]
}
 8007768:	bf00      	nop
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	bc80      	pop	{r7}
 8007770:	4770      	bx	lr
 8007772:	bf00      	nop
 8007774:	20001264 	.word	0x20001264
 8007778:	20001250 	.word	0x20001250

0800777c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b088      	sub	sp, #32
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d10b      	bne.n	80077a4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800778c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007790:	f383 8811 	msr	BASEPRI, r3
 8007794:	f3bf 8f6f 	isb	sy
 8007798:	f3bf 8f4f 	dsb	sy
 800779c:	613b      	str	r3, [r7, #16]
}
 800779e:	bf00      	nop
 80077a0:	bf00      	nop
 80077a2:	e7fd      	b.n	80077a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10b      	bne.n	80077c2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80077aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ae:	f383 8811 	msr	BASEPRI, r3
 80077b2:	f3bf 8f6f 	isb	sy
 80077b6:	f3bf 8f4f 	dsb	sy
 80077ba:	60fb      	str	r3, [r7, #12]
}
 80077bc:	bf00      	nop
 80077be:	bf00      	nop
 80077c0:	e7fd      	b.n	80077be <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80077c2:	f000 ff23 	bl	800860c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80077c6:	4b1d      	ldr	r3, [pc, #116]	@ (800783c <xTaskCheckForTimeOut+0xc0>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	69ba      	ldr	r2, [r7, #24]
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077de:	d102      	bne.n	80077e6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80077e0:	2300      	movs	r3, #0
 80077e2:	61fb      	str	r3, [r7, #28]
 80077e4:	e023      	b.n	800782e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	4b15      	ldr	r3, [pc, #84]	@ (8007840 <xTaskCheckForTimeOut+0xc4>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	429a      	cmp	r2, r3
 80077f0:	d007      	beq.n	8007802 <xTaskCheckForTimeOut+0x86>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	69ba      	ldr	r2, [r7, #24]
 80077f8:	429a      	cmp	r2, r3
 80077fa:	d302      	bcc.n	8007802 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80077fc:	2301      	movs	r3, #1
 80077fe:	61fb      	str	r3, [r7, #28]
 8007800:	e015      	b.n	800782e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	429a      	cmp	r2, r3
 800780a:	d20b      	bcs.n	8007824 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	1ad2      	subs	r2, r2, r3
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f7ff ff99 	bl	8007750 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800781e:	2300      	movs	r3, #0
 8007820:	61fb      	str	r3, [r7, #28]
 8007822:	e004      	b.n	800782e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	2200      	movs	r2, #0
 8007828:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800782a:	2301      	movs	r3, #1
 800782c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800782e:	f000 ff1d 	bl	800866c <vPortExitCritical>

	return xReturn;
 8007832:	69fb      	ldr	r3, [r7, #28]
}
 8007834:	4618      	mov	r0, r3
 8007836:	3720      	adds	r7, #32
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}
 800783c:	20001250 	.word	0x20001250
 8007840:	20001264 	.word	0x20001264

08007844 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007844:	b480      	push	{r7}
 8007846:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007848:	4b03      	ldr	r3, [pc, #12]	@ (8007858 <vTaskMissedYield+0x14>)
 800784a:	2201      	movs	r2, #1
 800784c:	601a      	str	r2, [r3, #0]
}
 800784e:	bf00      	nop
 8007850:	46bd      	mov	sp, r7
 8007852:	bc80      	pop	{r7}
 8007854:	4770      	bx	lr
 8007856:	bf00      	nop
 8007858:	20001260 	.word	0x20001260

0800785c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007864:	f000 f852 	bl	800790c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007868:	4b06      	ldr	r3, [pc, #24]	@ (8007884 <prvIdleTask+0x28>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2b01      	cmp	r3, #1
 800786e:	d9f9      	bls.n	8007864 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007870:	4b05      	ldr	r3, [pc, #20]	@ (8007888 <prvIdleTask+0x2c>)
 8007872:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007876:	601a      	str	r2, [r3, #0]
 8007878:	f3bf 8f4f 	dsb	sy
 800787c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007880:	e7f0      	b.n	8007864 <prvIdleTask+0x8>
 8007882:	bf00      	nop
 8007884:	20000d7c 	.word	0x20000d7c
 8007888:	e000ed04 	.word	0xe000ed04

0800788c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b082      	sub	sp, #8
 8007890:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007892:	2300      	movs	r3, #0
 8007894:	607b      	str	r3, [r7, #4]
 8007896:	e00c      	b.n	80078b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007898:	687a      	ldr	r2, [r7, #4]
 800789a:	4613      	mov	r3, r2
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	4413      	add	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	4a12      	ldr	r2, [pc, #72]	@ (80078ec <prvInitialiseTaskLists+0x60>)
 80078a4:	4413      	add	r3, r2
 80078a6:	4618      	mov	r0, r3
 80078a8:	f7fe f9b0 	bl	8005c0c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	3301      	adds	r3, #1
 80078b0:	607b      	str	r3, [r7, #4]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2b37      	cmp	r3, #55	@ 0x37
 80078b6:	d9ef      	bls.n	8007898 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80078b8:	480d      	ldr	r0, [pc, #52]	@ (80078f0 <prvInitialiseTaskLists+0x64>)
 80078ba:	f7fe f9a7 	bl	8005c0c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80078be:	480d      	ldr	r0, [pc, #52]	@ (80078f4 <prvInitialiseTaskLists+0x68>)
 80078c0:	f7fe f9a4 	bl	8005c0c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80078c4:	480c      	ldr	r0, [pc, #48]	@ (80078f8 <prvInitialiseTaskLists+0x6c>)
 80078c6:	f7fe f9a1 	bl	8005c0c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80078ca:	480c      	ldr	r0, [pc, #48]	@ (80078fc <prvInitialiseTaskLists+0x70>)
 80078cc:	f7fe f99e 	bl	8005c0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80078d0:	480b      	ldr	r0, [pc, #44]	@ (8007900 <prvInitialiseTaskLists+0x74>)
 80078d2:	f7fe f99b 	bl	8005c0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80078d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007904 <prvInitialiseTaskLists+0x78>)
 80078d8:	4a05      	ldr	r2, [pc, #20]	@ (80078f0 <prvInitialiseTaskLists+0x64>)
 80078da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80078dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007908 <prvInitialiseTaskLists+0x7c>)
 80078de:	4a05      	ldr	r2, [pc, #20]	@ (80078f4 <prvInitialiseTaskLists+0x68>)
 80078e0:	601a      	str	r2, [r3, #0]
}
 80078e2:	bf00      	nop
 80078e4:	3708      	adds	r7, #8
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}
 80078ea:	bf00      	nop
 80078ec:	20000d7c 	.word	0x20000d7c
 80078f0:	200011dc 	.word	0x200011dc
 80078f4:	200011f0 	.word	0x200011f0
 80078f8:	2000120c 	.word	0x2000120c
 80078fc:	20001220 	.word	0x20001220
 8007900:	20001238 	.word	0x20001238
 8007904:	20001204 	.word	0x20001204
 8007908:	20001208 	.word	0x20001208

0800790c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b082      	sub	sp, #8
 8007910:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007912:	e019      	b.n	8007948 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007914:	f000 fe7a 	bl	800860c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007918:	4b10      	ldr	r3, [pc, #64]	@ (800795c <prvCheckTasksWaitingTermination+0x50>)
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	3304      	adds	r3, #4
 8007924:	4618      	mov	r0, r3
 8007926:	f7fe f9f7 	bl	8005d18 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800792a:	4b0d      	ldr	r3, [pc, #52]	@ (8007960 <prvCheckTasksWaitingTermination+0x54>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	3b01      	subs	r3, #1
 8007930:	4a0b      	ldr	r2, [pc, #44]	@ (8007960 <prvCheckTasksWaitingTermination+0x54>)
 8007932:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007934:	4b0b      	ldr	r3, [pc, #44]	@ (8007964 <prvCheckTasksWaitingTermination+0x58>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	3b01      	subs	r3, #1
 800793a:	4a0a      	ldr	r2, [pc, #40]	@ (8007964 <prvCheckTasksWaitingTermination+0x58>)
 800793c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800793e:	f000 fe95 	bl	800866c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 f810 	bl	8007968 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007948:	4b06      	ldr	r3, [pc, #24]	@ (8007964 <prvCheckTasksWaitingTermination+0x58>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d1e1      	bne.n	8007914 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007950:	bf00      	nop
 8007952:	bf00      	nop
 8007954:	3708      	adds	r7, #8
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}
 800795a:	bf00      	nop
 800795c:	20001220 	.word	0x20001220
 8007960:	2000124c 	.word	0x2000124c
 8007964:	20001234 	.word	0x20001234

08007968 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007976:	2b00      	cmp	r3, #0
 8007978:	d108      	bne.n	800798c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800797e:	4618      	mov	r0, r3
 8007980:	f001 f80e 	bl	80089a0 <vPortFree>
				vPortFree( pxTCB );
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f001 f80b 	bl	80089a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800798a:	e019      	b.n	80079c0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007992:	2b01      	cmp	r3, #1
 8007994:	d103      	bne.n	800799e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f001 f802 	bl	80089a0 <vPortFree>
	}
 800799c:	e010      	b.n	80079c0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80079a4:	2b02      	cmp	r3, #2
 80079a6:	d00b      	beq.n	80079c0 <prvDeleteTCB+0x58>
	__asm volatile
 80079a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ac:	f383 8811 	msr	BASEPRI, r3
 80079b0:	f3bf 8f6f 	isb	sy
 80079b4:	f3bf 8f4f 	dsb	sy
 80079b8:	60fb      	str	r3, [r7, #12]
}
 80079ba:	bf00      	nop
 80079bc:	bf00      	nop
 80079be:	e7fd      	b.n	80079bc <prvDeleteTCB+0x54>
	}
 80079c0:	bf00      	nop
 80079c2:	3710      	adds	r7, #16
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007a08 <prvResetNextTaskUnblockTime+0x40>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d101      	bne.n	80079dc <prvResetNextTaskUnblockTime+0x14>
 80079d8:	2301      	movs	r3, #1
 80079da:	e000      	b.n	80079de <prvResetNextTaskUnblockTime+0x16>
 80079dc:	2300      	movs	r3, #0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d004      	beq.n	80079ec <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80079e2:	4b0a      	ldr	r3, [pc, #40]	@ (8007a0c <prvResetNextTaskUnblockTime+0x44>)
 80079e4:	f04f 32ff 	mov.w	r2, #4294967295
 80079e8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80079ea:	e008      	b.n	80079fe <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80079ec:	4b06      	ldr	r3, [pc, #24]	@ (8007a08 <prvResetNextTaskUnblockTime+0x40>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68db      	ldr	r3, [r3, #12]
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	4a04      	ldr	r2, [pc, #16]	@ (8007a0c <prvResetNextTaskUnblockTime+0x44>)
 80079fc:	6013      	str	r3, [r2, #0]
}
 80079fe:	bf00      	nop
 8007a00:	370c      	adds	r7, #12
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bc80      	pop	{r7}
 8007a06:	4770      	bx	lr
 8007a08:	20001204 	.word	0x20001204
 8007a0c:	2000126c 	.word	0x2000126c

08007a10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007a16:	4b0b      	ldr	r3, [pc, #44]	@ (8007a44 <xTaskGetSchedulerState+0x34>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d102      	bne.n	8007a24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	607b      	str	r3, [r7, #4]
 8007a22:	e008      	b.n	8007a36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a24:	4b08      	ldr	r3, [pc, #32]	@ (8007a48 <xTaskGetSchedulerState+0x38>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d102      	bne.n	8007a32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007a2c:	2302      	movs	r3, #2
 8007a2e:	607b      	str	r3, [r7, #4]
 8007a30:	e001      	b.n	8007a36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007a32:	2300      	movs	r3, #0
 8007a34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007a36:	687b      	ldr	r3, [r7, #4]
	}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	370c      	adds	r7, #12
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bc80      	pop	{r7}
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	20001258 	.word	0x20001258
 8007a48:	20001274 	.word	0x20001274

08007a4c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b084      	sub	sp, #16
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d056      	beq.n	8007b10 <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a66:	4b2d      	ldr	r3, [pc, #180]	@ (8007b1c <xTaskPriorityInherit+0xd0>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d246      	bcs.n	8007afe <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	699b      	ldr	r3, [r3, #24]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	db06      	blt.n	8007a86 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a78:	4b28      	ldr	r3, [pc, #160]	@ (8007b1c <xTaskPriorityInherit+0xd0>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a7e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	6959      	ldr	r1, [r3, #20]
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a8e:	4613      	mov	r3, r2
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	4413      	add	r3, r2
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	4a22      	ldr	r2, [pc, #136]	@ (8007b20 <xTaskPriorityInherit+0xd4>)
 8007a98:	4413      	add	r3, r2
 8007a9a:	4299      	cmp	r1, r3
 8007a9c:	d101      	bne.n	8007aa2 <xTaskPriorityInherit+0x56>
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e000      	b.n	8007aa4 <xTaskPriorityInherit+0x58>
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d022      	beq.n	8007aee <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	3304      	adds	r3, #4
 8007aac:	4618      	mov	r0, r3
 8007aae:	f7fe f933 	bl	8005d18 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8007b1c <xTaskPriorityInherit+0xd0>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ac0:	4b18      	ldr	r3, [pc, #96]	@ (8007b24 <xTaskPriorityInherit+0xd8>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d903      	bls.n	8007ad0 <xTaskPriorityInherit+0x84>
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007acc:	4a15      	ldr	r2, [pc, #84]	@ (8007b24 <xTaskPriorityInherit+0xd8>)
 8007ace:	6013      	str	r3, [r2, #0]
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ad4:	4613      	mov	r3, r2
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	4413      	add	r3, r2
 8007ada:	009b      	lsls	r3, r3, #2
 8007adc:	4a10      	ldr	r2, [pc, #64]	@ (8007b20 <xTaskPriorityInherit+0xd4>)
 8007ade:	441a      	add	r2, r3
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	3304      	adds	r3, #4
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	4610      	mov	r0, r2
 8007ae8:	f7fe f8bb 	bl	8005c62 <vListInsertEnd>
 8007aec:	e004      	b.n	8007af8 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007aee:	4b0b      	ldr	r3, [pc, #44]	@ (8007b1c <xTaskPriorityInherit+0xd0>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007af8:	2301      	movs	r3, #1
 8007afa:	60fb      	str	r3, [r7, #12]
 8007afc:	e008      	b.n	8007b10 <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b02:	4b06      	ldr	r3, [pc, #24]	@ (8007b1c <xTaskPriorityInherit+0xd0>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	d201      	bcs.n	8007b10 <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b10:	68fb      	ldr	r3, [r7, #12]
	}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3710      	adds	r7, #16
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}
 8007b1a:	bf00      	nop
 8007b1c:	20000d78 	.word	0x20000d78
 8007b20:	20000d7c 	.word	0x20000d7c
 8007b24:	20001254 	.word	0x20001254

08007b28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b086      	sub	sp, #24
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007b34:	2300      	movs	r3, #0
 8007b36:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d058      	beq.n	8007bf0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007b3e:	4b2f      	ldr	r3, [pc, #188]	@ (8007bfc <xTaskPriorityDisinherit+0xd4>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	693a      	ldr	r2, [r7, #16]
 8007b44:	429a      	cmp	r2, r3
 8007b46:	d00b      	beq.n	8007b60 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4c:	f383 8811 	msr	BASEPRI, r3
 8007b50:	f3bf 8f6f 	isb	sy
 8007b54:	f3bf 8f4f 	dsb	sy
 8007b58:	60fb      	str	r3, [r7, #12]
}
 8007b5a:	bf00      	nop
 8007b5c:	bf00      	nop
 8007b5e:	e7fd      	b.n	8007b5c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d10b      	bne.n	8007b80 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b6c:	f383 8811 	msr	BASEPRI, r3
 8007b70:	f3bf 8f6f 	isb	sy
 8007b74:	f3bf 8f4f 	dsb	sy
 8007b78:	60bb      	str	r3, [r7, #8]
}
 8007b7a:	bf00      	nop
 8007b7c:	bf00      	nop
 8007b7e:	e7fd      	b.n	8007b7c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b84:	1e5a      	subs	r2, r3, #1
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d02c      	beq.n	8007bf0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d128      	bne.n	8007bf0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	3304      	adds	r3, #4
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7fe f8b8 	bl	8005d18 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bb4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8007c00 <xTaskPriorityDisinherit+0xd8>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d903      	bls.n	8007bd0 <xTaskPriorityDisinherit+0xa8>
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bcc:	4a0c      	ldr	r2, [pc, #48]	@ (8007c00 <xTaskPriorityDisinherit+0xd8>)
 8007bce:	6013      	str	r3, [r2, #0]
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bd4:	4613      	mov	r3, r2
 8007bd6:	009b      	lsls	r3, r3, #2
 8007bd8:	4413      	add	r3, r2
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	4a09      	ldr	r2, [pc, #36]	@ (8007c04 <xTaskPriorityDisinherit+0xdc>)
 8007bde:	441a      	add	r2, r3
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	3304      	adds	r3, #4
 8007be4:	4619      	mov	r1, r3
 8007be6:	4610      	mov	r0, r2
 8007be8:	f7fe f83b 	bl	8005c62 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007bec:	2301      	movs	r3, #1
 8007bee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007bf0:	697b      	ldr	r3, [r7, #20]
	}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3718      	adds	r7, #24
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	20000d78 	.word	0x20000d78
 8007c00:	20001254 	.word	0x20001254
 8007c04:	20000d7c 	.word	0x20000d7c

08007c08 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b088      	sub	sp, #32
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007c16:	2301      	movs	r3, #1
 8007c18:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d071      	beq.n	8007d04 <vTaskPriorityDisinheritAfterTimeout+0xfc>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d10b      	bne.n	8007c40 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c2c:	f383 8811 	msr	BASEPRI, r3
 8007c30:	f3bf 8f6f 	isb	sy
 8007c34:	f3bf 8f4f 	dsb	sy
 8007c38:	60fb      	str	r3, [r7, #12]
}
 8007c3a:	bf00      	nop
 8007c3c:	bf00      	nop
 8007c3e:	e7fd      	b.n	8007c3c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007c40:	69bb      	ldr	r3, [r7, #24]
 8007c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c44:	683a      	ldr	r2, [r7, #0]
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d902      	bls.n	8007c50 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	61fb      	str	r3, [r7, #28]
 8007c4e:	e002      	b.n	8007c56 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007c50:	69bb      	ldr	r3, [r7, #24]
 8007c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c54:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007c56:	69bb      	ldr	r3, [r7, #24]
 8007c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c5a:	69fa      	ldr	r2, [r7, #28]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d051      	beq.n	8007d04 <vTaskPriorityDisinheritAfterTimeout+0xfc>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c64:	697a      	ldr	r2, [r7, #20]
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d14c      	bne.n	8007d04 <vTaskPriorityDisinheritAfterTimeout+0xfc>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007c6a:	4b28      	ldr	r3, [pc, #160]	@ (8007d0c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	69ba      	ldr	r2, [r7, #24]
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d10b      	bne.n	8007c8c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c78:	f383 8811 	msr	BASEPRI, r3
 8007c7c:	f3bf 8f6f 	isb	sy
 8007c80:	f3bf 8f4f 	dsb	sy
 8007c84:	60bb      	str	r3, [r7, #8]
}
 8007c86:	bf00      	nop
 8007c88:	bf00      	nop
 8007c8a:	e7fd      	b.n	8007c88 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007c8c:	69bb      	ldr	r3, [r7, #24]
 8007c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c90:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007c92:	69bb      	ldr	r3, [r7, #24]
 8007c94:	69fa      	ldr	r2, [r7, #28]
 8007c96:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c98:	69bb      	ldr	r3, [r7, #24]
 8007c9a:	699b      	ldr	r3, [r3, #24]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	db04      	blt.n	8007caa <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007caa:	69bb      	ldr	r3, [r7, #24]
 8007cac:	6959      	ldr	r1, [r3, #20]
 8007cae:	693a      	ldr	r2, [r7, #16]
 8007cb0:	4613      	mov	r3, r2
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	4413      	add	r3, r2
 8007cb6:	009b      	lsls	r3, r3, #2
 8007cb8:	4a15      	ldr	r2, [pc, #84]	@ (8007d10 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8007cba:	4413      	add	r3, r2
 8007cbc:	4299      	cmp	r1, r3
 8007cbe:	d101      	bne.n	8007cc4 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e000      	b.n	8007cc6 <vTaskPriorityDisinheritAfterTimeout+0xbe>
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d01c      	beq.n	8007d04 <vTaskPriorityDisinheritAfterTimeout+0xfc>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007cca:	69bb      	ldr	r3, [r7, #24]
 8007ccc:	3304      	adds	r3, #4
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f7fe f822 	bl	8005d18 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007cd4:	69bb      	ldr	r3, [r7, #24]
 8007cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8007d14 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d903      	bls.n	8007ce8 <vTaskPriorityDisinheritAfterTimeout+0xe0>
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ce4:	4a0b      	ldr	r2, [pc, #44]	@ (8007d14 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8007ce6:	6013      	str	r3, [r2, #0]
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cec:	4613      	mov	r3, r2
 8007cee:	009b      	lsls	r3, r3, #2
 8007cf0:	4413      	add	r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	4a06      	ldr	r2, [pc, #24]	@ (8007d10 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8007cf6:	441a      	add	r2, r3
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	3304      	adds	r3, #4
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	4610      	mov	r0, r2
 8007d00:	f7fd ffaf 	bl	8005c62 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d04:	bf00      	nop
 8007d06:	3720      	adds	r7, #32
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}
 8007d0c:	20000d78 	.word	0x20000d78
 8007d10:	20000d7c 	.word	0x20000d7c
 8007d14:	20001254 	.word	0x20001254

08007d18 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8007d18:	b480      	push	{r7}
 8007d1a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007d1c:	4b07      	ldr	r3, [pc, #28]	@ (8007d3c <pvTaskIncrementMutexHeldCount+0x24>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d004      	beq.n	8007d2e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007d24:	4b05      	ldr	r3, [pc, #20]	@ (8007d3c <pvTaskIncrementMutexHeldCount+0x24>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007d2a:	3201      	adds	r2, #1
 8007d2c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007d2e:	4b03      	ldr	r3, [pc, #12]	@ (8007d3c <pvTaskIncrementMutexHeldCount+0x24>)
 8007d30:	681b      	ldr	r3, [r3, #0]
	}
 8007d32:	4618      	mov	r0, r3
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bc80      	pop	{r7}
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	20000d78 	.word	0x20000d78

08007d40 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007d4a:	4b21      	ldr	r3, [pc, #132]	@ (8007dd0 <prvAddCurrentTaskToDelayedList+0x90>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d50:	4b20      	ldr	r3, [pc, #128]	@ (8007dd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	3304      	adds	r3, #4
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7fd ffde 	bl	8005d18 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d62:	d10a      	bne.n	8007d7a <prvAddCurrentTaskToDelayedList+0x3a>
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d007      	beq.n	8007d7a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d6a:	4b1a      	ldr	r3, [pc, #104]	@ (8007dd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	3304      	adds	r3, #4
 8007d70:	4619      	mov	r1, r3
 8007d72:	4819      	ldr	r0, [pc, #100]	@ (8007dd8 <prvAddCurrentTaskToDelayedList+0x98>)
 8007d74:	f7fd ff75 	bl	8005c62 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007d78:	e026      	b.n	8007dc8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007d7a:	68fa      	ldr	r2, [r7, #12]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4413      	add	r3, r2
 8007d80:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d82:	4b14      	ldr	r3, [pc, #80]	@ (8007dd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	68ba      	ldr	r2, [r7, #8]
 8007d88:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007d8a:	68ba      	ldr	r2, [r7, #8]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d209      	bcs.n	8007da6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d92:	4b12      	ldr	r3, [pc, #72]	@ (8007ddc <prvAddCurrentTaskToDelayedList+0x9c>)
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	4b0f      	ldr	r3, [pc, #60]	@ (8007dd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	3304      	adds	r3, #4
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	4610      	mov	r0, r2
 8007da0:	f7fd ff82 	bl	8005ca8 <vListInsert>
}
 8007da4:	e010      	b.n	8007dc8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007da6:	4b0e      	ldr	r3, [pc, #56]	@ (8007de0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	4b0a      	ldr	r3, [pc, #40]	@ (8007dd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	3304      	adds	r3, #4
 8007db0:	4619      	mov	r1, r3
 8007db2:	4610      	mov	r0, r2
 8007db4:	f7fd ff78 	bl	8005ca8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007db8:	4b0a      	ldr	r3, [pc, #40]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68ba      	ldr	r2, [r7, #8]
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d202      	bcs.n	8007dc8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007dc2:	4a08      	ldr	r2, [pc, #32]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	6013      	str	r3, [r2, #0]
}
 8007dc8:	bf00      	nop
 8007dca:	3710      	adds	r7, #16
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}
 8007dd0:	20001250 	.word	0x20001250
 8007dd4:	20000d78 	.word	0x20000d78
 8007dd8:	20001238 	.word	0x20001238
 8007ddc:	20001208 	.word	0x20001208
 8007de0:	20001204 	.word	0x20001204
 8007de4:	2000126c 	.word	0x2000126c

08007de8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b08a      	sub	sp, #40	@ 0x28
 8007dec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007dee:	2300      	movs	r3, #0
 8007df0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007df2:	f000 fad9 	bl	80083a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007df6:	4b1d      	ldr	r3, [pc, #116]	@ (8007e6c <xTimerCreateTimerTask+0x84>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d021      	beq.n	8007e42 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007e02:	2300      	movs	r3, #0
 8007e04:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007e06:	1d3a      	adds	r2, r7, #4
 8007e08:	f107 0108 	add.w	r1, r7, #8
 8007e0c:	f107 030c 	add.w	r3, r7, #12
 8007e10:	4618      	mov	r0, r3
 8007e12:	f7fd fee1 	bl	8005bd8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007e16:	6879      	ldr	r1, [r7, #4]
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	68fa      	ldr	r2, [r7, #12]
 8007e1c:	9202      	str	r2, [sp, #8]
 8007e1e:	9301      	str	r3, [sp, #4]
 8007e20:	2302      	movs	r3, #2
 8007e22:	9300      	str	r3, [sp, #0]
 8007e24:	2300      	movs	r3, #0
 8007e26:	460a      	mov	r2, r1
 8007e28:	4911      	ldr	r1, [pc, #68]	@ (8007e70 <xTimerCreateTimerTask+0x88>)
 8007e2a:	4812      	ldr	r0, [pc, #72]	@ (8007e74 <xTimerCreateTimerTask+0x8c>)
 8007e2c:	f7fe ffc8 	bl	8006dc0 <xTaskCreateStatic>
 8007e30:	4603      	mov	r3, r0
 8007e32:	4a11      	ldr	r2, [pc, #68]	@ (8007e78 <xTimerCreateTimerTask+0x90>)
 8007e34:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007e36:	4b10      	ldr	r3, [pc, #64]	@ (8007e78 <xTimerCreateTimerTask+0x90>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d001      	beq.n	8007e42 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d10b      	bne.n	8007e60 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e4c:	f383 8811 	msr	BASEPRI, r3
 8007e50:	f3bf 8f6f 	isb	sy
 8007e54:	f3bf 8f4f 	dsb	sy
 8007e58:	613b      	str	r3, [r7, #16]
}
 8007e5a:	bf00      	nop
 8007e5c:	bf00      	nop
 8007e5e:	e7fd      	b.n	8007e5c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007e60:	697b      	ldr	r3, [r7, #20]
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3718      	adds	r7, #24
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}
 8007e6a:	bf00      	nop
 8007e6c:	200012a8 	.word	0x200012a8
 8007e70:	08008da4 	.word	0x08008da4
 8007e74:	08007f9d 	.word	0x08007f9d
 8007e78:	200012ac 	.word	0x200012ac

08007e7c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b08a      	sub	sp, #40	@ 0x28
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	60f8      	str	r0, [r7, #12]
 8007e84:	60b9      	str	r1, [r7, #8]
 8007e86:	607a      	str	r2, [r7, #4]
 8007e88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d10b      	bne.n	8007eac <xTimerGenericCommand+0x30>
	__asm volatile
 8007e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e98:	f383 8811 	msr	BASEPRI, r3
 8007e9c:	f3bf 8f6f 	isb	sy
 8007ea0:	f3bf 8f4f 	dsb	sy
 8007ea4:	623b      	str	r3, [r7, #32]
}
 8007ea6:	bf00      	nop
 8007ea8:	bf00      	nop
 8007eaa:	e7fd      	b.n	8007ea8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007eac:	4b19      	ldr	r3, [pc, #100]	@ (8007f14 <xTimerGenericCommand+0x98>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d02a      	beq.n	8007f0a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	2b05      	cmp	r3, #5
 8007ec4:	dc18      	bgt.n	8007ef8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007ec6:	f7ff fda3 	bl	8007a10 <xTaskGetSchedulerState>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	2b02      	cmp	r3, #2
 8007ece:	d109      	bne.n	8007ee4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007ed0:	4b10      	ldr	r3, [pc, #64]	@ (8007f14 <xTimerGenericCommand+0x98>)
 8007ed2:	6818      	ldr	r0, [r3, #0]
 8007ed4:	f107 0110 	add.w	r1, r7, #16
 8007ed8:	2300      	movs	r3, #0
 8007eda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007edc:	f7fe f8fc 	bl	80060d8 <xQueueGenericSend>
 8007ee0:	6278      	str	r0, [r7, #36]	@ 0x24
 8007ee2:	e012      	b.n	8007f0a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8007f14 <xTimerGenericCommand+0x98>)
 8007ee6:	6818      	ldr	r0, [r3, #0]
 8007ee8:	f107 0110 	add.w	r1, r7, #16
 8007eec:	2300      	movs	r3, #0
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f7fe f8f2 	bl	80060d8 <xQueueGenericSend>
 8007ef4:	6278      	str	r0, [r7, #36]	@ 0x24
 8007ef6:	e008      	b.n	8007f0a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007ef8:	4b06      	ldr	r3, [pc, #24]	@ (8007f14 <xTimerGenericCommand+0x98>)
 8007efa:	6818      	ldr	r0, [r3, #0]
 8007efc:	f107 0110 	add.w	r1, r7, #16
 8007f00:	2300      	movs	r3, #0
 8007f02:	683a      	ldr	r2, [r7, #0]
 8007f04:	f7fe f9ea 	bl	80062dc <xQueueGenericSendFromISR>
 8007f08:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3728      	adds	r7, #40	@ 0x28
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}
 8007f14:	200012a8 	.word	0x200012a8

08007f18 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b088      	sub	sp, #32
 8007f1c:	af02      	add	r7, sp, #8
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007f22:	4b1d      	ldr	r3, [pc, #116]	@ (8007f98 <prvProcessExpiredTimer+0x80>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	68db      	ldr	r3, [r3, #12]
 8007f2a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	3304      	adds	r3, #4
 8007f30:	4618      	mov	r0, r3
 8007f32:	f7fd fef1 	bl	8005d18 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	69db      	ldr	r3, [r3, #28]
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d123      	bne.n	8007f86 <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	699a      	ldr	r2, [r3, #24]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	18d1      	adds	r1, r2, r3
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	683a      	ldr	r2, [r7, #0]
 8007f4a:	6978      	ldr	r0, [r7, #20]
 8007f4c:	f000 f8cc 	bl	80080e8 <prvInsertTimerInActiveList>
 8007f50:	4603      	mov	r3, r0
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d017      	beq.n	8007f86 <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007f56:	2300      	movs	r3, #0
 8007f58:	9300      	str	r3, [sp, #0]
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	2100      	movs	r1, #0
 8007f60:	6978      	ldr	r0, [r7, #20]
 8007f62:	f7ff ff8b 	bl	8007e7c <xTimerGenericCommand>
 8007f66:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d10b      	bne.n	8007f86 <prvProcessExpiredTimer+0x6e>
	__asm volatile
 8007f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f72:	f383 8811 	msr	BASEPRI, r3
 8007f76:	f3bf 8f6f 	isb	sy
 8007f7a:	f3bf 8f4f 	dsb	sy
 8007f7e:	60fb      	str	r3, [r7, #12]
}
 8007f80:	bf00      	nop
 8007f82:	bf00      	nop
 8007f84:	e7fd      	b.n	8007f82 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f8a:	6978      	ldr	r0, [r7, #20]
 8007f8c:	4798      	blx	r3
}
 8007f8e:	bf00      	nop
 8007f90:	3718      	adds	r7, #24
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	200012a0 	.word	0x200012a0

08007f9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007fa4:	f107 0308 	add.w	r3, r7, #8
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f000 f859 	bl	8008060 <prvGetNextExpireTime>
 8007fae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	4619      	mov	r1, r3
 8007fb4:	68f8      	ldr	r0, [r7, #12]
 8007fb6:	f000 f805 	bl	8007fc4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007fba:	f000 f8d7 	bl	800816c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007fbe:	bf00      	nop
 8007fc0:	e7f0      	b.n	8007fa4 <prvTimerTask+0x8>
	...

08007fc4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007fce:	f7ff f931 	bl	8007234 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007fd2:	f107 0308 	add.w	r3, r7, #8
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f000 f866 	bl	80080a8 <prvSampleTimeNow>
 8007fdc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d130      	bne.n	8008046 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10a      	bne.n	8008000 <prvProcessTimerOrBlockTask+0x3c>
 8007fea:	687a      	ldr	r2, [r7, #4]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	429a      	cmp	r2, r3
 8007ff0:	d806      	bhi.n	8008000 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007ff2:	f7ff f92d 	bl	8007250 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007ff6:	68f9      	ldr	r1, [r7, #12]
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f7ff ff8d 	bl	8007f18 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007ffe:	e024      	b.n	800804a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d008      	beq.n	8008018 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008006:	4b13      	ldr	r3, [pc, #76]	@ (8008054 <prvProcessTimerOrBlockTask+0x90>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	2b00      	cmp	r3, #0
 800800e:	bf0c      	ite	eq
 8008010:	2301      	moveq	r3, #1
 8008012:	2300      	movne	r3, #0
 8008014:	b2db      	uxtb	r3, r3
 8008016:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008018:	4b0f      	ldr	r3, [pc, #60]	@ (8008058 <prvProcessTimerOrBlockTask+0x94>)
 800801a:	6818      	ldr	r0, [r3, #0]
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	1ad3      	subs	r3, r2, r3
 8008022:	683a      	ldr	r2, [r7, #0]
 8008024:	4619      	mov	r1, r3
 8008026:	f7fe fe97 	bl	8006d58 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800802a:	f7ff f911 	bl	8007250 <xTaskResumeAll>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d10a      	bne.n	800804a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008034:	4b09      	ldr	r3, [pc, #36]	@ (800805c <prvProcessTimerOrBlockTask+0x98>)
 8008036:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800803a:	601a      	str	r2, [r3, #0]
 800803c:	f3bf 8f4f 	dsb	sy
 8008040:	f3bf 8f6f 	isb	sy
}
 8008044:	e001      	b.n	800804a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008046:	f7ff f903 	bl	8007250 <xTaskResumeAll>
}
 800804a:	bf00      	nop
 800804c:	3710      	adds	r7, #16
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	200012a4 	.word	0x200012a4
 8008058:	200012a8 	.word	0x200012a8
 800805c:	e000ed04 	.word	0xe000ed04

08008060 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008060:	b480      	push	{r7}
 8008062:	b085      	sub	sp, #20
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008068:	4b0e      	ldr	r3, [pc, #56]	@ (80080a4 <prvGetNextExpireTime+0x44>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	2b00      	cmp	r3, #0
 8008070:	bf0c      	ite	eq
 8008072:	2301      	moveq	r3, #1
 8008074:	2300      	movne	r3, #0
 8008076:	b2db      	uxtb	r3, r3
 8008078:	461a      	mov	r2, r3
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d105      	bne.n	8008092 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008086:	4b07      	ldr	r3, [pc, #28]	@ (80080a4 <prvGetNextExpireTime+0x44>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	60fb      	str	r3, [r7, #12]
 8008090:	e001      	b.n	8008096 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008092:	2300      	movs	r3, #0
 8008094:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008096:	68fb      	ldr	r3, [r7, #12]
}
 8008098:	4618      	mov	r0, r3
 800809a:	3714      	adds	r7, #20
 800809c:	46bd      	mov	sp, r7
 800809e:	bc80      	pop	{r7}
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	200012a0 	.word	0x200012a0

080080a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80080b0:	f7ff f96c 	bl	800738c <xTaskGetTickCount>
 80080b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80080b6:	4b0b      	ldr	r3, [pc, #44]	@ (80080e4 <prvSampleTimeNow+0x3c>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	68fa      	ldr	r2, [r7, #12]
 80080bc:	429a      	cmp	r2, r3
 80080be:	d205      	bcs.n	80080cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80080c0:	f000 f910 	bl	80082e4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2201      	movs	r2, #1
 80080c8:	601a      	str	r2, [r3, #0]
 80080ca:	e002      	b.n	80080d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2200      	movs	r2, #0
 80080d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80080d2:	4a04      	ldr	r2, [pc, #16]	@ (80080e4 <prvSampleTimeNow+0x3c>)
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80080d8:	68fb      	ldr	r3, [r7, #12]
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3710      	adds	r7, #16
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
 80080e2:	bf00      	nop
 80080e4:	200012b0 	.word	0x200012b0

080080e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b086      	sub	sp, #24
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	607a      	str	r2, [r7, #4]
 80080f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80080f6:	2300      	movs	r3, #0
 80080f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	68ba      	ldr	r2, [r7, #8]
 80080fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	68fa      	ldr	r2, [r7, #12]
 8008104:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008106:	68ba      	ldr	r2, [r7, #8]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	429a      	cmp	r2, r3
 800810c:	d812      	bhi.n	8008134 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	1ad2      	subs	r2, r2, r3
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	699b      	ldr	r3, [r3, #24]
 8008118:	429a      	cmp	r2, r3
 800811a:	d302      	bcc.n	8008122 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800811c:	2301      	movs	r3, #1
 800811e:	617b      	str	r3, [r7, #20]
 8008120:	e01b      	b.n	800815a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008122:	4b10      	ldr	r3, [pc, #64]	@ (8008164 <prvInsertTimerInActiveList+0x7c>)
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	3304      	adds	r3, #4
 800812a:	4619      	mov	r1, r3
 800812c:	4610      	mov	r0, r2
 800812e:	f7fd fdbb 	bl	8005ca8 <vListInsert>
 8008132:	e012      	b.n	800815a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	429a      	cmp	r2, r3
 800813a:	d206      	bcs.n	800814a <prvInsertTimerInActiveList+0x62>
 800813c:	68ba      	ldr	r2, [r7, #8]
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	429a      	cmp	r2, r3
 8008142:	d302      	bcc.n	800814a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008144:	2301      	movs	r3, #1
 8008146:	617b      	str	r3, [r7, #20]
 8008148:	e007      	b.n	800815a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800814a:	4b07      	ldr	r3, [pc, #28]	@ (8008168 <prvInsertTimerInActiveList+0x80>)
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	3304      	adds	r3, #4
 8008152:	4619      	mov	r1, r3
 8008154:	4610      	mov	r0, r2
 8008156:	f7fd fda7 	bl	8005ca8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800815a:	697b      	ldr	r3, [r7, #20]
}
 800815c:	4618      	mov	r0, r3
 800815e:	3718      	adds	r7, #24
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}
 8008164:	200012a4 	.word	0x200012a4
 8008168:	200012a0 	.word	0x200012a0

0800816c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b08e      	sub	sp, #56	@ 0x38
 8008170:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008172:	e0a5      	b.n	80082c0 <prvProcessReceivedCommands+0x154>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2b00      	cmp	r3, #0
 8008178:	da19      	bge.n	80081ae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800817a:	1d3b      	adds	r3, r7, #4
 800817c:	3304      	adds	r3, #4
 800817e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008182:	2b00      	cmp	r3, #0
 8008184:	d10b      	bne.n	800819e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800818a:	f383 8811 	msr	BASEPRI, r3
 800818e:	f3bf 8f6f 	isb	sy
 8008192:	f3bf 8f4f 	dsb	sy
 8008196:	61fb      	str	r3, [r7, #28]
}
 8008198:	bf00      	nop
 800819a:	bf00      	nop
 800819c:	e7fd      	b.n	800819a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800819e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081a4:	6850      	ldr	r0, [r2, #4]
 80081a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081a8:	6892      	ldr	r2, [r2, #8]
 80081aa:	4611      	mov	r1, r2
 80081ac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	f2c0 8085 	blt.w	80082c0 <prvProcessReceivedCommands+0x154>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80081ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081bc:	695b      	ldr	r3, [r3, #20]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d004      	beq.n	80081cc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80081c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c4:	3304      	adds	r3, #4
 80081c6:	4618      	mov	r0, r3
 80081c8:	f7fd fda6 	bl	8005d18 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80081cc:	463b      	mov	r3, r7
 80081ce:	4618      	mov	r0, r3
 80081d0:	f7ff ff6a 	bl	80080a8 <prvSampleTimeNow>
 80081d4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2b09      	cmp	r3, #9
 80081da:	d86c      	bhi.n	80082b6 <prvProcessReceivedCommands+0x14a>
 80081dc:	a201      	add	r2, pc, #4	@ (adr r2, 80081e4 <prvProcessReceivedCommands+0x78>)
 80081de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081e2:	bf00      	nop
 80081e4:	0800820d 	.word	0x0800820d
 80081e8:	0800820d 	.word	0x0800820d
 80081ec:	0800820d 	.word	0x0800820d
 80081f0:	080082b7 	.word	0x080082b7
 80081f4:	0800826b 	.word	0x0800826b
 80081f8:	080082a5 	.word	0x080082a5
 80081fc:	0800820d 	.word	0x0800820d
 8008200:	0800820d 	.word	0x0800820d
 8008204:	080082b7 	.word	0x080082b7
 8008208:	0800826b 	.word	0x0800826b
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800820c:	68ba      	ldr	r2, [r7, #8]
 800820e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008210:	699b      	ldr	r3, [r3, #24]
 8008212:	18d1      	adds	r1, r2, r3
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008218:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800821a:	f7ff ff65 	bl	80080e8 <prvInsertTimerInActiveList>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d04a      	beq.n	80082ba <prvProcessReceivedCommands+0x14e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008228:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800822a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800822c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800822e:	69db      	ldr	r3, [r3, #28]
 8008230:	2b01      	cmp	r3, #1
 8008232:	d142      	bne.n	80082ba <prvProcessReceivedCommands+0x14e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008234:	68ba      	ldr	r2, [r7, #8]
 8008236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008238:	699b      	ldr	r3, [r3, #24]
 800823a:	441a      	add	r2, r3
 800823c:	2300      	movs	r3, #0
 800823e:	9300      	str	r3, [sp, #0]
 8008240:	2300      	movs	r3, #0
 8008242:	2100      	movs	r1, #0
 8008244:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008246:	f7ff fe19 	bl	8007e7c <xTimerGenericCommand>
 800824a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800824c:	6a3b      	ldr	r3, [r7, #32]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d133      	bne.n	80082ba <prvProcessReceivedCommands+0x14e>
	__asm volatile
 8008252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008256:	f383 8811 	msr	BASEPRI, r3
 800825a:	f3bf 8f6f 	isb	sy
 800825e:	f3bf 8f4f 	dsb	sy
 8008262:	61bb      	str	r3, [r7, #24]
}
 8008264:	bf00      	nop
 8008266:	bf00      	nop
 8008268:	e7fd      	b.n	8008266 <prvProcessReceivedCommands+0xfa>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800826a:	68ba      	ldr	r2, [r7, #8]
 800826c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800826e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008272:	699b      	ldr	r3, [r3, #24]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d10b      	bne.n	8008290 <prvProcessReceivedCommands+0x124>
	__asm volatile
 8008278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800827c:	f383 8811 	msr	BASEPRI, r3
 8008280:	f3bf 8f6f 	isb	sy
 8008284:	f3bf 8f4f 	dsb	sy
 8008288:	617b      	str	r3, [r7, #20]
}
 800828a:	bf00      	nop
 800828c:	bf00      	nop
 800828e:	e7fd      	b.n	800828c <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008292:	699a      	ldr	r2, [r3, #24]
 8008294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008296:	18d1      	adds	r1, r2, r3
 8008298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800829c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800829e:	f7ff ff23 	bl	80080e8 <prvInsertTimerInActiveList>
					break;
 80082a2:	e00d      	b.n	80082c0 <prvProcessReceivedCommands+0x154>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80082a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d107      	bne.n	80082be <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 80082ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80082b0:	f000 fb76 	bl	80089a0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80082b4:	e003      	b.n	80082be <prvProcessReceivedCommands+0x152>

				default	:
					/* Don't expect to get here. */
					break;
 80082b6:	bf00      	nop
 80082b8:	e002      	b.n	80082c0 <prvProcessReceivedCommands+0x154>
					break;
 80082ba:	bf00      	nop
 80082bc:	e000      	b.n	80082c0 <prvProcessReceivedCommands+0x154>
					break;
 80082be:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80082c0:	4b07      	ldr	r3, [pc, #28]	@ (80082e0 <prvProcessReceivedCommands+0x174>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	1d39      	adds	r1, r7, #4
 80082c6:	2200      	movs	r2, #0
 80082c8:	4618      	mov	r0, r3
 80082ca:	f7fe f933 	bl	8006534 <xQueueReceive>
 80082ce:	4603      	mov	r3, r0
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	f47f af4f 	bne.w	8008174 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80082d6:	bf00      	nop
 80082d8:	bf00      	nop
 80082da:	3730      	adds	r7, #48	@ 0x30
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}
 80082e0:	200012a8 	.word	0x200012a8

080082e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b088      	sub	sp, #32
 80082e8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80082ea:	e046      	b.n	800837a <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80082ec:	4b2c      	ldr	r3, [pc, #176]	@ (80083a0 <prvSwitchTimerLists+0xbc>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	68db      	ldr	r3, [r3, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80082f6:	4b2a      	ldr	r3, [pc, #168]	@ (80083a0 <prvSwitchTimerLists+0xbc>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	68db      	ldr	r3, [r3, #12]
 80082fc:	68db      	ldr	r3, [r3, #12]
 80082fe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	3304      	adds	r3, #4
 8008304:	4618      	mov	r0, r3
 8008306:	f7fd fd07 	bl	8005d18 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800830e:	68f8      	ldr	r0, [r7, #12]
 8008310:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	69db      	ldr	r3, [r3, #28]
 8008316:	2b01      	cmp	r3, #1
 8008318:	d12f      	bne.n	800837a <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	699b      	ldr	r3, [r3, #24]
 800831e:	693a      	ldr	r2, [r7, #16]
 8008320:	4413      	add	r3, r2
 8008322:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008324:	68ba      	ldr	r2, [r7, #8]
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	429a      	cmp	r2, r3
 800832a:	d90e      	bls.n	800834a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	68ba      	ldr	r2, [r7, #8]
 8008330:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008338:	4b19      	ldr	r3, [pc, #100]	@ (80083a0 <prvSwitchTimerLists+0xbc>)
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	3304      	adds	r3, #4
 8008340:	4619      	mov	r1, r3
 8008342:	4610      	mov	r0, r2
 8008344:	f7fd fcb0 	bl	8005ca8 <vListInsert>
 8008348:	e017      	b.n	800837a <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800834a:	2300      	movs	r3, #0
 800834c:	9300      	str	r3, [sp, #0]
 800834e:	2300      	movs	r3, #0
 8008350:	693a      	ldr	r2, [r7, #16]
 8008352:	2100      	movs	r1, #0
 8008354:	68f8      	ldr	r0, [r7, #12]
 8008356:	f7ff fd91 	bl	8007e7c <xTimerGenericCommand>
 800835a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d10b      	bne.n	800837a <prvSwitchTimerLists+0x96>
	__asm volatile
 8008362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008366:	f383 8811 	msr	BASEPRI, r3
 800836a:	f3bf 8f6f 	isb	sy
 800836e:	f3bf 8f4f 	dsb	sy
 8008372:	603b      	str	r3, [r7, #0]
}
 8008374:	bf00      	nop
 8008376:	bf00      	nop
 8008378:	e7fd      	b.n	8008376 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800837a:	4b09      	ldr	r3, [pc, #36]	@ (80083a0 <prvSwitchTimerLists+0xbc>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d1b3      	bne.n	80082ec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008384:	4b06      	ldr	r3, [pc, #24]	@ (80083a0 <prvSwitchTimerLists+0xbc>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800838a:	4b06      	ldr	r3, [pc, #24]	@ (80083a4 <prvSwitchTimerLists+0xc0>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a04      	ldr	r2, [pc, #16]	@ (80083a0 <prvSwitchTimerLists+0xbc>)
 8008390:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008392:	4a04      	ldr	r2, [pc, #16]	@ (80083a4 <prvSwitchTimerLists+0xc0>)
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	6013      	str	r3, [r2, #0]
}
 8008398:	bf00      	nop
 800839a:	3718      	adds	r7, #24
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}
 80083a0:	200012a0 	.word	0x200012a0
 80083a4:	200012a4 	.word	0x200012a4

080083a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b082      	sub	sp, #8
 80083ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80083ae:	f000 f92d 	bl	800860c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80083b2:	4b15      	ldr	r3, [pc, #84]	@ (8008408 <prvCheckForValidListAndQueue+0x60>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d120      	bne.n	80083fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80083ba:	4814      	ldr	r0, [pc, #80]	@ (800840c <prvCheckForValidListAndQueue+0x64>)
 80083bc:	f7fd fc26 	bl	8005c0c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80083c0:	4813      	ldr	r0, [pc, #76]	@ (8008410 <prvCheckForValidListAndQueue+0x68>)
 80083c2:	f7fd fc23 	bl	8005c0c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80083c6:	4b13      	ldr	r3, [pc, #76]	@ (8008414 <prvCheckForValidListAndQueue+0x6c>)
 80083c8:	4a10      	ldr	r2, [pc, #64]	@ (800840c <prvCheckForValidListAndQueue+0x64>)
 80083ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80083cc:	4b12      	ldr	r3, [pc, #72]	@ (8008418 <prvCheckForValidListAndQueue+0x70>)
 80083ce:	4a10      	ldr	r2, [pc, #64]	@ (8008410 <prvCheckForValidListAndQueue+0x68>)
 80083d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80083d2:	2300      	movs	r3, #0
 80083d4:	9300      	str	r3, [sp, #0]
 80083d6:	4b11      	ldr	r3, [pc, #68]	@ (800841c <prvCheckForValidListAndQueue+0x74>)
 80083d8:	4a11      	ldr	r2, [pc, #68]	@ (8008420 <prvCheckForValidListAndQueue+0x78>)
 80083da:	2110      	movs	r1, #16
 80083dc:	200a      	movs	r0, #10
 80083de:	f7fd fd2f 	bl	8005e40 <xQueueGenericCreateStatic>
 80083e2:	4603      	mov	r3, r0
 80083e4:	4a08      	ldr	r2, [pc, #32]	@ (8008408 <prvCheckForValidListAndQueue+0x60>)
 80083e6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80083e8:	4b07      	ldr	r3, [pc, #28]	@ (8008408 <prvCheckForValidListAndQueue+0x60>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d005      	beq.n	80083fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80083f0:	4b05      	ldr	r3, [pc, #20]	@ (8008408 <prvCheckForValidListAndQueue+0x60>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	490b      	ldr	r1, [pc, #44]	@ (8008424 <prvCheckForValidListAndQueue+0x7c>)
 80083f6:	4618      	mov	r0, r3
 80083f8:	f7fe fc5c 	bl	8006cb4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80083fc:	f000 f936 	bl	800866c <vPortExitCritical>
}
 8008400:	bf00      	nop
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}
 8008406:	bf00      	nop
 8008408:	200012a8 	.word	0x200012a8
 800840c:	20001278 	.word	0x20001278
 8008410:	2000128c 	.word	0x2000128c
 8008414:	200012a0 	.word	0x200012a0
 8008418:	200012a4 	.word	0x200012a4
 800841c:	20001354 	.word	0x20001354
 8008420:	200012b4 	.word	0x200012b4
 8008424:	08008dac 	.word	0x08008dac

08008428 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008428:	b480      	push	{r7}
 800842a:	b085      	sub	sp, #20
 800842c:	af00      	add	r7, sp, #0
 800842e:	60f8      	str	r0, [r7, #12]
 8008430:	60b9      	str	r1, [r7, #8]
 8008432:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	3b04      	subs	r3, #4
 8008438:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008440:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	3b04      	subs	r3, #4
 8008446:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	f023 0201 	bic.w	r2, r3, #1
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	3b04      	subs	r3, #4
 8008456:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008458:	4a08      	ldr	r2, [pc, #32]	@ (800847c <pxPortInitialiseStack+0x54>)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	3b14      	subs	r3, #20
 8008462:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	3b20      	subs	r3, #32
 800846e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008470:	68fb      	ldr	r3, [r7, #12]
}
 8008472:	4618      	mov	r0, r3
 8008474:	3714      	adds	r7, #20
 8008476:	46bd      	mov	sp, r7
 8008478:	bc80      	pop	{r7}
 800847a:	4770      	bx	lr
 800847c:	08008481 	.word	0x08008481

08008480 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008480:	b480      	push	{r7}
 8008482:	b085      	sub	sp, #20
 8008484:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008486:	2300      	movs	r3, #0
 8008488:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800848a:	4b12      	ldr	r3, [pc, #72]	@ (80084d4 <prvTaskExitError+0x54>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008492:	d00b      	beq.n	80084ac <prvTaskExitError+0x2c>
	__asm volatile
 8008494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008498:	f383 8811 	msr	BASEPRI, r3
 800849c:	f3bf 8f6f 	isb	sy
 80084a0:	f3bf 8f4f 	dsb	sy
 80084a4:	60fb      	str	r3, [r7, #12]
}
 80084a6:	bf00      	nop
 80084a8:	bf00      	nop
 80084aa:	e7fd      	b.n	80084a8 <prvTaskExitError+0x28>
	__asm volatile
 80084ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084b0:	f383 8811 	msr	BASEPRI, r3
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	60bb      	str	r3, [r7, #8]
}
 80084be:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80084c0:	bf00      	nop
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d0fc      	beq.n	80084c2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80084c8:	bf00      	nop
 80084ca:	bf00      	nop
 80084cc:	3714      	adds	r7, #20
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bc80      	pop	{r7}
 80084d2:	4770      	bx	lr
 80084d4:	2000000c 	.word	0x2000000c
	...

080084e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80084e0:	4b07      	ldr	r3, [pc, #28]	@ (8008500 <pxCurrentTCBConst2>)
 80084e2:	6819      	ldr	r1, [r3, #0]
 80084e4:	6808      	ldr	r0, [r1, #0]
 80084e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80084ea:	f380 8809 	msr	PSP, r0
 80084ee:	f3bf 8f6f 	isb	sy
 80084f2:	f04f 0000 	mov.w	r0, #0
 80084f6:	f380 8811 	msr	BASEPRI, r0
 80084fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80084fe:	4770      	bx	lr

08008500 <pxCurrentTCBConst2>:
 8008500:	20000d78 	.word	0x20000d78
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008504:	bf00      	nop
 8008506:	bf00      	nop

08008508 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008508:	4806      	ldr	r0, [pc, #24]	@ (8008524 <prvPortStartFirstTask+0x1c>)
 800850a:	6800      	ldr	r0, [r0, #0]
 800850c:	6800      	ldr	r0, [r0, #0]
 800850e:	f380 8808 	msr	MSP, r0
 8008512:	b662      	cpsie	i
 8008514:	b661      	cpsie	f
 8008516:	f3bf 8f4f 	dsb	sy
 800851a:	f3bf 8f6f 	isb	sy
 800851e:	df00      	svc	0
 8008520:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008522:	bf00      	nop
 8008524:	e000ed08 	.word	0xe000ed08

08008528 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800852e:	4b32      	ldr	r3, [pc, #200]	@ (80085f8 <xPortStartScheduler+0xd0>)
 8008530:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	781b      	ldrb	r3, [r3, #0]
 8008536:	b2db      	uxtb	r3, r3
 8008538:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	22ff      	movs	r2, #255	@ 0xff
 800853e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	b2db      	uxtb	r3, r3
 8008546:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008548:	78fb      	ldrb	r3, [r7, #3]
 800854a:	b2db      	uxtb	r3, r3
 800854c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008550:	b2da      	uxtb	r2, r3
 8008552:	4b2a      	ldr	r3, [pc, #168]	@ (80085fc <xPortStartScheduler+0xd4>)
 8008554:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008556:	4b2a      	ldr	r3, [pc, #168]	@ (8008600 <xPortStartScheduler+0xd8>)
 8008558:	2207      	movs	r2, #7
 800855a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800855c:	e009      	b.n	8008572 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800855e:	4b28      	ldr	r3, [pc, #160]	@ (8008600 <xPortStartScheduler+0xd8>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	3b01      	subs	r3, #1
 8008564:	4a26      	ldr	r2, [pc, #152]	@ (8008600 <xPortStartScheduler+0xd8>)
 8008566:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008568:	78fb      	ldrb	r3, [r7, #3]
 800856a:	b2db      	uxtb	r3, r3
 800856c:	005b      	lsls	r3, r3, #1
 800856e:	b2db      	uxtb	r3, r3
 8008570:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008572:	78fb      	ldrb	r3, [r7, #3]
 8008574:	b2db      	uxtb	r3, r3
 8008576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800857a:	2b80      	cmp	r3, #128	@ 0x80
 800857c:	d0ef      	beq.n	800855e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800857e:	4b20      	ldr	r3, [pc, #128]	@ (8008600 <xPortStartScheduler+0xd8>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f1c3 0307 	rsb	r3, r3, #7
 8008586:	2b04      	cmp	r3, #4
 8008588:	d00b      	beq.n	80085a2 <xPortStartScheduler+0x7a>
	__asm volatile
 800858a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800858e:	f383 8811 	msr	BASEPRI, r3
 8008592:	f3bf 8f6f 	isb	sy
 8008596:	f3bf 8f4f 	dsb	sy
 800859a:	60bb      	str	r3, [r7, #8]
}
 800859c:	bf00      	nop
 800859e:	bf00      	nop
 80085a0:	e7fd      	b.n	800859e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80085a2:	4b17      	ldr	r3, [pc, #92]	@ (8008600 <xPortStartScheduler+0xd8>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	021b      	lsls	r3, r3, #8
 80085a8:	4a15      	ldr	r2, [pc, #84]	@ (8008600 <xPortStartScheduler+0xd8>)
 80085aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80085ac:	4b14      	ldr	r3, [pc, #80]	@ (8008600 <xPortStartScheduler+0xd8>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80085b4:	4a12      	ldr	r2, [pc, #72]	@ (8008600 <xPortStartScheduler+0xd8>)
 80085b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	b2da      	uxtb	r2, r3
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80085c0:	4b10      	ldr	r3, [pc, #64]	@ (8008604 <xPortStartScheduler+0xdc>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a0f      	ldr	r2, [pc, #60]	@ (8008604 <xPortStartScheduler+0xdc>)
 80085c6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80085ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80085cc:	4b0d      	ldr	r3, [pc, #52]	@ (8008604 <xPortStartScheduler+0xdc>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a0c      	ldr	r2, [pc, #48]	@ (8008604 <xPortStartScheduler+0xdc>)
 80085d2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80085d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80085d8:	f000 f8b8 	bl	800874c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80085dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008608 <xPortStartScheduler+0xe0>)
 80085de:	2200      	movs	r2, #0
 80085e0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80085e2:	f7ff ff91 	bl	8008508 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80085e6:	f7fe ff9f 	bl	8007528 <vTaskSwitchContext>
	prvTaskExitError();
 80085ea:	f7ff ff49 	bl	8008480 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3710      	adds	r7, #16
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	e000e400 	.word	0xe000e400
 80085fc:	200013a4 	.word	0x200013a4
 8008600:	200013a8 	.word	0x200013a8
 8008604:	e000ed20 	.word	0xe000ed20
 8008608:	2000000c 	.word	0x2000000c

0800860c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
	__asm volatile
 8008612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008616:	f383 8811 	msr	BASEPRI, r3
 800861a:	f3bf 8f6f 	isb	sy
 800861e:	f3bf 8f4f 	dsb	sy
 8008622:	607b      	str	r3, [r7, #4]
}
 8008624:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008626:	4b0f      	ldr	r3, [pc, #60]	@ (8008664 <vPortEnterCritical+0x58>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	3301      	adds	r3, #1
 800862c:	4a0d      	ldr	r2, [pc, #52]	@ (8008664 <vPortEnterCritical+0x58>)
 800862e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008630:	4b0c      	ldr	r3, [pc, #48]	@ (8008664 <vPortEnterCritical+0x58>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2b01      	cmp	r3, #1
 8008636:	d110      	bne.n	800865a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008638:	4b0b      	ldr	r3, [pc, #44]	@ (8008668 <vPortEnterCritical+0x5c>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	b2db      	uxtb	r3, r3
 800863e:	2b00      	cmp	r3, #0
 8008640:	d00b      	beq.n	800865a <vPortEnterCritical+0x4e>
	__asm volatile
 8008642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008646:	f383 8811 	msr	BASEPRI, r3
 800864a:	f3bf 8f6f 	isb	sy
 800864e:	f3bf 8f4f 	dsb	sy
 8008652:	603b      	str	r3, [r7, #0]
}
 8008654:	bf00      	nop
 8008656:	bf00      	nop
 8008658:	e7fd      	b.n	8008656 <vPortEnterCritical+0x4a>
	}
}
 800865a:	bf00      	nop
 800865c:	370c      	adds	r7, #12
 800865e:	46bd      	mov	sp, r7
 8008660:	bc80      	pop	{r7}
 8008662:	4770      	bx	lr
 8008664:	2000000c 	.word	0x2000000c
 8008668:	e000ed04 	.word	0xe000ed04

0800866c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800866c:	b480      	push	{r7}
 800866e:	b083      	sub	sp, #12
 8008670:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008672:	4b12      	ldr	r3, [pc, #72]	@ (80086bc <vPortExitCritical+0x50>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d10b      	bne.n	8008692 <vPortExitCritical+0x26>
	__asm volatile
 800867a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800867e:	f383 8811 	msr	BASEPRI, r3
 8008682:	f3bf 8f6f 	isb	sy
 8008686:	f3bf 8f4f 	dsb	sy
 800868a:	607b      	str	r3, [r7, #4]
}
 800868c:	bf00      	nop
 800868e:	bf00      	nop
 8008690:	e7fd      	b.n	800868e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008692:	4b0a      	ldr	r3, [pc, #40]	@ (80086bc <vPortExitCritical+0x50>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	3b01      	subs	r3, #1
 8008698:	4a08      	ldr	r2, [pc, #32]	@ (80086bc <vPortExitCritical+0x50>)
 800869a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800869c:	4b07      	ldr	r3, [pc, #28]	@ (80086bc <vPortExitCritical+0x50>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d105      	bne.n	80086b0 <vPortExitCritical+0x44>
 80086a4:	2300      	movs	r3, #0
 80086a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	f383 8811 	msr	BASEPRI, r3
}
 80086ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80086b0:	bf00      	nop
 80086b2:	370c      	adds	r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bc80      	pop	{r7}
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	2000000c 	.word	0x2000000c

080086c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80086c0:	f3ef 8009 	mrs	r0, PSP
 80086c4:	f3bf 8f6f 	isb	sy
 80086c8:	4b0d      	ldr	r3, [pc, #52]	@ (8008700 <pxCurrentTCBConst>)
 80086ca:	681a      	ldr	r2, [r3, #0]
 80086cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80086d0:	6010      	str	r0, [r2, #0]
 80086d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80086d6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80086da:	f380 8811 	msr	BASEPRI, r0
 80086de:	f7fe ff23 	bl	8007528 <vTaskSwitchContext>
 80086e2:	f04f 0000 	mov.w	r0, #0
 80086e6:	f380 8811 	msr	BASEPRI, r0
 80086ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80086ee:	6819      	ldr	r1, [r3, #0]
 80086f0:	6808      	ldr	r0, [r1, #0]
 80086f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80086f6:	f380 8809 	msr	PSP, r0
 80086fa:	f3bf 8f6f 	isb	sy
 80086fe:	4770      	bx	lr

08008700 <pxCurrentTCBConst>:
 8008700:	20000d78 	.word	0x20000d78
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008704:	bf00      	nop
 8008706:	bf00      	nop

08008708 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b082      	sub	sp, #8
 800870c:	af00      	add	r7, sp, #0
	__asm volatile
 800870e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008712:	f383 8811 	msr	BASEPRI, r3
 8008716:	f3bf 8f6f 	isb	sy
 800871a:	f3bf 8f4f 	dsb	sy
 800871e:	607b      	str	r3, [r7, #4]
}
 8008720:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008722:	f7fe fe41 	bl	80073a8 <xTaskIncrementTick>
 8008726:	4603      	mov	r3, r0
 8008728:	2b00      	cmp	r3, #0
 800872a:	d003      	beq.n	8008734 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800872c:	4b06      	ldr	r3, [pc, #24]	@ (8008748 <SysTick_Handler+0x40>)
 800872e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008732:	601a      	str	r2, [r3, #0]
 8008734:	2300      	movs	r3, #0
 8008736:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	f383 8811 	msr	BASEPRI, r3
}
 800873e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008740:	bf00      	nop
 8008742:	3708      	adds	r7, #8
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}
 8008748:	e000ed04 	.word	0xe000ed04

0800874c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800874c:	b480      	push	{r7}
 800874e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008750:	4b0a      	ldr	r3, [pc, #40]	@ (800877c <vPortSetupTimerInterrupt+0x30>)
 8008752:	2200      	movs	r2, #0
 8008754:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008756:	4b0a      	ldr	r3, [pc, #40]	@ (8008780 <vPortSetupTimerInterrupt+0x34>)
 8008758:	2200      	movs	r2, #0
 800875a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800875c:	4b09      	ldr	r3, [pc, #36]	@ (8008784 <vPortSetupTimerInterrupt+0x38>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a09      	ldr	r2, [pc, #36]	@ (8008788 <vPortSetupTimerInterrupt+0x3c>)
 8008762:	fba2 2303 	umull	r2, r3, r2, r3
 8008766:	099b      	lsrs	r3, r3, #6
 8008768:	4a08      	ldr	r2, [pc, #32]	@ (800878c <vPortSetupTimerInterrupt+0x40>)
 800876a:	3b01      	subs	r3, #1
 800876c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800876e:	4b03      	ldr	r3, [pc, #12]	@ (800877c <vPortSetupTimerInterrupt+0x30>)
 8008770:	2207      	movs	r2, #7
 8008772:	601a      	str	r2, [r3, #0]
}
 8008774:	bf00      	nop
 8008776:	46bd      	mov	sp, r7
 8008778:	bc80      	pop	{r7}
 800877a:	4770      	bx	lr
 800877c:	e000e010 	.word	0xe000e010
 8008780:	e000e018 	.word	0xe000e018
 8008784:	20000000 	.word	0x20000000
 8008788:	10624dd3 	.word	0x10624dd3
 800878c:	e000e014 	.word	0xe000e014

08008790 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008790:	b480      	push	{r7}
 8008792:	b085      	sub	sp, #20
 8008794:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008796:	f3ef 8305 	mrs	r3, IPSR
 800879a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2b0f      	cmp	r3, #15
 80087a0:	d915      	bls.n	80087ce <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80087a2:	4a17      	ldr	r2, [pc, #92]	@ (8008800 <vPortValidateInterruptPriority+0x70>)
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	4413      	add	r3, r2
 80087a8:	781b      	ldrb	r3, [r3, #0]
 80087aa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80087ac:	4b15      	ldr	r3, [pc, #84]	@ (8008804 <vPortValidateInterruptPriority+0x74>)
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	7afa      	ldrb	r2, [r7, #11]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d20b      	bcs.n	80087ce <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80087b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ba:	f383 8811 	msr	BASEPRI, r3
 80087be:	f3bf 8f6f 	isb	sy
 80087c2:	f3bf 8f4f 	dsb	sy
 80087c6:	607b      	str	r3, [r7, #4]
}
 80087c8:	bf00      	nop
 80087ca:	bf00      	nop
 80087cc:	e7fd      	b.n	80087ca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80087ce:	4b0e      	ldr	r3, [pc, #56]	@ (8008808 <vPortValidateInterruptPriority+0x78>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80087d6:	4b0d      	ldr	r3, [pc, #52]	@ (800880c <vPortValidateInterruptPriority+0x7c>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	429a      	cmp	r2, r3
 80087dc:	d90b      	bls.n	80087f6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80087de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087e2:	f383 8811 	msr	BASEPRI, r3
 80087e6:	f3bf 8f6f 	isb	sy
 80087ea:	f3bf 8f4f 	dsb	sy
 80087ee:	603b      	str	r3, [r7, #0]
}
 80087f0:	bf00      	nop
 80087f2:	bf00      	nop
 80087f4:	e7fd      	b.n	80087f2 <vPortValidateInterruptPriority+0x62>
	}
 80087f6:	bf00      	nop
 80087f8:	3714      	adds	r7, #20
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bc80      	pop	{r7}
 80087fe:	4770      	bx	lr
 8008800:	e000e3f0 	.word	0xe000e3f0
 8008804:	200013a4 	.word	0x200013a4
 8008808:	e000ed0c 	.word	0xe000ed0c
 800880c:	200013a8 	.word	0x200013a8

08008810 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b08a      	sub	sp, #40	@ 0x28
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008818:	2300      	movs	r3, #0
 800881a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800881c:	f7fe fd0a 	bl	8007234 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008820:	4b5a      	ldr	r3, [pc, #360]	@ (800898c <pvPortMalloc+0x17c>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d101      	bne.n	800882c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008828:	f000 f916 	bl	8008a58 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800882c:	4b58      	ldr	r3, [pc, #352]	@ (8008990 <pvPortMalloc+0x180>)
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	4013      	ands	r3, r2
 8008834:	2b00      	cmp	r3, #0
 8008836:	f040 8090 	bne.w	800895a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d01e      	beq.n	800887e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008840:	2208      	movs	r2, #8
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	4413      	add	r3, r2
 8008846:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f003 0307 	and.w	r3, r3, #7
 800884e:	2b00      	cmp	r3, #0
 8008850:	d015      	beq.n	800887e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f023 0307 	bic.w	r3, r3, #7
 8008858:	3308      	adds	r3, #8
 800885a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f003 0307 	and.w	r3, r3, #7
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00b      	beq.n	800887e <pvPortMalloc+0x6e>
	__asm volatile
 8008866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800886a:	f383 8811 	msr	BASEPRI, r3
 800886e:	f3bf 8f6f 	isb	sy
 8008872:	f3bf 8f4f 	dsb	sy
 8008876:	617b      	str	r3, [r7, #20]
}
 8008878:	bf00      	nop
 800887a:	bf00      	nop
 800887c:	e7fd      	b.n	800887a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d06a      	beq.n	800895a <pvPortMalloc+0x14a>
 8008884:	4b43      	ldr	r3, [pc, #268]	@ (8008994 <pvPortMalloc+0x184>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	687a      	ldr	r2, [r7, #4]
 800888a:	429a      	cmp	r2, r3
 800888c:	d865      	bhi.n	800895a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800888e:	4b42      	ldr	r3, [pc, #264]	@ (8008998 <pvPortMalloc+0x188>)
 8008890:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008892:	4b41      	ldr	r3, [pc, #260]	@ (8008998 <pvPortMalloc+0x188>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008898:	e004      	b.n	80088a4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800889a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800889c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800889e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a6:	685b      	ldr	r3, [r3, #4]
 80088a8:	687a      	ldr	r2, [r7, #4]
 80088aa:	429a      	cmp	r2, r3
 80088ac:	d903      	bls.n	80088b6 <pvPortMalloc+0xa6>
 80088ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1f1      	bne.n	800889a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80088b6:	4b35      	ldr	r3, [pc, #212]	@ (800898c <pvPortMalloc+0x17c>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088bc:	429a      	cmp	r2, r3
 80088be:	d04c      	beq.n	800895a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80088c0:	6a3b      	ldr	r3, [r7, #32]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	2208      	movs	r2, #8
 80088c6:	4413      	add	r3, r2
 80088c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80088ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088cc:	681a      	ldr	r2, [r3, #0]
 80088ce:	6a3b      	ldr	r3, [r7, #32]
 80088d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80088d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d4:	685a      	ldr	r2, [r3, #4]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	1ad2      	subs	r2, r2, r3
 80088da:	2308      	movs	r3, #8
 80088dc:	005b      	lsls	r3, r3, #1
 80088de:	429a      	cmp	r2, r3
 80088e0:	d920      	bls.n	8008924 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80088e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	4413      	add	r3, r2
 80088e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088ea:	69bb      	ldr	r3, [r7, #24]
 80088ec:	f003 0307 	and.w	r3, r3, #7
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d00b      	beq.n	800890c <pvPortMalloc+0xfc>
	__asm volatile
 80088f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088f8:	f383 8811 	msr	BASEPRI, r3
 80088fc:	f3bf 8f6f 	isb	sy
 8008900:	f3bf 8f4f 	dsb	sy
 8008904:	613b      	str	r3, [r7, #16]
}
 8008906:	bf00      	nop
 8008908:	bf00      	nop
 800890a:	e7fd      	b.n	8008908 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800890c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800890e:	685a      	ldr	r2, [r3, #4]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	1ad2      	subs	r2, r2, r3
 8008914:	69bb      	ldr	r3, [r7, #24]
 8008916:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800891e:	69b8      	ldr	r0, [r7, #24]
 8008920:	f000 f8fc 	bl	8008b1c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008924:	4b1b      	ldr	r3, [pc, #108]	@ (8008994 <pvPortMalloc+0x184>)
 8008926:	681a      	ldr	r2, [r3, #0]
 8008928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	1ad3      	subs	r3, r2, r3
 800892e:	4a19      	ldr	r2, [pc, #100]	@ (8008994 <pvPortMalloc+0x184>)
 8008930:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008932:	4b18      	ldr	r3, [pc, #96]	@ (8008994 <pvPortMalloc+0x184>)
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	4b19      	ldr	r3, [pc, #100]	@ (800899c <pvPortMalloc+0x18c>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	429a      	cmp	r2, r3
 800893c:	d203      	bcs.n	8008946 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800893e:	4b15      	ldr	r3, [pc, #84]	@ (8008994 <pvPortMalloc+0x184>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a16      	ldr	r2, [pc, #88]	@ (800899c <pvPortMalloc+0x18c>)
 8008944:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008948:	685a      	ldr	r2, [r3, #4]
 800894a:	4b11      	ldr	r3, [pc, #68]	@ (8008990 <pvPortMalloc+0x180>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	431a      	orrs	r2, r3
 8008950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008952:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008956:	2200      	movs	r2, #0
 8008958:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800895a:	f7fe fc79 	bl	8007250 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800895e:	69fb      	ldr	r3, [r7, #28]
 8008960:	f003 0307 	and.w	r3, r3, #7
 8008964:	2b00      	cmp	r3, #0
 8008966:	d00b      	beq.n	8008980 <pvPortMalloc+0x170>
	__asm volatile
 8008968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800896c:	f383 8811 	msr	BASEPRI, r3
 8008970:	f3bf 8f6f 	isb	sy
 8008974:	f3bf 8f4f 	dsb	sy
 8008978:	60fb      	str	r3, [r7, #12]
}
 800897a:	bf00      	nop
 800897c:	bf00      	nop
 800897e:	e7fd      	b.n	800897c <pvPortMalloc+0x16c>
	return pvReturn;
 8008980:	69fb      	ldr	r3, [r7, #28]
}
 8008982:	4618      	mov	r0, r3
 8008984:	3728      	adds	r7, #40	@ 0x28
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
 800898a:	bf00      	nop
 800898c:	200033b4 	.word	0x200033b4
 8008990:	200033c0 	.word	0x200033c0
 8008994:	200033b8 	.word	0x200033b8
 8008998:	200033ac 	.word	0x200033ac
 800899c:	200033bc 	.word	0x200033bc

080089a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b086      	sub	sp, #24
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d04a      	beq.n	8008a48 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80089b2:	2308      	movs	r3, #8
 80089b4:	425b      	negs	r3, r3
 80089b6:	697a      	ldr	r2, [r7, #20]
 80089b8:	4413      	add	r3, r2
 80089ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	685a      	ldr	r2, [r3, #4]
 80089c4:	4b22      	ldr	r3, [pc, #136]	@ (8008a50 <vPortFree+0xb0>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4013      	ands	r3, r2
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d10b      	bne.n	80089e6 <vPortFree+0x46>
	__asm volatile
 80089ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d2:	f383 8811 	msr	BASEPRI, r3
 80089d6:	f3bf 8f6f 	isb	sy
 80089da:	f3bf 8f4f 	dsb	sy
 80089de:	60fb      	str	r3, [r7, #12]
}
 80089e0:	bf00      	nop
 80089e2:	bf00      	nop
 80089e4:	e7fd      	b.n	80089e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d00b      	beq.n	8008a06 <vPortFree+0x66>
	__asm volatile
 80089ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	60bb      	str	r3, [r7, #8]
}
 8008a00:	bf00      	nop
 8008a02:	bf00      	nop
 8008a04:	e7fd      	b.n	8008a02 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	685a      	ldr	r2, [r3, #4]
 8008a0a:	4b11      	ldr	r3, [pc, #68]	@ (8008a50 <vPortFree+0xb0>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4013      	ands	r3, r2
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d019      	beq.n	8008a48 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d115      	bne.n	8008a48 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	685a      	ldr	r2, [r3, #4]
 8008a20:	4b0b      	ldr	r3, [pc, #44]	@ (8008a50 <vPortFree+0xb0>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	43db      	mvns	r3, r3
 8008a26:	401a      	ands	r2, r3
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008a2c:	f7fe fc02 	bl	8007234 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	685a      	ldr	r2, [r3, #4]
 8008a34:	4b07      	ldr	r3, [pc, #28]	@ (8008a54 <vPortFree+0xb4>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4413      	add	r3, r2
 8008a3a:	4a06      	ldr	r2, [pc, #24]	@ (8008a54 <vPortFree+0xb4>)
 8008a3c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008a3e:	6938      	ldr	r0, [r7, #16]
 8008a40:	f000 f86c 	bl	8008b1c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008a44:	f7fe fc04 	bl	8007250 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008a48:	bf00      	nop
 8008a4a:	3718      	adds	r7, #24
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}
 8008a50:	200033c0 	.word	0x200033c0
 8008a54:	200033b8 	.word	0x200033b8

08008a58 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a5e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008a62:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a64:	4b27      	ldr	r3, [pc, #156]	@ (8008b04 <prvHeapInit+0xac>)
 8008a66:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f003 0307 	and.w	r3, r3, #7
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d00c      	beq.n	8008a8c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	3307      	adds	r3, #7
 8008a76:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f023 0307 	bic.w	r3, r3, #7
 8008a7e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a80:	68ba      	ldr	r2, [r7, #8]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	1ad3      	subs	r3, r2, r3
 8008a86:	4a1f      	ldr	r2, [pc, #124]	@ (8008b04 <prvHeapInit+0xac>)
 8008a88:	4413      	add	r3, r2
 8008a8a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008a90:	4a1d      	ldr	r2, [pc, #116]	@ (8008b08 <prvHeapInit+0xb0>)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008a96:	4b1c      	ldr	r3, [pc, #112]	@ (8008b08 <prvHeapInit+0xb0>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	68ba      	ldr	r2, [r7, #8]
 8008aa0:	4413      	add	r3, r2
 8008aa2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008aa4:	2208      	movs	r2, #8
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	1a9b      	subs	r3, r3, r2
 8008aaa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f023 0307 	bic.w	r3, r3, #7
 8008ab2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	4a15      	ldr	r2, [pc, #84]	@ (8008b0c <prvHeapInit+0xb4>)
 8008ab8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008aba:	4b14      	ldr	r3, [pc, #80]	@ (8008b0c <prvHeapInit+0xb4>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008ac2:	4b12      	ldr	r3, [pc, #72]	@ (8008b0c <prvHeapInit+0xb4>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	68fa      	ldr	r2, [r7, #12]
 8008ad2:	1ad2      	subs	r2, r2, r3
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8008b0c <prvHeapInit+0xb4>)
 8008ada:	681a      	ldr	r2, [r3, #0]
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	4a0a      	ldr	r2, [pc, #40]	@ (8008b10 <prvHeapInit+0xb8>)
 8008ae6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	4a09      	ldr	r2, [pc, #36]	@ (8008b14 <prvHeapInit+0xbc>)
 8008aee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008af0:	4b09      	ldr	r3, [pc, #36]	@ (8008b18 <prvHeapInit+0xc0>)
 8008af2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008af6:	601a      	str	r2, [r3, #0]
}
 8008af8:	bf00      	nop
 8008afa:	3714      	adds	r7, #20
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bc80      	pop	{r7}
 8008b00:	4770      	bx	lr
 8008b02:	bf00      	nop
 8008b04:	200013ac 	.word	0x200013ac
 8008b08:	200033ac 	.word	0x200033ac
 8008b0c:	200033b4 	.word	0x200033b4
 8008b10:	200033bc 	.word	0x200033bc
 8008b14:	200033b8 	.word	0x200033b8
 8008b18:	200033c0 	.word	0x200033c0

08008b1c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b085      	sub	sp, #20
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008b24:	4b27      	ldr	r3, [pc, #156]	@ (8008bc4 <prvInsertBlockIntoFreeList+0xa8>)
 8008b26:	60fb      	str	r3, [r7, #12]
 8008b28:	e002      	b.n	8008b30 <prvInsertBlockIntoFreeList+0x14>
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	60fb      	str	r3, [r7, #12]
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	687a      	ldr	r2, [r7, #4]
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d8f7      	bhi.n	8008b2a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	68ba      	ldr	r2, [r7, #8]
 8008b44:	4413      	add	r3, r2
 8008b46:	687a      	ldr	r2, [r7, #4]
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d108      	bne.n	8008b5e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	685a      	ldr	r2, [r3, #4]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	441a      	add	r2, r3
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	685b      	ldr	r3, [r3, #4]
 8008b66:	68ba      	ldr	r2, [r7, #8]
 8008b68:	441a      	add	r2, r3
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	429a      	cmp	r2, r3
 8008b70:	d118      	bne.n	8008ba4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	4b14      	ldr	r3, [pc, #80]	@ (8008bc8 <prvInsertBlockIntoFreeList+0xac>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d00d      	beq.n	8008b9a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	685a      	ldr	r2, [r3, #4]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	441a      	add	r2, r3
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	681a      	ldr	r2, [r3, #0]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	601a      	str	r2, [r3, #0]
 8008b98:	e008      	b.n	8008bac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8008bc8 <prvInsertBlockIntoFreeList+0xac>)
 8008b9c:	681a      	ldr	r2, [r3, #0]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	601a      	str	r2, [r3, #0]
 8008ba2:	e003      	b.n	8008bac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008bac:	68fa      	ldr	r2, [r7, #12]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d002      	beq.n	8008bba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	687a      	ldr	r2, [r7, #4]
 8008bb8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bba:	bf00      	nop
 8008bbc:	3714      	adds	r7, #20
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bc80      	pop	{r7}
 8008bc2:	4770      	bx	lr
 8008bc4:	200033ac 	.word	0x200033ac
 8008bc8:	200033b4 	.word	0x200033b4

08008bcc <memset>:
 8008bcc:	4603      	mov	r3, r0
 8008bce:	4402      	add	r2, r0
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d100      	bne.n	8008bd6 <memset+0xa>
 8008bd4:	4770      	bx	lr
 8008bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8008bda:	e7f9      	b.n	8008bd0 <memset+0x4>

08008bdc <__libc_init_array>:
 8008bdc:	b570      	push	{r4, r5, r6, lr}
 8008bde:	2600      	movs	r6, #0
 8008be0:	4d0c      	ldr	r5, [pc, #48]	@ (8008c14 <__libc_init_array+0x38>)
 8008be2:	4c0d      	ldr	r4, [pc, #52]	@ (8008c18 <__libc_init_array+0x3c>)
 8008be4:	1b64      	subs	r4, r4, r5
 8008be6:	10a4      	asrs	r4, r4, #2
 8008be8:	42a6      	cmp	r6, r4
 8008bea:	d109      	bne.n	8008c00 <__libc_init_array+0x24>
 8008bec:	f000 f828 	bl	8008c40 <_init>
 8008bf0:	2600      	movs	r6, #0
 8008bf2:	4d0a      	ldr	r5, [pc, #40]	@ (8008c1c <__libc_init_array+0x40>)
 8008bf4:	4c0a      	ldr	r4, [pc, #40]	@ (8008c20 <__libc_init_array+0x44>)
 8008bf6:	1b64      	subs	r4, r4, r5
 8008bf8:	10a4      	asrs	r4, r4, #2
 8008bfa:	42a6      	cmp	r6, r4
 8008bfc:	d105      	bne.n	8008c0a <__libc_init_array+0x2e>
 8008bfe:	bd70      	pop	{r4, r5, r6, pc}
 8008c00:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c04:	4798      	blx	r3
 8008c06:	3601      	adds	r6, #1
 8008c08:	e7ee      	b.n	8008be8 <__libc_init_array+0xc>
 8008c0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c0e:	4798      	blx	r3
 8008c10:	3601      	adds	r6, #1
 8008c12:	e7f2      	b.n	8008bfa <__libc_init_array+0x1e>
 8008c14:	080090e4 	.word	0x080090e4
 8008c18:	080090e4 	.word	0x080090e4
 8008c1c:	080090e4 	.word	0x080090e4
 8008c20:	080090e8 	.word	0x080090e8

08008c24 <memcpy>:
 8008c24:	440a      	add	r2, r1
 8008c26:	4291      	cmp	r1, r2
 8008c28:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c2c:	d100      	bne.n	8008c30 <memcpy+0xc>
 8008c2e:	4770      	bx	lr
 8008c30:	b510      	push	{r4, lr}
 8008c32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c36:	4291      	cmp	r1, r2
 8008c38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c3c:	d1f9      	bne.n	8008c32 <memcpy+0xe>
 8008c3e:	bd10      	pop	{r4, pc}

08008c40 <_init>:
 8008c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c42:	bf00      	nop
 8008c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c46:	bc08      	pop	{r3}
 8008c48:	469e      	mov	lr, r3
 8008c4a:	4770      	bx	lr

08008c4c <_fini>:
 8008c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c4e:	bf00      	nop
 8008c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c52:	bc08      	pop	{r3}
 8008c54:	469e      	mov	lr, r3
 8008c56:	4770      	bx	lr
