// Seed: 694412315
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  type_7(
      .id_0(id_3), .id_1(1), .id_2(), .id_3(1), .id_4(id_1), .id_5(id_4[{1, 1}||1]), .id_6(1)
  );
  logic id_6;
endmodule
module module_1 (
    output id_0,
    output id_1,
    output logic id_2,
    output logic id_3,
    input id_4,
    output id_5,
    output logic id_6
);
  logic id_7;
  assign id_7 = (id_7);
  logic id_8 = 1, id_9 = id_7;
  assign id_1 = id_4;
  logic id_10;
endmodule
