{
  "module_name": "link_dp_training.h",
  "hash_id": "dab3df1d34d1417bff74bf89dcb0f02bfdc7a3cb1b1f3ff64793c2dfd96efbb7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/link/protocols/link_dp_training.h",
  "human_readable_source": " \n\n\n#ifndef __DC_LINK_DP_TRAINING_H__\n#define __DC_LINK_DP_TRAINING_H__\n#include \"link.h\"\n\nbool perform_link_training_with_retries(\n\tconst struct dc_link_settings *link_setting,\n\tbool skip_video_pattern,\n\tint attempts,\n\tstruct pipe_ctx *pipe_ctx,\n\tenum signal_type signal,\n\tbool do_fallback);\n\nenum link_training_result dp_perform_link_training(\n\t\tstruct dc_link *link,\n\t\tconst struct link_resource *link_res,\n\t\tconst struct dc_link_settings *link_settings,\n\t\tbool skip_video_pattern);\n\nbool dp_set_hw_training_pattern(\n\t\tstruct dc_link *link,\n\t\tconst struct link_resource *link_res,\n\t\tenum dc_dp_training_pattern pattern,\n\t\tuint32_t offset);\n\nvoid dp_set_hw_test_pattern(\n\t\tstruct dc_link *link,\n\t\tconst struct link_resource *link_res,\n\t\tenum dp_test_pattern test_pattern,\n\t\tuint8_t *custom_pattern,\n\t\tuint32_t custom_pattern_size);\n\nvoid dpcd_set_training_pattern(\n\tstruct dc_link *link,\n\tenum dc_dp_training_pattern training_pattern);\n\n \nenum dc_status dpcd_set_lane_settings(\n\tstruct dc_link *link,\n\tconst struct link_training_settings *link_training_setting,\n\tuint32_t offset);\n\n \nenum dc_status dpcd_set_link_settings(\n\tstruct dc_link *link,\n\tconst struct link_training_settings *lt_settings);\n\nvoid dpcd_set_lt_pattern_and_lane_settings(\n\tstruct dc_link *link,\n\tconst struct link_training_settings *lt_settings,\n\tenum dc_dp_training_pattern pattern,\n\tuint32_t offset);\n\n \nenum dc_status dp_get_lane_status_and_lane_adjust(\n\tstruct dc_link *link,\n\tconst struct link_training_settings *link_training_setting,\n\tunion lane_status ln_status[LANE_COUNT_DP_MAX],\n\tunion lane_align_status_updated *ln_align,\n\tunion lane_adjust ln_adjust[LANE_COUNT_DP_MAX],\n\tuint32_t offset);\n\nenum dc_status dpcd_configure_lttpr_mode(\n\t\tstruct dc_link *link,\n\t\tstruct link_training_settings *lt_settings);\n\nenum dc_status configure_lttpr_mode_transparent(struct dc_link *link);\n\nenum dc_status dpcd_configure_channel_coding(\n\t\tstruct dc_link *link,\n\t\tstruct link_training_settings *lt_settings);\n\nvoid repeater_training_done(struct dc_link *link, uint32_t offset);\n\nvoid start_clock_recovery_pattern_early(struct dc_link *link,\n\t\tconst struct link_resource *link_res,\n\t\tstruct link_training_settings *lt_settings,\n\t\tuint32_t offset);\n\nvoid dp_decide_training_settings(\n\t\tstruct dc_link *link,\n\t\tconst struct dc_link_settings *link_settings,\n\t\tstruct link_training_settings *lt_settings);\n\nvoid dp_decide_lane_settings(\n\tconst struct link_training_settings *lt_settings,\n\tconst union lane_adjust ln_adjust[LANE_COUNT_DP_MAX],\n\tstruct dc_lane_settings hw_lane_settings[LANE_COUNT_DP_MAX],\n\tunion dpcd_training_lane *dpcd_lane_settings);\n\nenum dc_dp_training_pattern decide_cr_training_pattern(\n\t\tconst struct dc_link_settings *link_settings);\n\nenum dc_dp_training_pattern decide_eq_training_pattern(struct dc_link *link,\n\t\tconst struct dc_link_settings *link_settings);\n\nenum lttpr_mode dp_decide_lttpr_mode(struct dc_link *link,\n\t\tstruct dc_link_settings *link_setting);\n\nvoid dp_get_lttpr_mode_override(struct dc_link *link,\n\t\tenum lttpr_mode *override);\n\nvoid override_training_settings(\n\t\tstruct dc_link *link,\n\t\tconst struct dc_link_training_overrides *overrides,\n\t\tstruct link_training_settings *lt_settings);\n\n \nenum link_training_result dp_check_link_loss_status(\n\t\tstruct dc_link *link,\n\t\tconst struct link_training_settings *link_training_setting);\n\nbool dp_is_cr_done(enum dc_lane_count ln_count,\n\tunion lane_status *dpcd_lane_status);\n\nbool dp_is_ch_eq_done(enum dc_lane_count ln_count,\n\tunion lane_status *dpcd_lane_status);\nbool dp_is_symbol_locked(enum dc_lane_count ln_count,\n\tunion lane_status *dpcd_lane_status);\nbool dp_is_interlane_aligned(union lane_align_status_updated align_status);\n\nbool is_repeater(const struct link_training_settings *lt_settings, uint32_t offset);\n\nbool dp_is_max_vs_reached(\n\tconst struct link_training_settings *lt_settings);\n\nuint8_t get_dpcd_link_rate(const struct dc_link_settings *link_settings);\n\nenum link_training_result dp_get_cr_failure(enum dc_lane_count ln_count,\n\tunion lane_status *dpcd_lane_status);\n\nvoid dp_hw_to_dpcd_lane_settings(\n\tconst struct link_training_settings *lt_settings,\n\tconst struct dc_lane_settings hw_lane_settings[LANE_COUNT_DP_MAX],\n\tunion dpcd_training_lane dpcd_lane_settings[LANE_COUNT_DP_MAX]);\n\nvoid dp_wait_for_training_aux_rd_interval(\n\tstruct dc_link *link,\n\tuint32_t wait_in_micro_secs);\n\nenum dpcd_training_patterns\n\tdp_training_pattern_to_dpcd_training_pattern(\n\tstruct dc_link *link,\n\tenum dc_dp_training_pattern pattern);\n\nuint8_t dp_initialize_scrambling_data_symbols(\n\tstruct dc_link *link,\n\tenum dc_dp_training_pattern pattern);\n\nvoid dp_log_training_result(\n\tstruct dc_link *link,\n\tconst struct link_training_settings *lt_settings,\n\tenum link_training_result status);\n\nuint32_t dp_translate_training_aux_read_interval(\n\t\tuint32_t dpcd_aux_read_interval);\n\nuint8_t dp_get_nibble_at_index(const uint8_t *buf,\n\tuint32_t index);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}