

================================================================
== Vivado HLS Report for 'SmithWaterman'
================================================================
* Date:           Wed Mar 11 10:47:30 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        sw_prj
* Solution:       naive_solution
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.941 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     1119|    31715| 11.190 us | 0.317 ms |  1119|  31715|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+------+-------+---------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
        +----------------------+-----------+---------+---------+-----------+-----------+------+-------+---------+
        |grp_traceback_fu_187  |traceback  |     1103|     1105| 11.030 us | 11.050 us |  1103|   1105|   none  |
        |grp_align_fu_203      |align      |        6|    30201| 60.000 ns |  0.302 ms |     6|  30201|   none  |
        +----------------------+-----------+---------+---------+-----------+-----------+------+-------+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Init_Row_Loop  |        2|      201|         2|          -|          -| 1 ~ 100 |    no    |
        |- Init_Col_Loop  |        2|      201|         2|          -|          -| 1 ~ 100 |    no    |
        +-----------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 4 
4 --> 5 6 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.31>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %seq1) nounwind, !map !31"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %seq2) nounwind, !map !37"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %aligned_seq1) nounwind, !map !41"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %n) nounwind, !map !45"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %aligned_seq2) nounwind, !map !51"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m) nounwind, !map !55"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %l) nounwind, !map !59"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @SmithWaterman_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.15ns)   --->   "%H = alloca [10201 x i32], align 4" [SmithWaterman.c:22]   --->   Operation 18 'alloca' 'H' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%H_addr = getelementptr [10201 x i32]* %H, i64 0, i64 0" [SmithWaterman.c:23]   --->   Operation 19 'getelementptr' 'H_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.15ns)   --->   "store i32 0, i32* %H_addr, align 16" [SmithWaterman.c:23]   --->   Operation 20 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %n, i32 100) nounwind" [SmithWaterman.c:24]   --->   Operation 21 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.60ns)   --->   "br label %1" [SmithWaterman.c:25]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 1, %0 ], [ %i, %4 ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln25 = icmp ult i7 %i_0, -27" [SmithWaterman.c:25]   --->   Operation 24 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 100, i64 50)"   --->   Operation 25 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %.loopexit1.loopexit" [SmithWaterman.c:25]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %i_0 to i64" [SmithWaterman.c:26]   --->   Operation 27 'zext' 'zext_ln26' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%seq1_addr = getelementptr [100 x i8]* %seq1, i64 0, i64 %zext_ln26" [SmithWaterman.c:27]   --->   Operation 28 'getelementptr' 'seq1_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.61ns)   --->   "%seq1_load = load i8* %seq1_addr, align 1" [SmithWaterman.c:27]   --->   Operation 29 'load' 'seq1_load' <Predicate = (icmp_ln25)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_2 : Operation 30 [1/1] (0.60ns)   --->   "br label %.loopexit1"   --->   Operation 30 'br' <Predicate = (!icmp_ln25)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str) nounwind" [SmithWaterman.c:25]   --->   Operation 31 'specloopname' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i7 %i_0 to i15" [SmithWaterman.c:26]   --->   Operation 32 'zext' 'zext_ln26_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.55ns)   --->   "%mul_ln26 = mul i15 %zext_ln26_1, 101" [SmithWaterman.c:26]   --->   Operation 33 'mul' 'mul_ln26' <Predicate = (icmp_ln25)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i15 %mul_ln26 to i64" [SmithWaterman.c:26]   --->   Operation 34 'zext' 'zext_ln26_2' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%H_addr_7 = getelementptr [10201 x i32]* %H, i64 0, i64 %zext_ln26_2" [SmithWaterman.c:26]   --->   Operation 35 'getelementptr' 'H_addr_7' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.15ns)   --->   "store i32 0, i32* %H_addr_7, align 4" [SmithWaterman.c:26]   --->   Operation 36 'store' <Predicate = (icmp_ln25)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 37 [1/2] (0.61ns)   --->   "%seq1_load = load i8* %seq1_addr, align 1" [SmithWaterman.c:27]   --->   Operation 37 'load' 'seq1_load' <Predicate = (icmp_ln25)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 38 [1/1] (0.58ns)   --->   "%icmp_ln27 = icmp eq i8 %seq1_load, 0" [SmithWaterman.c:27]   --->   Operation 38 'icmp' 'icmp_ln27' <Predicate = (icmp_ln25)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %3, label %4" [SmithWaterman.c:27]   --->   Operation 39 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [SmithWaterman.c:25]   --->   Operation 40 'add' 'i' <Predicate = (icmp_ln25 & !icmp_ln27)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [SmithWaterman.c:25]   --->   Operation 41 'br' <Predicate = (icmp_ln25 & !icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %i_0 to i32" [SmithWaterman.c:25]   --->   Operation 42 'zext' 'zext_ln25' <Predicate = (icmp_ln25 & icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %n, i32 %zext_ln25) nounwind" [SmithWaterman.c:28]   --->   Operation 43 'write' <Predicate = (icmp_ln25 & icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.60ns)   --->   "br label %.loopexit1" [SmithWaterman.c:29]   --->   Operation 44 'br' <Predicate = (icmp_ln25 & icmp_ln27)> <Delay = 0.60>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%n_load = phi i7 [ %i_0, %3 ], [ -28, %.loopexit1.loopexit ]" [SmithWaterman.c:25]   --->   Operation 45 'phi' 'n_load' <Predicate = (icmp_ln27) | (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.60ns)   --->   "br label %5" [SmithWaterman.c:33]   --->   Operation 46 'br' <Predicate = (icmp_ln27) | (!icmp_ln25)> <Delay = 0.60>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ 1, %.loopexit1 ], [ %i_3, %7 ]"   --->   Operation 47 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.59ns)   --->   "%icmp_ln33 = icmp ult i7 %i_1, -27" [SmithWaterman.c:33]   --->   Operation 48 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 100, i64 50)"   --->   Operation 49 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.60ns)   --->   "br i1 %icmp_ln33, label %6, label %.loopexit" [SmithWaterman.c:33]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.60>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i7 %i_1 to i64" [SmithWaterman.c:34]   --->   Operation 51 'zext' 'zext_ln34' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%H_addr_8 = getelementptr [10201 x i32]* %H, i64 0, i64 %zext_ln34" [SmithWaterman.c:34]   --->   Operation 52 'getelementptr' 'H_addr_8' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.15ns)   --->   "store i32 0, i32* %H_addr_8, align 4" [SmithWaterman.c:34]   --->   Operation 53 'store' <Predicate = (icmp_ln33)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%seq2_addr = getelementptr [100 x i8]* %seq2, i64 0, i64 %zext_ln34" [SmithWaterman.c:35]   --->   Operation 54 'getelementptr' 'seq2_addr' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.61ns)   --->   "%seq2_load = load i8* %seq2_addr, align 1" [SmithWaterman.c:35]   --->   Operation 55 'load' 'seq2_load' <Predicate = (icmp_ln33)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>

State 5 <SV = 4> <Delay = 1.79>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1) nounwind" [SmithWaterman.c:33]   --->   Operation 56 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (0.61ns)   --->   "%seq2_load = load i8* %seq2_addr, align 1" [SmithWaterman.c:35]   --->   Operation 57 'load' 'seq2_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 58 [1/1] (0.58ns)   --->   "%icmp_ln35 = icmp eq i8 %seq2_load, 0" [SmithWaterman.c:35]   --->   Operation 58 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.60ns)   --->   "br i1 %icmp_ln35, label %.loopexit, label %7" [SmithWaterman.c:35]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.60>
ST_5 : Operation 60 [1/1] (0.40ns)   --->   "%i_3 = add i7 %i_1, 1" [SmithWaterman.c:33]   --->   Operation 60 'add' 'i_3' <Predicate = (!icmp_ln35)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %5" [SmithWaterman.c:33]   --->   Operation 61 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%m_local_0 = phi i7 [ %i_1, %6 ], [ -28, %5 ]" [SmithWaterman.c:33]   --->   Operation 62 'phi' 'm_local_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i7 %m_local_0 to i32" [SmithWaterman.c:43]   --->   Operation 63 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (0.00ns)   --->   "%align_ret2 = call fastcc { i32, i32 } @align([100 x i8]* %seq1, i7 %n_load, [100 x i8]* %seq2, i7 %m_local_0, [10201 x i32]* %H) nounwind" [SmithWaterman.c:43]   --->   Operation 64 'call' 'align_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %m, i32 %zext_ln43) nounwind" [SmithWaterman.c:43]   --->   Operation 65 'write' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 66 [1/2] (0.00ns)   --->   "%align_ret2 = call fastcc { i32, i32 } @align([100 x i8]* %seq1, i7 %n_load, [100 x i8]* %seq2, i7 %m_local_0, [10201 x i32]* %H) nounwind" [SmithWaterman.c:43]   --->   Operation 66 'call' 'align_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%pos_0 = extractvalue { i32, i32 } %align_ret2, 0" [SmithWaterman.c:43]   --->   Operation 67 'extractvalue' 'pos_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%pos_1 = extractvalue { i32, i32 } %align_ret2, 1" [SmithWaterman.c:43]   --->   Operation 68 'extractvalue' 'pos_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.60>
ST_8 : Operation 69 [2/2] (0.60ns)   --->   "%call_ret1 = call fastcc i32 @traceback([100 x i8]* %seq1, [100 x i8]* %seq2, [10201 x i32]* %H, i32 %pos_0, i32 %pos_1, [100 x i8]* %aligned_seq1, [100 x i8]* %aligned_seq2) nounwind" [SmithWaterman.c:46]   --->   Operation 69 'call' 'call_ret1' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 70 [1/2] (0.00ns)   --->   "%call_ret1 = call fastcc i32 @traceback([100 x i8]* %seq1, [100 x i8]* %seq2, [10201 x i32]* %H, i32 %pos_0, i32 %pos_1, [100 x i8]* %aligned_seq1, [100 x i8]* %aligned_seq2) nounwind" [SmithWaterman.c:46]   --->   Operation 70 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %l, i32 %call_ret1) nounwind" [SmithWaterman.c:46]   --->   Operation 71 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [SmithWaterman.c:47]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ seq1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ seq2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ aligned_seq1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ aligned_seq2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ l]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
spectopmodule_ln0     (spectopmodule    ) [ 0000000000]
H                     (alloca           ) [ 0011111111]
H_addr                (getelementptr    ) [ 0000000000]
store_ln23            (store            ) [ 0000000000]
write_ln24            (write            ) [ 0000000000]
br_ln25               (br               ) [ 0111000000]
i_0                   (phi              ) [ 0011000000]
icmp_ln25             (icmp             ) [ 0011000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln25               (br               ) [ 0000000000]
zext_ln26             (zext             ) [ 0000000000]
seq1_addr             (getelementptr    ) [ 0001000000]
br_ln0                (br               ) [ 0011000000]
specloopname_ln25     (specloopname     ) [ 0000000000]
zext_ln26_1           (zext             ) [ 0000000000]
mul_ln26              (mul              ) [ 0000000000]
zext_ln26_2           (zext             ) [ 0000000000]
H_addr_7              (getelementptr    ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
seq1_load             (load             ) [ 0000000000]
icmp_ln27             (icmp             ) [ 0011000000]
br_ln27               (br               ) [ 0000000000]
i                     (add              ) [ 0111000000]
br_ln25               (br               ) [ 0111000000]
zext_ln25             (zext             ) [ 0000000000]
write_ln28            (write            ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
n_load                (phi              ) [ 0001111100]
br_ln33               (br               ) [ 0011110000]
i_1                   (phi              ) [ 0000111000]
icmp_ln33             (icmp             ) [ 0000110000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
br_ln33               (br               ) [ 0000111000]
zext_ln34             (zext             ) [ 0000000000]
H_addr_8              (getelementptr    ) [ 0000000000]
store_ln34            (store            ) [ 0000000000]
seq2_addr             (getelementptr    ) [ 0000010000]
specloopname_ln33     (specloopname     ) [ 0000000000]
seq2_load             (load             ) [ 0000000000]
icmp_ln35             (icmp             ) [ 0000110000]
br_ln35               (br               ) [ 0000111000]
i_3                   (add              ) [ 0001110000]
br_ln33               (br               ) [ 0001110000]
m_local_0             (phi              ) [ 0000001100]
zext_ln43             (zext             ) [ 0000000000]
write_ln43            (write            ) [ 0000000000]
align_ret2            (call             ) [ 0000000000]
pos_0                 (extractvalue     ) [ 0000000011]
pos_1                 (extractvalue     ) [ 0000000011]
call_ret1             (call             ) [ 0000000000]
write_ln46            (write            ) [ 0000000000]
ret_ln47              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="seq1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seq1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seq2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seq2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="aligned_seq1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aligned_seq1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="aligned_seq2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aligned_seq2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="l">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SmithWaterman_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="align"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="H_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="H/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/1 write_ln28/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln43_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln46_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/9 "/>
</bind>
</comp>

<comp id="82" class="1004" name="H_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 store_ln26/3 store_ln34/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="seq1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seq1_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seq1_load/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="H_addr_7_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="15" slack="0"/>
<pin id="114" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr_7/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="H_addr_8_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr_8/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="seq2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seq2_addr/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seq2_load/4 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="1"/>
<pin id="139" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="7" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="n_load_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n_load (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="n_load_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="6" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_load/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="1"/>
<pin id="164" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_1_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="7" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="174" class="1005" name="m_local_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="1"/>
<pin id="176" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="m_local_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="m_local_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="2"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="6" slack="2"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_local_0/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_traceback_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="4" bw="32" slack="1"/>
<pin id="193" dir="0" index="5" bw="32" slack="1"/>
<pin id="194" dir="0" index="6" bw="8" slack="0"/>
<pin id="195" dir="0" index="7" bw="8" slack="0"/>
<pin id="196" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_align_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="3"/>
<pin id="207" dir="0" index="3" bw="8" slack="0"/>
<pin id="208" dir="0" index="4" bw="7" slack="0"/>
<pin id="209" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="210" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="align_ret2/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln25_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln26_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln26_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="1"/>
<pin id="229" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="mul_ln26_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln26_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="15" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln27_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="1"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln25_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln33_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln34_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln35_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="1"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln43_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="pos_0_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pos_0/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="pos_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pos_1/7 "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln25_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="300" class="1005" name="seq1_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="1"/>
<pin id="302" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seq1_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="1"/>
<pin id="310" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="316" class="1005" name="seq2_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="1"/>
<pin id="318" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seq2_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="1"/>
<pin id="326" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="pos_0_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_0 "/>
</bind>
</comp>

<comp id="334" class="1005" name="pos_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="56" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="110" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="137" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="162" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="186"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="197"><net_src comp="187" pin="8"/><net_sink comp="75" pin=2"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="187" pin=6"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="187" pin=7"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="149" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="215"><net_src comp="178" pin="4"/><net_sink comp="203" pin=4"/></net>

<net id="220"><net_src comp="141" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="141" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="230"><net_src comp="137" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="246"><net_src comp="104" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="137" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="137" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="263"><net_src comp="166" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="166" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="275"><net_src comp="131" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="162" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="30" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="178" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="291"><net_src comp="203" pin="6"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="203" pin="6"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="216" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="97" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="311"><net_src comp="248" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="319"><net_src comp="124" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="327"><net_src comp="277" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="332"><net_src comp="288" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="337"><net_src comp="292" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="187" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aligned_seq1 | {8 9 }
	Port: n | {1 3 }
	Port: aligned_seq2 | {8 9 }
	Port: m | {6 }
	Port: l | {9 }
 - Input state : 
	Port: SmithWaterman : seq1 | {2 3 6 7 8 9 }
	Port: SmithWaterman : seq2 | {4 5 6 7 8 9 }
	Port: SmithWaterman : aligned_seq1 | {8 9 }
	Port: SmithWaterman : aligned_seq2 | {8 9 }
  - Chain level:
	State 1
		H_addr : 1
		store_ln23 : 2
	State 2
		icmp_ln25 : 1
		br_ln25 : 2
		zext_ln26 : 1
		seq1_addr : 2
		seq1_load : 3
	State 3
		mul_ln26 : 1
		zext_ln26_2 : 2
		H_addr_7 : 3
		store_ln26 : 4
		icmp_ln27 : 1
		br_ln27 : 2
		write_ln28 : 1
		n_load : 1
	State 4
		icmp_ln33 : 1
		br_ln33 : 2
		zext_ln34 : 1
		H_addr_8 : 2
		store_ln34 : 3
		seq2_addr : 2
		seq2_load : 3
	State 5
		icmp_ln35 : 1
		br_ln35 : 2
	State 6
		zext_ln43 : 1
		align_ret2 : 1
		write_ln43 : 2
	State 7
		pos_0 : 1
		pos_1 : 1
	State 8
	State 9
		write_ln46 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |  grp_traceback_fu_187  |    2    |  5.7294 |   720   |   780   |
|          |    grp_align_fu_203    |    0    | 2.45475 |   346   |   655   |
|----------|------------------------|---------|---------|---------|---------|
|          |    icmp_ln25_fu_216    |    0    |    0    |    0    |    11   |
|   icmp   |    icmp_ln27_fu_242    |    0    |    0    |    0    |    11   |
|          |    icmp_ln33_fu_259    |    0    |    0    |    0    |    11   |
|          |    icmp_ln35_fu_271    |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|    mul   |     mul_ln26_fu_231    |    0    |    0    |    0    |    40   |
|----------|------------------------|---------|---------|---------|---------|
|    add   |        i_fu_248        |    0    |    0    |    0    |    7    |
|          |       i_3_fu_277       |    0    |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|---------|
|          |     grp_write_fu_60    |    0    |    0    |    0    |    0    |
|   write  | write_ln43_write_fu_68 |    0    |    0    |    0    |    0    |
|          | write_ln46_write_fu_75 |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    zext_ln26_fu_222    |    0    |    0    |    0    |    0    |
|          |   zext_ln26_1_fu_227   |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln26_2_fu_237   |    0    |    0    |    0    |    0    |
|          |    zext_ln25_fu_254    |    0    |    0    |    0    |    0    |
|          |    zext_ln34_fu_265    |    0    |    0    |    0    |    0    |
|          |    zext_ln43_fu_283    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|extractvalue|      pos_0_fu_288      |    0    |    0    |    0    |    0    |
|          |      pos_1_fu_292      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    2    | 8.18415 |   1066  |   1533  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  H |   19   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   19   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i_0_reg_137   |    7   |
|   i_1_reg_162   |    7   |
|   i_3_reg_324   |    7   |
|    i_reg_308    |    7   |
|icmp_ln25_reg_296|    1   |
|m_local_0_reg_174|    7   |
|  n_load_reg_149 |    7   |
|  pos_0_reg_329  |   32   |
|  pos_1_reg_334  |   32   |
|seq1_addr_reg_300|    7   |
|seq2_addr_reg_316|    7   |
+-----------------+--------+
|      Total      |   121  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_60  |  p2  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_90 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_104 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   7  |   14   ||    9    |
|    i_0_reg_137    |  p0  |   2  |   7  |   14   ||    9    |
|   n_load_reg_149  |  p0  |   2  |   7  |   14   ||    9    |
|    i_1_reg_162    |  p0  |   2  |   7  |   14   ||    9    |
| m_local_0_reg_174 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   142  || 4.83825 ||    78   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    8   |  1066  |  1533  |    -   |
|   Memory  |   19   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   78   |    -   |
|  Register |    -   |    -   |    -   |   121  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   19   |    2   |   13   |  1187  |  1611  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
