\hypertarget{union__hw__axbs__mgpcr3}{}\section{\+\_\+hw\+\_\+axbs\+\_\+mgpcr3 Union Reference}
\label{union__hw__axbs__mgpcr3}\index{\+\_\+hw\+\_\+axbs\+\_\+mgpcr3@{\+\_\+hw\+\_\+axbs\+\_\+mgpcr3}}


H\+W\+\_\+\+A\+X\+B\+S\+\_\+\+M\+G\+P\+C\+R3 -\/ Master General Purpose Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+axbs.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__axbs__mgpcr3_1_1__hw__axbs__mgpcr3__bitfields}{\+\_\+hw\+\_\+axbs\+\_\+mgpcr3\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__axbs__mgpcr3_ad430b36fdda2f533fb971aa1f0e7bbaa}{}\label{union__hw__axbs__mgpcr3_ad430b36fdda2f533fb971aa1f0e7bbaa}

\item 
struct \hyperlink{struct__hw__axbs__mgpcr3_1_1__hw__axbs__mgpcr3__bitfields}{\+\_\+hw\+\_\+axbs\+\_\+mgpcr3\+::\+\_\+hw\+\_\+axbs\+\_\+mgpcr3\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__axbs__mgpcr3_a63f959b799f273f4eee89a97c3475c85}{}\label{union__hw__axbs__mgpcr3_a63f959b799f273f4eee89a97c3475c85}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+X\+B\+S\+\_\+\+M\+G\+P\+C\+R3 -\/ Master General Purpose Control Register (RW) 

Reset value\+: 0x00000000U

The M\+G\+P\+CR controls only whether the master\textquotesingle{}s undefined length burst accesses are allowed to complete uninterrupted or whether they can be broken by requests from higher priority masters. The M\+G\+P\+CR can be accessed only in Supervisor mode with 32-\/bit accesses. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+axbs.\+h\end{DoxyCompactItemize}
