0.6
2019.2
Nov  6 2019
21:57:16
D:/8200434/Processors/ultimate_processor.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/8200434/Processors/ultimate_processor.srcs/sim_1/new/ALU_tb.v,1664290006,verilog,,,,ALU_tb,,,,,,,,
D:/8200434/Processors/ultimate_processor.srcs/sources_1/new/alu.v,1664285948,verilog,,D:/8200434/Processors/ultimate_processor.srcs/sim_1/new/ALU_tb.v,,alu,,,,,,,,
