<stg><name>dut_normalize</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="48">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="10">
<condition id="47">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="5">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="6">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="6" to="7">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="8">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="8" to="9">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="9" to="3">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="10" to="11">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="11" to="12">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="12" to="13">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="13" to="14">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="14" to="15">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="15" to="16">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="16" to="17">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="17" to="18">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="18" to="19">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="19" to="20">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="20" to="21">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="21" to="22">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="22" to="23">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="23" to="24">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="24" to="25">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="25" to="26">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="26" to="2">
<condition id="76">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="26" to="27">
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="27" to="28">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="28" to="29">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="29" to="30">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="30" to="31">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="31" to="32">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="32" to="33">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="33" to="26">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit:0  %j = phi i10 [ 0, %0 ], [ %j_2, %3 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i17 [ 0, %0 ], [ %next_mul, %3 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit:2  %next_mul = add i17 %phi_mul, 100

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:4  %exitcond2 = icmp eq i10 %j, -240

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:5  %j_2 = add i10 %j, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %exitcond2, label %5, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:0  %tmp_s = zext i10 %j to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %sum = phi float [ %sum_1, %1 ], [ 0.000000e+00, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:1  %i = phi i7 [ %i_3, %1 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %exitcond1 = icmp eq i7 %i, -28

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %i_3 = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond1, label %2, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="17" op_0_bw="7">
<![CDATA[
:0  %tmp_43_cast = zext i7 %i to i17

]]></node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %tmp_44 = add i17 %phi_mul, %tmp_43_cast

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="17">
<![CDATA[
:2  %tmp_50_cast = zext i17 %tmp_44 to i64

]]></node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %X_addr = getelementptr [78400 x float]* %X, i64 0, i64 %tmp_50_cast

]]></node>
<StgValue><ssdm name="X_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="17">
<![CDATA[
:4  %X_load = load float* %X_addr, align 4

]]></node>
<StgValue><ssdm name="X_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="17">
<![CDATA[
:4  %X_load = load float* %X_addr, align 4

]]></node>
<StgValue><ssdm name="X_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_1 = fadd float %sum, %X_load

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_1 = fadd float %sum, %X_load

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_1 = fadd float %sum, %X_load

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_1 = fadd float %sum, %X_load

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_1 = fadd float %sum, %X_load

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="64" st_id="10" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="65" st_id="11" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="66" st_id="12" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="67" st_id="13" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="68" st_id="14" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="69" st_id="15" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="70" st_id="16" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="71" st_id="17" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="72" st_id="18" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="73" st_id="19" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="74" st_id="20" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="75" st_id="21" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="76" st_id="22" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="77" st_id="23" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="78" st_id="24" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_42 = fdiv float %sum, 1.000000e+02

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="79" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mean_addr = getelementptr [784 x float]* %mean, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="mean_addr"/></StgValue>
</operation>

<operation id="80" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:2  store float %tmp_42, float* %mean_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="82" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i1 = phi i7 [ 0, %2 ], [ %i_4, %4 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="83" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="84" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %exitcond = icmp eq i7 %i1, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="85" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_4 = add i7 %i1, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="86" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.loopexit, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="17" op_0_bw="7">
<![CDATA[
:0  %tmp_44_cast = zext i7 %i1 to i17

]]></node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="88" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %tmp_46 = add i17 %phi_mul, %tmp_44_cast

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="89" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="17">
<![CDATA[
:2  %tmp_51_cast = zext i17 %tmp_46 to i64

]]></node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="90" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %X_addr_1 = getelementptr [78400 x float]* %X, i64 0, i64 %tmp_51_cast

]]></node>
<StgValue><ssdm name="X_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="17">
<![CDATA[
:4  %X_load_1 = load float* %X_addr_1, align 4

]]></node>
<StgValue><ssdm name="X_load_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="92" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="17">
<![CDATA[
:4  %X_load_1 = load float* %X_addr_1, align 4

]]></node>
<StgValue><ssdm name="X_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="93" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_45 = fsub float %X_load_1, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="94" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_45 = fsub float %X_load_1, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="95" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_45 = fsub float %X_load_1, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="96" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_45 = fsub float %X_load_1, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="97" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_45 = fsub float %X_load_1, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="98" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:6  store float %tmp_45, float* %X_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
