Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1a37a36ba1f04715ab8ec37fb35aec3b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_tb_behav xil_defaultlib.design_1_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture write_file of entity xil_defaultlib.bh_write_file [bh_write_file_default]
Compiling architecture design_1_bh_write_file_0_0_arch of entity xil_defaultlib.design_1_bh_write_file_0_0 [design_1_bh_write_file_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.bili [bili_default]
Compiling architecture design_1_bili_0_0_arch of entity xil_defaultlib.design_1_bili_0_0 [design_1_bili_0_0_default]
Compiling architecture bh_fpga_exp7 of entity xil_defaultlib.fpga_exp7 [fpga_exp7_default]
Compiling architecture design_1_fpga_exp7_0_0_arch of entity xil_defaultlib.design_1_fpga_exp7_0_0 [design_1_fpga_exp7_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture behavior of entity xil_defaultlib.design_1_wrapper_tb
Built simulation snapshot design_1_wrapper_tb_behav
