#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan 25 15:02:17 2022
# Process ID: 2104
# Current directory: C:/Users/ylu5/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6824 C:\Users\ylu5\project_2\project_2.xpr
# Log file: C:/Users/ylu5/project_2/vivado.log
# Journal file: C:/Users/ylu5/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ylu5/project_2/project_2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ylu5/project_2/project_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1115.453 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/ylu5/project_2/project_2.srcs/sources_1/new/negate.v w ]
add_files C:/Users/ylu5/project_2/project_2.srcs/sources_1/new/negate.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [C:/Users/ylu5/project_2/project_2.srcs/sources_1/new/alu.v:28]
[Tue Jan 25 17:07:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/ylu5/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jan 25 17:30:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/ylu5/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jan 25 17:39:28 2022] Launched synth_1...
Run output will be captured here: C:/Users/ylu5/project_2/project_2.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ylu5/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ylu5/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ylu5/project_2/project_2.srcs/sim_1/new/alu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_testbench
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/ylu5/project_2/project_2.srcs/sim_1/new/alu_testbench.v:74]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/ylu5/project_2/project_2.srcs/sim_1/new/alu_testbench.v:74]
ERROR: [VRFC 10-2865] module 'alu_testbench' ignored due to previous errors [C:/Users/ylu5/project_2/project_2.srcs/sim_1/new/alu_testbench.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ylu5/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ylu5/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 25 17:45:39 2022...
