Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Fri Feb  6 15:23:34 2026
| Host             : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
| Design           : fpga
| Device           : xc7vx690tffg1761-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.159        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.775        |
| Device Static (W)        | 0.384        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 97.5         |
| Junction Temperature (C) | 27.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.136 |       14 |       --- |             --- |
| Slice Logic              |     0.067 |    28169 |       --- |             --- |
|   LUT as Logic           |     0.056 |    10608 |    433200 |            2.45 |
|   CARRY4                 |     0.005 |      780 |    108300 |            0.72 |
|   LUT as Distributed RAM |     0.003 |      242 |    174200 |            0.14 |
|   Register               |     0.002 |    13770 |    866400 |            1.59 |
|   F7/F8 Muxes            |    <0.001 |       48 |    433200 |            0.01 |
|   Others                 |     0.000 |      608 |       --- |             --- |
| Signals                  |     0.087 |    22837 |       --- |             --- |
| Block RAM                |     0.071 |       25 |      1470 |            1.70 |
| MMCM                     |     0.107 |        1 |        20 |            5.00 |
| I/O                      |     0.009 |       45 |       850 |            5.29 |
| GTH                      |     1.298 |        4 |       --- |             --- |
| Static Power             |     0.384 |          |           |                 |
| Total                    |     2.159 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.749 |       0.543 |      0.206 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.116 |       0.062 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.011 |       0.005 |      0.005 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.816 |       0.788 |      0.029 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.263 |       0.256 |      0.008 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                             | Domain                                                                                                                        | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mmcm_out                                                                                                               | clk_125mhz_mmcm_out                                                                                                           |             8.0 |
| clk_200mhz                                                                                                                        | clk_200mhz_p                                                                                                                  |             5.0 |
| mmcm_clkfb                                                                                                                        | mmcm_clkfb                                                                                                                    |             5.0 |
| sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/rxrecclk_out |             3.1 |
| sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK | sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txoutclk     |             3.1 |
| sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                             | sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/rxrecclk_out                             |             3.1 |
| sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                             | sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/rxrecclk_out                             |             3.1 |
| sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                             | sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/rxrecclk_out                             |             3.1 |
| sfp_mgt_refclk_p                                                                                                                  | sfp_mgt_refclk_p                                                                                                              |             6.4 |
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------+-----------+
| Name                                                | Power (W) |
+-----------------------------------------------------+-----------+
| fpga                                                |     1.775 |
|   core_inst                                         |     0.239 |
|     eth_axis_rx_inst                                |     0.003 |
|     eth_axis_tx_inst                                |     0.002 |
|     eth_mac_10g_fifo_inst                           |     0.101 |
|       eth_mac_10g_inst                              |     0.067 |
|       rx_fifo                                       |     0.017 |
|       tx_fifo                                       |     0.017 |
|     rx_udp_payload_fifo                             |     0.022 |
|     udp_complete_inst                               |     0.067 |
|       ip_arb_mux_inst                               |     0.002 |
|       ip_complete_64_inst                           |     0.030 |
|       udp_64_inst                                   |     0.035 |
|   sfp_1_pcs_pma_inst                                |     0.362 |
|     inst                                            |     0.362 |
|       ten_gig_eth_pcs_pma_block_i                   |     0.360 |
|       ten_gig_eth_pcs_pma_shared_clock_reset_block  |     0.002 |
|   sfp_2_pcs_pma_inst                                |     0.349 |
|     inst                                            |     0.349 |
|       cable_pull_logic_i                            |     0.002 |
|       gt0_gtwizard_10gbaser_multi_gt_i              |     0.325 |
|       ten_gig_eth_pcs_pma_1_core                    |     0.019 |
|       ten_gig_eth_pcs_pma_1_local_clock_reset_block |     0.002 |
|   sfp_3_pcs_pma_inst                                |     0.349 |
|     inst                                            |     0.349 |
|       cable_pull_logic_i                            |     0.002 |
|       gt0_gtwizard_10gbaser_multi_gt_i              |     0.325 |
|       ten_gig_eth_pcs_pma_1_core                    |     0.019 |
|       ten_gig_eth_pcs_pma_1_local_clock_reset_block |     0.002 |
|   sfp_4_pcs_pma_inst                                |     0.347 |
|     inst                                            |     0.347 |
|       cable_pull_logic_i                            |     0.002 |
|       gt0_gtwizard_10gbaser_multi_gt_i              |     0.325 |
|       ten_gig_eth_pcs_pma_1_core                    |     0.018 |
|       ten_gig_eth_pcs_pma_1_local_clock_reset_block |     0.002 |
|   si5324_i2c_init_inst                              |     0.003 |
|   si5324_i2c_master_inst                            |     0.003 |
+-----------------------------------------------------+-----------+


