AEU_INPUTS_ATTN_BITS_MCP_LATCHED_SCPAD_PARITY,VAR_0
AEU_INPUTS_ATTN_BITS_SPIO5,VAR_1
BLOCK_ATC,VAR_2
BLOCK_BRB1,VAR_3
BLOCK_CCM,VAR_4
BLOCK_CDU,VAR_5
BLOCK_CFC,VAR_6
BLOCK_CSDM,VAR_7
BLOCK_CSEM,VAR_8
BLOCK_DMAE,VAR_9
BLOCK_DORQ,VAR_10
BLOCK_HC,VAR_11
BLOCK_IGU,VAR_12
BLOCK_MISC,VAR_13
BLOCK_MISC_AEU,VAR_14
BLOCK_NIG,VAR_15
BLOCK_PBF,VAR_16
BLOCK_PGLUE_B,VAR_17
BLOCK_PRS,VAR_18
BLOCK_PXP,VAR_19
BLOCK_PXP2,VAR_20
BLOCK_QM,VAR_21
BLOCK_SRC,VAR_22
BLOCK_TCM,VAR_23
BLOCK_TM,VAR_24
BLOCK_TSDM,VAR_25
BLOCK_TSEM,VAR_26
BLOCK_UCM,VAR_27
BLOCK_UPB,VAR_28
BLOCK_USDM,VAR_29
BLOCK_USEM,VAR_30
BLOCK_XCM,VAR_31
BLOCK_XPB,VAR_32
BLOCK_XSDM,VAR_33
BLOCK_XSEM,VAR_34
BP_PORT,FUNC_0
BRB1_REG_MAC_GUARANTIED_0,VAR_35
BRB1_REG_MAC_GUARANTIED_1,VAR_36
BRB1_REG_PAUSE_HIGH_THRESHOLD_0,VAR_37
BRB1_REG_PAUSE_LOW_THRESHOLD_0,VAR_38
CHIP_IS_E1,FUNC_1
CHIP_IS_E1H,FUNC_2
CHIP_IS_E1x,FUNC_3
CHIP_IS_E3,FUNC_4
CHIP_IS_E3B0,FUNC_5
CHIP_MODE_IS_4_PORT,FUNC_6
CNIC_SUPPORT,FUNC_7
DP,FUNC_8
HC_REG_LEADING_EDGE_0,VAR_39
HC_REG_TRAILING_EDGE_0,VAR_40
INITOP_SET,VAR_41
IS_MF,FUNC_9
IS_MF_AFEX,FUNC_10
IS_MF_SD,FUNC_11
MISC_REG_AEU_ENABLE1_FUNC_0_OUT_0,VAR_42
MISC_REG_AEU_ENABLE1_FUNC_1_OUT_0,VAR_43
MISC_REG_AEU_ENABLE4_NIG_0,VAR_44
MISC_REG_AEU_ENABLE4_NIG_1,VAR_45
MISC_REG_AEU_ENABLE4_PXP_0,VAR_46
MISC_REG_AEU_ENABLE4_PXP_1,VAR_47
MISC_REG_AEU_MASK_ATTN_FUNC_0,VAR_48
MISC_REG_SPIO_EVENT_EN,VAR_49
MISC_SPIO_SPIO5,VAR_50
NETIF_MSG_HW,VAR_51
NIG_REG_LLFC_ENABLE_0,VAR_52
NIG_REG_LLFC_OUT_EN_0,VAR_53
NIG_REG_LLH0_BRB1_DRV_MASK_MF,VAR_54
NIG_REG_LLH0_CLS_TYPE,VAR_55
NIG_REG_LLH1_CLS_TYPE,VAR_56
NIG_REG_LLH1_MF_MODE,VAR_57
NIG_REG_LLH_MF_MODE,VAR_58
NIG_REG_MASK_INTERRUPT_PORT0,VAR_59
NIG_REG_P0_HDRS_AFTER_BASIC,VAR_60
NIG_REG_P1_HDRS_AFTER_BASIC,VAR_61
NIG_REG_PAUSE_ENABLE_0,VAR_62
NIG_REG_XGXS_SERDES0_MODE_SEL,VAR_63
ONE_PORT_FLAG,VAR_64
PBF_REG_INIT_P0,VAR_65
PBF_REG_P0_ARB_THRSH,VAR_66
PBF_REG_P0_INIT_CRD,VAR_67
PBF_REG_P0_PAUSE_ENABLE,VAR_68
PGLUE_B_REG_INTERNAL_PFID_ENABLE_MASTER,VAR_69
PHASE_PORT0,VAR_70
PHASE_PORT1,VAR_71
PRS_REG_HDRS_AFTER_BASIC_PORT_0,VAR_72
PRS_REG_HDRS_AFTER_BASIC_PORT_1,VAR_73
PRS_REG_HDRS_AFTER_TAG_0_PORT_0,VAR_74
PRS_REG_HDRS_AFTER_TAG_0_PORT_1,VAR_75
PRS_REG_MUST_HAVE_HDRS_PORT_0,VAR_76
PRS_REG_MUST_HAVE_HDRS_PORT_1,VAR_77
PTP_SUPPORTED,VAR_78
REG_RD,FUNC_12
REG_WR,FUNC_13
TM_REG_LIN0_MAX_ACTIVE_CID,VAR_79
TM_REG_LIN0_SCAN_TIME,VAR_80
bnx2x_init_block,FUNC_14
bnx2x_qm_init_cid_count,FUNC_15
udelay,FUNC_16
bnx2x_init_hw_port,FUNC_17
bp,VAR_81
port,VAR_82
init_phase,VAR_83
low,VAR_84
high,VAR_85
val,VAR_86
reg,VAR_87
reg_addr,VAR_88
