INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/VHDL_projects/vhdp_projekat/doPivoting/doPivoting.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/VHDL_projects/vhdp_projekat/doPivoting/doPivoting.srcs/sources_1/new/do_pivoting.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_32'
