#ifndef FPGA_SoC_HW_PLATFORM_H_
#define FPGA_SoC_HW_PLATFORM_H_
/*****************************************************************************
*
*Created by Microsemi SmartDesign  Fri Jul 07 14:44:07 2023
*
*Memory map specification for peripherals in FPGA_SoC
*/

/*-----------------------------------------------------------------------------
* CM3 subsystem memory map
* Master(s) for this subsystem: CM3 
*---------------------------------------------------------------------------*/
#define COREPWM_0                       0x70000000U
#define COREGPIO_0                      0x70010000U
#define REG_APB_WRP_0                   0x70020000U


#endif /* FPGA_SoC_HW_PLATFORM_H_*/
