<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FinalComputer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ALU.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU_Decoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ALU_Decoder.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ALU_drc.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CPU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CPU.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Debounce.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="FA.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="FA_8Bit.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FinalComputer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FinalComputer.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="FinalComputer.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FinalComputer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FinalComputer.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FinalComputer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FinalComputer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FinalComputer.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FinalComputer.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FinalComputer.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FinalComputer.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FinalComputer.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FinalComputer.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FinalComputer.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FinalComputer.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FinalComputer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FinalComputer.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FinalComputer.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FinalComputer.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FinalComputer.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="FinalComputer.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FinalComputer.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FinalComputer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FinalComputer_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FinalComputer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FinalComputer_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FinalComputer_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FinalComputer_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FinalComputer_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FinalComputer_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FinalComputer_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FinalComputer_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FinalComputer_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FinalComputer_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FinalComputer_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FinalComputer_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FinalComputer_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FinalComputer_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FinalComputer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Instruction_Decoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Instruction_Decoder.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux2to1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux2to1.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux2to1_4Bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux2to1_4Bit.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux2to1_4Bit_Bus.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux2to1_4Bit_Bus.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux2to1_8Bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux2to1_8Bit.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux5to1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux5to1.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux5to1_4Bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux5to1_4Bit.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux5to1_8Bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux5to1_8Bit.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Program_Mode.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Program_Mode.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="STA_Decoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="STA_Decoder.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Sseg_Display.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Sseg_Display.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="finalcomputer.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="finalcomputer.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="finalcomputer.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sRAM32x8_generic.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1526288895" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1526288895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526289857" xil_pn:in_ck="3544535963212362822" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8109323452804868159" xil_pn:start_ts="1526289847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ALU.vhf"/>
      <outfile xil_pn:name="ALU_Decoder.vhf"/>
      <outfile xil_pn:name="CPU.vhf"/>
      <outfile xil_pn:name="Debounce.vhf"/>
      <outfile xil_pn:name="FA.vhf"/>
      <outfile xil_pn:name="FA_8Bit.vhf"/>
      <outfile xil_pn:name="FinalComputer.vhf"/>
      <outfile xil_pn:name="Instruction_Decoder.vhf"/>
      <outfile xil_pn:name="Mux2to1.vhf"/>
      <outfile xil_pn:name="Mux2to1_4Bit.vhf"/>
      <outfile xil_pn:name="Mux2to1_4Bit_Bus.vhf"/>
      <outfile xil_pn:name="Mux2to1_8Bit.vhf"/>
      <outfile xil_pn:name="Mux5to1.vhf"/>
      <outfile xil_pn:name="Mux5to1_4Bit.vhf"/>
      <outfile xil_pn:name="Mux5to1_8Bit.vhf"/>
      <outfile xil_pn:name="Program_Mode.vhf"/>
      <outfile xil_pn:name="STA_Decoder.vhf"/>
      <outfile xil_pn:name="Sseg_Display.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1526288904" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8553310388348438447" xil_pn:start_ts="1526288904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526288904" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1526288904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526288904" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2370930891540308353" xil_pn:start_ts="1526288904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526288904" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1526288904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1526288904" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4682392527424372699" xil_pn:start_ts="1526288904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1526289865" xil_pn:in_ck="7438160221823024515" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7039644819241340967" xil_pn:start_ts="1526289857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FinalComputer.jhd"/>
      <outfile xil_pn:name="FinalComputer.lso"/>
      <outfile xil_pn:name="FinalComputer.ngc"/>
      <outfile xil_pn:name="FinalComputer.ngr"/>
      <outfile xil_pn:name="FinalComputer.prj"/>
      <outfile xil_pn:name="FinalComputer.stx"/>
      <outfile xil_pn:name="FinalComputer.syr"/>
      <outfile xil_pn:name="FinalComputer.xst"/>
      <outfile xil_pn:name="FinalComputer_vhdl.prj"/>
      <outfile xil_pn:name="FinalComputer_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1526288913" xil_pn:in_ck="234078029978113413" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3188163090641961851" xil_pn:start_ts="1526288913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1526289868" xil_pn:in_ck="2462474613812392868" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2722881608629457378" xil_pn:start_ts="1526289865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FinalComputer.bld"/>
      <outfile xil_pn:name="FinalComputer.ngd"/>
      <outfile xil_pn:name="FinalComputer_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1526289871" xil_pn:in_ck="5353822987743827397" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1526289868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FinalComputer.pcf"/>
      <outfile xil_pn:name="FinalComputer_map.map"/>
      <outfile xil_pn:name="FinalComputer_map.mrp"/>
      <outfile xil_pn:name="FinalComputer_map.ncd"/>
      <outfile xil_pn:name="FinalComputer_map.ngm"/>
      <outfile xil_pn:name="FinalComputer_map.xrpt"/>
      <outfile xil_pn:name="FinalComputer_summary.xml"/>
      <outfile xil_pn:name="FinalComputer_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1526289892" xil_pn:in_ck="-5109343417779101186" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1526289871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FinalComputer.ncd"/>
      <outfile xil_pn:name="FinalComputer.pad"/>
      <outfile xil_pn:name="FinalComputer.par"/>
      <outfile xil_pn:name="FinalComputer.ptwx"/>
      <outfile xil_pn:name="FinalComputer.unroutes"/>
      <outfile xil_pn:name="FinalComputer.xpi"/>
      <outfile xil_pn:name="FinalComputer_pad.csv"/>
      <outfile xil_pn:name="FinalComputer_pad.txt"/>
      <outfile xil_pn:name="FinalComputer_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1526289898" xil_pn:in_ck="234078029978105788" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1526289892">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FinalComputer.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="finalcomputer.bgn"/>
      <outfile xil_pn:name="finalcomputer.bit"/>
      <outfile xil_pn:name="finalcomputer.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1526289908" xil_pn:in_ck="8568102907561980358" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1526289907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1526289892" xil_pn:in_ck="-7369280897014498111" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1526289889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FinalComputer.twr"/>
      <outfile xil_pn:name="FinalComputer.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
