// Seed: 3620271851
module module_0 (
    output supply1 id_0,
    input tri0 id_1
    , id_26,
    output tri id_2,
    input uwire id_3,
    input tri id_4,
    output tri1 id_5,
    output wire id_6,
    input uwire id_7
    , id_27,
    output uwire id_8,
    output uwire id_9,
    input tri1 id_10,
    output supply1 id_11,
    output wand id_12,
    input supply0 id_13,
    output supply1 id_14,
    output tri id_15,
    input tri id_16,
    output tri1 id_17
    , id_28,
    output wor id_18,
    output supply0 id_19,
    input wand id_20,
    input uwire id_21,
    input wand id_22,
    output wand id_23,
    input tri id_24
);
  id_29 :
  assert property (@(posedge id_28) 1)
  else $display;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1
    , id_6,
    output tri1  id_2,
    input  tri0  id_3,
    input  tri0  id_4
);
  assign id_1 = 1;
  wire id_7;
  module_0(
      id_1,
      id_4,
      id_1,
      id_0,
      id_3,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_4
  );
  wire id_8 = id_6, id_9, id_10;
endmodule
