<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>DataSource_Transcievers</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./DataSource_Transcievers.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./DataSource_Transcievers_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./DataSource_Transcievers.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="OneLane_Transciever::work" state="GOOD" type="1"/><module module_class="ComponentModule" name="PF_CCC_C5::work" state="GOOD" type="1"/><module file="hdl\RxMainLinkController.vhd" module_class="HdlModule" name="RxMainLinkController" state="GOOD" type="2"/><module file="hdl\Synchronizer.vhd" module_class="HdlModule" name="Synchronizer" state="GOOD" type="2"/><module file="hdl\Test_Generator_for_Lanes.vhd" module_class="HdlModule" name="Test_Generator_for_Lanes" state="GOOD" type="2"/><module file="hdl\TxMainLinkController.vhd" module_class="HdlModule" name="TxMainLinkController" state="GOOD" type="2"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>PADs_IN</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE0_RXD_P</componentSignalName><busSignalName>LANE0_RXD_P</busSignalName></signal><signal><componentSignalName>LANE0_RXD_N</componentSignalName><busSignalName>LANE0_RXD_N</busSignalName></signal></signalMap></busInterface><busInterface><name>PADs_OUT</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE0_TXD_P</componentSignalName><busSignalName>LANE0_TXD_P</busSignalName></signal><signal><componentSignalName>LANE0_TXD_N</componentSignalName><busSignalName>LANE0_TXD_N</busSignalName></signal></signalMap></busInterface><busInterface><name>PADs_IN_0</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE1_RXD_P</componentSignalName><busSignalName>LANE1_RXD_P</busSignalName></signal><signal><componentSignalName>LANE1_RXD_N</componentSignalName><busSignalName>LANE1_RXD_N</busSignalName></signal></signalMap></busInterface><busInterface><name>PADs_OUT_0</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE1_TXD_P</componentSignalName><busSignalName>LANE1_TXD_P</busSignalName></signal><signal><componentSignalName>LANE1_TXD_N</componentSignalName><busSignalName>LANE1_TXD_N</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>LANE0_RXD_P</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_RXD_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_TXD_P</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_TXD_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE1_RXD_P</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE1_RXD_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE1_TXD_P</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE1_TXD_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>Gen_Enable</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Logic_Clock</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Logic_Reset_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CTRL_Clock_40M</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REF_Clock</name><direction>in</direction><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Data_Valid</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_3_1</name><direction>out</direction><left>11</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_3_0</name><direction>out</direction><left>11</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_1_1</name><direction>out</direction><left>11</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_1_0</name><direction>out</direction><left>11</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_0_1</name><direction>out</direction><left>11</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_0_0</name><direction>out</direction><left>11</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_2_1</name><direction>out</direction><left>11</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Output_Data_2_0</name><direction>out</direction><left>11</left><right>0</right><export>true</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>