debug: skip_setvl set. current_vl:  0
debug: skip_setvl:  True
debug: skip_setvl:  True
debug: skip_setvl:  True
debug: skip_setvl:  True
debug: skip_setvl:  True
debug: skip_setvl:  True


<<<<<< Cycle  1  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1						[]		[]
ROB2						[]		[]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': '--', 'V3': '--', 'X6': '--', 'X7': '--'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-1	100	X1	0	8
						
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		0		0		0		0		0
VLE32.V V1,(X1)		0		0		0		0		0		-1
VLE32.V V2,(X2)		0		0		0		0		0		-1
VLE32.V V2,(X2)		0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-1	100	X1	0	8
						
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2						[]		[]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  2  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2						[]		[]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: vload_ex_busy:  False
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': '--', 'V3': '--', 'X6': '--', 'X7': '--'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-2	132	X1	8	8
						
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		0		0		0		0
VLE32.V V1,(X1)				0		0		0		0		1
VLE32.V V2,(X2)		0		0		0		0		0		-1
VLE32.V V2,(X2)		0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-2	132	X1	8	8
						
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2						[]		[]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB2', 'V3': '--', 'X6': '--', 'X7': '--'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-2	132	X1	8	8
VLE32.V V2,(X2)	Y	ROB2-1	300	X2	0	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		0		0		0		0
VLE32.V V1,(X1)				0		0		0		0		1
VLE32.V V2,(X2)		2		0		0		0		0		0
VLE32.V V2,(X2)		0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-2	132	X1	8	8
VLE32.V V2,(X2)	Y	ROB2-1	300	X2	0	8
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  3  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		0		0		0
VLE32.V V1,(X1)				0		0		0		0		1
VLE32.V V2,(X2)		2		0		0		0		0		0
VLE32.V V2,(X2)		0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
debug: vload_ex_busy:  True
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB2', 'V3': '--', 'X6': '--', 'X7': '--'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	332	X2	8	8
VLE32.V V2,(X2)	Y	ROB2-1	300	X2	0	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		0		0		0
VLE32.V V1,(X1)				3		0		0		0		1
VLE32.V V2,(X2)		2		0		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	332	X2	8	8
VLE32.V V2,(X2)	Y	ROB2-1	300	X2	0	8
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB3', 'V3': '--', 'X6': '--', 'X7': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1		ROB1-1		ROB2-1		[]		[]		0	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		0		0		0
VLE32.V V1,(X1)				3		0		0		0		1
VLE32.V V2,(X2)		2		0		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	332	X2	8	8
VLE32.V V2,(X2)	Y	ROB2-1	300	X2	0	8
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  4  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	332	X2	8	8
VLE32.V V2,(X2)	Y	ROB2-1	300	X2	0	8
ADD/SUB:
debug: j:  4  set donot start ex for 					instr:  VADD.VV V2,V1,V2  dest					tag: ROB3-1
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1				ROB2-1		[1, 2, 3, 4, 5, 6, 7, 8]		[]		0	8
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	332	X2	8	8
VLE32.V V2,(X2)	Y	ROB2-1	300	X2	0	8
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		0		0
VLE32.V V1,(X1)				3		0		0		0		1
VLE32.V V2,(X2)		2		0		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		0		0
VLE32.V V1,(X1)				3		4		0		0		1
VLE32.V V2,(X2)		2		0		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
debug: vload_ex_busy:  False
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB3', 'V3': '--', 'X6': '--', 'X7': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1				ROB2-1		[1, 2, 3, 4, 5, 6, 7, 8]		[]		0	8
VADD.VV V2,V1,V2	Y	ROB3-2		ROB1-2		ROB2-2		[]		[]		8	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		0		0
VLE32.V V1,(X1)				3		4		0		0		1
VLE32.V V2,(X2)		2		4		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	332	X2	8	8
						
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB4', 'V3': '--', 'X6': '--', 'X7': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[1, 2, 3, 4, 5, 6, 7, 8]		[]		0	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		0		0
VLE32.V V1,(X1)				3		4		0		0		1
VLE32.V V2,(X2)		2		4		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	332	X2	8	8
						
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  5  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	332	X2	8	8
						
ADD/SUB:
debug: j:  5  set donot start ex for 					instr:  VADD.VV V2,V1,V2  dest					tag: ROB3-2
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1				ROB2-1		[1, 2, 3, 4, 5, 6, 7, 8]		[]		0	8
VADD.VV V2,V1,V2	Y	ROB3-2				ROB2-2		[9, 10, 11, 12, 13, 14, 15, 16]		[]		8	8
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[1, 2, 3, 4, 5, 6, 7, 8]		[]		0	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	332	X2	8	8
						
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		0		0
VLE32.V V1,(X1)				3		4		5		0		1
VLE32.V V2,(X2)		2		4		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		0		0
VLE32.V V1,(X1)				3		4		5		0		1
VLE32.V V2,(X2)		2		4		5		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
debug: vload_ex_busy:  True
VADD.VV  not yet ready..
VDOT.VV  not yet ready..
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB4', 'V3': '--', 'X6': '--', 'X7': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[1, 2, 3, 4, 5, 6, 7, 8]		[]		0	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[9, 10, 11, 12, 13, 14, 15, 16]		[]		8	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		0		0
VLE32.V V1,(X1)				3		4		5		0		1
VLE32.V V2,(X2)		2		4		5		0		0		0
VLE32.V V2,(X2)				5		0		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': '--', 'X7': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[1, 2, 3, 4, 5, 6, 7, 8]		[]		0	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[9, 10, 11, 12, 13, 14, 15, 16]		[]		8	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		0		0
VLE32.V V1,(X1)				3		4		5		0		1
VLE32.V V2,(X2)		2		4		5		0		0		0
VLE32.V V2,(X2)				5		0		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  6  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	
100	300	32	16	16	[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]	[]	[]	16	-1	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	
--	--	--	--	--	--	ROB4	ROB5	--	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		0		0		0
VLE32.V V2,(X2)				5		0		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
LB:
ADD/SUB:
debug: j:  4  set donot start ex for 					instr:  VADD.VV V2,V1,V2  dest					tag: ROB3-1
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1						[1, 2, 3, 4, 5, 6, 7, 8]		[32, 31, 30, 29, 28, 27, 26, 25]		0	8
VADD.VV V2,V1,V2	Y	ROB3-2				ROB2-2		[9, 10, 11, 12, 13, 14, 15, 16]		[]		8	8
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[1, 2, 3, 4, 5, 6, 7, 8]		[]		0	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[9, 10, 11, 12, 13, 14, 15, 16]		[]		8	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		0		0
VLE32.V V2,(X2)				5		0		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		0		0
VLE32.V V2,(X2)				5		6		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VADD.VV  not yet ready..
VDOT.VV  not yet ready..
VDOT.VV  not yet ready..
VMUL.VV  not yet ready..
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': '--', 'X7': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[1, 2, 3, 4, 5, 6, 7, 8]		[]		0	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[9, 10, 11, 12, 13, 14, 15, 16]		[]		8	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[9, 10, 11, 12, 13, 14, 15, 16]		8	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		0		0
VLE32.V V2,(X2)				5		6		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': '--', 'X7': '--'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
						
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		0		0
VLE32.V V2,(X2)				5		6		0		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
						
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  7  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
						
ADD/SUB:
debug: j:  5  set donot start ex for 					instr:  VADD.VV V2,V1,V2  dest					tag: ROB3-2
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1						[1, 2, 3, 4, 5, 6, 7, 8]		[32, 31, 30, 29, 28, 27, 26, 25]		0	8
VADD.VV V2,V1,V2	Y	ROB3-2						[9, 10, 11, 12, 13, 14, 15, 16]		[24, 23, 22, 21, 20, 19, 18, 17]		8	8
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[1, 2, 3, 4, 5, 6, 7, 8]		[]		0	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[9, 10, 11, 12, 13, 14, 15, 16]		[]		8	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[9, 10, 11, 12, 13, 14, 15, 16]		8	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
						
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		0		0
VLE32.V V2,(X2)				5		6		7		0		1
VADD.VV V2,V1,V2	3		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
Vector ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-2						[9, 10, 11, 12, 13, 14, 15, 16]		[24, 23, 22, 21, 20, 19, 18, 17]		8	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		0		0
VLE32.V V2,(X2)				5		6		7		0		1
VADD.VV V2,V1,V2	3		7		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VDOT.VV  not yet ready..
VDOT.VV  not yet ready..
VMUL.VV  not yet ready..
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': '--', 'X7': '--'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		0		0
VLE32.V V2,(X2)				5		6		7		0		1
VADD.VV V2,V1,V2	3		7		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': 'ROB7', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': '--', 'X7': '--'}
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		0		0
VLE32.V V2,(X2)				5		6		7		0		1
VADD.VV V2,V1,V2	3		7		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		0		0		0		0		0
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
SUB X3,X3,X5	Y	ROB7						32		16
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  8  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	
100	300	32	16	16	[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]	[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]	[]	16	-1	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	
--	--	ROB7	--	--	--	ROB4	ROB5	--	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		0		0		0		0		0
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		0		0		0		0		0
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
Vector ADD/SUB:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		0		0		0
VADD.VV V2,V1,V2			8		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		0		0		0		0		0
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VDOT.VV  not yet ready..
VDOT.VV  not yet ready..
VMUL.VV  not yet ready..
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
ADD/SUB:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		0		0		0
VADD.VV V2,V1,V2			8		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		0		0		0		0
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': 'ROB7', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': 'ROB8', 'X7': '--'}
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		0		0		0
VADD.VV V2,V1,V2			8		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		0		0		0		0
SLLI X6,X5,2		8		0		0		0		0		0
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
SLLI X6,X5,2	Y	ROB8						16		2
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  9  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
SLLI X6,X5,2	Y	ROB8						16		2
debug: j:  6  set donot start ex for 					instr:  VDOT.VV V2,V1,V2  dest					tag: ROB4-1
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1						[1, 2, 3, 4, 5, 6, 7, 8]		[33, 33, 33, 33, 33, 33, 33, 33]		0	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[9, 10, 11, 12, 13, 14, 15, 16]		[]		8	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[9, 10, 11, 12, 13, 14, 15, 16]		8	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
SLLI X6,X5,2	Y	ROB8						16		2
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		0		0
VADD.VV V2,V1,V2			8		0		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		0		0		0		0
SLLI X6,X5,2		8		0		0		0		0		0
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		0		0
VADD.VV V2,V1,V2			8		9		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		0		0		0		0
SLLI X6,X5,2		8		0		0		0		0		0
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VDOT.VV  not yet ready..
VMUL.VV  not yet ready..
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		0		0
VADD.VV V2,V1,V2			8		9		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		0		0		0
SLLI X6,X5,2		8		0		0		0		0		0
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		0		0
VADD.VV V2,V1,V2			8		9		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		0		0		0
SLLI X6,X5,2		8		9		0		0		0		0
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
debug: RAT modified. RAT:  {'X1': 'ROB9', 'X2': '--', 'X3': 'ROB7', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': 'ROB8', 'X7': '--'}
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		0		0
VADD.VV V2,V1,V2			8		9		0		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		0		0		0
SLLI X6,X5,2		8		9		0		0		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		100		
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  10  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10						[]		[]
ROB11						[]		[]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		100		
MUL/DIV:
debug: j:  7  set donot start ex for 					instr:  VDOT.VV V2,V1,V2  dest					tag: ROB4-2
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1						[1, 2, 3, 4, 5, 6, 7, 8]		[33, 33, 33, 33, 33, 33, 33, 33]		0	8
VDOT.VV V2,V1,V2	Y	ROB4-2						[9, 10, 11, 12, 13, 14, 15, 16]		[33, 33, 33, 33, 33, 33, 33, 33]		8	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[9, 10, 11, 12, 13, 14, 15, 16]		8	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10						[]		[]
ROB11						[]		[]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		100		
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		0		0
VADD.VV V2,V1,V2			8		9		10		0		1
VDOT.VV V2,V1,V2	4		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		0		0		0
SLLI X6,X5,2		8		9		0		0		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
Vector MUL/DIV/DOT:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-2						[9, 10, 11, 12, 13, 14, 15, 16]		[33, 33, 33, 33, 33, 33, 33, 33]		8	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[9, 10, 11, 12, 13, 14, 15, 16]		8	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		0		0
VADD.VV V2,V1,V2			8		9		10		0		1
VDOT.VV V2,V1,V2	4		10		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		0		0		0
SLLI X6,X5,2		8		9		0		0		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VMUL.VV  not yet ready..
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		100		
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-2						[9, 10, 11, 12, 13, 14, 15, 16]		[33, 33, 33, 33, 33, 33, 33, 33]		8	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[9, 10, 11, 12, 13, 14, 15, 16]		8	8
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		100		
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		0		0
VADD.VV V2,V1,V2			8		9		10		0		1
VDOT.VV V2,V1,V2	4		10		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		0		0		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		0		0
VADD.VV V2,V1,V2			8		9		10		0		1
VDOT.VV V2,V1,V2	4		10		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		0		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ADD  not yet ready..
debug: RAT modified. RAT:  {'X1': 'ROB9', 'X2': 'ROB10', 'X3': 'ROB7', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': 'ROB8', 'X7': '--'}
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		0		0
VADD.VV V2,V1,V2			8		9		10		0		1
VDOT.VV V2,V1,V2	4		10		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		0		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		100		
ADD X2,X2,X6	Y	ROB10				ROB8		300		
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11						[]		[]


<<<<<< Cycle  11  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11						[]		[]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	
100	300	32	16	16	[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]	[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]	[]	16	-1	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	
ROB9	ROB10	ROB7	--	--	--	ROB4	ROB5	ROB8	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		0		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		0		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		0		0		0		0		0		-1
Vector MUL/DIV/DOT:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[9, 10, 11, 12, 13, 14, 15, 16]		8	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		0		0		0
VDOT.VV V2,V1,V2			11		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		0		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		0		0		0		0		0		-1
VMUL.VV  not yet ready..
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
debug: j:  14  set donot start ex for 					instr:  ADD X1,X1,X6  dest					tag: ROB9
debug: j:  15  set donot start ex for 					instr:  ADD X2,X2,X6  dest					tag: ROB10
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9						100		64
ADD X2,X2,X6	Y	ROB10						300		64
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[9, 10, 11, 12, 13, 14, 15, 16]		8	8
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9						100		64
ADD X2,X2,X6	Y	ROB10						300		64
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		0		0		0
VDOT.VV V2,V1,V2			11		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		0		0		0		0		0		-1
debug: RAT modified. RAT:  {'X1': 'ROB9', 'X2': 'ROB10', 'X3': 'ROB7', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': 'ROB8', 'X7': 'ROB11'}
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		0		0		0
VDOT.VV V2,V1,V2			11		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		11		0		0		0		0		0
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	ROB4-1	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9						100		64
ADD X2,X2,X6	Y	ROB10						300		64
BNEZ X3,-40	Y	ROB11						16		0
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]


<<<<<< Cycle  12  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	[33, 66, 99, 132, 165, 198, 231, 264]	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9						100		64
ADD X2,X2,X6	Y	ROB10						300		64
BNEZ X3,-40	Y	ROB11						16		0
MUL/DIV:
debug: j:  8  set donot start ex for 					instr:  VMUL.VV V3,V2,V1  dest					tag: ROB5-1
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VMUL.VV V3,V2,V1	Y	ROB5-1						[33, 66, 99, 132, 165, 198, 231, 264]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[9, 10, 11, 12, 13, 14, 15, 16]		8	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	[33, 66, 99, 132, 165, 198, 231, 264]	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	ROB4-2	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9						100		64
ADD X2,X2,X6	Y	ROB10						300		64
BNEZ X3,-40	Y	ROB11						16		0
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		0		0
VDOT.VV V2,V1,V2			11		0		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		11		0		0		0		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		0		0
VDOT.VV V2,V1,V2			11		12		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		0		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		11		0		0		0		0		0
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X2,X2,X6	Y	ROB10						300		64
BNEZ X3,-40	Y	ROB11						16		0
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		0		0
VDOT.VV V2,V1,V2			11		12		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		11		0		0		0		0		0
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X2,X2,X6	Y	ROB10						300		64
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		0		0
VDOT.VV V2,V1,V2			11		12		0		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		11		12		0		0		0		0


<<<<<< Cycle  13  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	[33, 66, 99, 132, 165, 198, 231, 264]	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	[297, 330, 363, 396, 429, 462, 495, 528]	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X2,X2,X6	Y	ROB10						300		64
MUL/DIV:
debug: j:  9  set donot start ex for 					instr:  VMUL.VV V3,V2,V1  dest					tag: ROB5-2
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VMUL.VV V3,V2,V1	Y	ROB5-1						[33, 66, 99, 132, 165, 198, 231, 264]		[1, 2, 3, 4, 5, 6, 7, 8]		0	8
VMUL.VV V3,V2,V1	Y	ROB5-2						[297, 330, 363, 396, 429, 462, 495, 528]		[9, 10, 11, 12, 13, 14, 15, 16]		8	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	300	[33, 66, 99, 132, 165, 198, 231, 264]	0	8
VSE32.V V2,(X2)	Y	ROB6-2	332	[297, 330, 363, 396, 429, 462, 495, 528]	8	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X2,X2,X6	Y	ROB10						300		64
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		0		0
VDOT.VV V2,V1,V2			11		12		13		0		1
VMUL.VV V3,V2,V1	5		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		11		12		0		0		0		0
Vector MUL/DIV/DOT:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VMUL.VV V3,V2,V1	Y	ROB5-2						[297, 330, 363, 396, 429, 462, 495, 528]		[9, 10, 11, 12, 13, 14, 15, 16]		8	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		0		0
VDOT.VV V2,V1,V2			11		12		13		0		1
VMUL.VV V3,V2,V1	5		13		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		0		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		11		12		0		0		0		0
debug: vload_ex_busy:  False
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		0		0
VDOT.VV V2,V1,V2			11		12		13		0		1
VMUL.VV V3,V2,V1	5		13		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		13		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		0		0		0
ADD X2,X2,X6		10		0		0		0		0		0
BNEZ X3,-40		11		12		0		0		0		0
ADD/SUB:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		0		0
VDOT.VV V2,V1,V2			11		12		13		0		1
VMUL.VV V3,V2,V1	5		13		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		13		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		0		0		0
ADD X2,X2,X6		10		13		0		0		0		0
BNEZ X3,-40		11		12		0		0		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		0		0
VDOT.VV V2,V1,V2			11		12		13		0		1
VMUL.VV V3,V2,V1	5		13		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		13		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		0		0		0
ADD X2,X2,X6		10		13		0		0		0		0
BNEZ X3,-40		11		12		13		0		0		0


<<<<<< Cycle  14  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	
100	300	32	16	16	[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	[]	16	-1	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	
ROB9	ROB10	ROB7	--	--	--	--	ROB5	ROB8	ROB11	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		6		13		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		0		0		0
ADD X2,X2,X6		10		13		0		0		0		0
BNEZ X3,-40		11		12		13		0		0		0
Vector MUL/DIV/DOT:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		0		0		0		0
VMUL.VV V3,V2,V1			14		0		0		0		1
VSE32.V V2,(X2)		6		13		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		0		0		0
ADD X2,X2,X6		10		13		0		0		0		0
BNEZ X3,-40		11		12		13		0		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		0		0		0		0
VMUL.VV V3,V2,V1			14		0		0		0		1
VSE32.V V2,(X2)		6		13		14		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		0		0		0
ADD X2,X2,X6		10		13		0		0		0		0
BNEZ X3,-40		11		12		13		0		0		0
debug: vload_ex_busy:  True
LB:
ADD/SUB:
MUL/DIV:
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		0		0		0		0
VMUL.VV V3,V2,V1			14		0		0		0		1
VSE32.V V2,(X2)		6		13		14		0		0		0
VSE32.V V2,(X2)				14		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		0		0		0		0
BNEZ X3,-40		11		12		13		0		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		0		0		0		0
VMUL.VV V3,V2,V1			14		0		0		0		1
VSE32.V V2,(X2)		6		13		14		0		0		0
VSE32.V V2,(X2)				14		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		0		0		0
BNEZ X3,-40		11		12		13		0		0		0
LB:
ADD/SUB:
MUL/DIV:
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		0		0		0		0
VMUL.VV V3,V2,V1			14		0		0		0		1
VSE32.V V2,(X2)		6		13		14		0		0		0
VSE32.V V2,(X2)				14		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		0		0		0
BNEZ X3,-40		11		12		13		14		0		0


<<<<<< Cycle  15  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[1]
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		0		0		0
VMUL.VV V3,V2,V1			14		0		0		0		1
VSE32.V V2,(X2)		6		13		14		0		0		0
VSE32.V V2,(X2)				14		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		0		0		0
BNEZ X3,-40		11		12		13		14		0		0
LB:
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[1]
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		0		0		0
VMUL.VV V3,V2,V1			14		0		0		0		1
VSE32.V V2,(X2)		6		13		14		15		0		0
VSE32.V V2,(X2)				14		0		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		0		0		0
BNEZ X3,-40		11		12		13		14		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		0		0		0
VMUL.VV V3,V2,V1			14		0		0		0		1
VSE32.V V2,(X2)		6		13		14		15		0		0
VSE32.V V2,(X2)				14		15		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		0		0		0
BNEZ X3,-40		11		12		13		14		0		0
LB:
ADD/SUB:
MUL/DIV:
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		0		0		0
VMUL.VV V3,V2,V1			14		0		0		0		1
VSE32.V V2,(X2)		6		13		14		15		0		0
VSE32.V V2,(X2)				14		15		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		15		0		0
BNEZ X3,-40		11		12		13		14		0		0


<<<<<< Cycle  16  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
LB:
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		16		0		0
VMUL.VV V3,V2,V1			14		0		0		0		1
VSE32.V V2,(X2)		6		13		14		15		0		0
VSE32.V V2,(X2)				14		15		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		15		0		0
BNEZ X3,-40		11		12		13		14		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		16		0		0
VMUL.VV V3,V2,V1			14		16		0		0		1
VSE32.V V2,(X2)		6		13		14		15		0		0
VSE32.V V2,(X2)				14		15		0		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		15		0		0
BNEZ X3,-40		11		12		13		14		0		0
LB:
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		16		0		0
VMUL.VV V3,V2,V1			14		16		0		0		1
VSE32.V V2,(X2)		6		13		14		15		0		0
VSE32.V V2,(X2)				14		15		16		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		15		0		0
BNEZ X3,-40		11		12		13		14		0		0


<<<<<< Cycle  17  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
LB:
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		16		0		0
VMUL.VV V3,V2,V1			14		16		17		0		1
VSE32.V V2,(X2)		6		13		14		15		0		0
VSE32.V V2,(X2)				14		15		16		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		15		0		0
BNEZ X3,-40		11		12		13		14		0		0


<<<<<< Cycle  18  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	
100	300	32	16	16	[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]	16	-1	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	
ROB9	ROB10	ROB7	--	--	--	--	--	ROB8	ROB11	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		16		18		0
VMUL.VV V3,V2,V1			14		16		17		18		1
VSE32.V V2,(X2)		6		13		14		15		0		0
VSE32.V V2,(X2)				14		15		16		0		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		15		0		0
BNEZ X3,-40		11		12		13		14		0		0


<<<<<< Cycle  19  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
100	300	32	16	16	[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]	16	-1	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
ROB9	ROB10	ROB7	--	--	--	--	--	ROB8	ROB11	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		16		18		0
VMUL.VV V3,V2,V1			14		16		17		18		1
VSE32.V V2,(X2)		6		13		14		15		19		0
VSE32.V V2,(X2)				14		15		16		19		1
SUB X3,X3,X5		7		8		9		10		0		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		15		0		0
BNEZ X3,-40		11		12		13		14		0		0


<<<<<< Cycle  20  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
100	300	16	16	16	[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]	16	-1	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
ROB9	ROB10	--	--	--	--	--	--	ROB8	ROB11	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		16		18		0
VMUL.VV V3,V2,V1			14		16		17		18		1
VSE32.V V2,(X2)		6		13		14		15		19		0
VSE32.V V2,(X2)				14		15		16		19		1
SUB X3,X3,X5		7		8		9		10		20		0
SLLI X6,X5,2		8		9		10		11		0		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		15		0		0
BNEZ X3,-40		11		12		13		14		0		0


<<<<<< Cycle  21  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
100	300	16	16	16	[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]	64	-1	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
ROB9	ROB10	--	--	--	--	--	--	--	ROB11	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		16		18		0
VMUL.VV V3,V2,V1			14		16		17		18		1
VSE32.V V2,(X2)		6		13		14		15		19		0
VSE32.V V2,(X2)				14		15		16		19		1
SUB X3,X3,X5		7		8		9		10		20		0
SLLI X6,X5,2		8		9		10		11		21		0
ADD X1,X1,X6		9		12		13		14		0		0
ADD X2,X2,X6		10		13		14		15		0		0
BNEZ X3,-40		11		12		13		14		0		0


<<<<<< Cycle  22  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
164	300	16	16	16	[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]	64	-1	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
--	ROB10	--	--	--	--	--	--	--	ROB11	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		16		18		0
VMUL.VV V3,V2,V1			14		16		17		18		1
VSE32.V V2,(X2)		6		13		14		15		19		0
VSE32.V V2,(X2)				14		15		16		19		1
SUB X3,X3,X5		7		8		9		10		20		0
SLLI X6,X5,2		8		9		10		11		21		0
ADD X1,X1,X6		9		12		13		14		22		0
ADD X2,X2,X6		10		13		14		15		0		0
BNEZ X3,-40		11		12		13		14		0		0


<<<<<< Cycle  23  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
164	364	16	16	16	[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]	64	-1	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
--	--	--	--	--	--	--	--	--	ROB11	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		16		18		0
VMUL.VV V3,V2,V1			14		16		17		18		1
VSE32.V V2,(X2)		6		13		14		15		19		0
VSE32.V V2,(X2)				14		15		16		19		1
SUB X3,X3,X5		7		8		9		10		20		0
SLLI X6,X5,2		8		9		10		11		21		0
ADD X1,X1,X6		9		12		13		14		22		0
ADD X2,X2,X6		10		13		14		15		23		0
BNEZ X3,-40		11		12		13		14		0		0


<<<<<< Cycle  24  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
164	364	16	16	16	[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]	64	1	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
--	--	--	--	--	--	--	--	--	--	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]
ROB2		VLE32.V		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17]
ROB3		VADD.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB5		VMUL.VV		V3		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]
ROB6		VSE32.V		(X2)		[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]		[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]
ROB7		SUB		X3		[0]		[16]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[164]
ROB10		ADD		X2		[0]		[364]
ROB11		BNEZ		X7		[0]		[1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		1		2		3		4		6		0
VLE32.V V1,(X1)				3		4		5		6		1
VLE32.V V2,(X2)		2		4		5		6		8		0
VLE32.V V2,(X2)				5		6		7		8		1
VADD.VV V2,V1,V2	3		7		8		9		11		0
VADD.VV V2,V1,V2			8		9		10		11		1
VDOT.VV V2,V1,V2	4		10		11		12		14		0
VDOT.VV V2,V1,V2			11		12		13		14		1
VMUL.VV V3,V2,V1	5		13		15		16		18		0
VMUL.VV V3,V2,V1			14		16		17		18		1
VSE32.V V2,(X2)		6		13		14		15		19		0
VSE32.V V2,(X2)				14		15		16		19		1
SUB X3,X3,X5		7		8		9		10		20		0
SLLI X6,X5,2		8		9		10		11		21		0
ADD X1,X1,X6		9		12		13		14		22		0
ADD X2,X2,X6		10		13		14		15		23		0
BNEZ X3,-40		11		12		13		14		24		0
debug: completed_elements:  16
debug: num_sequences:  2
[{'Instruction': 'VLE32.V V1,(X1)', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'VLE32.V V1,(X1)', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'VLE32.V V2,(X2)', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'VLE32.V V2,(X2)', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'VADD.VV V2,V1,V2', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'VADD.VV V2,V1,V2', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'VDOT.VV V2,V1,V2', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'VDOT.VV V2,V1,V2', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'VMUL.VV V3,V2,V1', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'VMUL.VV V3,V2,V1', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'VSE32.V V2,(X2)', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'VSE32.V V2,(X2)', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'SUB X3,X3,X5', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'SLLI X6,X5,2', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'ADD X1,X1,X6', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'ADD X2,X2,X6', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}, {'Instruction': 'BNEZ X3,-40', 'Issue': 0, 'Start_EX': 0, 'EX_Complete': 0, 'Writeback': 0, 'Commit': 0, 'Sequence': -1}]


<<<<<< Cycle  25  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1						[]		[]
ROB2						[]		[]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': '--', 'V3': '--', 'X6': '--', 'X7': '--', '(X2)': '--'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-1	164	X1	16	8
						
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		0		0		0		0		0
VLE32.V V1,(X1)		0		0		0		0		0		-1
VLE32.V V2,(X2)		0		0		0		0		0		-1
VLE32.V V2,(X2)		0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-1	164	X1	16	8
						
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2						[]		[]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  26  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2						[]		[]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: vload_ex_busy:  False
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': '--', 'V3': '--', 'X6': '--', 'X7': '--', '(X2)': '--'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-2	196	X1	24	8
						
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		0		0		0		0
VLE32.V V1,(X1)				0		0		0		0		1
VLE32.V V2,(X2)		0		0		0		0		0		-1
VLE32.V V2,(X2)		0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-2	196	X1	24	8
						
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2						[]		[]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB2', 'V3': '--', 'X6': '--', 'X7': '--', '(X2)': '--'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-2	196	X1	24	8
VLE32.V V2,(X2)	Y	ROB2-1	364	X2	16	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		0		0		0		0
VLE32.V V1,(X1)				0		0		0		0		1
VLE32.V V2,(X2)		26		0		0		0		0		0
VLE32.V V2,(X2)		0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V1,(X1)	Y	ROB1-2	196	X1	24	8
VLE32.V V2,(X2)	Y	ROB2-1	364	X2	16	8
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  27  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		0		0		0
VLE32.V V1,(X1)				0		0		0		0		1
VLE32.V V2,(X2)		26		0		0		0		0		0
VLE32.V V2,(X2)		0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
debug: vload_ex_busy:  True
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB2', 'V3': '--', 'X6': '--', 'X7': '--', '(X2)': '--'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	396	X2	24	8
VLE32.V V2,(X2)	Y	ROB2-1	364	X2	16	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		0		0		0
VLE32.V V1,(X1)				27		0		0		0		1
VLE32.V V2,(X2)		26		0		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	396	X2	24	8
VLE32.V V2,(X2)	Y	ROB2-1	364	X2	16	8
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3						[]		[]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB3', 'V3': '--', 'X6': '--', 'X7': '--', '(X2)': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1		ROB1-1		ROB2-1		[]		[]		16	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		0		0		0
VLE32.V V1,(X1)				27		0		0		0		1
VLE32.V V2,(X2)		26		0		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	396	X2	24	8
VLE32.V V2,(X2)	Y	ROB2-1	364	X2	16	8
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  28  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	396	X2	24	8
VLE32.V V2,(X2)	Y	ROB2-1	364	X2	16	8
ADD/SUB:
debug: j:  4  set donot start ex for 					instr:  VADD.VV V2,V1,V2  dest					tag: ROB3-1
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1				ROB2-1		[17, 18, 19, 20, 21, 22, 23, 24]		[]		16	8
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	396	X2	24	8
VLE32.V V2,(X2)	Y	ROB2-1	364	X2	16	8
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		0		0
VLE32.V V1,(X1)				27		0		0		0		1
VLE32.V V2,(X2)		26		0		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		0		0
VLE32.V V1,(X1)				27		28		0		0		1
VLE32.V V2,(X2)		26		0		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
debug: vload_ex_busy:  False
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB3', 'V3': '--', 'X6': '--', 'X7': '--', '(X2)': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1				ROB2-1		[17, 18, 19, 20, 21, 22, 23, 24]		[]		16	8
VADD.VV V2,V1,V2	Y	ROB3-2		ROB1-2		ROB2-2		[]		[]		24	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		0		0
VLE32.V V1,(X1)				27		28		0		0		1
VLE32.V V2,(X2)		26		28		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	396	X2	24	8
						
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4						[]		[]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB4', 'V3': '--', 'X6': '--', 'X7': '--', '(X2)': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[17, 18, 19, 20, 21, 22, 23, 24]		[]		16	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		0		0
VLE32.V V1,(X1)				27		28		0		0		1
VLE32.V V2,(X2)		26		28		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	396	X2	24	8
						
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  29  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, -1, -1, -1, -1, -1, -1, -1, -1]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	396	X2	24	8
						
ADD/SUB:
debug: j:  5  set donot start ex for 					instr:  VADD.VV V2,V1,V2  dest					tag: ROB3-2
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1				ROB2-1		[17, 18, 19, 20, 21, 22, 23, 24]		[]		16	8
VADD.VV V2,V1,V2	Y	ROB3-2				ROB2-2		[25, 26, 27, 28, 29, 30, 31, 32]		[]		24	8
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[17, 18, 19, 20, 21, 22, 23, 24]		[]		16	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VLE32.V V2,(X2)	Y	ROB2-2	396	X2	24	8
						
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		0		0
VLE32.V V1,(X1)				27		28		29		0		1
VLE32.V V2,(X2)		26		28		0		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		0		0
VLE32.V V1,(X1)				27		28		29		0		1
VLE32.V V2,(X2)		26		28		29		0		0		0
VLE32.V V2,(X2)				0		0		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
debug: vload_ex_busy:  True
VADD.VV  not yet ready..
VDOT.VV  not yet ready..
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB4', 'V3': '--', 'X6': '--', 'X7': '--', '(X2)': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[17, 18, 19, 20, 21, 22, 23, 24]		[]		16	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[25, 26, 27, 28, 29, 30, 31, 32]		[]		24	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		0		0
VLE32.V V1,(X1)				27		28		29		0		1
VLE32.V V2,(X2)		26		28		29		0		0		0
VLE32.V V2,(X2)				29		0		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5						[]		[]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': 'ROB1', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': '--', 'X7': '--', '(X2)': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[17, 18, 19, 20, 21, 22, 23, 24]		[]		16	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[25, 26, 27, 28, 29, 30, 31, 32]		[]		24	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		0		0
VLE32.V V1,(X1)				27		28		29		0		1
VLE32.V V2,(X2)		26		28		29		0		0		0
VLE32.V V2,(X2)				29		0		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  30  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
164	364	16	16	16	[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]	64	1	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
--	--	--	--	--	--	ROB4	ROB5	--	--	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		0		0		0
VLE32.V V2,(X2)				29		0		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
LB:
ADD/SUB:
debug: j:  4  set donot start ex for 					instr:  VADD.VV V2,V1,V2  dest					tag: ROB3-1
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1						[17, 18, 19, 20, 21, 22, 23, 24]		[16, 15, 14, 13, 12, 11, 10, 9]		16	8
VADD.VV V2,V1,V2	Y	ROB3-2				ROB2-2		[25, 26, 27, 28, 29, 30, 31, 32]		[]		24	8
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[17, 18, 19, 20, 21, 22, 23, 24]		[]		16	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[25, 26, 27, 28, 29, 30, 31, 32]		[]		24	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		0		0
VLE32.V V2,(X2)				29		0		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		0		0
VLE32.V V2,(X2)				29		30		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1	0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VADD.VV  not yet ready..
VDOT.VV  not yet ready..
VDOT.VV  not yet ready..
VMUL.VV  not yet ready..
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': '--', 'X7': '--', '(X2)': '--'}
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[17, 18, 19, 20, 21, 22, 23, 24]		[]		16	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[25, 26, 27, 28, 29, 30, 31, 32]		[]		24	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[25, 26, 27, 28, 29, 30, 31, 32]		24	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		0		0
VLE32.V V2,(X2)				29		30		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		0		0		0		0		0		-1
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6						[]		[]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': '--', 'X7': '--', '(X2)': 'ROB6'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
						
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		0		0
VLE32.V V2,(X2)				29		30		0		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
						
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  31  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, -1, -1, -1, -1, -1, -1, -1, -1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
						
ADD/SUB:
debug: j:  5  set donot start ex for 					instr:  VADD.VV V2,V1,V2  dest					tag: ROB3-2
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-1						[17, 18, 19, 20, 21, 22, 23, 24]		[16, 15, 14, 13, 12, 11, 10, 9]		16	8
VADD.VV V2,V1,V2	Y	ROB3-2						[25, 26, 27, 28, 29, 30, 31, 32]		[8, 7, 6, 5, 4, 3, 2, 1]		24	8
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1				ROB3-1		[17, 18, 19, 20, 21, 22, 23, 24]		[]		16	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[25, 26, 27, 28, 29, 30, 31, 32]		[]		24	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[25, 26, 27, 28, 29, 30, 31, 32]		24	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
						
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		0		0
VLE32.V V2,(X2)				29		30		31		0		1
VADD.VV V2,V1,V2	27		0		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
Vector ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VADD.VV V2,V1,V2	Y	ROB3-2						[25, 26, 27, 28, 29, 30, 31, 32]		[8, 7, 6, 5, 4, 3, 2, 1]		24	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		0		0
VLE32.V V2,(X2)				29		30		31		0		1
VADD.VV V2,V1,V2	27		31		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)		0		0		0		0		0		-1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VDOT.VV  not yet ready..
VDOT.VV  not yet ready..
VMUL.VV  not yet ready..
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': '--', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': '--', 'X7': '--', '(X2)': 'ROB6'}
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		0		0
VLE32.V V2,(X2)				29		30		31		0		1
VADD.VV V2,V1,V2	27		31		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		0		0		0		0		0		-1
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7						[]		[]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': 'ROB7', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': '--', 'X7': '--', '(X2)': 'ROB6'}
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		0		0
VLE32.V V2,(X2)				29		30		31		0		1
VADD.VV V2,V1,V2	27		31		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		0		0		0		0		0
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
SUB X3,X3,X5	Y	ROB7						16		16
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  32  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
164	364	16	16	16	[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]	[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]	[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]	64	1	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
--	--	ROB7	--	--	--	ROB4	ROB5	--	--	ROB6	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		0		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		0		0		0		0		0
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8						[]		[]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		0		0		0
VADD.VV V2,V1,V2			0		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		0		0		0		0		0
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
Vector ADD/SUB:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		0		0		0
VADD.VV V2,V1,V2			32		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		0		0		0		0		0
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VDOT.VV  not yet ready..
VDOT.VV  not yet ready..
VMUL.VV  not yet ready..
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
ADD/SUB:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		0		0		0
VADD.VV V2,V1,V2			32		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		0		0		0		0
SLLI X6,X5,2		0		0		0		0		0		-1
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
debug: RAT modified. RAT:  {'X1': '--', 'X2': '--', 'X3': 'ROB7', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': 'ROB8', 'X7': '--', '(X2)': 'ROB6'}
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		0		0		0
VADD.VV V2,V1,V2			32		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		0		0		0		0
SLLI X6,X5,2		32		0		0		0		0		0
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
SLLI X6,X5,2	Y	ROB8						16		2
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  33  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
SLLI X6,X5,2	Y	ROB8						16		2
debug: j:  6  set donot start ex for 					instr:  VDOT.VV V2,V1,V2  dest					tag: ROB4-1
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1						[17, 18, 19, 20, 21, 22, 23, 24]		[33, 33, 33, 33, 33, 33, 33, 33]		16	8
VDOT.VV V2,V1,V2	Y	ROB4-2				ROB3-2		[25, 26, 27, 28, 29, 30, 31, 32]		[]		24	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[25, 26, 27, 28, 29, 30, 31, 32]		24	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
SLLI X6,X5,2	Y	ROB8						16		2
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		0		0
VADD.VV V2,V1,V2			32		0		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		0		0		0		0
SLLI X6,X5,2		32		0		0		0		0		0
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		0		0
VADD.VV V2,V1,V2			32		33		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		0		0		0		0
SLLI X6,X5,2		32		0		0		0		0		0
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VDOT.VV  not yet ready..
VMUL.VV  not yet ready..
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9						[]		[]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		0		0
VADD.VV V2,V1,V2			32		33		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		0		0		0
SLLI X6,X5,2		32		0		0		0		0		0
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		0		0
VADD.VV V2,V1,V2			32		33		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		0		0		0
SLLI X6,X5,2		32		33		0		0		0		0
ADD X1,X1,X6		0		0		0		0		0		-1
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
debug: RAT modified. RAT:  {'X1': 'ROB9', 'X2': '--', 'X3': 'ROB7', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': 'ROB8', 'X7': '--', '(X2)': 'ROB6'}
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		0		0
VADD.VV V2,V1,V2			32		33		0		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		0		0		0
SLLI X6,X5,2		32		33		0		0		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		164		
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10						[]		[]
ROB11						[]		[]


<<<<<< Cycle  34  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, -1, -1, -1, -1, -1, -1, -1, -1]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10						[]		[]
ROB11						[]		[]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		164		
MUL/DIV:
debug: j:  7  set donot start ex for 					instr:  VDOT.VV V2,V1,V2  dest					tag: ROB4-2
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-1						[17, 18, 19, 20, 21, 22, 23, 24]		[33, 33, 33, 33, 33, 33, 33, 33]		16	8
VDOT.VV V2,V1,V2	Y	ROB4-2						[25, 26, 27, 28, 29, 30, 31, 32]		[33, 33, 33, 33, 33, 33, 33, 33]		24	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[25, 26, 27, 28, 29, 30, 31, 32]		24	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[-1]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10						[]		[]
ROB11						[]		[]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		164		
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		0		0
VADD.VV V2,V1,V2			32		33		34		0		1
VDOT.VV V2,V1,V2	28		0		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		0		0		0
SLLI X6,X5,2		32		33		0		0		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
Vector MUL/DIV/DOT:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-2						[25, 26, 27, 28, 29, 30, 31, 32]		[33, 33, 33, 33, 33, 33, 33, 33]		24	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[25, 26, 27, 28, 29, 30, 31, 32]		24	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		0		0
VADD.VV V2,V1,V2			32		33		34		0		1
VDOT.VV V2,V1,V2	28		34		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		0		0		0
SLLI X6,X5,2		32		33		0		0		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
VMUL.VV  not yet ready..
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		164		
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VDOT.VV V2,V1,V2	Y	ROB4-2						[25, 26, 27, 28, 29, 30, 31, 32]		[33, 33, 33, 33, 33, 33, 33, 33]		24	8
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[25, 26, 27, 28, 29, 30, 31, 32]		24	8
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		164		
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		0		0
VADD.VV V2,V1,V2			32		33		34		0		1
VDOT.VV V2,V1,V2	28		34		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		0		0		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10						[]		[]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		0		0
VADD.VV V2,V1,V2			32		33		34		0		1
VDOT.VV V2,V1,V2	28		34		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		0		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		0		0		0		0		0		-1
BNEZ X3,-40		0		0		0		0		0		-1
ADD  not yet ready..
debug: RAT modified. RAT:  {'X1': 'ROB9', 'X2': 'ROB10', 'X3': 'ROB7', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': 'ROB8', 'X7': '--', '(X2)': 'ROB6'}
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		0		0
VADD.VV V2,V1,V2			32		33		34		0		1
VDOT.VV V2,V1,V2	28		34		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		0		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		0		0		0		0		0		-1
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9				ROB8		164		
ADD X2,X2,X6	Y	ROB10				ROB8		364		
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11						[]		[]


<<<<<< Cycle  35  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11						[]		[]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
164	364	16	16	16	[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]	[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]	[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]	64	1	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
ROB9	ROB10	ROB7	--	--	--	ROB4	ROB5	ROB8	--	ROB6	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		0		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		0		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		0		0		0		0		0		-1
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[-1]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11						[]		[]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		0		0		0
VDOT.VV V2,V1,V2			0		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		0		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		0		0		0		0		0		-1
Vector MUL/DIV/DOT:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[25, 26, 27, 28, 29, 30, 31, 32]		24	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		0		0		0
VDOT.VV V2,V1,V2			35		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		0		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		0		0		0		0		0		-1
VMUL.VV  not yet ready..
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
debug: j:  14  set donot start ex for 					instr:  ADD X1,X1,X6  dest					tag: ROB9
debug: j:  15  set donot start ex for 					instr:  ADD X2,X2,X6  dest					tag: ROB10
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9						164		64
ADD X2,X2,X6	Y	ROB10						364		64
MUL/DIV:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VMUL.VV V3,V2,V1	Y	ROB5-1		ROB4-1				[]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[25, 26, 27, 28, 29, 30, 31, 32]		24	8
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9						164		64
ADD X2,X2,X6	Y	ROB10						364		64
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		0		0		0
VDOT.VV V2,V1,V2			35		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		0		0		0		0		0		-1
debug: RAT modified. RAT:  {'X1': 'ROB9', 'X2': 'ROB10', 'X3': 'ROB7', 'X4': '--', 'X5': '--', 'V1': '--', 'V2': 'ROB4', 'V3': 'ROB5', 'X6': 'ROB8', 'X7': 'ROB11', '(X2)': 'ROB6'}
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		0		0		0
VDOT.VV V2,V1,V2			35		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		35		0		0		0		0		0
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	ROB4-1	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9						164		64
ADD X2,X2,X6	Y	ROB10						364		64
BNEZ X3,-40	Y	ROB11						0		0
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]


<<<<<< Cycle  36  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	[561, 594, 627, 660, 693, 726, 759, 792]	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9						164		64
ADD X2,X2,X6	Y	ROB10						364		64
BNEZ X3,-40	Y	ROB11						0		0
MUL/DIV:
debug: j:  8  set donot start ex for 					instr:  VMUL.VV V3,V2,V1  dest					tag: ROB5-1
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VMUL.VV V3,V2,V1	Y	ROB5-1						[561, 594, 627, 660, 693, 726, 759, 792]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
VMUL.VV V3,V2,V1	Y	ROB5-2		ROB4-2				[]		[25, 26, 27, 28, 29, 30, 31, 32]		24	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	[561, 594, 627, 660, 693, 726, 759, 792]	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	ROB4-2	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X1,X1,X6	Y	ROB9						164		64
ADD X2,X2,X6	Y	ROB10						364		64
BNEZ X3,-40	Y	ROB11						0		0
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		0		0
VDOT.VV V2,V1,V2			35		0		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		35		0		0		0		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		0		0
VDOT.VV V2,V1,V2			35		36		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		0		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		35		0		0		0		0		0
VMUL.VV  not yet ready..
debug: vload_ex_busy:  False
VSE32.V  not yet ready..
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X2,X2,X6	Y	ROB10						364		64
BNEZ X3,-40	Y	ROB11						0		0
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		0		0
VDOT.VV V2,V1,V2			35		36		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		35		0		0		0		0		0
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X2,X2,X6	Y	ROB10						364		64
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		0		0
VDOT.VV V2,V1,V2			35		36		0		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		35		36		0		0		0		0


<<<<<< Cycle  37  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, -1, -1, -1, -1, -1, -1, -1, -1]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
LB:
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	[561, 594, 627, 660, 693, 726, 759, 792]	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	[825, 858, 891, 924, 957, 990, 1023, 1056]	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X2,X2,X6	Y	ROB10						364		64
MUL/DIV:
debug: j:  9  set donot start ex for 					instr:  VMUL.VV V3,V2,V1  dest					tag: ROB5-2
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VMUL.VV V3,V2,V1	Y	ROB5-1						[561, 594, 627, 660, 693, 726, 759, 792]		[17, 18, 19, 20, 21, 22, 23, 24]		16	8
VMUL.VV V3,V2,V1	Y	ROB5-2						[825, 858, 891, 924, 957, 990, 1023, 1056]		[25, 26, 27, 28, 29, 30, 31, 32]		24	8
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
VLB:
Instruction	Busy	Destination_Tag	Address_Offset	Source_Register	Start_Element_Index	Num_Elements
VSE32.V V2,(X2)	Y	ROB6-1	364	[561, 594, 627, 660, 693, 726, 759, 792]	16	8
VSE32.V V2,(X2)	Y	ROB6-2	396	[825, 858, 891, 924, 957, 990, 1023, 1056]	24	8
ADD/SUB:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2
ADD X2,X2,X6	Y	ROB10						364		64
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		0		0
VDOT.VV V2,V1,V2			35		36		37		0		1
VMUL.VV V3,V2,V1	29		0		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		35		36		0		0		0		0
Vector MUL/DIV/DOT:
Instruction	Busy	Destination_Tag	Source1_Tag	Source2_Tag	Value_Source1	Value_Source2	Start_Element_Index	Num_Elements
VMUL.VV V3,V2,V1	Y	ROB5-2						[825, 858, 891, 924, 957, 990, 1023, 1056]		[25, 26, 27, 28, 29, 30, 31, 32]		24	8
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		0		0
VDOT.VV V2,V1,V2			35		36		37		0		1
VMUL.VV V3,V2,V1	29		37		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		0		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		0		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		35		36		0		0		0		0
debug: vload_ex_busy:  False
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		0		0
VDOT.VV V2,V1,V2			35		36		37		0		1
VMUL.VV V3,V2,V1	29		37		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		37		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		0		0		0
ADD X2,X2,X6		34		0		0		0		0		0
BNEZ X3,-40		35		36		0		0		0		0
ADD/SUB:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		0		0
VDOT.VV V2,V1,V2			35		36		37		0		1
VMUL.VV V3,V2,V1	29		37		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		37		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		0		0		0
ADD X2,X2,X6		34		37		0		0		0		0
BNEZ X3,-40		35		36		0		0		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		0		0
VDOT.VV V2,V1,V2			35		36		37		0		1
VMUL.VV V3,V2,V1	29		37		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		37		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		0		0		0
ADD X2,X2,X6		34		37		0		0		0		0
BNEZ X3,-40		35		36		37		0		0		0


<<<<<< Cycle  38  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
164	364	16	16	16	[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	[33, 132, 297, 528, 825, 1188, 1617, 2112, 2673, 3300, 3993, 4752, 5577, 6468, 7425, 8448]	64	1	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
ROB9	ROB10	ROB7	--	--	--	--	ROB5	ROB8	ROB11	ROB6	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		0		0		0		0
VMUL.VV V3,V2,V1			0		0		0		0		1
VSE32.V V2,(X2)		30		37		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		0		0		0
ADD X2,X2,X6		34		37		0		0		0		0
BNEZ X3,-40		35		36		37		0		0		0
Vector MUL/DIV/DOT:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		0		0		0		0
VMUL.VV V3,V2,V1			38		0		0		0		1
VSE32.V V2,(X2)		30		37		0		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		0		0		0
ADD X2,X2,X6		34		37		0		0		0		0
BNEZ X3,-40		35		36		37		0		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[-1]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		0		0		0		0
VMUL.VV V3,V2,V1			38		0		0		0		1
VSE32.V V2,(X2)		30		37		38		0		0		0
VSE32.V V2,(X2)				0		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		0		0		0
ADD X2,X2,X6		34		37		0		0		0		0
BNEZ X3,-40		35		36		37		0		0		0
debug: vload_ex_busy:  True
LB:
ADD/SUB:
MUL/DIV:
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		0		0		0		0
VMUL.VV V3,V2,V1			38		0		0		0		1
VSE32.V V2,(X2)		30		37		38		0		0		0
VSE32.V V2,(X2)				38		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		0		0		0		0
BNEZ X3,-40		35		36		37		0		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[-1]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		0		0		0		0
VMUL.VV V3,V2,V1			38		0		0		0		1
VSE32.V V2,(X2)		30		37		38		0		0		0
VSE32.V V2,(X2)				38		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		0		0		0
BNEZ X3,-40		35		36		37		0		0		0
LB:
ADD/SUB:
MUL/DIV:
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		0		0		0		0
VMUL.VV V3,V2,V1			38		0		0		0		1
VSE32.V V2,(X2)		30		37		38		0		0		0
VSE32.V V2,(X2)				38		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		0		0		0
BNEZ X3,-40		35		36		37		38		0		0


<<<<<< Cycle  39  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[0]
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[0]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		0		0		0
VMUL.VV V3,V2,V1			38		0		0		0		1
VSE32.V V2,(X2)		30		37		38		0		0		0
VSE32.V V2,(X2)				38		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		0		0		0
BNEZ X3,-40		35		36		37		38		0		0
LB:
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[0]
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		0		0		0
VMUL.VV V3,V2,V1			38		0		0		0		1
VSE32.V V2,(X2)		30		37		38		39		0		0
VSE32.V V2,(X2)				38		0		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		0		0		0
BNEZ X3,-40		35		36		37		38		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[-1]
ROB11		BNEZ		X7		[0]		[0]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		0		0		0
VMUL.VV V3,V2,V1			38		0		0		0		1
VSE32.V V2,(X2)		30		37		38		39		0		0
VSE32.V V2,(X2)				38		39		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		0		0		0
BNEZ X3,-40		35		36		37		38		0		0
LB:
ADD/SUB:
MUL/DIV:
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		0		0		0
VMUL.VV V3,V2,V1			38		0		0		0		1
VSE32.V V2,(X2)		30		37		38		39		0		0
VSE32.V V2,(X2)				38		39		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		39		0		0
BNEZ X3,-40		35		36		37		38		0		0


<<<<<< Cycle  40  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
LB:
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		40		0		0
VMUL.VV V3,V2,V1			38		0		0		0		1
VSE32.V V2,(X2)		30		37		38		39		0		0
VSE32.V V2,(X2)				38		39		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		39		0		0
BNEZ X3,-40		35		36		37		38		0		0
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, -1, -1, -1, -1, -1, -1, -1, -1]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		40		0		0
VMUL.VV V3,V2,V1			38		40		0		0		1
VSE32.V V2,(X2)		30		37		38		39		0		0
VSE32.V V2,(X2)				38		39		0		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		39		0		0
BNEZ X3,-40		35		36		37		38		0		0
LB:
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		40		0		0
VMUL.VV V3,V2,V1			38		40		0		0		1
VSE32.V V2,(X2)		30		37		38		39		0		0
VSE32.V V2,(X2)				38		39		40		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		39		0		0
BNEZ X3,-40		35		36		37		38		0		0


<<<<<< Cycle  41  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, -1, -1, -1, -1, -1, -1, -1, -1]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
LB:
ADD/SUB:
MUL/DIV:
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
ADD/SUB:
MUL/DIV:
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		40		0		0
VMUL.VV V3,V2,V1			38		40		41		0		1
VSE32.V V2,(X2)		30		37		38		39		0		0
VSE32.V V2,(X2)				38		39		40		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		39		0		0
BNEZ X3,-40		35		36		37		38		0		0


<<<<<< Cycle  42  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
164	364	16	16	16	[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]	64	1	[33, 66, 99, 132, 165, 198, 231, 264, 297, 330, 363, 396, 429, 462, 495, 528]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
ROB9	ROB10	ROB7	--	--	--	--	--	ROB8	ROB11	ROB6	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		40		42		0
VMUL.VV V3,V2,V1			38		40		41		42		1
VSE32.V V2,(X2)		30		37		38		39		0		0
VSE32.V V2,(X2)				38		39		40		0		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		39		0		0
BNEZ X3,-40		35		36		37		38		0		0


<<<<<< Cycle  43  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
164	364	16	16	16	[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]	64	1	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
ROB9	ROB10	ROB7	--	--	--	--	--	ROB8	ROB11	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		40		42		0
VMUL.VV V3,V2,V1			38		40		41		42		1
VSE32.V V2,(X2)		30		37		38		39		43		0
VSE32.V V2,(X2)				38		39		40		43		1
SUB X3,X3,X5		31		32		33		34		0		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		39		0		0
BNEZ X3,-40		35		36		37		38		0		0


<<<<<< Cycle  44  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
164	364	0	16	16	[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]	64	1	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
ROB9	ROB10	--	--	--	--	--	--	ROB8	ROB11	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		40		42		0
VMUL.VV V3,V2,V1			38		40		41		42		1
VSE32.V V2,(X2)		30		37		38		39		43		0
VSE32.V V2,(X2)				38		39		40		43		1
SUB X3,X3,X5		31		32		33		34		44		0
SLLI X6,X5,2		32		33		34		35		0		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		39		0		0
BNEZ X3,-40		35		36		37		38		0		0


<<<<<< Cycle  45  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
164	364	0	16	16	[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]	64	1	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
ROB9	ROB10	--	--	--	--	--	--	--	ROB11	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		40		42		0
VMUL.VV V3,V2,V1			38		40		41		42		1
VSE32.V V2,(X2)		30		37		38		39		43		0
VSE32.V V2,(X2)				38		39		40		43		1
SUB X3,X3,X5		31		32		33		34		44		0
SLLI X6,X5,2		32		33		34		35		45		0
ADD X1,X1,X6		33		36		37		38		0		0
ADD X2,X2,X6		34		37		38		39		0		0
BNEZ X3,-40		35		36		37		38		0		0


<<<<<< Cycle  46  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
228	364	0	16	16	[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]	64	1	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
--	ROB10	--	--	--	--	--	--	--	ROB11	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		40		42		0
VMUL.VV V3,V2,V1			38		40		41		42		1
VSE32.V V2,(X2)		30		37		38		39		43		0
VSE32.V V2,(X2)				38		39		40		43		1
SUB X3,X3,X5		31		32		33		34		44		0
SLLI X6,X5,2		32		33		34		35		45		0
ADD X1,X1,X6		33		36		37		38		46		0
ADD X2,X2,X6		34		37		38		39		0		0
BNEZ X3,-40		35		36		37		38		0		0


<<<<<< Cycle  47  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
228	428	0	16	16	[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]	64	1	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
--	--	--	--	--	--	--	--	--	ROB11	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		40		42		0
VMUL.VV V3,V2,V1			38		40		41		42		1
VSE32.V V2,(X2)		30		37		38		39		43		0
VSE32.V V2,(X2)				38		39		40		43		1
SUB X3,X3,X5		31		32		33		34		44		0
SLLI X6,X5,2		32		33		34		35		45		0
ADD X1,X1,X6		33		36		37		38		46		0
ADD X2,X2,X6		34		37		38		39		47		0
BNEZ X3,-40		35		36		37		38		0		0


<<<<<< Cycle  48  >>>>>>
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
ARF:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
228	428	0	16	16	[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]	64	0	[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]	
RAT:
X1	X2	X3	X4	X5	V1	V2	V3	X6	X7	(X2)	
--	--	--	--	--	--	--	--	--	--	--	
ROB:
ROB_Name	Instruction	Destination	Element Indices							Values
ROB1		VLE32.V		V1		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32]
ROB2		VLE32.V		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1]
ROB3		VADD.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33]
ROB4		VDOT.VV		V2		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB5		VMUL.VV		V3		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[9537, 10692, 11913, 13200, 14553, 15972, 17457, 19008, 20625, 22308, 24057, 25872, 27753, 29700, 31713, 33792]
ROB6		VSE32.V		(X2)		[16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]		[561, 594, 627, 660, 693, 726, 759, 792, 825, 858, 891, 924, 957, 990, 1023, 1056]
ROB7		SUB		X3		[0]		[0]
ROB8		SLLI		X6		[0]		[64]
ROB9		ADD		X1		[0]		[228]
ROB10		ADD		X2		[0]		[428]
ROB11		BNEZ		X7		[0]		[0]
Instruction Cycle Table:
Instruction		Issue	Start_EX	EX_Complete	Writeback		Commit	Sequence	  
VLE32.V V1,(X1)		25		26		27		28		30		0
VLE32.V V1,(X1)				27		28		29		30		1
VLE32.V V2,(X2)		26		28		29		30		32		0
VLE32.V V2,(X2)				29		30		31		32		1
VADD.VV V2,V1,V2	27		31		32		33		35		0
VADD.VV V2,V1,V2			32		33		34		35		1
VDOT.VV V2,V1,V2	28		34		35		36		38		0
VDOT.VV V2,V1,V2			35		36		37		38		1
VMUL.VV V3,V2,V1	29		37		39		40		42		0
VMUL.VV V3,V2,V1			38		40		41		42		1
VSE32.V V2,(X2)		30		37		38		39		43		0
VSE32.V V2,(X2)				38		39		40		43		1
SUB X3,X3,X5		31		32		33		34		44		0
SLLI X6,X5,2		32		33		34		35		45		0
ADD X1,X1,X6		33		36		37		38		46		0
ADD X2,X2,X6		34		37		38		39		47		0
BNEZ X3,-40		35		36		37		38		48		0
