<profile>

<section name = "Vitis HLS Report for 'matrix_mult_Pipeline_row'" level="0">
<item name = "Date">Wed Nov 12 14:50:38 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">reshape</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a15t-cpg236-2I</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.880 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 60.000 ns, 60.000 ns, 2, 2, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- row">4, 4, 4, 1, 1, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 86, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 12, 0, 84, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 40, -</column>
<column name="Register">-, -, 266, 32, -</column>
<specialColumn name="Available">50, 45, 20800, 10400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 26, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U1">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U2">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U3">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_32_1_1_U4">mul_32s_32s_32_1_1, 0, 3, 0, 21, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ABij_1_fu_189_p2">+, 0, 0, 39, 32, 32</column>
<column name="ABij_fu_184_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_condition_244">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_249">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="i_fu_140_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_i1_phi_fu_111_p4">13, 3, 1, 3</column>
<column name="i1_reg_108">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i1_reg_108">1, 0, 1, 0</column>
<column name="i_reg_219">1, 0, 1, 0</column>
<column name="mul_ln15_1_reg_241">32, 0, 32, 0</column>
<column name="mul_ln15_2_reg_246">32, 0, 32, 0</column>
<column name="mul_ln15_3_reg_251">32, 0, 32, 0</column>
<column name="mul_ln15_reg_236">32, 0, 32, 0</column>
<column name="tmp_5_reg_230">32, 0, 32, 0</column>
<column name="trunc_ln15_reg_224">32, 0, 32, 0</column>
<column name="i1_reg_108">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_mult_Pipeline_row, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_mult_Pipeline_row, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_mult_Pipeline_row, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_mult_Pipeline_row, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_mult_Pipeline_row, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_mult_Pipeline_row, return value</column>
<column name="AB_address0">out, 2, ap_memory, AB, array</column>
<column name="AB_ce0">out, 1, ap_memory, AB, array</column>
<column name="AB_we0">out, 1, ap_memory, AB, array</column>
<column name="AB_d0">out, 32, ap_memory, AB, array</column>
<column name="AB_address1">out, 2, ap_memory, AB, array</column>
<column name="AB_ce1">out, 1, ap_memory, AB, array</column>
<column name="AB_we1">out, 1, ap_memory, AB, array</column>
<column name="AB_d1">out, 32, ap_memory, AB, array</column>
<column name="A_address0">out, 1, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 64, ap_memory, A, array</column>
<column name="tmp_1">in, 32, ap_none, tmp_1, scalar</column>
<column name="empty_3">in, 32, ap_none, empty_3, scalar</column>
<column name="tmp_3">in, 32, ap_none, tmp_3, scalar</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
</table>
</item>
</section>
</profile>
