Fitter report for FFT_TEST
Fri Feb 19 20:55:02 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Feb 19 20:55:02 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; FFT_TEST                                    ;
; Top-level Entity Name              ; FFT_TEST                                    ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C6GES                            ;
; Timing Models                      ; Preliminary                                 ;
; Total logic elements               ; 2,362 / 49,760 ( 5 % )                      ;
;     Total combinational functions  ; 2,181 / 49,760 ( 4 % )                      ;
;     Dedicated logic registers      ; 1,203 / 49,760 ( 2 % )                      ;
; Total registers                    ; 1203                                        ;
; Total pins                         ; 83 / 360 ( 23 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,059,840 / 1,677,312 ( 63 % )              ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C6GES                      ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.6%      ;
;     Processor 3            ;   7.3%      ;
;     Processor 4            ;   7.2%      ;
;     Processor 5            ;   7.1%      ;
;     Processor 6            ;   7.0%      ;
;     Processor 7            ;   6.9%      ;
;     Processor 8            ;   6.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                        ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3845 ) ; 0.00 % ( 0 / 3845 )        ; 0.00 % ( 0 / 3845 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3845 ) ; 0.00 % ( 0 / 3845 )        ; 0.00 % ( 0 / 3845 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3602 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 233 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/FFT_TEST.pin.


+------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Total logic elements                        ; 2,362 / 49,760 ( 5 % )         ;
;     -- Combinational with no register       ; 1159                           ;
;     -- Register only                        ; 181                            ;
;     -- Combinational with a register        ; 1022                           ;
;                                             ;                                ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 1153                           ;
;     -- 3 input functions                    ; 518                            ;
;     -- <=2 input functions                  ; 510                            ;
;     -- Register only                        ; 181                            ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 1959                           ;
;     -- arithmetic mode                      ; 222                            ;
;                                             ;                                ;
; Total registers*                            ; 1,203 / 51,509 ( 2 % )         ;
;     -- Dedicated logic registers            ; 1,203 / 49,760 ( 2 % )         ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )              ;
;                                             ;                                ;
; Total LABs:  partially or completely used   ; 191 / 3,110 ( 6 % )            ;
; Virtual pins                                ; 0                              ;
; I/O pins                                    ; 83 / 360 ( 23 % )              ;
;     -- Clock pins                           ; 6 / 8 ( 75 % )                 ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )                ;
;                                             ;                                ;
; M9Ks                                        ; 133 / 182 ( 73 % )             ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                  ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                  ;
; Total block memory bits                     ; 1,059,840 / 1,677,312 ( 63 % ) ;
; Total block memory implementation bits      ; 1,225,728 / 1,677,312 ( 73 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )                ;
; PLLs                                        ; 1 / 4 ( 25 % )                 ;
; Global signals                              ; 9                              ;
;     -- Global clocks                        ; 9 / 20 ( 45 % )                ;
; JTAGs                                       ; 1 / 1 ( 100 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                  ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                  ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                  ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                  ;
; Average interconnect usage (total/H/V)      ; 3.1% / 3.0% / 3.2%             ;
; Peak interconnect usage (total/H/V)         ; 20.6% / 18.6% / 23.5%          ;
; Maximum fan-out                             ; 1107                           ;
; Highest non-global fan-out                  ; 132                            ;
; Total fan-out                               ; 14335                          ;
; Average fan-out                             ; 3.66                           ;
+---------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ;
;                                             ;                      ;                       ;                                ;
; Total logic elements                        ; 2195 / 49760 ( 4 % ) ; 167 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 1075                 ; 84                    ; 0                              ;
;     -- Register only                        ; 164                  ; 17                    ; 0                              ;
;     -- Combinational with a register        ; 956                  ; 66                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;
;     -- 4 input functions                    ; 1084                 ; 69                    ; 0                              ;
;     -- 3 input functions                    ; 481                  ; 37                    ; 0                              ;
;     -- <=2 input functions                  ; 466                  ; 44                    ; 0                              ;
;     -- Register only                        ; 164                  ; 17                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;
;     -- normal mode                          ; 1817                 ; 142                   ; 0                              ;
;     -- arithmetic mode                      ; 214                  ; 8                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total registers                             ; 1120                 ; 83                    ; 0                              ;
;     -- Dedicated logic registers            ; 1120 / 49760 ( 2 % ) ; 83 / 49760 ( < 1 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total LABs:  partially or completely used   ; 177 / 3110 ( 6 % )   ; 14 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ;
; I/O pins                                    ; 83                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )      ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 1059840              ; 0                     ; 0                              ;
; Total RAM block bits                        ; 1225728              ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 133 / 182 ( 73 % )   ; 0 / 182 ( 0 % )       ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 8 / 24 ( 33 % )      ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
;                                             ;                      ;                       ;                                ;
; Connections                                 ;                      ;                       ;                                ;
;     -- Input Connections                    ; 1398                 ; 121                   ; 1                              ;
;     -- Registered Input Connections         ; 1101                 ; 91                    ; 0                              ;
;     -- Output Connections                   ; 240                  ; 173                   ; 1107                           ;
;     -- Registered Output Connections        ; 4                    ; 173                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;
;     -- Total Connections                    ; 13732                ; 934                   ; 1114                           ;
;     -- Registered Connections               ; 5714                 ; 648                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; External Connections                        ;                      ;                       ;                                ;
;     -- Top                                  ; 238                  ; 292                   ; 1108                           ;
;     -- sld_hub:auto_hub                     ; 292                  ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 1108                 ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;
;     -- Input Ports                          ; 60                   ; 62                    ; 1                              ;
;     -- Output Ports                         ; 43                   ; 79                    ; 1                              ;
;     -- Bidir Ports                          ; 23                   ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 40                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 2                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 47                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 52                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 59                    ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; ADC_CLK_10      ; M9    ; 2        ; 0            ; 18           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; AUDIO_DOUT_MFP2 ; H13   ; 7        ; 54           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; AUDIO_MISO_MFP4 ; E13   ; 7        ; 56           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; FPGA_RESET_n    ; D9    ; 8        ; 31           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; KEY[0]          ; T22   ; 5        ; 78           ; 18           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; KEY[1]          ; U22   ; 5        ; 78           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; KEY[2]          ; AA22  ; 5        ; 78           ; 3            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; KEY[3]          ; AA21  ; 5        ; 78           ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; KEY[4]          ; R22   ; 5        ; 78           ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; MAX10_CLK1_50   ; N5    ; 2        ; 0            ; 23           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MAX10_CLK2_50   ; V9    ; 3        ; 31           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; MAX10_CLK3_50   ; N14   ; 6        ; 78           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; SW[0]           ; N22   ; 5        ; 78           ; 23           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; SW[1]           ; M22   ; 5        ; 78           ; 25           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; SW[2]           ; N21   ; 5        ; 78           ; 25           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; SW[3]           ; L22   ; 5        ; 78           ; 25           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; SW[4]           ; J22   ; 6        ; 78           ; 30           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; SW[5]           ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; SW[6]           ; J21   ; 6        ; 78           ; 30           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; SW[7]           ; C21   ; 6        ; 78           ; 36           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; SW[8]           ; G19   ; 6        ; 78           ; 31           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; SW[9]           ; H21   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; UART_RX         ; E16   ; 7        ; 74           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUDIO_DIN_MFP1   ; J13   ; 7        ; 60           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AUDIO_MCLK       ; J11   ; 7        ; 49           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AUDIO_SCLK_MFP3  ; H14   ; 7        ; 60           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AUDIO_SCL_SS_n   ; F15   ; 7        ; 69           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AUDIO_SPI_SELECT ; E14   ; 7        ; 66           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_SCLK         ; B1    ; 8        ; 22           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_SYNC_n       ; B2    ; 8        ; 22           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FLASH_DCLK       ; AB17  ; 4        ; 69           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FLASH_NCSO       ; AB21  ; 4        ; 62           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FLASH_RESET_n    ; AB20  ; 4        ; 56           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[0]          ; D6    ; 8        ; 22           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1]          ; A5    ; 8        ; 31           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2]          ; C6    ; 8        ; 29           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3]          ; A6    ; 8        ; 34           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4]          ; F7    ; 8        ; 24           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5]          ; D7    ; 8        ; 29           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6]          ; B7    ; 8        ; 34           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0]          ; C7    ; 8        ; 34           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1]          ; C8    ; 8        ; 36           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2]          ; D8    ; 8        ; 31           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3]          ; D10   ; 8        ; 31           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4]          ; E10   ; 8        ; 36           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5]          ; H11   ; 8        ; 34           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6]          ; E6    ; 8        ; 20           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]          ; C2    ; 8        ; 20           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]          ; B3    ; 8        ; 26           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]          ; A3    ; 8        ; 26           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]          ; C3    ; 8        ; 20           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]          ; A4    ; 8        ; 31           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]          ; B4    ; 8        ; 26           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]          ; C4    ; 8        ; 24           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]          ; B5    ; 8        ; 26           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]          ; C5    ; 8        ; 24           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]          ; D5    ; 8        ; 24           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PM_I2C_SCL       ; E8    ; 8        ; 24           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_RESET_n     ; D15   ; 7        ; 66           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_TX          ; E15   ; 7        ; 74           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; AUDIO_BCLK      ; J12   ; 7        ; 54           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; AUDIO_GPIO_MFP5 ; D14   ; 7        ; 56           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; AUDIO_RESET_n   ; D13   ; 7        ; 56           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; AUDIO_SDA_MOSI  ; F16   ; 7        ; 71           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; AUDIO_WCLK      ; H12   ; 7        ; 49           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; DAC_DATA        ; A2    ; 8        ; 26           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FLASH_DATA[0]   ; AB18  ; 4        ; 69           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FLASH_DATA[1]   ; AA19  ; 4        ; 58           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FLASH_DATA[2]   ; AB19  ; 4        ; 56           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FLASH_DATA[3]   ; AA20  ; 4        ; 62           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[0]         ; Y17   ; 4        ; 58           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[1]         ; AA17  ; 4        ; 58           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[2]         ; V16   ; 4        ; 56           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[3]         ; W15   ; 4        ; 54           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[4]         ; AB16  ; 4        ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[5]         ; AA16  ; 4        ; 56           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[6]         ; Y16   ; 4        ; 54           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; GPIO[7]         ; W16   ; 4        ; 60           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PM_I2C_SDA      ; E9    ; 8        ; 29           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PS2_CLK         ; V3    ; 2        ; 0            ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PS2_CLK2        ; U1    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PS2_DAT         ; P3    ; 2        ; 0            ; 16           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; PS2_DAT2        ; R3    ; 2        ; 0            ; 16           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; D9       ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; FPGA_RESET_n        ; Dual Purpose Pin ;
; D10      ; DIFFIO_RX_T44p, DIFFOUT_T44p, DEV_OE, Low_Speed    ; Use as regular IO              ; HEX1[3]             ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; F7       ; DIFFIO_RX_T48n, DIFFOUT_T48n, CRC_ERROR, Low_Speed ; Use as regular IO              ; HEX0[4]             ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 6 / 36 ( 17 % )  ; 3.3V          ; --           ;
; 3        ; 1 / 48 ( 2 % )   ; 3.3V          ; --           ;
; 4        ; 15 / 48 ( 31 % ) ; 3.3V          ; --           ;
; 5        ; 9 / 40 ( 23 % )  ; 1.5V          ; --           ;
; 6        ; 7 / 60 ( 12 % )  ; 1.5V          ; --           ;
; 7        ; 15 / 52 ( 29 % ) ; 2.5V          ; --           ;
; 8        ; 34 / 36 ( 94 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; DAC_DATA                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 483        ; 8        ; LEDR[2]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 475        ; 8        ; LEDR[4]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 473        ; 8        ; HEX0[1]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 471        ; 8        ; HEX0[3]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; GPIO[5]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 212        ; 4        ; GPIO[1]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; FLASH_DATA[1]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 227        ; 4        ; FLASH_DATA[3]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 245        ; 5        ; KEY[3]                               ; input  ; 1.5 V Schmitt Trigger ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; KEY[2]                               ; input  ; 1.5 V Schmitt Trigger ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; GPIO[4]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 241        ; 4        ; FLASH_DCLK                           ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 243        ; 4        ; FLASH_DATA[0]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 213        ; 4        ; FLASH_DATA[2]                        ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 215        ; 4        ; FLASH_RESET_n                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 225        ; 4        ; FLASH_NCSO                           ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; DAC_SCLK                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B2       ; 493        ; 8        ; DAC_SYNC_n                           ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B3       ; 484        ; 8        ; LEDR[1]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 486        ; 8        ; LEDR[5]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 485        ; 8        ; LEDR[7]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; HEX0[6]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; LEDR[0]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C3       ; 497        ; 8        ; LEDR[3]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 487        ; 8        ; LEDR[6]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ; 489        ; 8        ; LEDR[8]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C6       ; 477        ; 8        ; HEX0[2]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ; 467        ; 8        ; HEX1[0]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 465        ; 8        ; HEX1[1]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; SW[7]                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; LEDR[9]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 496        ; 8        ; HEX0[0]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ; 479        ; 8        ; HEX0[5]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D8       ; 472        ; 8        ; HEX1[2]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 474        ; 8        ; FPGA_RESET_n                         ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 476        ; 8        ; HEX1[3]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; AUDIO_RESET_n                        ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; AUDIO_GPIO_MFP5                      ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; UART_RESET_n                         ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; HEX1[6]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; PM_I2C_SCL                           ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 478        ; 8        ; PM_I2C_SDA                           ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 466        ; 8        ; HEX1[4]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; AUDIO_MISO_MFP4                      ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ; 406        ; 7        ; AUDIO_SPI_SELECT                     ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 7        ; UART_TX                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 388        ; 7        ; UART_RX                              ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; HEX0[4]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; AUDIO_SCL_SS_n                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 396        ; 7        ; AUDIO_SDA_MOSI                       ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; SW[8]                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; HEX1[5]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; H12      ; 444        ; 7        ; AUDIO_WCLK                           ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 432        ; 7        ; AUDIO_DOUT_MFP2                      ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; H14      ; 420        ; 7        ; AUDIO_SCLK_MFP3                      ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; SW[9]                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 321        ; 6        ; SW[5]                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; AUDIO_MCLK                           ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; J12      ; 434        ; 7        ; AUDIO_BCLK                           ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; J13      ; 422        ; 7        ; AUDIO_DIN_MFP1                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; SW[6]                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 325        ; 6        ; SW[4]                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; SW[3]                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; ADC_CLK_10                           ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; SW[1]                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; MAX10_CLK1_50                        ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; MAX10_CLK3_50                        ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; SW[2]                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 307        ; 5        ; SW[0]                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; PS2_DAT                              ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; PS2_DAT2                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; KEY[4]                               ; input  ; 1.5 V Schmitt Trigger ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; KEY[0]                               ; input  ; 1.5 V Schmitt Trigger ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 89         ; 2        ; PS2_CLK2                             ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; KEY[1]                               ; input  ; 1.5 V Schmitt Trigger ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; PS2_CLK                              ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; MAX10_CLK2_50                        ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; GPIO[2]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; GPIO[3]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ; 218        ; 4        ; GPIO[7]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; GPIO[6]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y17      ; 214        ; 4        ; GPIO[0]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                ;
+-------------------------------+----------------------------------------------------------------------------+
; Name                          ; pll100:pll100MHz|altpll:altpll_component|pll100_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------+
; SDC pin name                  ; pll100MHz|altpll_component|auto_generated|pll1                             ;
; PLL mode                      ; Normal                                                                     ;
; Compensate clock              ; clock0                                                                     ;
; Compensated input/output pins ; --                                                                         ;
; Switchover type               ; --                                                                         ;
; Input frequency 0             ; 50.0 MHz                                                                   ;
; Input frequency 1             ; --                                                                         ;
; Nominal PFD frequency         ; 50.0 MHz                                                                   ;
; Nominal VCO frequency         ; 600.0 MHz                                                                  ;
; VCO post scale K counter      ; 2                                                                          ;
; VCO frequency control         ; Auto                                                                       ;
; VCO phase shift step          ; 208 ps                                                                     ;
; VCO multiply                  ; --                                                                         ;
; VCO divide                    ; --                                                                         ;
; Freq min lock                 ; 25.0 MHz                                                                   ;
; Freq max lock                 ; 54.18 MHz                                                                  ;
; M VCO Tap                     ; 0                                                                          ;
; M Initial                     ; 1                                                                          ;
; M value                       ; 12                                                                         ;
; N value                       ; 1                                                                          ;
; Charge pump current           ; setting 1                                                                  ;
; Loop filter resistance        ; setting 27                                                                 ;
; Loop filter capacitance       ; setting 0                                                                  ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                         ;
; Bandwidth type                ; Medium                                                                     ;
; Real time reconfigurable      ; Off                                                                        ;
; Scan chain MIF file           ; --                                                                         ;
; Preserve PLL counter order    ; Off                                                                        ;
; PLL location                  ; PLL_1                                                                      ;
; Inclk0 signal                 ; MAX10_CLK1_50                                                              ;
; Inclk1 signal                 ; --                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                              ;
; Inclk1 signal type            ; --                                                                         ;
+-------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                   ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; pll100:pll100MHz|altpll:altpll_component|pll100_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll100MHz|altpll_component|auto_generated|pll1|clk[0] ;
+----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; LEDR[0]          ; Missing drive strength               ;
; LEDR[1]          ; Missing drive strength               ;
; LEDR[2]          ; Missing drive strength               ;
; LEDR[3]          ; Missing drive strength               ;
; LEDR[4]          ; Missing drive strength               ;
; LEDR[5]          ; Missing drive strength               ;
; LEDR[6]          ; Missing drive strength               ;
; LEDR[7]          ; Missing drive strength               ;
; LEDR[8]          ; Missing drive strength               ;
; LEDR[9]          ; Missing drive strength               ;
; HEX0[0]          ; Missing drive strength               ;
; HEX0[1]          ; Missing drive strength               ;
; HEX0[2]          ; Missing drive strength               ;
; HEX0[3]          ; Missing drive strength               ;
; HEX0[4]          ; Missing drive strength               ;
; HEX0[5]          ; Missing drive strength               ;
; HEX0[6]          ; Missing drive strength               ;
; HEX1[0]          ; Missing drive strength               ;
; HEX1[1]          ; Missing drive strength               ;
; HEX1[2]          ; Missing drive strength               ;
; HEX1[3]          ; Missing drive strength               ;
; HEX1[4]          ; Missing drive strength               ;
; HEX1[5]          ; Missing drive strength               ;
; HEX1[6]          ; Missing drive strength               ;
; AUDIO_DIN_MFP1   ; Missing drive strength and slew rate ;
; AUDIO_MCLK       ; Missing drive strength and slew rate ;
; AUDIO_SCL_SS_n   ; Missing drive strength and slew rate ;
; AUDIO_SCLK_MFP3  ; Missing drive strength and slew rate ;
; AUDIO_SPI_SELECT ; Missing drive strength and slew rate ;
; DAC_SCLK         ; Missing drive strength               ;
; DAC_SYNC_n       ; Missing drive strength               ;
; FLASH_DCLK       ; Missing drive strength               ;
; FLASH_NCSO       ; Missing drive strength               ;
; FLASH_RESET_n    ; Missing drive strength               ;
; PM_I2C_SCL       ; Missing drive strength               ;
; UART_RESET_n     ; Missing drive strength and slew rate ;
; UART_TX          ; Missing drive strength and slew rate ;
; AUDIO_BCLK       ; Missing drive strength and slew rate ;
; AUDIO_GPIO_MFP5  ; Missing drive strength and slew rate ;
; AUDIO_RESET_n    ; Missing drive strength and slew rate ;
; AUDIO_SDA_MOSI   ; Missing drive strength and slew rate ;
; AUDIO_WCLK       ; Missing drive strength and slew rate ;
; FLASH_DATA[0]    ; Missing drive strength               ;
; FLASH_DATA[1]    ; Missing drive strength               ;
; FLASH_DATA[2]    ; Missing drive strength               ;
; FLASH_DATA[3]    ; Missing drive strength               ;
; PM_I2C_SDA       ; Missing drive strength               ;
; PS2_CLK          ; Missing drive strength               ;
; PS2_CLK2         ; Missing drive strength               ;
; PS2_DAT          ; Missing drive strength               ;
; PS2_DAT2         ; Missing drive strength               ;
; GPIO[0]          ; Missing drive strength               ;
; GPIO[1]          ; Missing drive strength               ;
; GPIO[2]          ; Missing drive strength               ;
; GPIO[3]          ; Missing drive strength               ;
; GPIO[4]          ; Missing drive strength               ;
; GPIO[5]          ; Missing drive strength               ;
; GPIO[6]          ; Missing drive strength               ;
; GPIO[7]          ; Missing drive strength               ;
; DAC_DATA         ; Missing drive strength               ;
+------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |FFT_TEST                                                                                                                               ; 2362 (31)   ; 1203 (0)                  ; 0 (0)         ; 1059840     ; 133  ; 1          ; 0            ; 0       ; 0         ; 83   ; 0            ; 1159 (31)    ; 181 (0)           ; 1022 (2)         ; 0          ; |FFT_TEST                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FFT_TEST                                             ; work         ;
;    |counter20:c20|                                                                                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |FFT_TEST|counter20:c20                                                                                                                                                                                                                                                                                                                                                                                                                                    ; counter20                                            ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                                                                                               ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |FFT_TEST|counter20:c20|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_counter                                          ; work         ;
;          |cntr_doi:auto_generated|                                                                                                      ; 25 (22)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 20 (20)          ; 0          ; |FFT_TEST|counter20:c20|lpm_counter:LPM_COUNTER_component|cntr_doi:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; cntr_doi                                             ; work         ;
;             |cmpr_usb:cmpr1|                                                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|counter20:c20|lpm_counter:LPM_COUNTER_component|cntr_doi:auto_generated|cmpr_usb:cmpr1                                                                                                                                                                                                                                                                                                                                                           ; cmpr_usb                                             ; work         ;
;    |counter:c1|                                                                                                                         ; 35 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |FFT_TEST|counter:c1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; counter                                              ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                                                                                               ; 35 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |FFT_TEST|counter:c1|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                                                                                                                                                     ; lpm_counter                                          ; work         ;
;          |cntr_kri:auto_generated|                                                                                                      ; 35 (30)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (3)        ; 0 (0)             ; 27 (27)          ; 0          ; |FFT_TEST|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated                                                                                                                                                                                                                                                                                                                                                                             ; cntr_kri                                             ; work         ;
;             |cmpr_5tb:cmpr1|                                                                                                            ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|cmpr_5tb:cmpr1                                                                                                                                                                                                                                                                                                                                                              ; cmpr_5tb                                             ; work         ;
;    |fft_test_sys:fft|                                                                                                                   ; 2104 (0)    ; 1073 (0)                  ; 0 (0)         ; 1059840     ; 133  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1031 (0)     ; 164 (0)           ; 909 (0)          ; 0          ; |FFT_TEST|fft_test_sys:fft                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fft_test_sys                                         ; fft_test_sys ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |FFT_TEST|fft_test_sys:fft|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                              ; fft_test_sys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |FFT_TEST|fft_test_sys:fft|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                            ; fft_test_sys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |FFT_TEST|fft_test_sys:fft|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; fft_test_sys ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |FFT_TEST|fft_test_sys:fft|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                              ; fft_test_sys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |FFT_TEST|fft_test_sys:fft|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; fft_test_sys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |FFT_TEST|fft_test_sys:fft|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                            ; fft_test_sys ;
;       |fft_test_sys_jtag_uart_0:jtag_uart_0|                                                                                            ; 165 (43)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (20)      ; 22 (4)            ; 93 (19)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                            ; fft_test_sys_jtag_uart_0                             ; fft_test_sys ;
;          |alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|                                                                 ; 71 (71)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 18 (18)           ; 34 (34)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                    ; work         ;
;          |fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r|                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                    ; fft_test_sys_jtag_uart_0_scfifo_r                    ; fft_test_sys ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                               ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_9621                                          ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_bb01                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                          ; cntr_337                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                               ; altsyncram_dtn1                                      ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_n2b                                             ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                       ; cntr_n2b                                             ; work         ;
;          |fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                    ; fft_test_sys_jtag_uart_0_scfifo_w                    ; fft_test_sys ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                               ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_9621                                          ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_bb01                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                          ; cntr_337                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                               ; altsyncram_dtn1                                      ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_n2b                                             ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                       ; cntr_n2b                                             ; work         ;
;       |fft_test_sys_mm_interconnect_0:mm_interconnect_0|                                                                                ; 349 (0)     ; 142 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (0)      ; 10 (0)            ; 185 (0)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                ; fft_test_sys_mm_interconnect_0                       ; fft_test_sys ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; fft_test_sys ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; fft_test_sys ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; fft_test_sys ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; fft_test_sys ;
;          |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                                                                                ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 5 (5)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; fft_test_sys ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; fft_test_sys ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                           ; fft_test_sys ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                      ; fft_test_sys ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                      ; fft_test_sys ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                            ; fft_test_sys ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                            ; fft_test_sys ;
;          |altera_merlin_slave_agent:pio_1_s1_agent|                                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                            ; fft_test_sys ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; fft_test_sys ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 4 (4)             ; 19 (19)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                       ; fft_test_sys ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 30 (30)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; fft_test_sys ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                       ; fft_test_sys ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                       ; fft_test_sys ;
;          |altera_merlin_slave_translator:pio_1_s1_translator|                                                                           ; 26 (26)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 19 (19)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                       ; fft_test_sys ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                             ; fft_test_sys_mm_interconnect_0_cmd_demux             ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                     ; fft_test_sys_mm_interconnect_0_cmd_demux_001         ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                       ; 54 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 51 (48)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                         ; fft_test_sys_mm_interconnect_0_cmd_mux_001           ; fft_test_sys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                             ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                       ; 60 (57)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (49)      ; 0 (0)             ; 10 (7)           ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                         ; fft_test_sys_mm_interconnect_0_cmd_mux_001           ; fft_test_sys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                             ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                       ; 12 (7)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (4)        ; 0 (0)             ; 5 (2)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                         ; fft_test_sys_mm_interconnect_0_cmd_mux_001           ; fft_test_sys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                             ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_router:router|                                                                                 ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                   ; fft_test_sys_mm_interconnect_0_router                ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_router_001:router_001|                                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                           ; fft_test_sys_mm_interconnect_0_router_001            ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                     ; fft_test_sys_mm_interconnect_0_rsp_demux_001         ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                     ; fft_test_sys_mm_interconnect_0_rsp_demux_001         ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                     ; fft_test_sys_mm_interconnect_0_rsp_demux_001         ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 41 (41)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 27 (27)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                 ; fft_test_sys_mm_interconnect_0_rsp_mux               ; fft_test_sys ;
;          |fft_test_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                         ; fft_test_sys_mm_interconnect_0_rsp_mux_001           ; fft_test_sys ;
;       |fft_test_sys_nios2_gen2_0:nios2_gen2_0|                                                                                          ; 1108 (0)    ; 580 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 496 (0)      ; 65 (0)            ; 547 (0)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                          ; fft_test_sys_nios2_gen2_0                            ; fft_test_sys ;
;          |fft_test_sys_nios2_gen2_0_cpu:cpu|                                                                                            ; 1108 (712)  ; 580 (310)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 496 (370)    ; 65 (7)            ; 547 (333)        ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                        ; fft_test_sys_nios2_gen2_0_cpu                        ; fft_test_sys ;
;             |fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|                                       ; 398 (85)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (5)      ; 58 (4)            ; 214 (76)         ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                    ; fft_test_sys_nios2_gen2_0_cpu_nios2_oci              ; fft_test_sys ;
;                |fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|                ; 143 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 50 (0)            ; 48 (0)           ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                            ; fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper    ; fft_test_sys ;
;                   |fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk|               ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 42 (40)           ; 7 (5)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk     ; fft_test_sys ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work         ;
;                   |fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck|                     ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 8 (4)             ; 43 (43)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck                                                            ; fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck        ; fft_test_sys ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work         ;
;                   |sld_virtual_jtag_basic:fft_test_sys_nios2_gen2_0_cpu_debug_slave_phy|                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:fft_test_sys_nios2_gen2_0_cpu_debug_slave_phy                                                                                       ; sld_virtual_jtag_basic                               ; work         ;
;                |fft_test_sys_nios2_gen2_0_cpu_nios2_avalon_reg:the_fft_test_sys_nios2_gen2_0_cpu_nios2_avalon_reg|                      ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_avalon_reg:the_fft_test_sys_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                  ; fft_test_sys_nios2_gen2_0_cpu_nios2_avalon_reg       ; fft_test_sys ;
;                |fft_test_sys_nios2_gen2_0_cpu_nios2_oci_break:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci_break|                        ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_oci_break:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                    ; fft_test_sys_nios2_gen2_0_cpu_nios2_oci_break        ; fft_test_sys ;
;                |fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug|                        ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (1)             ; 6 (6)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                    ; fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug        ; fft_test_sys ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                              ; work         ;
;                |fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem:the_fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem|                              ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 1 (1)             ; 48 (48)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem:the_fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                          ; fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem           ; fft_test_sys ;
;                   |fft_test_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:fft_test_sys_nios2_gen2_0_cpu_ociram_sp_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem:the_fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem|fft_test_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:fft_test_sys_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; fft_test_sys_nios2_gen2_0_cpu_ociram_sp_ram_module   ; fft_test_sys ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem:the_fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem|fft_test_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:fft_test_sys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem:the_fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem|fft_test_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:fft_test_sys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                      ; work         ;
;             |fft_test_sys_nios2_gen2_0_cpu_register_bank_a_module:fft_test_sys_nios2_gen2_0_cpu_register_bank_a|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_register_bank_a_module:fft_test_sys_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                     ; fft_test_sys_nios2_gen2_0_cpu_register_bank_a_module ; fft_test_sys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_register_bank_a_module:fft_test_sys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_register_bank_a_module:fft_test_sys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                            ; altsyncram_s0c1                                      ; work         ;
;             |fft_test_sys_nios2_gen2_0_cpu_register_bank_b_module:fft_test_sys_nios2_gen2_0_cpu_register_bank_b|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_register_bank_b_module:fft_test_sys_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                     ; fft_test_sys_nios2_gen2_0_cpu_register_bank_b_module ; fft_test_sys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_register_bank_b_module:fft_test_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_register_bank_b_module:fft_test_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                            ; altsyncram_s0c1                                      ; work         ;
;       |fft_test_sys_onchip_memory2_0:onchip_memory2_0|                                                                                  ; 71 (1)      ; 2 (0)                     ; 0 (0)         ; 1048576     ; 128  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (1)       ; 2 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                  ; fft_test_sys_onchip_memory2_0                        ; fft_test_sys ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 70 (0)      ; 2 (0)                     ; 0 (0)         ; 1048576     ; 128  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (0)       ; 2 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                           ; work         ;
;             |altsyncram_7pc1:auto_generated|                                                                                            ; 70 (2)      ; 2 (2)                     ; 0 (0)         ; 1048576     ; 128  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (0)       ; 2 (2)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_7pc1                                      ; work         ;
;                |decode_c7a:decode3|                                                                                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|decode_c7a:decode3                                                                                                                                                                                                                                                                                                      ; decode_c7a                                           ; work         ;
;                |mux_93b:mux2|                                                                                                           ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|mux_93b:mux2                                                                                                                                                                                                                                                                                                            ; mux_93b                                              ; work         ;
;       |fft_test_sys_pio_1:pio_1|                                                                                                        ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_pio_1:pio_1                                                                                                                                                                                                                                                                                                                                                                                                        ; fft_test_sys_pio_1                                   ; fft_test_sys ;
;       |fft_test_sys_timer_0:timer_0|                                                                                                    ; 152 (152)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 17 (17)           ; 103 (103)        ; 0          ; |FFT_TEST|fft_test_sys:fft|fft_test_sys_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_test_sys_timer_0                                 ; fft_test_sys ;
;       |tone_generator_qip:dac_tones_generator_0|                                                                                        ; 304 (0)     ; 76 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 228 (0)      ; 30 (0)            ; 46 (0)           ; 0          ; |FFT_TEST|fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0                                                                                                                                                                                                                                                                                                                                                                                        ; tone_generator_qip                                   ; fft_test_sys ;
;          |DAC16:dac|                                                                                                                    ; 304 (80)    ; 76 (53)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 228 (25)     ; 30 (18)           ; 46 (37)          ; 0          ; |FFT_TEST|fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac                                                                                                                                                                                                                                                                                                                                                                              ; DAC16                                                ; fft_test_sys ;
;             |raw_sine_wave:sine_wave|                                                                                                   ; 226 (0)     ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 203 (0)      ; 12 (0)            ; 11 (0)           ; 0          ; |FFT_TEST|fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|raw_sine_wave:sine_wave                                                                                                                                                                                                                                                                                                                                                      ; raw_sine_wave                                        ; fft_test_sys ;
;                |enable_sine_wave:u_enable_sine_wave|                                                                                    ; 226 (33)    ; 23 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 203 (17)     ; 12 (12)           ; 11 (4)           ; 0          ; |FFT_TEST|fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|raw_sine_wave:sine_wave|enable_sine_wave:u_enable_sine_wave                                                                                                                                                                                                                                                                                                                  ; enable_sine_wave                                     ; fft_test_sys ;
;                   |Sine_Wave:u_Sine_Wave|                                                                                               ; 193 (193)   ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (186)    ; 0 (0)             ; 7 (7)            ; 0          ; |FFT_TEST|fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|raw_sine_wave:sine_wave|enable_sine_wave:u_enable_sine_wave|Sine_Wave:u_Sine_Wave                                                                                                                                                                                                                                                                                            ; Sine_Wave                                            ; fft_test_sys ;
;    |pll100:pll100MHz|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|pll100:pll100MHz                                                                                                                                                                                                                                                                                                                                                                                                                                 ; pll100                                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|pll100:pll100MHz|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                         ; altpll                                               ; work         ;
;          |pll100_altpll:auto_generated|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FFT_TEST|pll100:pll100MHz|altpll:altpll_component|pll100_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; pll100_altpll                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 167 (1)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (1)       ; 17 (0)            ; 66 (0)           ; 0          ; |FFT_TEST|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 166 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 17 (0)            ; 66 (0)           ; 0          ; |FFT_TEST|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 166 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 17 (0)            ; 66 (0)           ; 0          ; |FFT_TEST|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                              ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 166 (7)     ; 83 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (1)       ; 17 (4)            ; 66 (0)           ; 0          ; |FFT_TEST|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                          ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 161 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 13 (0)            ; 66 (0)           ; 0          ; |FFT_TEST|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 161 (116)   ; 77 (49)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (65)      ; 13 (11)           ; 66 (41)          ; 0          ; |FFT_TEST|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                 ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; 0          ; |FFT_TEST|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                         ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; 0          ; |FFT_TEST|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                       ; sld_shadow_jsm                                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; ADC_CLK_10       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_CLK2_50    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_CLK3_50    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_RESET_n     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[1]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[2]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[3]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[4]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[9]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_DIN_MFP1   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_DOUT_MFP2  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_MCLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_MISO_MFP4  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_SCL_SS_n   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_SCLK_MFP3  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_SPI_SELECT ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_SCLK         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_SYNC_n       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_DCLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_NCSO       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_RESET_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PM_I2C_SCL       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_RESET_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_RX          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; UART_TX          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_BCLK       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_GPIO_MFP5  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_RESET_n    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_SDA_MOSI   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_WCLK       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_DATA[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_DATA[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_DATA[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_DATA[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PM_I2C_SDA       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PS2_CLK          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PS2_CLK2         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PS2_DAT          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PS2_DAT2         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[0]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[1]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[2]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[3]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[4]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[5]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[6]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[7]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DAC_DATA         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]            ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; SW[1]            ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; SW[2]            ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; SW[3]            ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; SW[4]            ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; MAX10_CLK1_50    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                             ;
+----------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                          ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_CLK_10                                                                                   ;                   ;         ;
; MAX10_CLK2_50                                                                                ;                   ;         ;
; MAX10_CLK3_50                                                                                ;                   ;         ;
; FPGA_RESET_n                                                                                 ;                   ;         ;
; KEY[0]                                                                                       ;                   ;         ;
; KEY[1]                                                                                       ;                   ;         ;
; KEY[2]                                                                                       ;                   ;         ;
; KEY[3]                                                                                       ;                   ;         ;
; KEY[4]                                                                                       ;                   ;         ;
; SW[5]                                                                                        ;                   ;         ;
; SW[6]                                                                                        ;                   ;         ;
; SW[7]                                                                                        ;                   ;         ;
; SW[8]                                                                                        ;                   ;         ;
; SW[9]                                                                                        ;                   ;         ;
; AUDIO_DOUT_MFP2                                                                              ;                   ;         ;
; AUDIO_MISO_MFP4                                                                              ;                   ;         ;
; UART_RX                                                                                      ;                   ;         ;
; AUDIO_BCLK                                                                                   ;                   ;         ;
; AUDIO_GPIO_MFP5                                                                              ;                   ;         ;
; AUDIO_RESET_n                                                                                ;                   ;         ;
; AUDIO_SDA_MOSI                                                                               ;                   ;         ;
; AUDIO_WCLK                                                                                   ;                   ;         ;
; FLASH_DATA[0]                                                                                ;                   ;         ;
; FLASH_DATA[1]                                                                                ;                   ;         ;
; FLASH_DATA[2]                                                                                ;                   ;         ;
; FLASH_DATA[3]                                                                                ;                   ;         ;
; PM_I2C_SDA                                                                                   ;                   ;         ;
; PS2_CLK                                                                                      ;                   ;         ;
; PS2_CLK2                                                                                     ;                   ;         ;
; PS2_DAT                                                                                      ;                   ;         ;
; PS2_DAT2                                                                                     ;                   ;         ;
; GPIO[0]                                                                                      ;                   ;         ;
; GPIO[1]                                                                                      ;                   ;         ;
; GPIO[2]                                                                                      ;                   ;         ;
; GPIO[3]                                                                                      ;                   ;         ;
; GPIO[4]                                                                                      ;                   ;         ;
; GPIO[5]                                                                                      ;                   ;         ;
; GPIO[6]                                                                                      ;                   ;         ;
; GPIO[7]                                                                                      ;                   ;         ;
; DAC_DATA                                                                                     ;                   ;         ;
; SW[0]                                                                                        ;                   ;         ;
;      - LEDR[0]~output                                                                        ; 0                 ; 6       ;
;      - fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|WAVE_SW[0]~feeder ; 0                 ; 6       ;
; SW[1]                                                                                        ;                   ;         ;
;      - fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|WAVE_SW[1]        ; 0                 ; 6       ;
;      - LEDR[1]~output                                                                        ; 0                 ; 6       ;
; SW[2]                                                                                        ;                   ;         ;
;      - fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|WAVE_SW[2]        ; 0                 ; 6       ;
;      - LEDR[2]~output                                                                        ; 0                 ; 6       ;
; SW[3]                                                                                        ;                   ;         ;
;      - fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|WAVE_SW[3]        ; 1                 ; 6       ;
;      - LEDR[3]~output                                                                        ; 1                 ; 6       ;
; SW[4]                                                                                        ;                   ;         ;
;      - fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|WAVE_SW[4]        ; 1                 ; 6       ;
;      - LEDR[4]~output                                                                        ; 1                 ; 6       ;
; MAX10_CLK1_50                                                                                ;                   ;         ;
+----------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                               ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~8                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X67_Y28_N18 ; 2       ; Latch enable               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Equal1~6                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X77_Y40_N8  ; 14      ; Latch enable               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; MAX10_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_N5             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                       ; JTAG_X43_Y40_N0    ; 169     ; Clock                      ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                       ; JTAG_X43_Y40_N0    ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; counter20:c20|lpm_counter:LPM_COUNTER_component|cntr_doi:auto_generated|cout_actual                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X77_Y39_N24 ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|cout_actual~1                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X67_Y28_N16 ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                             ; FF_X46_Y27_N7      ; 363     ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; fft_test_sys:fft|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                ; FF_X44_Y44_N25     ; 130     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                 ; FF_X44_Y44_N1      ; 52      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                 ; FF_X44_Y44_N1      ; 312     ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X50_Y16_N6  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                   ; LCCOMB_X52_Y18_N16 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                 ; LCCOMB_X51_Y18_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fft_test_sys_jtag_uart_0_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X51_Y18_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                             ; LCCOMB_X52_Y19_N16 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                             ; LCCOMB_X41_Y18_N0  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fifo_rd~3                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X51_Y19_N14 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                                      ; FF_X45_Y20_N3      ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|ien_AF~2                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X43_Y19_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X50_Y16_N10 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                                       ; FF_X46_Y21_N11     ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X52_Y19_N0  ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                  ; LCCOMB_X44_Y23_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                               ; LCCOMB_X45_Y21_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y18_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                                        ; LCCOMB_X43_Y20_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                            ; LCCOMB_X43_Y20_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                                        ; LCCOMB_X44_Y21_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                            ; LCCOMB_X45_Y21_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                        ; LCCOMB_X43_Y18_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_mm_interconnect_0:mm_interconnect_0|fft_test_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~1                                                                                                                                                                                                                                                                            ; LCCOMB_X43_Y18_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                            ; LCCOMB_X43_Y23_N20 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                  ; FF_X44_Y24_N31     ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X41_Y21_N0  ; 62      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                               ; FF_X41_Y21_N1      ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                           ; FF_X41_Y21_N9      ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X44_Y24_N4  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                          ; FF_X40_Y23_N21     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                         ; FF_X39_Y22_N23     ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|R_src1~31                                                                                                                                                                                                                                                                                                                ; LCCOMB_X38_Y21_N22 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X37_Y23_N18 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X38_Y21_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                ; LCCOMB_X39_Y23_N14 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                  ; FF_X41_Y21_N17     ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y22_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y22_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                          ; LCCOMB_X46_Y22_N8  ; 25      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                           ; FF_X44_Y23_N7      ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X49_Y30_N25     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X51_Y28_N30 ; 6       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X51_Y28_N20 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X50_Y28_N16 ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X49_Y30_N7      ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~31                    ; LCCOMB_X52_Y27_N2  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21                    ; LCCOMB_X49_Y27_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~13                     ; LCCOMB_X49_Y30_N8  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:fft_test_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0                                     ; LCCOMB_X49_Y30_N30 ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper:the_fft_test_sys_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:fft_test_sys_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0                                     ; LCCOMB_X49_Y30_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_avalon_reg:the_fft_test_sys_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                    ; LCCOMB_X47_Y26_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_oci_break:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~1                                                                                                                  ; LCCOMB_X50_Y28_N2  ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest                                                                                                                         ; FF_X47_Y28_N21     ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem:the_fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10                                                                                                                              ; LCCOMB_X51_Y28_N28 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem:the_fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~22                                                                                                                             ; LCCOMB_X51_Y28_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem:the_fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                           ; LCCOMB_X52_Y27_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem:the_fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                             ; LCCOMB_X54_Y26_N28 ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|decode_c7a:decode3|w_anode1075w[2]                                                                                                                                                                                                                                                        ; LCCOMB_X49_Y21_N6  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|decode_c7a:decode3|w_anode1088w[2]~0                                                                                                                                                                                                                                                      ; LCCOMB_X49_Y21_N28 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|decode_c7a:decode3|w_anode1096w[2]~0                                                                                                                                                                                                                                                      ; LCCOMB_X49_Y21_N24 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|decode_c7a:decode3|w_anode1104w[2]~0                                                                                                                                                                                                                                                      ; LCCOMB_X49_Y21_N8  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X44_Y21_N24 ; 132     ; Read enable                ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X46_Y17_N14 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X46_Y17_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y18_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X46_Y18_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X46_Y18_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|fft_test_sys_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X46_Y18_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|H_L                                                                                                                                                                                                                                                                                                                                            ; FF_X77_Y39_N27     ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|LessThan0~4                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X76_Y38_N16 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|RDATA[5]~15                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X43_Y27_N8  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|ST.00000001                                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y28_N29     ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|ST.00000010                                                                                                                                                                                                                                                                                                                                    ; FF_X40_Y28_N3      ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|clk_50                                                                                                                                                                                                                                                                                                                                         ; FF_X45_Y1_N1       ; 40      ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|raw_sine_wave:sine_wave|enable_sine_wave:u_enable_sine_wave|Sine_Wave:u_Sine_Wave|LessThan0~1                                                                                                                                                                                                                                                  ; LCCOMB_X41_Y28_N16 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pll100:pll100MHz|altpll:altpll_component|pll100_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                             ; PLL_1              ; 1105    ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                           ; FF_X47_Y31_N9      ; 57      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                ; LCCOMB_X46_Y34_N26 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                  ; LCCOMB_X46_Y34_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                ; LCCOMB_X46_Y34_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2                                                                   ; LCCOMB_X47_Y34_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                                   ; LCCOMB_X46_Y32_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                                                                    ; LCCOMB_X46_Y31_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16                                                                     ; LCCOMB_X45_Y34_N26 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17                                                                     ; LCCOMB_X46_Y33_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                        ; LCCOMB_X47_Y31_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                            ; LCCOMB_X46_Y32_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                             ; LCCOMB_X46_Y33_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~22                                                        ; LCCOMB_X47_Y33_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~23                                                        ; LCCOMB_X46_Y33_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                ; FF_X45_Y33_N21     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                               ; FF_X46_Y35_N17     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                ; FF_X47_Y31_N17     ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                ; FF_X46_Y33_N21     ; 46      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                         ; LCCOMB_X46_Y35_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                               ; FF_X45_Y31_N21     ; 30      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                             ; LCCOMB_X47_Y34_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                       ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Equal0~8                                                                                                                                                                                                                                                                                   ; LCCOMB_X67_Y28_N18 ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; Equal1~6                                                                                                                                                                                                                                                                                   ; LCCOMB_X77_Y40_N8  ; 14      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                               ; JTAG_X43_Y40_N0    ; 169     ; 3                                    ; Global Clock         ; GCLK11           ; --                        ;
; fft_test_sys:fft|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                     ; FF_X46_Y27_N7      ; 363     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; fft_test_sys:fft|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                         ; FF_X44_Y44_N1      ; 312     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest ; FF_X47_Y28_N21     ; 3       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|H_L                                                                                                                                                                                                                    ; FF_X77_Y39_N27     ; 23      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|clk_50                                                                                                                                                                                                                 ; FF_X45_Y1_N1       ; 40      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; pll100:pll100MHz|altpll:altpll_component|pll100_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                     ; PLL_1              ; 1105    ; 8                                    ; Global Clock         ; GCLK18           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_r:the_fft_test_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X53_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fft_test_sys:fft|fft_test_sys_jtag_uart_0:jtag_uart_0|fft_test_sys_jtag_uart_0_scfifo_w:the_fft_test_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X53_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem:the_fft_test_sys_nios2_gen2_0_cpu_nios2_ocimem|fft_test_sys_nios2_gen2_0_cpu_ociram_sp_ram_module:fft_test_sys_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X53_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_register_bank_a_module:fft_test_sys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X33_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_register_bank_b_module:fft_test_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X33_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fft_test_sys:fft|fft_test_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO ; Single Port      ; Single Clock ; 32768        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1048576 ; 32768                       ; 32                          ; --                          ; --                          ; 1048576             ; 128  ; None ; M9K_X53_Y14_N0, M9K_X53_Y17_N0, M9K_X53_Y13_N0, M9K_X53_Y18_N0, M9K_X33_Y36_N0, M9K_X73_Y36_N0, M9K_X73_Y27_N0, M9K_X73_Y37_N0, M9K_X73_Y17_N0, M9K_X73_Y22_N0, M9K_X73_Y12_N0, M9K_X73_Y19_N0, M9K_X53_Y9_N0, M9K_X53_Y7_N0, M9K_X53_Y8_N0, M9K_X53_Y6_N0, M9K_X53_Y35_N0, M9K_X53_Y36_N0, M9K_X53_Y33_N0, M9K_X53_Y37_N0, M9K_X33_Y26_N0, M9K_X33_Y27_N0, M9K_X33_Y29_N0, M9K_X33_Y28_N0, M9K_X33_Y12_N0, M9K_X33_Y7_N0, M9K_X53_Y12_N0, M9K_X33_Y9_N0, M9K_X33_Y33_N0, M9K_X33_Y32_N0, M9K_X73_Y34_N0, M9K_X33_Y35_N0, M9K_X5_Y24_N0, M9K_X33_Y25_N0, M9K_X33_Y24_N0, M9K_X33_Y30_N0, M9K_X33_Y31_N0, M9K_X73_Y32_N0, M9K_X33_Y34_N0, M9K_X73_Y31_N0, M9K_X33_Y13_N0, M9K_X33_Y15_N0, M9K_X33_Y19_N0, M9K_X33_Y14_N0, M9K_X73_Y6_N0, M9K_X73_Y8_N0, M9K_X73_Y14_N0, M9K_X73_Y25_N0, M9K_X33_Y4_N0, M9K_X5_Y25_N0, M9K_X33_Y11_N0, M9K_X33_Y6_N0, M9K_X53_Y25_N0, M9K_X53_Y27_N0, M9K_X53_Y23_N0, M9K_X53_Y20_N0, M9K_X33_Y8_N0, M9K_X33_Y10_N0, M9K_X53_Y5_N0, M9K_X33_Y5_N0, M9K_X33_Y18_N0, M9K_X33_Y20_N0, M9K_X33_Y16_N0, M9K_X33_Y17_N0, M9K_X33_Y37_N0, M9K_X73_Y28_N0, M9K_X73_Y24_N0, M9K_X33_Y38_N0, M9K_X53_Y46_N0, M9K_X53_Y28_N0, M9K_X53_Y24_N0, M9K_X53_Y49_N0, M9K_X53_Y39_N0, M9K_X53_Y45_N0, M9K_X53_Y34_N0, M9K_X53_Y50_N0, M9K_X53_Y15_N0, M9K_X53_Y22_N0, M9K_X73_Y18_N0, M9K_X73_Y15_N0, M9K_X73_Y10_N0, M9K_X53_Y10_N0, M9K_X73_Y11_N0, M9K_X73_Y13_N0, M9K_X53_Y30_N0, M9K_X53_Y47_N0, M9K_X53_Y31_N0, M9K_X53_Y48_N0, M9K_X53_Y42_N0, M9K_X53_Y38_N0, M9K_X53_Y29_N0, M9K_X53_Y32_N0, M9K_X73_Y40_N0, M9K_X73_Y39_N0, M9K_X73_Y30_N0, M9K_X53_Y41_N0, M9K_X53_Y4_N0, M9K_X73_Y23_N0, M9K_X73_Y26_N0, M9K_X73_Y7_N0, M9K_X5_Y20_N0, M9K_X5_Y21_N0, M9K_X33_Y21_N0, M9K_X5_Y19_N0, M9K_X33_Y3_N0, M9K_X5_Y22_N0, M9K_X73_Y4_N0, M9K_X73_Y5_N0, M9K_X73_Y3_N0, M9K_X5_Y18_N0, M9K_X33_Y2_N0, M9K_X73_Y2_N0, M9K_X53_Y40_N0, M9K_X53_Y43_N0, M9K_X53_Y21_N0, M9K_X53_Y44_N0, M9K_X73_Y9_N0, M9K_X53_Y11_N0, M9K_X73_Y21_N0, M9K_X73_Y16_N0, M9K_X73_Y20_N0, M9K_X53_Y3_N0, M9K_X53_Y2_N0, M9K_X53_Y1_N0, M9K_X73_Y29_N0, M9K_X73_Y33_N0, M9K_X73_Y35_N0, M9K_X73_Y38_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 5,560 / 148,641 ( 4 % ) ;
; C16 interconnects     ; 247 / 5,382 ( 5 % )     ;
; C4 interconnects      ; 2,777 / 106,704 ( 3 % ) ;
; Direct links          ; 464 / 148,641 ( < 1 % ) ;
; Global clocks         ; 9 / 20 ( 45 % )         ;
; Local interconnects   ; 1,292 / 49,760 ( 3 % )  ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 290 / 5,406 ( 5 % )     ;
; R4 interconnects      ; 3,312 / 147,764 ( 2 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.37) ; Number of LABs  (Total = 191) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 16                            ;
; 2                                           ; 8                             ;
; 3                                           ; 8                             ;
; 4                                           ; 4                             ;
; 5                                           ; 3                             ;
; 6                                           ; 1                             ;
; 7                                           ; 4                             ;
; 8                                           ; 0                             ;
; 9                                           ; 0                             ;
; 10                                          ; 3                             ;
; 11                                          ; 3                             ;
; 12                                          ; 6                             ;
; 13                                          ; 5                             ;
; 14                                          ; 12                            ;
; 15                                          ; 15                            ;
; 16                                          ; 103                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.03) ; Number of LABs  (Total = 191) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 99                            ;
; 1 Clock                            ; 142                           ;
; 1 Clock enable                     ; 61                            ;
; 1 Sync. clear                      ; 14                            ;
; 1 Sync. load                       ; 34                            ;
; 2 Async. clears                    ; 11                            ;
; 2 Clock enables                    ; 14                            ;
; 2 Clocks                           ; 12                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.64) ; Number of LABs  (Total = 191) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 9                             ;
; 2                                            ; 12                            ;
; 3                                            ; 2                             ;
; 4                                            ; 4                             ;
; 5                                            ; 4                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 1                             ;
; 13                                           ; 4                             ;
; 14                                           ; 0                             ;
; 15                                           ; 2                             ;
; 16                                           ; 19                            ;
; 17                                           ; 4                             ;
; 18                                           ; 5                             ;
; 19                                           ; 7                             ;
; 20                                           ; 12                            ;
; 21                                           ; 12                            ;
; 22                                           ; 10                            ;
; 23                                           ; 7                             ;
; 24                                           ; 13                            ;
; 25                                           ; 9                             ;
; 26                                           ; 8                             ;
; 27                                           ; 11                            ;
; 28                                           ; 2                             ;
; 29                                           ; 8                             ;
; 30                                           ; 4                             ;
; 31                                           ; 6                             ;
; 32                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.16) ; Number of LABs  (Total = 191) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 23                            ;
; 2                                               ; 13                            ;
; 3                                               ; 15                            ;
; 4                                               ; 7                             ;
; 5                                               ; 3                             ;
; 6                                               ; 13                            ;
; 7                                               ; 15                            ;
; 8                                               ; 10                            ;
; 9                                               ; 13                            ;
; 10                                              ; 11                            ;
; 11                                              ; 10                            ;
; 12                                              ; 9                             ;
; 13                                              ; 13                            ;
; 14                                              ; 11                            ;
; 15                                              ; 7                             ;
; 16                                              ; 15                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.25) ; Number of LABs  (Total = 191) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 3                             ;
; 3                                            ; 10                            ;
; 4                                            ; 7                             ;
; 5                                            ; 6                             ;
; 6                                            ; 15                            ;
; 7                                            ; 7                             ;
; 8                                            ; 10                            ;
; 9                                            ; 1                             ;
; 10                                           ; 6                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 4                             ;
; 14                                           ; 6                             ;
; 15                                           ; 9                             ;
; 16                                           ; 5                             ;
; 17                                           ; 3                             ;
; 18                                           ; 5                             ;
; 19                                           ; 8                             ;
; 20                                           ; 5                             ;
; 21                                           ; 8                             ;
; 22                                           ; 12                            ;
; 23                                           ; 5                             ;
; 24                                           ; 2                             ;
; 25                                           ; 7                             ;
; 26                                           ; 3                             ;
; 27                                           ; 3                             ;
; 28                                           ; 3                             ;
; 29                                           ; 2                             ;
; 30                                           ; 7                             ;
; 31                                           ; 6                             ;
; 32                                           ; 2                             ;
; 33                                           ; 3                             ;
; 34                                           ; 3                             ;
; 35                                           ; 1                             ;
; 36                                           ; 0                             ;
; 37                                           ; 3                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 83           ; 0            ; 83           ; 0            ; 0            ; 87        ; 83           ; 0            ; 87        ; 87        ; 0            ; 12           ; 0            ; 0            ; 30           ; 0            ; 12           ; 30           ; 0            ; 0            ; 22           ; 12           ; 0            ; 0            ; 0            ; 0            ; 0            ; 87        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 87           ; 4            ; 87           ; 87           ; 0         ; 4            ; 87           ; 0         ; 0         ; 87           ; 75           ; 87           ; 87           ; 57           ; 87           ; 75           ; 57           ; 87           ; 87           ; 65           ; 75           ; 87           ; 87           ; 87           ; 87           ; 87           ; 0         ; 87           ; 87           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ADC_CLK_10          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK2_50       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK3_50       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_RESET_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_DIN_MFP1      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_DOUT_MFP2     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_MCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_MISO_MFP4     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_SCL_SS_n      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_SCLK_MFP3     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_SPI_SELECT    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_SYNC_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_NCSO          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_RESET_n       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PM_I2C_SCL          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RESET_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RX             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TX             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_BCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_GPIO_MFP5     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_RESET_n       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_SDA_MOSI      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_WCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DATA[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DATA[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DATA[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DATA[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PM_I2C_SDA          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_CLK2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_DAT2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DATA            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK1_50       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "FFT_TEST"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll100:pll100MHz|altpll:altpll_component|pll100_altpll:auto_generated|pll1" as MAX 10 PLL type File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/db/pll100_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll100:pll100MHz|altpll:altpll_component|pll100_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/db/pll100_altpll.v Line: 46
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fft_test_sys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'fft_test_sys/synthesis/submodules/fft_test_sys_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc'
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(21): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[0] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 21
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(21): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[0] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 21
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 21
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[0]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[0]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 21
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 21
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(22): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[1] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 22
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(22): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[1] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 22
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 22
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[1]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[1]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 22
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 22
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(23): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[2] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 23
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(23): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[2] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 23
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 23
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[2]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[2]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 23
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 23
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(24): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[3] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 24
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(24): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[3] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 24
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 24
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[3]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[3]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 24
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 24
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(25): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[4] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 25
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(25): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[4] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 25
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 25
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[4]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[4]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 25
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 25
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(26): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[5] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 26
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(26): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[5] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 26
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 26
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[5]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[5]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 26
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 26
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(27): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[6] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 27
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(27): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[6] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 27
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 27
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[6]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[6]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 27
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 27
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(28): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[7] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 28
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(28): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[7] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 28
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 28
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[7]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[7]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 28
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 28
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(29): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[8] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 29
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(29): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[8] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 29
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(29): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 29
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[8]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[8]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 29
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(29): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 29
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(30): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[9] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 30
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(30): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[9] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 30
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(30): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 30
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[9]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[9]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 30
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(30): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 30
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(31): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[10] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 31
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(31): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[10] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 31
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(31): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 31
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[10]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[10]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 31
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(31): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 31
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(32): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[11] could not be matched with a keeper File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 32
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(32): *altera_modular_adc_control_fsm:u_control_fsm|dout_flp[11] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 32
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(32): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 32
    Info (332050): set_false_path -from [get_keepers {*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|wire_from_adc_dout[11]}] -to [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|dout_flp[11]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 32
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(32): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 32
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(35): *altera_modular_adc_control_fsm:u_control_fsm|chsel[*] could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 35
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(35): *|adc_inst|adcblock_instance|primitive_instance|chsel[*] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 35
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 35
    Info (332050): set_false_path -from [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|chsel[*]}] -to [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|chsel[*]}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 35
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 35
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(38): *altera_modular_adc_control_fsm:u_control_fsm|soc could not be matched with a register File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 38
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(38): *|adc_inst|adcblock_instance|primitive_instance|soc could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 38
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <from> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 38
    Info (332050): set_false_path -from [get_registers {*altera_modular_adc_control_fsm:u_control_fsm|soc}] -to [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|soc}] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 38
Warning (332049): Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <to> is an empty collection File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 38
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(46): *|adc_inst|adcblock_instance|primitive_instance|eoc could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 46
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(46): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|eoc}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 46
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|eoc}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 46
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(47): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|eoc}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 47
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|eoc}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 47
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(50): *|adc_inst|adcblock_instance|primitive_instance|clk_dft could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 50
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(50): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|clk_dft}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 50
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|clk_dft}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 50
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(51): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|clk_dft}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 51
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|clk_dft}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 51
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(54): *|adc_inst|adcblock_instance|primitive_instance|dout[0] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 54
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(54): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[0]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 54
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[0]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 54
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(55): *|adc_inst|adcblock_instance|primitive_instance|dout[1] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 55
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(55): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[1]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 55
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[1]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 55
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(56): *|adc_inst|adcblock_instance|primitive_instance|dout[2] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 56
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(56): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[2]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 56
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[2]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 56
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(57): *|adc_inst|adcblock_instance|primitive_instance|dout[3] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 57
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(57): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[3]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 57
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[3]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 57
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(58): *|adc_inst|adcblock_instance|primitive_instance|dout[4] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 58
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(58): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[4]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 58
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[4]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 58
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(59): *|adc_inst|adcblock_instance|primitive_instance|dout[5] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 59
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(59): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[5]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 59
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[5]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 59
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(60): *|adc_inst|adcblock_instance|primitive_instance|dout[6] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 60
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(60): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[6]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 60
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[6]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 60
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(61): *|adc_inst|adcblock_instance|primitive_instance|dout[7] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 61
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(61): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[7]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 61
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[7]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 61
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(62): *|adc_inst|adcblock_instance|primitive_instance|dout[8] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 62
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(62): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[8]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 62
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[8]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 62
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(63): *|adc_inst|adcblock_instance|primitive_instance|dout[9] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 63
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(63): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[9]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 63
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[9]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 63
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(64): *|adc_inst|adcblock_instance|primitive_instance|dout[10] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 64
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(64): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[10]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 64
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[10]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 64
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(65): *|adc_inst|adcblock_instance|primitive_instance|dout[11] could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 65
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(65): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[11]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 65
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[11]}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 65
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(66): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[0]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 66
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[0]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 66
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(67): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[1]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 67
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[1]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 67
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(68): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[2]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 68
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[2]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 68
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(69): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[3]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 69
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[3]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 69
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(70): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[4]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 70
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[4]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 70
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(71): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[5]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 71
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[5]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 71
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(72): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[6]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 72
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[6]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 72
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(73): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[7]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 73
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[7]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 73
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(74): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[8]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 74
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[8]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 74
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(75): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[9]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 75
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[9]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 75
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(76): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[10]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 76
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[10]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 76
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(77): argument -from with value [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[11]}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 77
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|adc_inst|adcblock_instance|primitive_instance|dout[11]}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 77
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(80): *|u_control_fsm|chsel[*]|q could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 80
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(80): argument -from with value [get_pins -compatibility_mode {*|u_control_fsm|chsel[*]|q}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 80
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|u_control_fsm|chsel[*]|q}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 80
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(81): argument -from with value [get_pins -compatibility_mode {*|u_control_fsm|chsel[*]|q}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 81
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|u_control_fsm|chsel[*]|q}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 81
Warning (332174): Ignored filter at altera_modular_adc_control.sdc(84): *|u_control_fsm|soc|q could not be matched with a pin File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 84
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(84): argument -from with value [get_pins -compatibility_mode {*|u_control_fsm|soc|q}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 84
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|u_control_fsm|soc|q}] -max 5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 84
Warning (332049): Ignored set_net_delay at altera_modular_adc_control.sdc(85): argument -from with value [get_pins -compatibility_mode {*|u_control_fsm|soc|q}] contains zero elements File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 85
    Info (332050): set_net_delay -from [get_pins -compatibility_mode {*|u_control_fsm|soc|q}] -min 0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc Line: 85
Info (332104): Reading SDC File: 'FFT_TEST.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll100MHz|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll100MHz|altpll_component|auto_generated|pll1|clk[0]} {pll100MHz|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|H_L was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|raw_sine_wave:sine_wave|enable_sine_wave:u_enable_sine_wave|Add_out1_last_value[3] is being clocked by fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|H_L
Warning (332060): Node: fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|clk_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|CNT[3] is being clocked by fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|clk_50
Warning (332060): Node: counter20:c20|lpm_counter:LPM_COUNTER_component|cntr_doi:auto_generated|counter_reg_bit[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch HEX0[0]$latch is being clocked by counter20:c20|lpm_counter:LPM_COUNTER_component|cntr_doi:auto_generated|counter_reg_bit[0]
Warning (332060): Node: counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch led_value[1] is being clocked by counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000   ADC_CLK_10
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000 MAX10_CLK1_50
    Info (332111):   20.000 MAX10_CLK2_50
    Info (332111):   20.000 MAX10_CLK3_50
    Info (332111):   10.000 pll100MHz|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node pll100:pll100MHz|altpll:altpll_component|pll100_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/db/pll100_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|clk_50  File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 34
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|clk_50~0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 34
Info (176353): Automatically promoted node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|H_L  File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 105
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|H_L~0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 105
Info (176353): Automatically promoted node Equal1~6  File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 153
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Equal0~8  File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 121
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fft_test_sys:fft|altera_reset_controller:rst_controller_001|r_sync_rst  File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fft_test_sys:fft|altera_reset_controller:rst_controller_001|WideOr0~0 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|W_rf_wren File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/fft_test_sys_nios2_gen2_0_cpu.v Line: 3451
        Info (176357): Destination node fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node fft_test_sys:fft|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|raw_sine_wave:sine_wave|enable_sine_wave:u_enable_sine_wave|Add_out1_last_value[2] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/enable_sine_wave.v Line: 66
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|RDATA[23] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 53
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|RDATA[22] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 53
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|RDATA[21] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 53
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|RDATA[20] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 53
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|RDATA[19] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 53
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|RDATA[18] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 53
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|RDATA[17] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 53
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|RDATA[16] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/DAC16.v Line: 53
        Info (176357): Destination node fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|raw_sine_wave:sine_wave|enable_sine_wave:u_enable_sine_wave|Sine_Wave:u_Sine_Wave|address_cnt1[0] File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/Sine_Wave.v Line: 52
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node fft_test_sys:fft|fft_test_sys_nios2_gen2_0:nios2_gen2_0|fft_test_sys_nios2_gen2_0_cpu:cpu|fft_test_sys_nios2_gen2_0_cpu_nios2_oci:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci|fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug:the_fft_test_sys_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest  File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/fft_test_sys_nios2_gen2_0_cpu.v Line: 186
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 3.26 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (169177): 22 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at M9 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 9
    Info (169178): Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at V9 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 11
    Info (169178): Pin FPGA_RESET_n uses I/O standard 3.3-V LVTTL at D9 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 15
    Info (169178): Pin FLASH_DATA[0] uses I/O standard 3.3-V LVTTL at AB18 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 48
    Info (169178): Pin FLASH_DATA[1] uses I/O standard 3.3-V LVTTL at AA19 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 48
    Info (169178): Pin FLASH_DATA[2] uses I/O standard 3.3-V LVTTL at AB19 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 48
    Info (169178): Pin FLASH_DATA[3] uses I/O standard 3.3-V LVTTL at AA20 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 48
    Info (169178): Pin PM_I2C_SDA uses I/O standard 3.3-V LVTTL at E9 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 55
    Info (169178): Pin PS2_CLK uses I/O standard 3.3-V LVTTL at V3 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 58
    Info (169178): Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at U1 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 59
    Info (169178): Pin PS2_DAT uses I/O standard 3.3-V LVTTL at P3 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 60
    Info (169178): Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at R3 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 61
    Info (169178): Pin GPIO[0] uses I/O standard 3.3-V LVTTL at Y17 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169178): Pin GPIO[1] uses I/O standard 3.3-V LVTTL at AA17 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169178): Pin GPIO[2] uses I/O standard 3.3-V LVTTL at V16 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169178): Pin GPIO[3] uses I/O standard 3.3-V LVTTL at W15 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169178): Pin GPIO[4] uses I/O standard 3.3-V LVTTL at AB16 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169178): Pin GPIO[5] uses I/O standard 3.3-V LVTTL at AA16 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169178): Pin GPIO[6] uses I/O standard 3.3-V LVTTL at Y16 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169178): Pin GPIO[7] uses I/O standard 3.3-V LVTTL at W16 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169178): Pin DAC_DATA uses I/O standard 3.3-V LVTTL at A2 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 43
    Info (169178): Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at N5 File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 10
Warning (169064): Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUDIO_BCLK has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 29
    Info (169065): Pin AUDIO_GPIO_MFP5 has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 32
    Info (169065): Pin AUDIO_RESET_n has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 35
    Info (169065): Pin AUDIO_SDA_MOSI has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 38
    Info (169065): Pin AUDIO_WCLK has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 40
    Info (169065): Pin FLASH_DATA[0] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 48
    Info (169065): Pin FLASH_DATA[1] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 48
    Info (169065): Pin FLASH_DATA[2] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 48
    Info (169065): Pin FLASH_DATA[3] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 48
    Info (169065): Pin PM_I2C_SDA has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 55
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 58
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 59
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 60
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 61
    Info (169065): Pin GPIO[0] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169065): Pin GPIO[1] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169065): Pin GPIO[2] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169065): Pin GPIO[3] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169065): Pin GPIO[4] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169065): Pin GPIO[5] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169065): Pin GPIO[6] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169065): Pin GPIO[7] has a permanently disabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 70
    Info (169065): Pin DAC_DATA has a permanently enabled output enable File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test.v Line: 43
Warning (169202): Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs.
Info (144001): Generated suppressed messages file C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/FFT_TEST.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 117 warnings
    Info: Peak virtual memory: 6000 megabytes
    Info: Processing ended: Fri Feb 19 20:55:04 2021
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:01:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/FFT_TEST.fit.smsg.


