<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn250506221705"></A><B><U><big>pn250506221705</big></U></B>
#Start recording tcl command: 5/6/2025 21:49:07
#Project Location: D:/RTL_FPGA/VERILOG/aula20_bcd; Project name: aula20_bcd
prj_project open "D:/RTL_FPGA/VERILOG/aula20_bcd/aula20_bcd.ldf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/VERILOG/aula20_bcd/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "sum_tb.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/VERILOG/aula20_bcd/sim_sum_correction/sim_sum_correction.spf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/VERILOG/aula20_bcd/hdle_generate_Symbol.tcl"
prj_src exclude "D:/RTL_FPGA/VERILOG/aula20_bcd/sum_tb.vhd"
prj_src enable "D:/RTL_FPGA/VERILOG/aula20_bcd/sum_tb.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
#Stop recording: 5/6/2025 22:17:05



<A name="pn250507000422"></A><B><U><big>pn250507000422</big></U></B>
#Start recording tcl command: 5/6/2025 23:36:57
#Project Location: E:/repositories/RTL_FPGA/VERILOG/aula20_bcd; Project name: aula20_bcd
prj_project open "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/aula20_bcd.ldf"
prj_src add "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/detector_always.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1
prj_src exclude "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/detector.vhd"
prj_src add "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/somador_bcd_always.vhd"
prj_src exclude "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/somador_bcd.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/sum_always_tb.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "somador_bcd_always_tb.vhd"
prj_src remove "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/sum_always_tb.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/sim_sum_correction_always/sim_sum_correction_always.spf"
prj_run Synthesis -impl impl1
prj_src add "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/sim_sum_correction_always/sim_sum_correction_always.spf"
source "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/hdle_generate_tbtemplate.tcl"
source "E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/hdle_generate_tbtemplate.tcl"
#Stop recording: 5/7/2025 00:04:22



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
