# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../assignment_3_q1.srcs/sources_1/new/Decoder_4_to_16.v" \
"../../../../assignment_3_q1.srcs/sim_2/new/Decoder4to16_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
