# âš™ï¸ RVX10-Pipline: Five-Stage Pipelined RISC-V Core  

**RVX10-P** is a **five-stage pipelined RISC-V processor (RV32I)** extended with **10 custom ALU instructions** under the **RVX10 extension**.  
Developed as part of the course **Digital Logic and Computer Architecture** taught by **Dr. Satyajit Das**, **IIT Guwahati**.  

---

## ğŸš€ Overview  

This project transforms a single-cycle RISC-V (RVX10) processor into a **five-stage pipelined architecture**, achieving improved throughput and instruction-level parallelism.  

The design follows the standard **five pipeline stages**:  

> **IF â†’ ID â†’ EX â†’ MEM â†’ WB**  

Each stage is separated by dedicated **pipeline registers**, while **forwarding** and **hazard detection** units ensure correct execution under data and control dependencies.  

---

## ğŸ§© Key Features  

### ğŸ§  Architecture  
- **5-Stage Pipeline:** IF, ID, EX, MEM, WB  
- **Pipeline Registers:** IF/ID, ID/EX, EX/MEM, MEM/WB  
- **ISA Coverage:** Complete support for **RV32I** base instructions  
- **RVX10 Extension:** Adds 10 new ALU operations  
  > ANDN, ORN, XNOR, MIN, MAX, MINU, MAXU, ROL, ROR, ABS  

### ğŸ” Hazard Handling  
- **Forwarding Unit:**  
  Resolves **data hazards (RAW)** by forwarding results from **MEM** and **WB** stages to the EX stage.  
- **Hazard Detection Unit:**  
  Detects **load-use hazards**, introduces a one-cycle stall, and performs **pipeline flushing** for taken branches and jumps.  
- **Branch Flush Logic:**  
  Injects NOPs automatically to maintain pipeline correctness.  

### âš¡ Performance  
- Average **CPI â‰ˆ 1.28** on standard test programs.  
- Executes multiple instructions concurrently.  
- Produces identical results as the single-cycle core (final memory write **25** at address **100**).  
- Register `x0` remains hardwired to zero.  

---

## ğŸ§± Core Block Diagram  
![Pipeline Diagram](https://github.com/user-attachments/assets/0296251d-c06e-440d-a48d-3899437b4aa2)

---

## ğŸ“‚ Repository Structure
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ riscvpipeline.sv      # Top-level core
â”‚   â”œâ”€â”€ datapath.sv           # Pipelined datapath
â”‚   â”œâ”€â”€ controller.sv         # Main controller
â”‚   â”œâ”€â”€ forwarding_unit.sv    # Handles data hazards
â”‚   â”œâ”€â”€ hazard_unit.sv        # Detects hazards
â”‚   â”œâ”€â”€ alusv.sv              # ALU (User's 'alu.sv')
â”‚   â”œâ”€â”€ regfile.sv            # Register File
â”‚   â”œâ”€â”€ imem.sv               # Instruction Memory
â”‚   â”œâ”€â”€ dmem.sv               # Data Memory
â”‚   â”œâ”€â”€ pipe_IF_ID.sv         # Pipeline Register IF/ID
â”‚   â”œâ”€â”€ pipe_ID_EX.sv         # Pipeline Register ID/EX
â”‚   â”œâ”€â”€ pipe_EX_MEM.sv        # Pipeline Register EX/MEM
â”‚   â”œâ”€â”€ pipe_MEM_WB.sv        # Pipeline Register MEM/WB
â”‚   â”œâ”€â”€ ctrl_ID_EX.sv         # Control pipeline register
â”‚   â”œâ”€â”€ ctrl_EX_MEM.sv        # Control pipeline register
â”‚   â”œâ”€â”€ ctrl_MEM_WB.sv        # Control pipeline register
â”‚   â”œâ”€â”€ aludec.sv             # ALU Decoder
â”‚   â”œâ”€â”€ maindec.sv            # Main Decoder
â”‚   â”œâ”€â”€ adder.sv
â”‚   â”œâ”€â”€ extend.sv
â”‚   â”œâ”€â”€ mux2.sv
â”‚   â”œâ”€â”€ mux3.sv
â”‚   â”œâ”€â”€ flop.sv
â”‚   â””â”€â”€ top.sv
â”‚
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ testbench.sv          # Testbench (User's 'tb_pipeline.sv')
â”‚   â”œâ”€â”€ rvx10_pipeline.hex    # Test program (memory image)
â”‚   â””â”€â”€ riscvtest.mem         # Memory initialization file
â”‚
â””â”€â”€ docs/
    â”œâ”€â”€ TESTPLAN.md           # Documentation (similar to REPORT.md)
    â”œâ”€â”€ encoding.md           # Documentation
    â””â”€â”€ waveforms/
        â”œâ”€â”€ Bonus_Performance-Execution_results.png
        â”œâ”€â”€ Dmem_store_25.png
        â”œâ”€â”€ Final_CPI.png
        â”œâ”€â”€ Register_file_1.png
        â”œâ”€â”€ Register_file_2.png
        â”œâ”€â”€ Simulation_succeded.png
        â””â”€â”€ Value_25_at_address_100.png
## ğŸ§ª How to Run  

### ğŸ–¥ï¸ Option 1: Using Vivado  

1. Create a **new project** in **Vivado**.  
2. Add all `.sv` files from the `/src` folder as **Design Sources**.  
3. Add `tb_pipeline.sv` from `/tb` as a **Simulation Source**.  
4. Add `riscvtest.mem` (or `rvx10_pipeline.hex`) as a memory initialization file.  
5. Run **Behavioral Simulation**.  

### ğŸ’» Option 2: Using Icarus Verilog / Verilator  

1. Install a SystemVerilog simulator (e.g., **Icarus Verilog** or **Verilator**).  
2. Run the following commands:  

```bash
iverilog -g2012 -o pipeline_sim tb/tb_pipeline.sv src/*.sv
vvp pipeline_sim
```
---
## ğŸ“ˆ Observations
- Load-Use Hazard: One-cycle bubble verified.
- Forwarding: Correctly resolves RAW hazards.
- Branch Flush: IF/ID and ID/EX registers flushed on taken branch.
- Pipeline Overlap: Multiple instructions active each cycle (verified via waveforms).
---
## ğŸ“š References
Digital Design and Computer Architecture (RISC-V Edition)
David Harris & Sarah Harris

IIT Guwahati â€“ CS322M: Digital Logic and Computer Architecture
Dr. Satyajit Das, Assistant Professor
---
## ğŸ« Acknowledgment
Developed under the guidance of
Dr. Satyajit Das
Assistant Professor
Department of Computer Science and Engineering
Indian Institute of Technology, Guwahati
