module sim;

reg    sys_clk  ;
reg    sys_rst_n;

wire   [3:0]   led_out;

initial
   begin
	    sys_clk = 1'b1;
		 sys_rst_n   <= 1'b0;
		 #20
		 sys_rst_n   <= 1'b1;
	end
	
always #10 sys_clk = ~sys_clk;

water_led
#(

  .CNT_MAX(25)

)	
water_led_inst
(
    input   wire         sys_clk   ,
	 input   wire         sys_rst_n ,
	 
	 out reg          [3:0]   led_out
);




endmodule