<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Flip_Flop.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Flip_Flop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Flip_Flop.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Flip_Flop.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Flip_Flop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Flip_Flop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Flip_Flop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Flip_Flop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Flip_Flop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Flip_Flop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Flip_Flop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Flip_Flop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Flip_Flop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Flip_Flop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Flip_Flop.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Flip_Flop.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Flip_Flop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Flip_Flop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Flip_Flop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Flip_Flop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Flip_Flop.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Flip_Flop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Flip_Flop.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Flip_Flop_Flip_Flop_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Flip_Flop_Flip_Flop_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Flip_Flop_Flip_Flop_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Flip_Flop_Flip_Flop_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Flip_Flop_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Flip_Flop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Flip_Flop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Flip_Flop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Flip_Flop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Flip_Flop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Flip_Flop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Flip_Flop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Flip_Flop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Flip_Flop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Flip_Flop_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Flip_Flop_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Flip_Flop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Flip_Flop_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Flip_Flop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PTD.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PTD.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PTD.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PTD.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PTD.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PTD_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1323456704" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1323456704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323456901" xil_pn:in_ck="-2004328640852728413" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1323456901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PTD.v"/>
      <outfile xil_pn:name="tb.vhd"/>
      <outfile xil_pn:name="tb_verilog.v"/>
    </transform>
    <transform xil_pn:end_ts="1323456718" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7346412679880888606" xil_pn:start_ts="1323456718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323456719" xil_pn:in_ck="-6750244350002716505" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-502233968416325300" xil_pn:start_ts="1323456718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Flip_Flop.vf"/>
    </transform>
    <transform xil_pn:end_ts="1323456719" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5117915771290047641" xil_pn:start_ts="1323456719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323456917" xil_pn:in_ck="770279390522406088" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1323456917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Flip_Flop.vf"/>
      <outfile xil_pn:name="PTD.v"/>
      <outfile xil_pn:name="tb.vhd"/>
      <outfile xil_pn:name="tb_verilog.v"/>
    </transform>
    <transform xil_pn:end_ts="1323456920" xil_pn:in_ck="770279390522406088" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8689233384351214243" xil_pn:start_ts="1323456917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Flip_Flop_Flip_Flop_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Flip_Flop_Flip_Flop_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1323456920" xil_pn:in_ck="3310683442350667318" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1415240547279756506" xil_pn:start_ts="1323456920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Flip_Flop_Flip_Flop_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1323453641" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1323453641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323456223" xil_pn:in_ck="-6750244350002716505" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6270555221788115936" xil_pn:start_ts="1323456221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Flip_Flop.vf"/>
    </transform>
    <transform xil_pn:end_ts="1323453643" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5117915771290047641" xil_pn:start_ts="1323453643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323453643" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1323453643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323453643" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-685705974405741710" xil_pn:start_ts="1323453643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323454699" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1323454699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323453643" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8117787144482763505" xil_pn:start_ts="1323453643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323456238" xil_pn:in_ck="3208891871682705329" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-5041625509847145811" xil_pn:start_ts="1323456223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Flip_Flop.jhd"/>
      <outfile xil_pn:name="Flip_Flop.lso"/>
      <outfile xil_pn:name="Flip_Flop.ngc"/>
      <outfile xil_pn:name="Flip_Flop.ngr"/>
      <outfile xil_pn:name="Flip_Flop.prj"/>
      <outfile xil_pn:name="Flip_Flop.stx"/>
      <outfile xil_pn:name="Flip_Flop.syr"/>
      <outfile xil_pn:name="Flip_Flop.xst"/>
      <outfile xil_pn:name="Flip_Flop_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1323456051" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119251826468403939" xil_pn:start_ts="1323456050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323456062" xil_pn:in_ck="-6750244350002721823" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4406048852624134672" xil_pn:start_ts="1323456051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Flip_Flop.bld"/>
      <outfile xil_pn:name="Flip_Flop.ngd"/>
      <outfile xil_pn:name="Flip_Flop_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1323456109" xil_pn:in_ck="-6750244350002721822" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1323456062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Flip_Flop.pcf"/>
      <outfile xil_pn:name="Flip_Flop_map.map"/>
      <outfile xil_pn:name="Flip_Flop_map.mrp"/>
      <outfile xil_pn:name="Flip_Flop_map.ncd"/>
      <outfile xil_pn:name="Flip_Flop_map.ngm"/>
      <outfile xil_pn:name="Flip_Flop_map.xrpt"/>
      <outfile xil_pn:name="Flip_Flop_summary.xml"/>
      <outfile xil_pn:name="Flip_Flop_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1323456204" xil_pn:in_ck="3208893948204153851" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1323456109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Flip_Flop.ncd"/>
      <outfile xil_pn:name="Flip_Flop.pad"/>
      <outfile xil_pn:name="Flip_Flop.par"/>
      <outfile xil_pn:name="Flip_Flop.ptwx"/>
      <outfile xil_pn:name="Flip_Flop.unroutes"/>
      <outfile xil_pn:name="Flip_Flop.xpi"/>
      <outfile xil_pn:name="Flip_Flop_pad.csv"/>
      <outfile xil_pn:name="Flip_Flop_pad.txt"/>
      <outfile xil_pn:name="Flip_Flop_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1323456204" xil_pn:in_ck="-6750244350002721954" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1323456175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Flip_Flop.twr"/>
      <outfile xil_pn:name="Flip_Flop.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
