v 20220529 2
C 7700 8400 1 0 0 in-1.sym
{
T 7700 8900 5 10 0 0 0 0 1
footprint=anchor
T 7700 8700 5 10 0 0 0 0 1
device=INPUT
T 7700 8500 5 10 1 1 0 7 1
refdes=O5
}
C 7700 9000 1 0 0 in-1.sym
{
T 7700 9500 5 10 0 0 0 0 1
footprint=anchor
T 7700 9300 5 10 0 0 0 0 1
device=INPUT
T 7700 9100 5 10 1 1 0 7 1
refdes=O2
}
C 7700 8800 1 0 0 in-1.sym
{
T 7700 9300 5 10 0 0 0 0 1
footprint=anchor
T 7700 9100 5 10 0 0 0 0 1
device=INPUT
T 7700 8900 5 10 1 1 0 7 1
refdes=O3
}
C 7700 8600 1 0 0 in-1.sym
{
T 7700 9100 5 10 0 0 0 0 1
footprint=anchor
T 7700 8900 5 10 0 0 0 0 1
device=INPUT
T 7700 8700 5 10 1 1 0 7 1
refdes=O4
}
C 7700 8200 1 0 0 in-1.sym
{
T 7700 8700 5 10 0 0 0 0 1
footprint=anchor
T 7700 8500 5 10 0 0 0 0 1
device=INPUT
T 7700 8300 5 10 1 1 0 7 1
refdes=O6
}
C 7700 8000 1 0 0 in-1.sym
{
T 7700 8500 5 10 0 0 0 0 1
footprint=anchor
T 7700 8300 5 10 0 0 0 0 1
device=INPUT
T 7700 8100 5 10 1 1 0 7 1
refdes=O7
}
N 8300 8900 8500 8900 4
{
T 8400 8900 5 10 1 1 0 3 1
netname=O3
}
N 8500 8700 8300 8700 4
{
T 8400 8700 5 10 1 1 0 3 1
netname=O4
}
N 8300 9100 8500 9100 4
{
T 8400 9100 5 10 1 1 0 3 1
netname=O2
}
N 8300 8500 8500 8500 4
{
T 8400 8500 5 10 1 1 0 3 1
netname=O5
}
N 8300 8300 8500 8300 4
{
T 8400 8300 5 10 1 1 0 3 1
netname=O6
}
N 8300 8100 8500 8100 4
{
T 8400 8100 5 10 1 1 0 3 1
netname=O7
}
C 2000 2600 1 0 0 in-1.sym
{
T 2000 2900 5 10 0 0 0 0 1
device=INPUT
T 2000 3100 5 10 0 0 0 0 1
footprint=anchor
T 2000 2700 5 10 1 1 0 7 1
refdes=I3#
}
C 2000 2800 1 0 0 in-1.sym
{
T 2000 3100 5 10 0 0 0 0 1
device=INPUT
T 2000 3300 5 10 0 0 0 0 1
footprint=anchor
T 2000 2900 5 10 1 1 0 7 1
refdes=I3
}
C 2000 2200 1 0 0 in-1.sym
{
T 2000 2500 5 10 0 0 0 0 1
device=INPUT
T 2000 2300 5 10 1 1 0 7 1
refdes=I4#
T 2000 2700 5 10 0 0 0 0 1
footprint=anchor
}
C 2000 2400 1 0 0 in-1.sym
{
T 2000 2700 5 10 0 0 0 0 1
device=INPUT
T 2000 2500 5 10 1 1 0 7 1
refdes=I4
T 2000 2900 5 10 0 0 0 0 1
footprint=anchor
}
C 2000 2000 1 0 0 in-1.sym
{
T 2000 2300 5 10 0 0 0 0 1
device=INPUT
T 2000 2500 5 10 0 0 0 0 1
footprint=anchor
T 2000 2100 5 10 1 1 0 7 1
refdes=I5
}
C 2000 1800 1 0 0 in-1.sym
{
T 2000 2100 5 10 0 0 0 0 1
device=INPUT
T 2000 2300 5 10 0 0 0 0 1
footprint=anchor
T 2000 1900 5 10 1 1 0 7 1
refdes=I5#
}
C 2000 1600 1 0 0 in-1.sym
{
T 2000 1900 5 10 0 0 0 0 1
device=INPUT
T 2000 1700 5 10 1 1 0 7 1
refdes=I6
T 2000 2100 5 10 0 0 0 0 1
footprint=anchor
}
C 2000 1400 1 0 0 in-1.sym
{
T 2000 1700 5 10 0 0 0 0 1
device=INPUT
T 2000 1500 5 10 1 1 0 7 1
refdes=I6#
T 2000 1900 5 10 0 0 0 0 1
footprint=anchor
}
C 2000 1200 1 0 0 in-1.sym
{
T 2000 1500 5 10 0 0 0 0 1
device=INPUT
T 2000 1700 5 10 0 0 0 0 1
footprint=anchor
T 2000 1300 5 10 1 1 0 7 1
refdes=I7
}
C 2000 1000 1 0 0 in-1.sym
{
T 2000 1300 5 10 0 0 0 0 1
device=INPUT
T 2000 1500 5 10 0 0 0 0 1
footprint=anchor
T 2000 1100 5 10 1 1 0 7 1
refdes=I7#
}
N 2600 2700 2800 2700 4
{
T 2850 2700 5 10 1 1 0 1 1
netname=I3#
}
N 2600 2900 2800 2900 4
{
T 2850 2900 5 10 1 1 0 1 1
netname=I3
}
N 2600 2300 2800 2300 4
{
T 2850 2300 5 10 1 1 0 1 1
netname=I4#
}
N 2600 2500 2800 2500 4
{
T 2850 2500 5 10 1 1 0 1 1
netname=I4
}
N 2600 2100 2800 2100 4
{
T 2850 2100 5 10 1 1 0 1 1
netname=I5
}
N 2600 1900 2800 1900 4
{
T 2850 1900 5 10 1 1 0 1 1
netname=I5#
}
N 2600 1700 2800 1700 4
{
T 2850 1700 5 10 1 1 0 1 1
netname=I6
}
N 2600 1500 2800 1500 4
{
T 2850 1500 5 10 1 1 0 1 1
netname=I6#
}
N 2600 1300 2800 1300 4
{
T 2850 1300 5 10 1 1 0 1 1
netname=I7
}
N 2600 1100 2800 1100 4
{
T 2850 1100 5 10 1 1 0 1 1
netname=I7#
}
N 12400 5900 12200 5900 4
{
T 12150 5900 5 10 1 1 0 7 1
netname=I7
}
N 12400 6100 12200 6100 4
{
T 12150 6100 5 10 1 1 0 7 1
netname=I6
}
N 4100 3600 4300 3600 4
{
T 4050 3600 5 10 1 1 0 7 1
netname=I7#
}
C 2000 3000 1 0 0 in-1.sym
{
T 2000 3300 5 10 0 0 0 0 1
device=INPUT
T 2000 3500 5 10 0 0 0 0 1
footprint=anchor
T 2000 3100 5 10 1 1 0 7 1
refdes=I2#
}
C 2000 3200 1 0 0 in-1.sym
{
T 2000 3500 5 10 0 0 0 0 1
device=INPUT
T 2000 3700 5 10 0 0 0 0 1
footprint=anchor
T 2000 3300 5 10 1 1 0 7 1
refdes=I2
}
N 2600 3100 2800 3100 4
{
T 2850 3100 5 10 1 1 0 1 1
netname=I2#
}
N 2600 3300 2800 3300 4
{
T 2850 3300 5 10 1 1 0 1 1
netname=I2
}
C 4300 6500 1 0 0 deflipflop.sym
{
T 4600 7300 5 8 1 1 0 1 1
source=deflipflop.sch
T 5650 6750 5 10 1 1 0 6 1
refdes=C
}
C 4900 8000 1 0 0 vdd-1.sym
C 5000 6200 1 0 0 gnd-1.sym
C 4100 7000 1 0 0 phi.sym
C 3700 7500 1 0 0 in-1.sym
{
T 3700 7600 5 10 1 1 0 7 1
refdes=Ci#
T 3700 8000 5 10 0 0 0 0 1
footprint=anchor
T 3700 7800 5 10 0 0 0 0 1
device=INPUT
}
N 5900 7600 6100 7600 4
{
T 6150 7600 5 10 1 1 0 1 1
netname=Co#
}
N 5900 7400 6100 7400 4
{
T 6150 7400 5 10 1 1 0 1 1
netname=Co
}
C 15000 5500 1 0 0 in-1.sym
{
T 15000 5600 5 10 1 1 0 7 1
refdes=Z
T 15000 6000 5 10 0 0 0 0 1
footprint=anchor
T 15000 5800 5 10 0 0 0 0 1
device=INPUT
}
C 9500 2200 1 0 0 vdd-1.sym
C 4900 2000 1 0 0 vdd-1.sym
C 4900 4000 1 0 0 vdd-1.sym
C 9800 400 1 0 1 gnd-1.sym
C 5200 200 1 0 1 gnd-1.sym
C 5200 2200 1 0 1 gnd-1.sym
N 10500 1800 10700 1800 4
{
T 10750 1800 5 10 1 1 0 1 1
netname=W0
}
N 10500 1600 10700 1600 4
{
T 10750 1600 5 10 1 1 0 1 1
netname=W0#
}
N 5900 1600 6100 1600 4
{
T 6150 1600 5 10 1 1 0 1 1
netname=W1
}
N 5900 1400 6100 1400 4
{
T 6150 1400 5 10 1 1 0 1 1
netname=W1#
}
N 5900 3600 6100 3600 4
{
T 6150 3600 5 10 1 1 0 1 1
netname=W2#
}
N 5900 3400 6100 3400 4
{
T 6150 3400 5 10 1 1 0 1 1
netname=W2
}
N 12400 4000 12200 4000 4
{
T 12150 4000 5 10 1 1 0 7 1
netname=W0
}
N 12400 3400 12200 3400 4
{
T 12150 3400 5 10 1 1 0 7 1
netname=W1#
}
N 12400 3800 12200 3800 4
{
T 12150 3800 5 10 1 1 0 7 1
netname=W0#
}
N 12400 3600 12200 3600 4
{
T 12150 3600 5 10 1 1 0 7 1
netname=W1
}
N 5900 5600 6100 5600 4
{
T 6150 5600 5 10 1 1 0 1 1
netname=BK
}
C 4900 6000 1 0 0 vdd-1.sym
C 5200 4200 1 0 1 gnd-1.sym
C 8700 1100 1 0 0 phi.sym
N 5900 5400 6100 5400 4
{
T 6150 5400 5 10 1 1 0 1 1
netname=BK#
}
C 13800 3900 1 0 0 out-1.sym
{
T 13800 4200 5 10 0 0 0 0 1
device=OUTPUT
T 13800 4400 5 10 0 0 0 0 1
footprint=anchor
T 14400 4000 5 10 1 1 0 1 1
refdes=WA
}
C 13800 3700 1 0 0 out-1.sym
{
T 13800 4000 5 10 0 0 0 0 1
device=OUTPUT
T 13800 4200 5 10 0 0 0 0 1
footprint=anchor
T 14400 3800 5 10 1 1 0 1 1
refdes=WX
}
C 13800 3500 1 0 0 out-1.sym
{
T 13800 3800 5 10 0 0 0 0 1
device=OUTPUT
T 13800 4000 5 10 0 0 0 0 1
footprint=anchor
T 14400 3600 5 10 1 1 0 1 1
refdes=WY
}
C 13800 3300 1 0 0 out-1.sym
{
T 13800 3600 5 10 0 0 0 0 1
device=OUTPUT
T 13800 3800 5 10 0 0 0 0 1
footprint=anchor
T 14400 3400 5 10 1 1 0 1 1
refdes=WU
}
C 9400 5500 1 0 0 dflipflop.sym
{
T 10750 5750 5 10 1 1 0 6 1
refdes=J
T 10200 6150 5 8 1 1 0 4 1
source=dflipflop.sch
}
N 11000 6600 11200 6600 4
{
T 11250 6600 5 10 1 1 0 1 1
netname=IJ#
}
N 9400 6300 9400 7000 4
{
T 9550 7050 5 10 1 1 0 3 1
netname=OJump#
}
C 9500 5800 1 90 0 phi.sym
C 10000 7000 1 0 0 vdd-1.sym
C 10100 5200 1 0 0 gnd-1.sym
C 7700 9400 1 0 0 in-1.sym
{
T 7700 9900 5 10 0 0 0 0 1
footprint=anchor
T 7700 9700 5 10 0 0 0 0 1
device=INPUT
T 7700 9500 5 10 1 1 0 7 1
refdes=O0
}
C 7700 9200 1 0 0 in-1.sym
{
T 7700 9700 5 10 0 0 0 0 1
footprint=anchor
T 7700 9500 5 10 0 0 0 0 1
device=INPUT
T 7700 9300 5 10 1 1 0 7 1
refdes=O1
}
N 8300 9300 8500 9300 4
{
T 8400 9300 5 10 1 1 0 3 1
netname=O1
}
N 8300 9500 8500 9500 4
{
T 8400 9500 5 10 1 1 0 3 1
netname=O0
}
C 8500 9400 1 0 0 resistor-load.sym
{
T 8800 9800 5 10 0 0 0 0 1
device=RESISTOR
T 9450 9500 5 10 1 1 0 1 1
refdes=R0
T 8900 9500 5 10 0 1 0 0 1
footprint=0603-load
T 8900 9500 5 10 0 1 0 0 1
value=rload
}
C 8500 9200 1 0 0 resistor-load.sym
{
T 8800 9600 5 10 0 0 0 0 1
device=RESISTOR
T 9450 9300 5 10 1 1 0 1 1
refdes=R1
T 8900 9300 5 10 0 1 0 0 1
footprint=0603-load
T 8900 9300 5 10 0 1 0 0 1
value=rload
}
C 8500 9000 1 0 0 resistor-load.sym
{
T 8800 9400 5 10 0 0 0 0 1
device=RESISTOR
T 9450 9100 5 10 1 1 0 1 1
refdes=R2
T 8900 9100 5 10 0 1 0 0 1
footprint=0603-load
T 8900 9100 5 10 0 1 0 0 1
value=rload
}
C 8500 8800 1 0 0 resistor-load.sym
{
T 8800 9200 5 10 0 0 0 0 1
device=RESISTOR
T 9450 8900 5 10 1 1 0 1 1
refdes=R3
T 8900 8900 5 10 0 1 0 0 1
footprint=0603-load
T 8900 8900 5 10 0 1 0 0 1
value=rload
}
C 8500 8600 1 0 0 resistor-load.sym
{
T 8800 9000 5 10 0 0 0 0 1
device=RESISTOR
T 9450 8700 5 10 1 1 0 1 1
refdes=R4
T 8900 8700 5 10 0 1 0 0 1
footprint=0603-load
T 8900 8700 5 10 0 1 0 0 1
value=rload
}
C 8500 8400 1 0 0 resistor-load.sym
{
T 8800 8800 5 10 0 0 0 0 1
device=RESISTOR
T 9450 8500 5 10 1 1 0 1 1
refdes=R5
T 8900 8500 5 10 0 1 0 0 1
footprint=0603-load
T 8900 8500 5 10 0 1 0 0 1
value=rload
}
C 8500 8200 1 0 0 resistor-load.sym
{
T 8800 8600 5 10 0 0 0 0 1
device=RESISTOR
T 9450 8300 5 10 1 1 0 1 1
refdes=R6
T 8900 8300 5 10 0 1 0 0 1
footprint=0603-load
T 8900 8300 5 10 0 1 0 0 1
value=rload
}
C 8500 8000 1 0 0 resistor-load.sym
{
T 8800 8400 5 10 0 0 0 0 1
device=RESISTOR
T 9450 8100 5 10 1 1 0 1 1
refdes=R7
T 8900 8100 5 10 0 1 0 0 1
footprint=0603-load
T 8900 8100 5 10 0 1 0 0 1
value=rload
}
N 9400 9500 9400 7900 4
{
T 9400 7850 5 10 1 1 0 5 1
netname=iRST#
}
C 7200 4100 1 0 0 in-1.sym
{
T 7550 4250 5 10 1 1 0 3 1
refdes=RST#
T 7200 4600 5 10 0 0 0 0 1
footprint=anchor
T 7200 4400 5 10 0 0 0 0 1
device=INPUT
}
C 8400 4600 1 0 0 vdd-1.sym
C 8500 2800 1 0 0 gnd-1.sym
C 7600 3500 1 0 0 phi.sym
C 10100 4600 1 0 0 vdd-1.sym
C 10200 2800 1 0 0 gnd-1.sym
C 2000 3400 1 0 0 in-1.sym
{
T 2000 3700 5 10 0 0 0 0 1
device=INPUT
T 2000 3900 5 10 0 0 0 0 1
footprint=anchor
T 2000 3500 5 10 1 1 0 7 1
refdes=I1#
}
C 2000 3600 1 0 0 in-1.sym
{
T 2000 3900 5 10 0 0 0 0 1
device=INPUT
T 2000 4100 5 10 0 0 0 0 1
footprint=anchor
T 2000 3700 5 10 1 1 0 7 1
refdes=I1
}
N 2600 3500 2800 3500 4
{
T 2850 3500 5 10 1 1 0 1 1
netname=I1#
}
N 2600 3700 2800 3700 4
{
T 2850 3700 5 10 1 1 0 1 1
netname=I1
}
C 2000 3800 1 0 0 in-1.sym
{
T 2000 4100 5 10 0 0 0 0 1
device=INPUT
T 2000 4300 5 10 0 0 0 0 1
footprint=anchor
T 2000 3900 5 10 1 1 0 7 1
refdes=I0#
}
C 2000 4000 1 0 0 in-1.sym
{
T 2000 4300 5 10 0 0 0 0 1
device=INPUT
T 2000 4500 5 10 0 0 0 0 1
footprint=anchor
T 2000 4100 5 10 1 1 0 7 1
refdes=I0
}
N 2600 3900 2800 3900 4
{
T 2850 3900 5 10 1 1 0 1 1
netname=I0#
}
N 2600 4100 2800 4100 4
{
T 2850 4100 5 10 1 1 0 1 1
netname=I0
}
N 8000 1700 7800 1700 4
{
T 7750 1700 5 10 1 1 0 7 1
netname=I6#
}
N 7800 1900 8000 1900 4
{
T 7750 1900 5 10 1 1 0 7 1
netname=I4#
}
N 11000 6400 11200 6400 4
{
T 11250 6400 5 10 1 1 0 1 1
netname=IJ
}
C 13500 5800 1 0 0 out-1.sym
{
T 13500 6100 5 10 0 0 0 0 1
device=OUTPUT
T 13500 6300 5 10 0 0 0 0 1
footprint=anchor
T 14100 5900 5 10 1 1 0 1 1
refdes=CON
}
N 12400 5700 12200 5700 4
{
T 12150 5700 5 10 1 1 0 7 1
netname=IJ
}
N 13500 5900 13200 5900 4
{
T 13350 5950 5 10 1 1 0 0 1
netname=CON
}
N 4100 5600 4300 5600 4
{
T 4050 5600 5 10 1 1 0 7 1
netname=PRE
}
N 13700 6900 13900 6900 4
{
T 13950 6900 5 10 1 1 0 1 1
netname=PRE
}
C 12500 6400 1 0 0 vdd-1.sym
C 13100 7200 1 0 0 vdd-1.sym
N 13300 5900 13300 6600 4
N 4100 1600 4300 1600 4
{
T 4050 1600 5 10 1 1 0 7 1
netname=I5
}
N 8600 6600 8600 6400 4
{
T 8600 6650 5 10 1 1 0 3 1
netname=CON
}
N 7500 6300 7700 6300 4
{
T 7450 6300 5 10 1 1 0 7 1
netname=O6
}
N 7500 6100 7700 6100 4
{
T 7450 6100 5 10 1 1 0 7 1
netname=O7
}
C 9000 5500 1 0 1 gnd-1.sym
C 10800 8900 1 0 0 not.sym
{
T 11150 9200 5 10 1 1 0 4 1
refdes=N0
}
C 11000 9500 1 0 0 vdd-1.sym
C 11300 8600 1 0 1 gnd-1.sym
C 13300 8900 1 0 0 not.sym
{
T 13650 9200 5 10 1 1 0 4 1
refdes=N1
}
C 13500 9500 1 0 0 vdd-1.sym
C 13800 8600 1 0 1 gnd-1.sym
C 11600 9100 1 0 0 out-1.sym
{
T 11600 9400 5 10 0 0 0 0 1
device=OUTPUT
T 11600 9600 5 10 0 0 0 0 1
footprint=anchor
T 12200 9200 5 10 1 1 0 1 1
refdes=K6#
}
C 14100 9100 1 0 0 out-1.sym
{
T 14100 9400 5 10 0 0 0 0 1
device=OUTPUT
T 14100 9600 5 10 0 0 0 0 1
footprint=anchor
T 14700 9200 5 10 1 1 0 1 1
refdes=K7#
}
C 8100 2300 1 0 0 vdd-1.sym
N 10800 9200 10600 9200 4
{
T 10550 9200 5 10 1 1 0 7 1
netname=O0
}
N 13300 9200 13100 9200 4
{
T 13050 9200 5 10 1 1 0 7 1
netname=O1
}
N 4100 6900 4300 6900 4
{
T 4050 6900 5 10 1 1 0 7 1
netname=CW#
}
C 12900 2400 1 0 0 vdd-1.sym
N 12400 2000 12200 2000 4
{
T 12150 2000 5 10 1 1 0 7 1
netname=I0
}
N 12400 1400 12200 1400 4
{
T 12150 1400 5 10 1 1 0 7 1
netname=I1#
}
N 12400 1800 12200 1800 4
{
T 12150 1800 5 10 1 1 0 7 1
netname=I0#
}
N 12400 1600 12200 1600 4
{
T 12150 1600 5 10 1 1 0 7 1
netname=I1
}
C 13800 1900 1 0 0 out-1.sym
{
T 13800 2200 5 10 0 0 0 0 1
device=OUTPUT
T 13800 2400 5 10 0 0 0 0 1
footprint=anchor
T 14400 2000 5 10 1 1 0 1 1
refdes=RA
}
C 13800 1700 1 0 0 out-1.sym
{
T 13800 2000 5 10 0 0 0 0 1
device=OUTPUT
T 13800 2200 5 10 0 0 0 0 1
footprint=anchor
T 14400 1800 5 10 1 1 0 1 1
refdes=RX
}
C 13800 1500 1 0 0 out-1.sym
{
T 13800 1800 5 10 0 0 0 0 1
device=OUTPUT
T 13800 2000 5 10 0 0 0 0 1
footprint=anchor
T 14400 1600 5 10 1 1 0 1 1
refdes=RY
}
C 13800 1300 1 0 0 out-1.sym
{
T 13800 1600 5 10 0 0 0 0 1
device=OUTPUT
T 13800 1800 5 10 0 0 0 0 1
footprint=anchor
T 14400 1400 5 10 1 1 0 1 1
refdes=RU
}
N 12400 1200 12200 1200 4
{
T 12150 1200 5 10 1 1 0 7 1
netname=BK
}
C 13200 2600 1 0 1 gnd-1.sym
B 3300 6250 3700 2000 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 3300 4250 3700 2000 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 3300 2250 3700 2000 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 3300 300 3700 1950 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 16000 7000 1 0 0 sp.sym
{
T 16700 7350 5 8 1 1 0 4 1
source=sp.sch
T 16700 7600 5 10 1 1 0 4 1
refdes=S
}
C 16500 8500 1 0 0 vdd-1.sym
C 16800 6700 1 0 1 gnd-1.sym
C 17400 8000 1 0 0 out-1.sym
{
T 17400 8300 5 10 0 0 0 0 1
device=OUTPUT
T 17400 8500 5 10 0 0 0 0 1
footprint=anchor
T 18000 8100 5 10 1 1 0 1 1
refdes=S0
}
C 17400 7800 1 0 0 out-1.sym
{
T 17400 8100 5 10 0 0 0 0 1
device=OUTPUT
T 17400 8300 5 10 0 0 0 0 1
footprint=anchor
T 18000 7900 5 10 1 1 0 1 1
refdes=S1
}
C 17400 7600 1 0 0 out-1.sym
{
T 17400 7900 5 10 0 0 0 0 1
device=OUTPUT
T 17400 8100 5 10 0 0 0 0 1
footprint=anchor
T 18000 7700 5 10 1 1 0 1 1
refdes=S2
}
C 17400 7400 1 0 0 out-1.sym
{
T 17400 7700 5 10 0 0 0 0 1
device=OUTPUT
T 17400 7900 5 10 0 0 0 0 1
footprint=anchor
T 18000 7500 5 10 1 1 0 1 1
refdes=S3
}
C 15600 600 1 0 0 decode.sym
{
T 16400 950 5 10 1 1 0 4 1
source=decode.sch
T 16400 2500 5 10 1 1 0 4 1
refdes=D
}
N 15400 5000 15600 5000 4
{
T 15350 5000 5 10 1 1 0 7 1
netname=O3
}
N 15600 4800 15400 4800 4
{
T 15350 4800 5 10 1 1 0 7 1
netname=O4
}
N 15400 5200 15600 5200 4
{
T 15350 5200 5 10 1 1 0 7 1
netname=O2
}
N 15400 4600 15600 4600 4
{
T 15350 4600 5 10 1 1 0 7 1
netname=O5
}
N 15400 4400 15600 4400 4
{
T 15350 4400 5 10 1 1 0 7 1
netname=O6
}
N 15400 4200 15600 4200 4
{
T 15350 4200 5 10 1 1 0 7 1
netname=O7
}
N 15600 2800 15400 2800 4
{
T 15350 2800 5 10 1 1 0 7 1
netname=I3#
}
N 15600 3000 15400 3000 4
{
T 15350 3000 5 10 1 1 0 7 1
netname=I3
}
N 15600 2400 15400 2400 4
{
T 15350 2400 5 10 1 1 0 7 1
netname=I4#
}
N 15600 2600 15400 2600 4
{
T 15350 2600 5 10 1 1 0 7 1
netname=I4
}
N 15600 2200 15400 2200 4
{
T 15350 2200 5 10 1 1 0 7 1
netname=I5
}
N 15600 2000 15400 2000 4
{
T 15350 2000 5 10 1 1 0 7 1
netname=I5#
}
N 15600 1800 15400 1800 4
{
T 15350 1800 5 10 1 1 0 7 1
netname=I6
}
N 15600 1600 15400 1600 4
{
T 15350 1600 5 10 1 1 0 7 1
netname=I6#
}
N 15600 1400 15400 1400 4
{
T 15350 1400 5 10 1 1 0 7 1
netname=I7
}
N 15600 1200 15400 1200 4
{
T 15350 1200 5 10 1 1 0 7 1
netname=I7#
}
N 15600 3200 15400 3200 4
{
T 15350 3200 5 10 1 1 0 7 1
netname=I2#
}
N 15600 3400 15400 3400 4
{
T 15350 3400 5 10 1 1 0 7 1
netname=I2
}
N 15600 6000 15400 6000 4
{
T 15350 6000 5 10 1 1 0 7 1
netname=Co
}
N 17200 4400 17400 4400 4
{
T 17450 4400 5 10 1 1 0 1 1
netname=CW#
}
C 16200 6400 1 0 0 vdd-1.sym
C 16300 300 1 0 0 gnd-1.sym
C 17400 5900 1 0 0 out-1.sym
{
T 17400 6200 5 10 0 0 0 0 1
device=OUTPUT
T 17400 6400 5 10 0 0 0 0 1
footprint=anchor
T 18000 6000 5 10 1 1 0 1 1
refdes=Inc
}
C 17200 5700 1 0 0 out-1.sym
{
T 17200 6000 5 10 0 0 0 0 1
device=OUTPUT
T 17200 6200 5 10 0 0 0 0 1
footprint=anchor
T 17800 5800 5 10 1 1 0 1 1
refdes=Jump
}
C 17400 5300 1 0 0 out-1.sym
{
T 17400 5600 5 10 0 0 0 0 1
device=OUTPUT
T 17400 5800 5 10 0 0 0 0 1
footprint=anchor
T 18000 5400 5 10 1 1 0 1 1
refdes=Ret
}
C 17200 3900 1 0 0 out-1.sym
{
T 17200 4200 5 10 0 0 0 0 1
device=OUTPUT
T 17200 4400 5 10 0 0 0 0 1
footprint=anchor
T 17800 4000 5 10 1 1 0 1 1
refdes=CR
}
C 17200 3700 1 0 0 out-1.sym
{
T 17200 4000 5 10 0 0 0 0 1
device=OUTPUT
T 17200 4200 5 10 0 0 0 0 1
footprint=anchor
T 17800 3800 5 10 1 1 0 1 1
refdes=CS#
}
C 17200 3500 1 0 0 out-1.sym
{
T 17200 3800 5 10 0 0 0 0 1
device=OUTPUT
T 17200 4000 5 10 0 0 0 0 1
footprint=anchor
T 17800 3600 5 10 1 1 0 1 1
refdes=CoE#
}
C 17200 3300 1 0 0 out-1.sym
{
T 17200 3600 5 10 0 0 0 0 1
device=OUTPUT
T 17200 3800 5 10 0 0 0 0 1
footprint=anchor
T 17800 3400 5 10 1 1 0 1 1
refdes=AR#
}
C 17200 3100 1 0 0 out-1.sym
{
T 17200 3400 5 10 0 0 0 0 1
device=OUTPUT
T 17200 3600 5 10 0 0 0 0 1
footprint=anchor
T 17800 3200 5 10 1 1 0 1 1
refdes=AS
}
C 17200 2900 1 0 0 out-1.sym
{
T 17200 3200 5 10 0 0 0 0 1
device=OUTPUT
T 17200 3400 5 10 0 0 0 0 1
footprint=anchor
T 17800 3000 5 10 1 1 0 1 1
refdes=AND
}
C 17200 2700 1 0 0 out-1.sym
{
T 17200 3000 5 10 0 0 0 0 1
device=OUTPUT
T 17200 3200 5 10 0 0 0 0 1
footprint=anchor
T 17800 2800 5 10 1 1 0 1 1
refdes=OR
}
C 17200 2500 1 0 0 out-1.sym
{
T 17200 2800 5 10 0 0 0 0 1
device=OUTPUT
T 17200 3000 5 10 0 0 0 0 1
footprint=anchor
T 17800 2600 5 10 1 1 0 1 1
refdes=N#
}
C 17200 1700 1 0 0 out-1.sym
{
T 17200 2000 5 10 0 0 0 0 1
device=OUTPUT
T 17200 2200 5 10 0 0 0 0 1
footprint=anchor
T 17800 1800 5 10 1 1 0 1 1
refdes=IN#
}
C 17200 1500 1 0 0 out-1.sym
{
T 17200 1800 5 10 0 0 0 0 1
device=OUTPUT
T 17200 2000 5 10 0 0 0 0 1
footprint=anchor
T 17800 1600 5 10 1 1 0 1 1
refdes=OUT
}
C 17200 1300 1 0 0 out-1.sym
{
T 17200 1600 5 10 0 0 0 0 1
device=OUTPUT
T 17200 1800 5 10 0 0 0 0 1
footprint=anchor
T 17800 1400 5 10 1 1 0 1 1
refdes=MW
}
C 17200 1100 1 0 0 out-1.sym
{
T 17200 1400 5 10 0 0 0 0 1
device=OUTPUT
T 17200 1600 5 10 0 0 0 0 1
footprint=anchor
T 17800 1200 5 10 1 1 0 1 1
refdes=MR#
}
N 17200 5200 17400 5200 4
{
T 17450 5200 5 10 1 1 0 1 1
netname=OJump#
}
N 16000 8100 15800 8100 4
{
T 15750 8100 5 10 1 1 0 7 1
netname=Ret
}
N 16000 7900 15800 7900 4
{
T 15750 7900 5 10 1 1 0 7 1
netname=Push#
}
C 15800 7500 1 0 0 phi.sym
C 15300 3600 1 0 0 phi1.sym
C 17200 4900 1 0 0 out-1.sym
{
T 17200 5200 5 10 0 0 0 0 1
device=OUTPUT
T 17200 5400 5 10 0 0 0 0 1
footprint=anchor
T 17800 5000 5 10 1 1 0 1 1
refdes=VPush
}
N 17200 5600 17750 5600 4
{
T 17800 5600 5 10 1 1 0 1 1
netname=Push#
}
C 2000 7800 1 0 0 in-1.sym
{
T 2000 8300 5 10 0 0 0 0 1
footprint=anchor
T 2000 8100 5 10 0 0 0 0 1
device=INPUT
T 2400 8000 5 10 1 1 0 7 1
refdes=Vdd
}
C 2000 7600 1 0 0 in-1.sym
{
T 2000 8100 5 10 0 0 0 0 1
footprint=anchor
T 2000 7900 5 10 0 0 0 0 1
device=INPUT
T 2500 7600 5 10 1 1 0 7 1
refdes=GND
}
C 2400 7900 1 0 0 vdd-1.sym
C 2500 7400 1 0 0 gnd-1.sym
C 11600 8000 1 0 0 in-1.sym
{
T 11600 8100 5 10 1 1 0 7 1
refdes=ϕin
T 11600 8500 5 10 0 0 0 0 1
footprint=anchor
T 11600 8300 5 10 0 0 0 0 1
device=INPUT
}
N 17400 5400 17200 5400 4
{
T 17200 5400 5 10 1 1 0 0 1
netname=Ret
}
C 8100 5400 1 0 1 gnd-1.sym
C 7800 6700 1 0 0 vdd-1.sym
C 7700 5700 1 0 0 nor.sym
{
T 8100 6200 5 10 1 1 0 4 1
refdes=U1
}
N 8900 6800 8900 7000 4
{
T 8800 7050 5 10 1 1 0 3 1
netname=iRST#
}
N 12700 4700 12500 4700 4
{
T 12450 4700 5 10 1 1 0 7 1
netname=W2#
}
C 12400 5400 1 0 0 nor3.sym
{
T 12800 5900 5 10 1 1 0 4 1
refdes=U3
}
C 12600 5100 1 0 0 gnd-1.sym
C 12400 2900 1 0 0 fourpd.sym
{
T 13100 3200 5 8 1 1 0 4 1
source=fourpd.sch
T 13100 3800 5 10 1 1 0 4 1
refdes=W
}
C 12700 4400 1 0 0 pmos-switch.sym
{
T 12925 4700 5 8 1 1 0 1 1
refdes=M2
T 12800 5200 5 10 0 1 0 0 1
value=PMOS_switch
T 13200 5000 5 10 0 1 0 0 1
footprint=sot23-pmos
T 14200 5000 5 10 0 1 0 0 1
device=PMOS
}
N 13100 4500 13100 4400 4
{
T 13100 4525 5 6 1 1 0 3 1
netname=wh
}
C 12900 7700 1 270 1 phi1.sym
C 12500 7500 1 0 0 gnd-1.sym
C 12400 8400 1 0 0 vdd-1.sym
C 13100 8400 1 90 1 phi.sym
C 13000 7900 1 0 0 out-1.sym
{
T 13000 8200 5 10 0 0 0 0 1
device=OUTPUT
T 13000 8400 5 10 0 0 0 0 1
footprint=anchor
T 13600 8000 5 10 1 1 0 1 1
refdes=ϕ1
}
C 13000 8100 1 0 0 out-1.sym
{
T 13000 8400 5 10 0 0 0 0 1
device=OUTPUT
T 13000 8600 5 10 0 0 0 0 1
footprint=anchor
T 13600 8200 5 10 1 1 0 1 1
refdes=ϕ
}
C 13200 200 1 0 1 gnd-1.sym
N 12400 1000 12200 1000 4
{
T 12150 1000 5 10 1 1 0 7 1
netname=BK#
}
C 12200 7800 1 0 0 noverlap.sym
{
T 12500 8100 5 10 1 1 0 4 1
refdes=P
}
N 13100 4900 13300 4900 4
N 13300 4900 13300 4400 4
C 16300 8900 1 0 0 cnot.sym
{
T 16625 9200 5 10 1 1 0 4 1
refdes=N
}
C 16100 9300 1 180 1 phi.sym
C 17400 9100 1 0 1 phin.sym
C 16500 9500 1 0 0 vdd-1.sym
C 16600 8600 1 0 0 gnd-1.sym
C 15700 7300 1 0 0 phin.sym
N 13000 8000 12900 8000 4
N 13000 8200 12900 8200 4
N 8800 1800 8900 1800 4
{
T 8850 1825 5 6 1 1 0 3 1
netname=iw0
}
N 8500 6200 8600 6200 4
{
T 8550 6175 5 6 1 1 0 5 1
netname=okj
}
C 4300 4500 1 0 0 dflipflops.sym
{
T 5650 4750 5 10 1 1 0 6 1
refdes=K
T 5100 5200 5 10 1 1 0 4 1
source=dflipflops.sch
}
C 8900 700 1 0 0 diplatch.sym
{
T 10250 950 5 10 1 1 0 6 1
refdes=W0
T 9700 1400 5 10 1 1 0 4 1
source=diplatch.sch
}
C 4300 500 1 0 0 dilatch.sym
{
T 5650 750 5 10 1 1 0 6 1
refdes=W1
T 5100 1200 5 10 1 1 0 4 1
source=dilatch.sch
}
C 4300 2500 1 0 0 dilatch.sym
{
T 5650 2750 5 10 1 1 0 6 1
refdes=W2
T 5100 3200 5 10 1 1 0 4 1
source=dilatch.sch
}
C 4100 900 1 0 0 phi.sym
C 4100 2900 1 0 0 phi.sym
C 8000 1300 1 0 0 nor.sym
{
T 8400 1800 5 10 1 1 0 4 1
refdes=G
}
C 8200 1000 1 0 0 gnd-1.sym
C 12400 500 1 0 0 fiveof8.sym
{
T 13100 800 5 8 1 1 0 4 1
source=fiveof8.sch
T 13200 1000 5 10 1 1 0 4 1
refdes=R
}
C 13800 1100 1 0 0 out-1.sym
{
T 13800 1400 5 10 0 0 0 0 1
device=OUTPUT
T 13800 1600 5 10 0 0 0 0 1
footprint=anchor
T 14400 1200 5 10 1 1 0 1 1
refdes=RK
}
C 8600 5800 1 0 0 nand.sym
{
T 9000 6300 5 10 1 1 0 4 1
refdes=U2
}
C 9600 3400 1 90 0 phi.sym
N 11100 4200 11300 4200 4
{
T 11200 4250 5 10 1 1 0 3 1
netname=iRST#
}
N 11100 4000 11300 4000 4
{
T 11200 3950 5 10 1 1 0 5 1
netname=iRST
}
C 9500 3100 1 0 0 sramcellsw.sym
{
T 10850 3350 5 10 1 1 0 6 1
refdes=U6
T 10300 3800 5 8 1 1 0 4 1
source=sramcellsw.sch
}
C 7800 3100 1 0 0 dilatch.sym
{
T 9150 3350 5 10 1 1 0 6 1
refdes=U5
T 8600 3825 5 10 1 1 0 4 1
source=dilatch.sch
}
N 17200 2200 17400 2200 4
{
T 17450 2200 5 10 1 1 0 1 1
netname=MPre#
}
C 12900 6600 1 0 0 not.sym
{
T 13250 6900 5 10 1 1 0 4 1
refdes=U4
}
N 12900 6900 12700 6900 4
{
T 12650 6900 5 10 1 1 0 7 1
netname=MPre#
}
N 15600 5800 15400 5800 4
{
T 15350 5800 5 10 1 1 0 7 1
netname=Co#
}
B 7000 5100 4600 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 7000 2700 4600 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 7000 300 4600 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 7000 7500 3200 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 12650 8650 2550 1150 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 10200 8650 2450 1150 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 10200 7500 4600 1150 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 4100 8800 1 0 0 not.sym
{
T 4450 9100 5 10 1 1 0 4 1
refdes=N2
}
C 4300 9400 1 0 0 vdd-1.sym
N 5200 8900 5000 8900 4
{
T 5000 8850 5 10 1 1 0 5 1
netname=PRE
}
N 3900 9100 4100 9100 4
{
T 3850 9100 5 10 1 1 0 7 1
netname=MR#
}
C 6000 8900 1 0 0 out-1.sym
{
T 6000 9200 5 10 0 0 0 0 1
device=OUTPUT
T 6000 9400 5 10 0 0 0 0 1
footprint=anchor
T 6600 9000 5 10 1 1 0 1 1
refdes=QE
}
N 17200 1200 17200 1000 4
{
T 17225 1000 5 10 1 1 0 1 1
netname=MR#
}
C 5200 8500 1 0 0 nor.sym
{
T 5600 9000 5 10 1 1 0 4 1
refdes=U7
}
C 5300 9500 1 0 0 vdd-1.sym
C 5400 8200 1 0 0 gnd-1.sym
N 4900 9100 5200 9100 4
C 4400 8500 1 0 0 gnd-1.sym
B 11600 5100 3200 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 11600 2700 3200 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 11600 300 3200 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 13500 4800 1 0 1 phi.sym
B 3300 8250 3700 1550 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 14800 300 3700 6400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 1600 300 1700 9500 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 4100 4900 1 0 0 phi.sym
L 15200 9800 18500 9800 5 0 1 0 -1 -1
L 18500 9800 18500 6700 5 0 1 0 -1 -1
N 17400 6000 17200 6000 4
{
T 17300 6025 5 10 1 1 0 3 1
netname=Inc
}
C 2100 6400 1 270 0 led-green.sym
{
T 2700 6400 5 10 0 0 270 0 1
device=LED
T 2400 6000 5 10 0 1 270 0 1
value=ledgreen
T 2100 6300 5 10 1 1 0 6 1
refdes=D1
T 2200 6200 5 10 0 1 0 0 1
footprint=0805-diode
}
C 2300 5000 1 90 0 resistor-1.sym
{
T 1900 5300 5 10 0 0 90 0 1
device=RESISTOR
T 2150 5700 5 10 1 1 0 6 1
refdes=R8
T 2100 5400 5 10 1 1 0 6 1
value=1k5
T 2200 5300 5 10 0 1 0 0 1
footprint=0603
}
C 2300 7000 1 270 0 in-1.sym
{
T 2800 7000 5 10 0 0 270 3 1
footprint=anchor
T 2600 7000 5 10 0 0 270 3 1
device=INPUT
T 2400 7000 5 10 1 1 0 3 1
refdes=Bling
}
C 2500 6400 1 270 0 led-red.sym
{
T 3100 6400 5 10 0 0 270 0 1
device=LED
T 2800 6000 5 10 0 1 270 0 1
value=ledred
T 2700 6300 5 10 1 1 0 0 1
refdes=D2
T 2600 6100 5 10 0 1 0 0 1
footprint=0805-diode
}
C 2700 5000 1 90 0 resistor-1.sym
{
T 2300 5300 5 10 0 0 90 0 1
device=RESISTOR
T 2650 5200 5 10 1 1 0 2 1
refdes=R9
T 2700 5400 5 10 1 1 0 0 1
value=1k5
T 2600 5400 5 10 0 1 0 0 1
footprint=0603
}
N 2600 4800 2600 5000 4
{
T 2600 4750 5 10 1 1 0 5 1
netname=Inc
}
N 2200 4800 2200 5000 4
{
T 2200 4750 5 10 1 1 0 5 1
netname=Co#
}
N 2200 6400 2600 6400 4
N 9500 4200 9400 4200 4
{
T 9450 4225 5 10 1 1 0 3 1
netname=lR#
}
N 9500 4000 9400 4000 4
{
T 9450 3975 5 10 1 1 0 5 1
netname=lR
}
