--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml led_mover.twx led_mover.ncd -o led_mover.twr led_mover.pcf -ucf
led_mover.ucf

Design file:              led_mover.ncd
Physical constraint file: led_mover.pcf
Device,package,speed:     xc3s2000,fg456,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DIP<0>      |    7.268(R)|   -2.353(R)|clk_BUFGP         |   0.000|
DIP<1>      |    7.725(R)|   -2.363(R)|clk_BUFGP         |   0.000|
power       |    7.324(R)|   -2.500(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    9.640(R)|clk_BUFGP         |   0.000|
LED<1>      |    9.635(R)|clk_BUFGP         |   0.000|
LED<2>      |    9.668(R)|clk_BUFGP         |   0.000|
LED<3>      |    9.726(R)|clk_BUFGP         |   0.000|
LED<4>      |   10.670(R)|clk_BUFGP         |   0.000|
LED<5>      |    9.987(R)|clk_BUFGP         |   0.000|
LED<6>      |    9.981(R)|clk_BUFGP         |   0.000|
LED<7>      |    9.698(R)|clk_BUFGP         |   0.000|
LED<8>      |   15.819(R)|clk_BUFGP         |   0.000|
LED<9>      |   14.392(R)|clk_BUFGP         |   0.000|
LED<10>     |   14.276(R)|clk_BUFGP         |   0.000|
LED<11>     |   13.879(R)|clk_BUFGP         |   0.000|
LED<12>     |   13.726(R)|clk_BUFGP         |   0.000|
LED<13>     |   13.688(R)|clk_BUFGP         |   0.000|
LED<14>     |   13.489(R)|clk_BUFGP         |   0.000|
LED<15>     |   12.968(R)|clk_BUFGP         |   0.000|
LED<16>     |   11.125(R)|clk_BUFGP         |   0.000|
LED<17>     |   11.038(R)|clk_BUFGP         |   0.000|
LED<18>     |   11.271(R)|clk_BUFGP         |   0.000|
LED<19>     |   10.731(R)|clk_BUFGP         |   0.000|
LED<20>     |   10.416(R)|clk_BUFGP         |   0.000|
LED<21>     |   10.191(R)|clk_BUFGP         |   0.000|
LED<22>     |   11.407(R)|clk_BUFGP         |   0.000|
LED<23>     |   10.086(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.227|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 04 14:33:43 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 186 MB



