// Seed: 3355668598
module module_0;
  assign module_2.id_2 = 0;
  id_1(
      -1'b0, -1 != 1, ""
  );
endmodule
module module_1 ();
  supply1 id_1, id_2 = 1'b0;
  assign id_1 = id_2;
  wire id_3;
  wire id_4;
  wand id_5, id_6 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  supply1 id_8;
  parameter id_9 = -1;
  always begin : LABEL_0
    id_3 = -1;
    id_6 = id_7;
  end
  function id_10;
    input id_11;
    id_3 <= id_9;
  endfunction
  module_0 modCall_1 ();
  always id_9 <= -1'd0 && id_9;
  parameter id_12 = id_8;
  logic [7:0] id_13;
  assign id_11 = id_1;
  parameter id_14 = 1'b0;
  assign id_10 = 1;
  id_15(
      (1), 1, id_13[-1] (id_7 & id_5 === id_2)
  );
  wire id_16;
endmodule
