Simulator report for mic1
Fri Oct 25 15:45:42 2024
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 1.6 us        ;
; Simulation Netlist Size     ; 1009 nodes    ;
; Simulation Coverage         ;      26.10 %  ;
; Total Number of Transitions ; 1800          ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; Cyclone II    ;
; Device                      ; EP2C15AF484C6 ;
+-----------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                              ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                                                               ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                 ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                  ;               ;
; Vector input source                                                                        ; C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH_test_files/DATAPATH_PORTAS.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                   ; On            ;
; Check outputs                                                                              ; Off                                                                                                  ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                   ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                   ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                   ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                   ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                  ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                  ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                  ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                  ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                  ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                  ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                   ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                           ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                  ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                  ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                 ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      26.10 % ;
; Total nodes checked                                 ; 1009         ;
; Total output ports checked                          ; 996          ;
; Total output ports with complete 1/0-value coverage ; 260          ;
; Total output ports with no 1/0-value coverage       ; 526          ;
; Total output ports with no 1-value coverage         ; 710          ;
; Total output ports with no 0-value coverage         ; 552          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                           ; Output Port Name                                                                                                    ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~0                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~0                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~1                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~1                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~3                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~3                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~4                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~4                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~5                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~5                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~6                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~6                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~8                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~8                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~9                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~9                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~11                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~11                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|decoder2to4:inst2|inst2~0          ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|decoder2to4:inst2|inst2~0          ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0         ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~21                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~21                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~22                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~22                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~110                                                                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~110                                                                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~114                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~114                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~115                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~115                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~124                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~124                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~125                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~125                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~126                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~126                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~129                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~129                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~130                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~130                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~131                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~131                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~134                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~134                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~135                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~135                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~136                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~136                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~138                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~138                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~139                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~139                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~140                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~140                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~141                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~141                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~142                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~142                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~143                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~143                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~145                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~145                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst43                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst43                              ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1         ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1         ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[31]~0                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[31]~0                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[29]~2                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[29]~2                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[29]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[29]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[28]~3                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[28]~3                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[28]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[28]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[27]~4                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[27]~4                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[27]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[27]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[26]~5                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[26]~5                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[26]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[26]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[25]~6                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[25]~6                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[25]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[25]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~1                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[24]~7                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[24]~7                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[24]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[24]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[23]~8                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[23]~8                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[23]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[23]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~1                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[22]~9                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[22]~9                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[22]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[22]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[21]~10                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[21]~10                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[21]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[21]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~1                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~1                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[19]~12                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[19]~12                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[19]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[19]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~1                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[18]~13                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[18]~13                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[18]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[18]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[14]~17                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[14]~17                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[14]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[14]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[12]~19                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[12]~19                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[12]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[12]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[11]~20                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[11]~20                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[11]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[11]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[10]~21                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[10]~21                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[10]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[10]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~1                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[6]                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[6]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[5]                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[5]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[4]                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[4]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[3]                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[3]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[2]                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[2]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[1]                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[1]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[0]                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[0]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13                                                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13                                                                  ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[31]~0                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[31]~0                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[29]~2                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[29]~2                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[28]~3                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[28]~3                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[27]~4                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[27]~4                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[26]~5                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[26]~5                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[25]~6                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[25]~6                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[24]~7                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[24]~7                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[23]~8                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[23]~8                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[22]~9                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[22]~9                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[21]~10                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[21]~10                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[19]~12                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[19]~12                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[18]~13                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[18]~13                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[14]~17                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[14]~17                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[12]~19                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[12]~19                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[11]~20                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[11]~20                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[10]~21                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[10]~21                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[6]~25                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[6]~25                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[5]~26                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[5]~26                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[4]~27                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[4]~27                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[3]~28                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[3]~28                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[2]~29                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[2]~29                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[1]~30                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[1]~30                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[0]~31                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[0]~31                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst14                                                                  ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst14                                                                  ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12                                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12                                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12                                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12                                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12                                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12                                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12                                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12                                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12                                               ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~3                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~3                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~0                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~0                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12                                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12                                               ; combout          ;
; |CPU|MDR_OUT[31]                                                                                                    ; |CPU|MDR_OUT[31]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[28]                                                                                                    ; |CPU|MDR_OUT[28]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[3]                                                                                                     ; |CPU|MDR_OUT[3]                                                                                                     ; padio            ;
; |CPU|MDR_OUT[2]                                                                                                     ; |CPU|MDR_OUT[2]                                                                                                     ; padio            ;
; |CPU|MDR_OUT[1]                                                                                                     ; |CPU|MDR_OUT[1]                                                                                                     ; padio            ;
; |CPU|MDR_OUT[0]                                                                                                     ; |CPU|MDR_OUT[0]                                                                                                     ; padio            ;
; |CPU|PC[1]                                                                                                          ; |CPU|PC[1]                                                                                                          ; padio            ;
; |CPU|PC[0]                                                                                                          ; |CPU|PC[0]                                                                                                          ; padio            ;
; |CPU|MIR[19]                                                                                                        ; |CPU|MIR[19]~corein                                                                                                 ; combout          ;
; |CPU|MIR[20]                                                                                                        ; |CPU|MIR[20]~corein                                                                                                 ; combout          ;
; |CPU|MIR[18]                                                                                                        ; |CPU|MIR[18]~corein                                                                                                 ; combout          ;
; |CPU|MIR[3]                                                                                                         ; |CPU|MIR[3]~corein                                                                                                  ; combout          ;
; |CPU|MIR[2]                                                                                                         ; |CPU|MIR[2]~corein                                                                                                  ; combout          ;
; |CPU|MIR[1]                                                                                                         ; |CPU|MIR[1]~corein                                                                                                  ; combout          ;
; |CPU|MIR[0]                                                                                                         ; |CPU|MIR[0]~corein                                                                                                  ; combout          ;
; |CPU|MIR[21]                                                                                                        ; |CPU|MIR[21]~corein                                                                                                 ; combout          ;
; |CPU|MIR[16]                                                                                                        ; |CPU|MIR[16]~corein                                                                                                 ; combout          ;
; |CPU|CLOCK                                                                                                          ; |CPU|CLOCK~corein                                                                                                   ; combout          ;
; |CPU|MIR[5]                                                                                                         ; |CPU|MIR[5]~corein                                                                                                  ; combout          ;
; |CPU|MIR[8]                                                                                                         ; |CPU|MIR[8]~corein                                                                                                  ; combout          ;
; |CPU|MIR[9]                                                                                                         ; |CPU|MIR[9]~corein                                                                                                  ; combout          ;
; |CPU|MIR[15]                                                                                                        ; |CPU|MIR[15]~corein                                                                                                 ; combout          ;
; |CPU|MIR[11]                                                                                                        ; |CPU|MIR[11]~corein                                                                                                 ; combout          ;
; |CPU|MIR[13]                                                                                                        ; |CPU|MIR[13]~corein                                                                                                 ; combout          ;
; |CPU|MIR[12]                                                                                                        ; |CPU|MIR[12]~corein                                                                                                 ; combout          ;
; |CPU|MIR[14]                                                                                                        ; |CPU|MIR[14]~corein                                                                                                 ; combout          ;
; |CPU|MIR[4]                                                                                                         ; |CPU|MIR[4]~corein                                                                                                  ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                      ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12~clkctrl                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                      ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst~feeder                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst14~feeder                                                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|inst14~feeder                                                           ; combout          ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                           ; Output Port Name                                                                                                    ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                           ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~2                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~2                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~7                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~7                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~10                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~10                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~12                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~12                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~2                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~2                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~13                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~13                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~14                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~14                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~15                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~15                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~16                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~16                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~17                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~17                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~18                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~18                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~19                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~19                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~20                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~20                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~23                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~23                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~24                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~24                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~25                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~25                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~26                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~26                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~27                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~27                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~28                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~28                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~29                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~29                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~30                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~30                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~31                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~31                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~32                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~32                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~33                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~33                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~34                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~34                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~35                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~35                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~36                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~36                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~37                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~37                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~38                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~38                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~39                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~39                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~40                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~40                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst43                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst43                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~41                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~41                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~42                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~42                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~43                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~43                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~44                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~44                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~45                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~45                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~46                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~46                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~47                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~47                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~48                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~48                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~49                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~49                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~50                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~50                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~51                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~51                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~52                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~52                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~53                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~53                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~54                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~54                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~55                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~55                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~56                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~56                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~57                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~57                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~58                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~58                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~59                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~59                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~60                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~60                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~61                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~61                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~62                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~62                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~63                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~63                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~64                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~64                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~65                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~65                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~66                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~66                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~67                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~67                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~68                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~68                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~69                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~69                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~70                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~70                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~71                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~71                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~72                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~72                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst43                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst43                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~73                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~73                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~74                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~74                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~75                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~75                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~76                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~76                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst43                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst43                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~77                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~77                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~78                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~78                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~79                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~79                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~80                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~80                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst43                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst43                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~81                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~81                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~82                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~82                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~83                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~83                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~84                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~84                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst43                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst43                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~85                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~85                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~86                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~86                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~87                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~87                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~88                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~88                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst43                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst43                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~89                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~89                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~90                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~90                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~91                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~91                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~92                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~92                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst43                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst43                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~93                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~93                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~94                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~94                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~95                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~95                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~96                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~96                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst43                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst43                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~97                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~97                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~98                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~98                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~99                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~99                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~100                                                                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~100                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst43                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst43                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~101                                                                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~101                                                                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~102                                                                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~102                                                                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~103                                                                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~103                                                                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~104                                                                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~104                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst43                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst43                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~105                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~105                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~106                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~106                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~107                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~107                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~108                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~108                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~109                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~109                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~111                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~111                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~112                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~112                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~113                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~113                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~116                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~116                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~117                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~117                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~118                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~118                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~119                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~119                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~120                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~120                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst43                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst43                             ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~121                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~121                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~122                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~122                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~123                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~123                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~127                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~127                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~128                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~128                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~132                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~132                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~133                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~133                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~137                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~137                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~144                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~144                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~1  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~1  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[30]~1                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[30]~1                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[30]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[30]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~1                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[20]~11                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[20]~11                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[20]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[20]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~1                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~1                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[17]~14                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[17]~14                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[17]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[17]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~0                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~0                             ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~1                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~1                             ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[16]~15                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[16]~15                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[16]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[16]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~1                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~1                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[15]~16                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[15]~16                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[15]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[15]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[13]~18                                                                    ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[13]~18                                                                    ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[13]                                                                       ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[13]                                                                       ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[9]~22                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[9]~22                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[9]                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[9]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[8]~23                                                                     ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[8]~23                                                                     ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[8]                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[8]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[7]                                                                        ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|inst1[7]                                                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[30]~1                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[30]~1                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[20]~11                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[20]~11                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[17]~14                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[17]~14                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[16]~15                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[16]~15                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[15]~16                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[15]~16                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[13]~18                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[13]~18                                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[9]~22                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[9]~22                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[8]~23                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[8]~23                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[7]~24                                         ; |CPU|DATAPATH:inst|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[7]~24                                         ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12                                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12                                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12                                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12                                                ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2   ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |CPU|MAR[31]                                                                                                        ; |CPU|MAR[31]                                                                                                        ; padio            ;
; |CPU|MAR[30]                                                                                                        ; |CPU|MAR[30]                                                                                                        ; padio            ;
; |CPU|MAR[29]                                                                                                        ; |CPU|MAR[29]                                                                                                        ; padio            ;
; |CPU|MAR[28]                                                                                                        ; |CPU|MAR[28]                                                                                                        ; padio            ;
; |CPU|MAR[27]                                                                                                        ; |CPU|MAR[27]                                                                                                        ; padio            ;
; |CPU|MAR[26]                                                                                                        ; |CPU|MAR[26]                                                                                                        ; padio            ;
; |CPU|MAR[25]                                                                                                        ; |CPU|MAR[25]                                                                                                        ; padio            ;
; |CPU|MAR[24]                                                                                                        ; |CPU|MAR[24]                                                                                                        ; padio            ;
; |CPU|MAR[23]                                                                                                        ; |CPU|MAR[23]                                                                                                        ; padio            ;
; |CPU|MAR[22]                                                                                                        ; |CPU|MAR[22]                                                                                                        ; padio            ;
; |CPU|MAR[21]                                                                                                        ; |CPU|MAR[21]                                                                                                        ; padio            ;
; |CPU|MAR[20]                                                                                                        ; |CPU|MAR[20]                                                                                                        ; padio            ;
; |CPU|MAR[19]                                                                                                        ; |CPU|MAR[19]                                                                                                        ; padio            ;
; |CPU|MAR[18]                                                                                                        ; |CPU|MAR[18]                                                                                                        ; padio            ;
; |CPU|MAR[17]                                                                                                        ; |CPU|MAR[17]                                                                                                        ; padio            ;
; |CPU|MAR[16]                                                                                                        ; |CPU|MAR[16]                                                                                                        ; padio            ;
; |CPU|MAR[15]                                                                                                        ; |CPU|MAR[15]                                                                                                        ; padio            ;
; |CPU|MAR[14]                                                                                                        ; |CPU|MAR[14]                                                                                                        ; padio            ;
; |CPU|MAR[13]                                                                                                        ; |CPU|MAR[13]                                                                                                        ; padio            ;
; |CPU|MAR[12]                                                                                                        ; |CPU|MAR[12]                                                                                                        ; padio            ;
; |CPU|MAR[11]                                                                                                        ; |CPU|MAR[11]                                                                                                        ; padio            ;
; |CPU|MAR[10]                                                                                                        ; |CPU|MAR[10]                                                                                                        ; padio            ;
; |CPU|MAR[9]                                                                                                         ; |CPU|MAR[9]                                                                                                         ; padio            ;
; |CPU|MAR[8]                                                                                                         ; |CPU|MAR[8]                                                                                                         ; padio            ;
; |CPU|MAR[7]                                                                                                         ; |CPU|MAR[7]                                                                                                         ; padio            ;
; |CPU|MAR[6]                                                                                                         ; |CPU|MAR[6]                                                                                                         ; padio            ;
; |CPU|MAR[5]                                                                                                         ; |CPU|MAR[5]                                                                                                         ; padio            ;
; |CPU|MAR[4]                                                                                                         ; |CPU|MAR[4]                                                                                                         ; padio            ;
; |CPU|MAR[3]                                                                                                         ; |CPU|MAR[3]                                                                                                         ; padio            ;
; |CPU|MAR[2]                                                                                                         ; |CPU|MAR[2]                                                                                                         ; padio            ;
; |CPU|MAR[1]                                                                                                         ; |CPU|MAR[1]                                                                                                         ; padio            ;
; |CPU|MAR[0]                                                                                                         ; |CPU|MAR[0]                                                                                                         ; padio            ;
; |CPU|MBR_OUT[7]                                                                                                     ; |CPU|MBR_OUT[7]                                                                                                     ; padio            ;
; |CPU|MBR_OUT[5]                                                                                                     ; |CPU|MBR_OUT[5]                                                                                                     ; padio            ;
; |CPU|MBR_OUT[2]                                                                                                     ; |CPU|MBR_OUT[2]                                                                                                     ; padio            ;
; |CPU|MBR_OUT[0]                                                                                                     ; |CPU|MBR_OUT[0]                                                                                                     ; padio            ;
; |CPU|MDR_OUT[30]                                                                                                    ; |CPU|MDR_OUT[30]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[29]                                                                                                    ; |CPU|MDR_OUT[29]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[27]                                                                                                    ; |CPU|MDR_OUT[27]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[26]                                                                                                    ; |CPU|MDR_OUT[26]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[25]                                                                                                    ; |CPU|MDR_OUT[25]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[24]                                                                                                    ; |CPU|MDR_OUT[24]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[23]                                                                                                    ; |CPU|MDR_OUT[23]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[22]                                                                                                    ; |CPU|MDR_OUT[22]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[21]                                                                                                    ; |CPU|MDR_OUT[21]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[20]                                                                                                    ; |CPU|MDR_OUT[20]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[19]                                                                                                    ; |CPU|MDR_OUT[19]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[18]                                                                                                    ; |CPU|MDR_OUT[18]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[17]                                                                                                    ; |CPU|MDR_OUT[17]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[16]                                                                                                    ; |CPU|MDR_OUT[16]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[15]                                                                                                    ; |CPU|MDR_OUT[15]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[14]                                                                                                    ; |CPU|MDR_OUT[14]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[13]                                                                                                    ; |CPU|MDR_OUT[13]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[12]                                                                                                    ; |CPU|MDR_OUT[12]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[11]                                                                                                    ; |CPU|MDR_OUT[11]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[10]                                                                                                    ; |CPU|MDR_OUT[10]                                                                                                    ; padio            ;
; |CPU|MDR_OUT[9]                                                                                                     ; |CPU|MDR_OUT[9]                                                                                                     ; padio            ;
; |CPU|MDR_OUT[8]                                                                                                     ; |CPU|MDR_OUT[8]                                                                                                     ; padio            ;
; |CPU|MDR_OUT[7]                                                                                                     ; |CPU|MDR_OUT[7]                                                                                                     ; padio            ;
; |CPU|MDR_OUT[6]                                                                                                     ; |CPU|MDR_OUT[6]                                                                                                     ; padio            ;
; |CPU|MDR_OUT[5]                                                                                                     ; |CPU|MDR_OUT[5]                                                                                                     ; padio            ;
; |CPU|MDR_OUT[4]                                                                                                     ; |CPU|MDR_OUT[4]                                                                                                     ; padio            ;
; |CPU|PC[31]                                                                                                         ; |CPU|PC[31]                                                                                                         ; padio            ;
; |CPU|PC[30]                                                                                                         ; |CPU|PC[30]                                                                                                         ; padio            ;
; |CPU|PC[29]                                                                                                         ; |CPU|PC[29]                                                                                                         ; padio            ;
; |CPU|PC[28]                                                                                                         ; |CPU|PC[28]                                                                                                         ; padio            ;
; |CPU|PC[27]                                                                                                         ; |CPU|PC[27]                                                                                                         ; padio            ;
; |CPU|PC[26]                                                                                                         ; |CPU|PC[26]                                                                                                         ; padio            ;
; |CPU|PC[25]                                                                                                         ; |CPU|PC[25]                                                                                                         ; padio            ;
; |CPU|PC[24]                                                                                                         ; |CPU|PC[24]                                                                                                         ; padio            ;
; |CPU|PC[23]                                                                                                         ; |CPU|PC[23]                                                                                                         ; padio            ;
; |CPU|PC[22]                                                                                                         ; |CPU|PC[22]                                                                                                         ; padio            ;
; |CPU|PC[21]                                                                                                         ; |CPU|PC[21]                                                                                                         ; padio            ;
; |CPU|PC[20]                                                                                                         ; |CPU|PC[20]                                                                                                         ; padio            ;
; |CPU|PC[19]                                                                                                         ; |CPU|PC[19]                                                                                                         ; padio            ;
; |CPU|PC[18]                                                                                                         ; |CPU|PC[18]                                                                                                         ; padio            ;
; |CPU|PC[17]                                                                                                         ; |CPU|PC[17]                                                                                                         ; padio            ;
; |CPU|PC[16]                                                                                                         ; |CPU|PC[16]                                                                                                         ; padio            ;
; |CPU|PC[15]                                                                                                         ; |CPU|PC[15]                                                                                                         ; padio            ;
; |CPU|PC[14]                                                                                                         ; |CPU|PC[14]                                                                                                         ; padio            ;
; |CPU|PC[13]                                                                                                         ; |CPU|PC[13]                                                                                                         ; padio            ;
; |CPU|PC[12]                                                                                                         ; |CPU|PC[12]                                                                                                         ; padio            ;
; |CPU|PC[11]                                                                                                         ; |CPU|PC[11]                                                                                                         ; padio            ;
; |CPU|PC[10]                                                                                                         ; |CPU|PC[10]                                                                                                         ; padio            ;
; |CPU|PC[9]                                                                                                          ; |CPU|PC[9]                                                                                                          ; padio            ;
; |CPU|PC[8]                                                                                                          ; |CPU|PC[8]                                                                                                          ; padio            ;
; |CPU|PC[7]                                                                                                          ; |CPU|PC[7]                                                                                                          ; padio            ;
; |CPU|PC[6]                                                                                                          ; |CPU|PC[6]                                                                                                          ; padio            ;
; |CPU|PC[5]                                                                                                          ; |CPU|PC[5]                                                                                                          ; padio            ;
; |CPU|PC[4]                                                                                                          ; |CPU|PC[4]                                                                                                          ; padio            ;
; |CPU|PC[3]                                                                                                          ; |CPU|PC[3]                                                                                                          ; padio            ;
; |CPU|MIR[17]                                                                                                        ; |CPU|MIR[17]~corein                                                                                                 ; combout          ;
; |CPU|MIR[22]                                                                                                        ; |CPU|MIR[22]~corein                                                                                                 ; combout          ;
; |CPU|MIR[23]                                                                                                        ; |CPU|MIR[23]~corein                                                                                                 ; combout          ;
; |CPU|LOAD                                                                                                           ; |CPU|LOAD~corein                                                                                                    ; combout          ;
; |CPU|IN_MBR[7]                                                                                                      ; |CPU|IN_MBR[7]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[6]                                                                                                      ; |CPU|IN_MBR[6]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[5]                                                                                                      ; |CPU|IN_MBR[5]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[4]                                                                                                      ; |CPU|IN_MBR[4]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[3]                                                                                                      ; |CPU|IN_MBR[3]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[2]                                                                                                      ; |CPU|IN_MBR[2]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[1]                                                                                                      ; |CPU|IN_MBR[1]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[0]                                                                                                      ; |CPU|IN_MBR[0]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[31]                                                                                                     ; |CPU|IN_MDR[31]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[30]                                                                                                     ; |CPU|IN_MDR[30]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[29]                                                                                                     ; |CPU|IN_MDR[29]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[28]                                                                                                     ; |CPU|IN_MDR[28]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[27]                                                                                                     ; |CPU|IN_MDR[27]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[26]                                                                                                     ; |CPU|IN_MDR[26]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[25]                                                                                                     ; |CPU|IN_MDR[25]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[24]                                                                                                     ; |CPU|IN_MDR[24]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[23]                                                                                                     ; |CPU|IN_MDR[23]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[22]                                                                                                     ; |CPU|IN_MDR[22]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[21]                                                                                                     ; |CPU|IN_MDR[21]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[20]                                                                                                     ; |CPU|IN_MDR[20]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[19]                                                                                                     ; |CPU|IN_MDR[19]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[18]                                                                                                     ; |CPU|IN_MDR[18]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[17]                                                                                                     ; |CPU|IN_MDR[17]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[16]                                                                                                     ; |CPU|IN_MDR[16]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[15]                                                                                                     ; |CPU|IN_MDR[15]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[14]                                                                                                     ; |CPU|IN_MDR[14]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[13]                                                                                                     ; |CPU|IN_MDR[13]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[12]                                                                                                     ; |CPU|IN_MDR[12]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[11]                                                                                                     ; |CPU|IN_MDR[11]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[10]                                                                                                     ; |CPU|IN_MDR[10]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[9]                                                                                                      ; |CPU|IN_MDR[9]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[8]                                                                                                      ; |CPU|IN_MDR[8]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[7]                                                                                                      ; |CPU|IN_MDR[7]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[6]                                                                                                      ; |CPU|IN_MDR[6]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[5]                                                                                                      ; |CPU|IN_MDR[5]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[4]                                                                                                      ; |CPU|IN_MDR[4]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[3]                                                                                                      ; |CPU|IN_MDR[3]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[2]                                                                                                      ; |CPU|IN_MDR[2]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[1]                                                                                                      ; |CPU|IN_MDR[1]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[0]                                                                                                      ; |CPU|IN_MDR[0]~corein                                                                                               ; combout          ;
; |CPU|MIR[7]                                                                                                         ; |CPU|MIR[7]~corein                                                                                                  ; combout          ;
; |CPU|MIR[10]                                                                                                        ; |CPU|MIR[10]~corein                                                                                                 ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |CPU|LOAD~clkctrl                                                                                                   ; |CPU|LOAD~clkctrl                                                                                                   ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                        ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                        ; combout          ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                           ; Output Port Name                                                                                                    ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~7                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~7                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~10                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~10                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~12                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[24]~12                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~2                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~2                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~13                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~13                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~15                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~15                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~16                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[25]~16                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~17                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~17                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~19                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~19                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~20                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[26]~20                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~23                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~23                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~24                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[27]~24                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~25                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~25                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~27                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~27                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~28                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[28]~28                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~29                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~29                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~31                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~31                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~32                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[29]~32                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~33                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~33                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~35                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~35                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~36                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[30]~36                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~37                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~37                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~39                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~39                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~40                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[31]~40                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~41                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~41                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~43                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~43                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~44                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[16]~44                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~45                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~45                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~47                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~47                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~48                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[17]~48                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~49                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~49                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~51                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~51                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~52                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[18]~52                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~53                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~53                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~55                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~55                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~56                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[19]~56                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~57                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~57                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~59                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~59                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~60                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[20]~60                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~61                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~61                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~63                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~63                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~64                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[21]~64                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~65                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~65                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~67                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~67                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~68                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[22]~68                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~69                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~69                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~71                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~71                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~72                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[23]~72                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~73                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~73                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~75                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~75                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~76                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[8]~76                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~77                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~77                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~79                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~79                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~80                                                                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[9]~80                                                                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~81                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~81                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~83                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~83                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~84                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[10]~84                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~85                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~85                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~87                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~87                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~88                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[11]~88                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~89                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~89                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~91                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~91                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~92                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[12]~92                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~93                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~93                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~95                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~95                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~96                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[13]~96                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~97                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~97                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~99                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~99                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~100                                                                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[14]~100                                                                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~101                                                                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~101                                                                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~103                                                                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~103                                                                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~104                                                                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[15]~104                                                                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~106                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~106                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~107                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~107                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~108                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[7]~108                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~112                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~112                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~113                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[6]~113                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~117                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~117                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~118                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~118                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~119                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[5]~119                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~122                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~122                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~123                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[4]~123                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~127                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~127                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~128                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[3]~128                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~132                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~132                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~133                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[2]~133                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~137                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[1]~137                                                                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~144                                                                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|OUT_B[0]~144                                                                      ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~1  ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~1  ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                            ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                            ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~0                             ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~0                             ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                           ; |CPU|DATAPATH:inst|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12                                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12                                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12                                                ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12                                                ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                           ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28~0                           ; |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28~0                           ; combout          ;
; |CPU|MAR[31]                                                                                                        ; |CPU|MAR[31]                                                                                                        ; padio            ;
; |CPU|MAR[30]                                                                                                        ; |CPU|MAR[30]                                                                                                        ; padio            ;
; |CPU|MAR[29]                                                                                                        ; |CPU|MAR[29]                                                                                                        ; padio            ;
; |CPU|MAR[28]                                                                                                        ; |CPU|MAR[28]                                                                                                        ; padio            ;
; |CPU|MAR[27]                                                                                                        ; |CPU|MAR[27]                                                                                                        ; padio            ;
; |CPU|MAR[26]                                                                                                        ; |CPU|MAR[26]                                                                                                        ; padio            ;
; |CPU|MAR[25]                                                                                                        ; |CPU|MAR[25]                                                                                                        ; padio            ;
; |CPU|MAR[24]                                                                                                        ; |CPU|MAR[24]                                                                                                        ; padio            ;
; |CPU|MAR[23]                                                                                                        ; |CPU|MAR[23]                                                                                                        ; padio            ;
; |CPU|MAR[22]                                                                                                        ; |CPU|MAR[22]                                                                                                        ; padio            ;
; |CPU|MAR[21]                                                                                                        ; |CPU|MAR[21]                                                                                                        ; padio            ;
; |CPU|MAR[20]                                                                                                        ; |CPU|MAR[20]                                                                                                        ; padio            ;
; |CPU|MAR[19]                                                                                                        ; |CPU|MAR[19]                                                                                                        ; padio            ;
; |CPU|MAR[18]                                                                                                        ; |CPU|MAR[18]                                                                                                        ; padio            ;
; |CPU|MAR[17]                                                                                                        ; |CPU|MAR[17]                                                                                                        ; padio            ;
; |CPU|MAR[16]                                                                                                        ; |CPU|MAR[16]                                                                                                        ; padio            ;
; |CPU|MAR[15]                                                                                                        ; |CPU|MAR[15]                                                                                                        ; padio            ;
; |CPU|MAR[14]                                                                                                        ; |CPU|MAR[14]                                                                                                        ; padio            ;
; |CPU|MAR[13]                                                                                                        ; |CPU|MAR[13]                                                                                                        ; padio            ;
; |CPU|MAR[12]                                                                                                        ; |CPU|MAR[12]                                                                                                        ; padio            ;
; |CPU|MAR[11]                                                                                                        ; |CPU|MAR[11]                                                                                                        ; padio            ;
; |CPU|MAR[10]                                                                                                        ; |CPU|MAR[10]                                                                                                        ; padio            ;
; |CPU|MAR[9]                                                                                                         ; |CPU|MAR[9]                                                                                                         ; padio            ;
; |CPU|MAR[8]                                                                                                         ; |CPU|MAR[8]                                                                                                         ; padio            ;
; |CPU|MAR[7]                                                                                                         ; |CPU|MAR[7]                                                                                                         ; padio            ;
; |CPU|MAR[6]                                                                                                         ; |CPU|MAR[6]                                                                                                         ; padio            ;
; |CPU|MAR[5]                                                                                                         ; |CPU|MAR[5]                                                                                                         ; padio            ;
; |CPU|MAR[4]                                                                                                         ; |CPU|MAR[4]                                                                                                         ; padio            ;
; |CPU|MAR[3]                                                                                                         ; |CPU|MAR[3]                                                                                                         ; padio            ;
; |CPU|MAR[2]                                                                                                         ; |CPU|MAR[2]                                                                                                         ; padio            ;
; |CPU|MAR[1]                                                                                                         ; |CPU|MAR[1]                                                                                                         ; padio            ;
; |CPU|MAR[0]                                                                                                         ; |CPU|MAR[0]                                                                                                         ; padio            ;
; |CPU|MBR_OUT[7]                                                                                                     ; |CPU|MBR_OUT[7]                                                                                                     ; padio            ;
; |CPU|MBR_OUT[6]                                                                                                     ; |CPU|MBR_OUT[6]                                                                                                     ; padio            ;
; |CPU|MBR_OUT[5]                                                                                                     ; |CPU|MBR_OUT[5]                                                                                                     ; padio            ;
; |CPU|MBR_OUT[4]                                                                                                     ; |CPU|MBR_OUT[4]                                                                                                     ; padio            ;
; |CPU|MBR_OUT[3]                                                                                                     ; |CPU|MBR_OUT[3]                                                                                                     ; padio            ;
; |CPU|MBR_OUT[2]                                                                                                     ; |CPU|MBR_OUT[2]                                                                                                     ; padio            ;
; |CPU|MBR_OUT[1]                                                                                                     ; |CPU|MBR_OUT[1]                                                                                                     ; padio            ;
; |CPU|MBR_OUT[0]                                                                                                     ; |CPU|MBR_OUT[0]                                                                                                     ; padio            ;
; |CPU|PC[31]                                                                                                         ; |CPU|PC[31]                                                                                                         ; padio            ;
; |CPU|PC[30]                                                                                                         ; |CPU|PC[30]                                                                                                         ; padio            ;
; |CPU|PC[29]                                                                                                         ; |CPU|PC[29]                                                                                                         ; padio            ;
; |CPU|PC[28]                                                                                                         ; |CPU|PC[28]                                                                                                         ; padio            ;
; |CPU|PC[27]                                                                                                         ; |CPU|PC[27]                                                                                                         ; padio            ;
; |CPU|PC[26]                                                                                                         ; |CPU|PC[26]                                                                                                         ; padio            ;
; |CPU|PC[25]                                                                                                         ; |CPU|PC[25]                                                                                                         ; padio            ;
; |CPU|PC[24]                                                                                                         ; |CPU|PC[24]                                                                                                         ; padio            ;
; |CPU|PC[23]                                                                                                         ; |CPU|PC[23]                                                                                                         ; padio            ;
; |CPU|PC[22]                                                                                                         ; |CPU|PC[22]                                                                                                         ; padio            ;
; |CPU|PC[21]                                                                                                         ; |CPU|PC[21]                                                                                                         ; padio            ;
; |CPU|PC[20]                                                                                                         ; |CPU|PC[20]                                                                                                         ; padio            ;
; |CPU|PC[19]                                                                                                         ; |CPU|PC[19]                                                                                                         ; padio            ;
; |CPU|PC[18]                                                                                                         ; |CPU|PC[18]                                                                                                         ; padio            ;
; |CPU|PC[17]                                                                                                         ; |CPU|PC[17]                                                                                                         ; padio            ;
; |CPU|PC[16]                                                                                                         ; |CPU|PC[16]                                                                                                         ; padio            ;
; |CPU|PC[15]                                                                                                         ; |CPU|PC[15]                                                                                                         ; padio            ;
; |CPU|PC[14]                                                                                                         ; |CPU|PC[14]                                                                                                         ; padio            ;
; |CPU|PC[13]                                                                                                         ; |CPU|PC[13]                                                                                                         ; padio            ;
; |CPU|PC[12]                                                                                                         ; |CPU|PC[12]                                                                                                         ; padio            ;
; |CPU|PC[11]                                                                                                         ; |CPU|PC[11]                                                                                                         ; padio            ;
; |CPU|PC[10]                                                                                                         ; |CPU|PC[10]                                                                                                         ; padio            ;
; |CPU|PC[9]                                                                                                          ; |CPU|PC[9]                                                                                                          ; padio            ;
; |CPU|PC[8]                                                                                                          ; |CPU|PC[8]                                                                                                          ; padio            ;
; |CPU|PC[7]                                                                                                          ; |CPU|PC[7]                                                                                                          ; padio            ;
; |CPU|PC[6]                                                                                                          ; |CPU|PC[6]                                                                                                          ; padio            ;
; |CPU|PC[5]                                                                                                          ; |CPU|PC[5]                                                                                                          ; padio            ;
; |CPU|PC[4]                                                                                                          ; |CPU|PC[4]                                                                                                          ; padio            ;
; |CPU|PC[3]                                                                                                          ; |CPU|PC[3]                                                                                                          ; padio            ;
; |CPU|PC[2]                                                                                                          ; |CPU|PC[2]                                                                                                          ; padio            ;
; |CPU|MIR[17]                                                                                                        ; |CPU|MIR[17]~corein                                                                                                 ; combout          ;
; |CPU|MIR[22]                                                                                                        ; |CPU|MIR[22]~corein                                                                                                 ; combout          ;
; |CPU|MIR[23]                                                                                                        ; |CPU|MIR[23]~corein                                                                                                 ; combout          ;
; |CPU|IN_MBR[7]                                                                                                      ; |CPU|IN_MBR[7]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[6]                                                                                                      ; |CPU|IN_MBR[6]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[5]                                                                                                      ; |CPU|IN_MBR[5]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[4]                                                                                                      ; |CPU|IN_MBR[4]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[3]                                                                                                      ; |CPU|IN_MBR[3]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[2]                                                                                                      ; |CPU|IN_MBR[2]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[1]                                                                                                      ; |CPU|IN_MBR[1]~corein                                                                                               ; combout          ;
; |CPU|IN_MBR[0]                                                                                                      ; |CPU|IN_MBR[0]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[31]                                                                                                     ; |CPU|IN_MDR[31]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[30]                                                                                                     ; |CPU|IN_MDR[30]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[29]                                                                                                     ; |CPU|IN_MDR[29]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[28]                                                                                                     ; |CPU|IN_MDR[28]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[27]                                                                                                     ; |CPU|IN_MDR[27]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[26]                                                                                                     ; |CPU|IN_MDR[26]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[25]                                                                                                     ; |CPU|IN_MDR[25]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[24]                                                                                                     ; |CPU|IN_MDR[24]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[23]                                                                                                     ; |CPU|IN_MDR[23]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[22]                                                                                                     ; |CPU|IN_MDR[22]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[21]                                                                                                     ; |CPU|IN_MDR[21]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[20]                                                                                                     ; |CPU|IN_MDR[20]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[19]                                                                                                     ; |CPU|IN_MDR[19]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[18]                                                                                                     ; |CPU|IN_MDR[18]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[17]                                                                                                     ; |CPU|IN_MDR[17]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[16]                                                                                                     ; |CPU|IN_MDR[16]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[15]                                                                                                     ; |CPU|IN_MDR[15]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[14]                                                                                                     ; |CPU|IN_MDR[14]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[13]                                                                                                     ; |CPU|IN_MDR[13]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[12]                                                                                                     ; |CPU|IN_MDR[12]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[11]                                                                                                     ; |CPU|IN_MDR[11]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[10]                                                                                                     ; |CPU|IN_MDR[10]~corein                                                                                              ; combout          ;
; |CPU|IN_MDR[9]                                                                                                      ; |CPU|IN_MDR[9]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[8]                                                                                                      ; |CPU|IN_MDR[8]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[7]                                                                                                      ; |CPU|IN_MDR[7]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[6]                                                                                                      ; |CPU|IN_MDR[6]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[5]                                                                                                      ; |CPU|IN_MDR[5]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[4]                                                                                                      ; |CPU|IN_MDR[4]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[3]                                                                                                      ; |CPU|IN_MDR[3]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[2]                                                                                                      ; |CPU|IN_MDR[2]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[1]                                                                                                      ; |CPU|IN_MDR[1]~corein                                                                                               ; combout          ;
; |CPU|IN_MDR[0]                                                                                                      ; |CPU|IN_MDR[0]~corein                                                                                               ; combout          ;
; |CPU|MIR[7]                                                                                                         ; |CPU|MIR[7]~corein                                                                                                  ; combout          ;
; |CPU|MIR[10]                                                                                                        ; |CPU|MIR[10]~corein                                                                                                 ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                      ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                      ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16~feeder                     ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16~feeder                     ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst~feeder                       ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst~feeder                       ; combout          ;
; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                        ; |CPU|DATAPATH:inst|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                        ; combout          ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 25 15:45:42 2024
Info: Command: quartus_sim --simulation_results_format=VWF mic1 -c mic1
Info (324025): Using vector source file "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH_test_files/DATAPATH_PORTAS.vwf"
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "ADDRESS[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "IN_MEM[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MEM[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MBR[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MBR[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MBR[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MBR[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MBR[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MBR[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MBR[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "OUT_MBR[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "A[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "B[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "C[0]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "N" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "Z" in design.
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[31]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[30]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[29]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[28]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[27]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[26]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[25]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[24]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[23]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[22]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[21]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[20]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[19]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[18]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[17]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[16]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[15]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[14]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[13]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[12]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[11]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[10]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[9]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[8]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[7]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[6]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[5]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[4]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[3]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[2]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[1]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|IN_MDR[0]"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28
    Info (328055): Register: |CPU|DATAPATH:inst|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16
    Info (328055): Register: |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28
    Info (328055): Register: |CPU|DATAPATH:inst|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28
    Info (328055): Register: |CPU|DATAPATH:inst|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      26.10 %
Info (328052): Number of transitions in simulation is 1800
Info (324045): Vector file mic1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 234 warnings
    Info: Peak virtual memory: 289 megabytes
    Info: Processing ended: Fri Oct 25 15:45:42 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


