Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 30 21:25:08 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_display_timing_summary_routed.rpt -pb test_display_timing_summary_routed.pb -rpx test_display_timing_summary_routed.rpx -warn_on_violation
| Design       : test_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (784)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (784)
--------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: nolabel_line53/nolabel_line41/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.223        0.000                      0                   56        0.155        0.000                      0                   56        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.223        0.000                      0                   56        0.155        0.000                      0                   56        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.800ns (15.722%)  route 4.288ns (84.278%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           1.035     6.576    nolabel_line53/nolabel_line41/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  nolabel_line53/nolabel_line41/state[27]_i_6/O
                         net (fo=1, routed)           0.950     7.650    nolabel_line53/nolabel_line41/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  nolabel_line53/nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.330    nolabel_line53_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.426 r  state_reg[27]_i_1/O
                         net (fo=56, routed)          1.747    10.174    nolabel_line53/nolabel_line41/elapsed
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    nolabel_line53/nolabel_line41/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.800ns (15.722%)  route 4.288ns (84.278%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           1.035     6.576    nolabel_line53/nolabel_line41/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  nolabel_line53/nolabel_line41/state[27]_i_6/O
                         net (fo=1, routed)           0.950     7.650    nolabel_line53/nolabel_line41/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  nolabel_line53/nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.330    nolabel_line53_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.426 r  state_reg[27]_i_1/O
                         net (fo=56, routed)          1.747    10.174    nolabel_line53/nolabel_line41/elapsed
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    nolabel_line53/nolabel_line41/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.800ns (15.722%)  route 4.288ns (84.278%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           1.035     6.576    nolabel_line53/nolabel_line41/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  nolabel_line53/nolabel_line41/state[27]_i_6/O
                         net (fo=1, routed)           0.950     7.650    nolabel_line53/nolabel_line41/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  nolabel_line53/nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.330    nolabel_line53_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.426 r  state_reg[27]_i_1/O
                         net (fo=56, routed)          1.747    10.174    nolabel_line53/nolabel_line41/elapsed
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    nolabel_line53/nolabel_line41/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.800ns (15.655%)  route 4.310ns (84.345%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           1.035     6.576    nolabel_line53/nolabel_line41/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  nolabel_line53/nolabel_line41/state[27]_i_6/O
                         net (fo=1, routed)           0.950     7.650    nolabel_line53/nolabel_line41/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  nolabel_line53/nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.330    nolabel_line53_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.426 r  state_reg[27]_i_1/O
                         net (fo=56, routed)          1.769    10.195    nolabel_line53/nolabel_line41/elapsed
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[1]/C
                         clock pessimism              0.278    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.504    nolabel_line53/nolabel_line41/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.800ns (15.655%)  route 4.310ns (84.345%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           1.035     6.576    nolabel_line53/nolabel_line41/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  nolabel_line53/nolabel_line41/state[27]_i_6/O
                         net (fo=1, routed)           0.950     7.650    nolabel_line53/nolabel_line41/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  nolabel_line53/nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.330    nolabel_line53_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.426 r  state_reg[27]_i_1/O
                         net (fo=56, routed)          1.769    10.195    nolabel_line53/nolabel_line41/elapsed
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[2]/C
                         clock pessimism              0.278    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.504    nolabel_line53/nolabel_line41/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.800ns (15.655%)  route 4.310ns (84.345%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           1.035     6.576    nolabel_line53/nolabel_line41/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  nolabel_line53/nolabel_line41/state[27]_i_6/O
                         net (fo=1, routed)           0.950     7.650    nolabel_line53/nolabel_line41/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  nolabel_line53/nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.330    nolabel_line53_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.426 r  state_reg[27]_i_1/O
                         net (fo=56, routed)          1.769    10.195    nolabel_line53/nolabel_line41/elapsed
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[3]/C
                         clock pessimism              0.278    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.504    nolabel_line53/nolabel_line41/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.800ns (15.655%)  route 4.310ns (84.345%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           1.035     6.576    nolabel_line53/nolabel_line41/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  nolabel_line53/nolabel_line41/state[27]_i_6/O
                         net (fo=1, routed)           0.950     7.650    nolabel_line53/nolabel_line41/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  nolabel_line53/nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.330    nolabel_line53_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.426 r  state_reg[27]_i_1/O
                         net (fo=56, routed)          1.769    10.195    nolabel_line53/nolabel_line41/elapsed
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[4]/C
                         clock pessimism              0.278    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.504    nolabel_line53/nolabel_line41/state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.800ns (15.687%)  route 4.300ns (84.313%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           1.035     6.576    nolabel_line53/nolabel_line41/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  nolabel_line53/nolabel_line41/state[27]_i_6/O
                         net (fo=1, routed)           0.950     7.650    nolabel_line53/nolabel_line41/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  nolabel_line53/nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.330    nolabel_line53_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.426 r  state_reg[27]_i_1/O
                         net (fo=56, routed)          1.759    10.185    nolabel_line53/nolabel_line41/elapsed
    SLICE_X34Y46         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y46         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    nolabel_line53/nolabel_line41/state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.800ns (15.687%)  route 4.300ns (84.313%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           1.035     6.576    nolabel_line53/nolabel_line41/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  nolabel_line53/nolabel_line41/state[27]_i_6/O
                         net (fo=1, routed)           0.950     7.650    nolabel_line53/nolabel_line41/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  nolabel_line53/nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.330    nolabel_line53_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.426 r  state_reg[27]_i_1/O
                         net (fo=56, routed)          1.759    10.185    nolabel_line53/nolabel_line41/elapsed
    SLICE_X34Y46         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y46         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    nolabel_line53/nolabel_line41/state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.800ns (15.687%)  route 4.300ns (84.313%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564     5.085    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           1.035     6.576    nolabel_line53/nolabel_line41/state[0]
    SLICE_X35Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.700 r  nolabel_line53/nolabel_line41/state[27]_i_6/O
                         net (fo=1, routed)           0.950     7.650    nolabel_line53/nolabel_line41/state[27]_i_6_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  nolabel_line53/nolabel_line41/state[27]_i_2/O
                         net (fo=1, routed)           0.556     8.330    nolabel_line53_n_17
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.426 r  state_reg[27]_i_1/O
                         net (fo=56, routed)          1.759    10.185    nolabel_line53/nolabel_line41/elapsed
    SLICE_X34Y46         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y46         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    nolabel_line53/nolabel_line41/state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.371ns (66.748%)  route 0.185ns (33.252%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y49         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line53/nolabel_line41/state_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    nolabel_line53/nolabel_line41/state[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  nolabel_line53/nolabel_line41/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    nolabel_line53/nolabel_line41/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.002 r  nolabel_line53/nolabel_line41/state0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.002    nolabel_line53/nolabel_line41/state0_carry__5_n_7
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line53/nolabel_line41/state_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.384ns (67.508%)  route 0.185ns (32.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y49         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line53/nolabel_line41/state_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    nolabel_line53/nolabel_line41/state[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  nolabel_line53/nolabel_line41/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    nolabel_line53/nolabel_line41/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.015 r  nolabel_line53/nolabel_line41/state0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.015    nolabel_line53/nolabel_line41/state0_carry__5_n_5
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line53/nolabel_line41/state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.407ns (68.771%)  route 0.185ns (31.229%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y49         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line53/nolabel_line41/state_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    nolabel_line53/nolabel_line41/state[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  nolabel_line53/nolabel_line41/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    nolabel_line53/nolabel_line41/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.038 r  nolabel_line53/nolabel_line41/state0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.038    nolabel_line53/nolabel_line41/state0_carry__5_n_6
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y50         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line53/nolabel_line41/state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.299ns (72.019%)  route 0.116ns (27.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           0.116     1.702    nolabel_line53/nolabel_line41/state[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.860 r  nolabel_line53/nolabel_line41/state0_carry/O[0]
                         net (fo=1, routed)           0.000     1.860    nolabel_line53/nolabel_line41/state0_carry_n_7
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.592    nolabel_line53/nolabel_line41/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.313ns (72.932%)  route 0.116ns (27.068%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           0.116     1.702    nolabel_line53/nolabel_line41/state[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.874 r  nolabel_line53/nolabel_line41/state0_carry/O[2]
                         net (fo=1, routed)           0.000     1.874    nolabel_line53/nolabel_line41/state0_carry_n_5
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.592    nolabel_line53/nolabel_line41/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.325ns (73.668%)  route 0.116ns (26.332%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           0.116     1.702    nolabel_line53/nolabel_line41/state[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.886 r  nolabel_line53/nolabel_line41/state0_carry/O[1]
                         net (fo=1, routed)           0.000     1.886    nolabel_line53/nolabel_line41/state0_carry_n_6
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.592    nolabel_line53/nolabel_line41/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.337ns (74.366%)  route 0.116ns (25.634%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    nolabel_line53/nolabel_line41/clk
    SLICE_X35Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line53/nolabel_line41/state_reg[0]/Q
                         net (fo=3, routed)           0.116     1.702    nolabel_line53/nolabel_line41/state[0]
    SLICE_X34Y44         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     1.898 r  nolabel_line53/nolabel_line41/state0_carry/O[3]
                         net (fo=1, routed)           0.000     1.898    nolabel_line53/nolabel_line41/state0_carry_n_4
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y44         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.592    nolabel_line53/nolabel_line41/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y46         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line53/nolabel_line41/state_reg[12]/Q
                         net (fo=2, routed)           0.184     1.793    nolabel_line53/nolabel_line41/state[12]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.902 r  nolabel_line53/nolabel_line41/state0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.902    nolabel_line53/nolabel_line41/state0_carry__1_n_4
    SLICE_X34Y46         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y46         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    nolabel_line53/nolabel_line41/state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y48         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line53/nolabel_line41/state_reg[20]/Q
                         net (fo=2, routed)           0.184     1.794    nolabel_line53/nolabel_line41/state[20]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.903 r  nolabel_line53/nolabel_line41/state0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.903    nolabel_line53/nolabel_line41/state0_carry__3_n_4
    SLICE_X34Y48         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y48         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    nolabel_line53/nolabel_line41/state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 nolabel_line53/nolabel_line41/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line53/nolabel_line41/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.720%)  route 0.184ns (40.280%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y49         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line53/nolabel_line41/state_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    nolabel_line53/nolabel_line41/state[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.903 r  nolabel_line53/nolabel_line41/state0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.903    nolabel_line53/nolabel_line41/state0_carry__4_n_4
    SLICE_X34Y49         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    nolabel_line53/nolabel_line41/clk
    SLICE_X34Y49         FDRE                                         r  nolabel_line53/nolabel_line41/state_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.580    nolabel_line53/nolabel_line41/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   nolabel_line53/nolabel_line41/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line53/nolabel_line41/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line53/nolabel_line41/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line53/nolabel_line41/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line53/nolabel_line41/state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   nolabel_line53/nolabel_line41/state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line53/nolabel_line41/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line53/nolabel_line41/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line53/nolabel_line41/state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line53/nolabel_line41/state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line53/nolabel_line41/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   nolabel_line53/nolabel_line41/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line53/nolabel_line41/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line53/nolabel_line41/state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line53/nolabel_line41/state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line53/led_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.772ns  (logic 4.048ns (52.079%)  route 3.725ns (47.921%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDSE                         0.000     0.000 r  nolabel_line53/led_reg[1]/C
    SLICE_X54Y19         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  nolabel_line53/led_reg[1]/Q
                         net (fo=1, routed)           3.725     4.243    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.772 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.772    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/led_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.650ns  (logic 4.023ns (52.582%)  route 3.628ns (47.418%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDSE                         0.000     0.000 r  nolabel_line53/led_reg[0]/C
    SLICE_X54Y18         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  nolabel_line53/led_reg[0]/Q
                         net (fo=1, routed)           3.628     4.146    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.650 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.650    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/digit_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.399ns  (logic 4.507ns (60.923%)  route 2.891ns (39.077%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  nolabel_line53/digit_value_reg[3]/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line53/digit_value_reg[3]/Q
                         net (fo=7, routed)           1.022     1.500    nolabel_line53/digit_value[3]
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.323     1.823 r  nolabel_line53/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.869     3.692    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     7.399 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.399    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 4.027ns (54.686%)  route 3.336ns (45.314%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE                         0.000     0.000 r  nolabel_line53/led_reg[4]/C
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line53/led_reg[4]/Q
                         net (fo=1, routed)           3.336     3.854    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.363 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.363    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/led_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.355ns  (logic 4.019ns (54.639%)  route 3.336ns (45.361%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDSE                         0.000     0.000 r  nolabel_line53/led_reg[2]/C
    SLICE_X54Y19         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  nolabel_line53/led_reg[2]/Q
                         net (fo=1, routed)           3.336     3.854    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.355 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.355    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/led_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.348ns  (logic 4.158ns (56.587%)  route 3.190ns (43.413%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDSE                         0.000     0.000 r  nolabel_line53/led_reg[3]/C
    SLICE_X54Y19         FDSE (Prop_fdse_C_Q)         0.478     0.478 r  nolabel_line53/led_reg[3]/Q
                         net (fo=1, routed)           3.190     3.668    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.680     7.348 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.348    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/digit_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 4.514ns (61.597%)  route 2.814ns (38.403%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  nolabel_line53/digit_value_reg[3]/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line53/digit_value_reg[3]/Q
                         net (fo=7, routed)           0.885     1.363    nolabel_line53/digit_value[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.323     1.686 r  nolabel_line53/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.930     3.615    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     7.328 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.328    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/digit_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.238ns  (logic 4.545ns (62.788%)  route 2.693ns (37.212%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  nolabel_line53/digit_value_reg[3]/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line53/digit_value_reg[3]/Q
                         net (fo=7, routed)           0.887     1.365    nolabel_line53/digit_value[3]
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.323     1.688 r  nolabel_line53/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.494    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.238 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.238    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/digit_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 4.293ns (60.114%)  route 2.848ns (39.886%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  nolabel_line53/digit_value_reg[3]/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line53/digit_value_reg[3]/Q
                         net (fo=7, routed)           1.022     1.500    nolabel_line53/digit_value[3]
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.295     1.795 r  nolabel_line53/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.826     3.621    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.141 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.141    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/led_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.050ns  (logic 4.169ns (59.142%)  route 2.880ns (40.858%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE                         0.000     0.000 r  nolabel_line53/led_reg[5]/C
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line53/led_reg[5]/Q
                         net (fo=1, routed)           2.880     3.358    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.691     7.050 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.050    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line53/display_value_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line53/digit_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  nolabel_line53/display_value_reg[10]/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line53/display_value_reg[10]/Q
                         net (fo=1, routed)           0.102     0.243    nolabel_line53/display_value[10]
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.288 r  nolabel_line53/digit_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    nolabel_line53/digit_value[2]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  nolabel_line53/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line53/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.226ns (61.084%)  route 0.144ns (38.916%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  nolabel_line53/refresh_counter_reg[3]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line53/refresh_counter_reg[3]/Q
                         net (fo=7, routed)           0.144     0.272    nolabel_line53/refresh_counter_reg__0[3]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.098     0.370 r  nolabel_line53/an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    nolabel_line53/an[0]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  nolabel_line53/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line53/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.226ns (60.919%)  route 0.145ns (39.081%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  nolabel_line53/refresh_counter_reg[3]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line53/refresh_counter_reg[3]/Q
                         net (fo=7, routed)           0.145     0.273    nolabel_line53/refresh_counter_reg__0[3]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.098     0.371 r  nolabel_line53/an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    nolabel_line53/an[1]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  nolabel_line53/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line53/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.229ns (61.397%)  route 0.144ns (38.603%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  nolabel_line53/refresh_counter_reg[3]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line53/refresh_counter_reg[3]/Q
                         net (fo=7, routed)           0.144     0.272    nolabel_line53/refresh_counter_reg__0[3]
    SLICE_X62Y22         LUT4 (Prop_lut4_I2_O)        0.101     0.373 r  nolabel_line53/an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    nolabel_line53/an[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  nolabel_line53/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line53/an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.226ns (59.842%)  route 0.152ns (40.158%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  nolabel_line53/refresh_counter_reg[2]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line53/refresh_counter_reg[2]/Q
                         net (fo=8, routed)           0.152     0.280    nolabel_line53/refresh_counter_reg__0[2]
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.098     0.378 r  nolabel_line53/an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.378    nolabel_line53/an[3]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  nolabel_line53/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/cindex_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line53/led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.196%)  route 0.192ns (50.804%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  nolabel_line53/cindex_reg[2]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line53/cindex_reg[2]/Q
                         net (fo=18, routed)          0.192     0.333    nolabel_line53/cindex_reg[2]
    SLICE_X54Y17         LUT5 (Prop_lut5_I3_O)        0.045     0.378 r  nolabel_line53/led[4]_i_1/O
                         net (fo=1, routed)           0.000     0.378    nolabel_line53/led[4]_i_1_n_0
    SLICE_X54Y17         FDRE                                         r  nolabel_line53/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/cindex_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line53/led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.189ns (49.596%)  route 0.192ns (50.404%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  nolabel_line53/cindex_reg[2]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line53/cindex_reg[2]/Q
                         net (fo=18, routed)          0.192     0.333    nolabel_line53/cindex_reg[2]
    SLICE_X54Y17         LUT5 (Prop_lut5_I3_O)        0.048     0.381 r  nolabel_line53/led[5]_i_1/O
                         net (fo=1, routed)           0.000     0.381    nolabel_line53/led[5]_i_1_n_0
    SLICE_X54Y17         FDRE                                         r  nolabel_line53/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line53/refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.232ns (60.470%)  route 0.152ns (39.530%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  nolabel_line53/refresh_counter_reg[2]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line53/refresh_counter_reg[2]/Q
                         net (fo=8, routed)           0.152     0.280    nolabel_line53/refresh_counter_reg__0[2]
    SLICE_X62Y22         LUT4 (Prop_lut4_I2_O)        0.104     0.384 r  nolabel_line53/refresh_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.384    nolabel_line53/p_0_in[3]
    SLICE_X62Y22         FDRE                                         r  nolabel_line53/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/cindex_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line53/led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.226ns (57.200%)  route 0.169ns (42.800%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  nolabel_line53/cindex_reg[1]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  nolabel_line53/cindex_reg[1]/Q
                         net (fo=20, routed)          0.169     0.297    nolabel_line53/cindex_reg[1]
    SLICE_X54Y19         LUT2 (Prop_lut2_I1_O)        0.098     0.395 r  nolabel_line53/led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    nolabel_line53/led[2]_i_1_n_0
    SLICE_X54Y19         FDSE                                         r  nolabel_line53/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line53/blink_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line53/blink_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE                         0.000     0.000 r  nolabel_line53/blink_state_reg/C
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line53/blink_state_reg/Q
                         net (fo=4, routed)           0.186     0.350    nolabel_line53/blink_state
    SLICE_X54Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  nolabel_line53/blink_state_i_1/O
                         net (fo=1, routed)           0.000     0.395    nolabel_line53/blink_state_i_1_n_0
    SLICE_X54Y17         FDRE                                         r  nolabel_line53/blink_state_reg/D
  -------------------------------------------------------------------    -------------------





