Release 11.1 - xst L.33 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: parquimetrotop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "parquimetrotop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "parquimetrotop"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : parquimetrotop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : parquimetrotop.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fsm.v" in library work
Compiling verilog file "../hex-to-ssegParq.v" in library work
Module <fsm> compiled
Compiling verilog file "../disp-mux.v" in library work
Module <hex_to_sseg> compiled
Compiling verilog file "parquimetrotop.v" in library work
Module <disp_mux> compiled
Module <parquimetrotop> compiled
No errors in compilation
Analysis of file <"parquimetrotop.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <parquimetrotop> in library <work>.

Analyzing hierarchy for module <fsm> in library <work> with parameters.
	e1 = "0000"
	e2 = "1010"
	e3 = "1110"
	e4 = "1011"
	e5 = "0100"
	e6 = "1000"
	e7 = "1100"

Analyzing hierarchy for module <hex_to_sseg> in library <work>.

Analyzing hierarchy for module <disp_mux> in library <work> with parameters.
	N = "00000000000000000000000000010010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <parquimetrotop>.
Module <parquimetrotop> is correct for synthesis.
 
Analyzing module <fsm> in library <work>.
	e1 = 4'b0000
	e2 = 4'b1010
	e3 = 4'b1110
	e4 = 4'b1011
	e5 = 4'b0100
	e6 = 4'b1000
	e7 = 4'b1100
Module <fsm> is correct for synthesis.
 
Analyzing module <hex_to_sseg> in library <work>.
Module <hex_to_sseg> is correct for synthesis.
 
Analyzing module <disp_mux> in library <work>.
	N = 32'sb00000000000000000000000000010010
Module <disp_mux> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm>.
    Related source file is "fsm.v".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <count_reg>.
    Found 4-bit adder for signal <count_next$addsub0000> created at line 92.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <fsm> synthesized.


Synthesizing Unit <hex_to_sseg>.
    Related source file is "../hex-to-ssegParq.v".
    Found 16x7-bit ROM for signal <hex$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <hex_to_sseg> synthesized.


Synthesizing Unit <disp_mux>.
    Related source file is "../disp-mux.v".
    Found 1-of-4 decoder for signal <an>.
    Found 8-bit 4-to-1 multiplexer for signal <sseg>.
    Found 18-bit up counter for signal <q_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <disp_mux> synthesized.


Synthesizing Unit <parquimetrotop>.
    Related source file is "parquimetrotop.v".
Unit <parquimetrotop> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 1
 4-bit register                                        : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Choose code 7 with characteristics nb_luts=8,nb_literals=25,nb_ffs=4,depth=2 ...
Optimizing FSM <fff/state_reg/FSM> on signal <state_reg[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0100  | 0100
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1110  | 1110
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <parquimetrotop> ...

Optimizing unit <fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block parquimetrotop, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : parquimetrotop.ngr
Top Level Output File Name         : parquimetrotop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 87
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 17
#      LUT2                        : 6
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 9
#      LUT4                        : 13
#      MUXCY                       : 17
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 26
#      FDC                         : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 3
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       26  out of   1920     1%  
 Number of Slice Flip Flops:             26  out of   3840     0%  
 Number of 4 input LUTs:                 48  out of   3840     1%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    173     9%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 26    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.310ns (Maximum Frequency: 232.000MHz)
   Minimum input arrival time before clock: 3.839ns
   Maximum output required time after clock: 9.173ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.310ns (frequency: 232.000MHz)
  Total number of paths / destination ports: 195 / 25
-------------------------------------------------------------------------
Delay:               4.310ns (Levels of Logic = 18)
  Source:            dm/q_reg_1 (FF)
  Destination:       dm/q_reg_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dm/q_reg_1 to dm/q_reg_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.626   0.976  dm/q_reg_1 (dm/q_reg_1)
     LUT1:I0->O            1   0.479   0.000  dm/Mcount_q_reg_cy<1>_rt (dm/Mcount_q_reg_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  dm/Mcount_q_reg_cy<1> (dm/Mcount_q_reg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<2> (dm/Mcount_q_reg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<3> (dm/Mcount_q_reg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<4> (dm/Mcount_q_reg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<5> (dm/Mcount_q_reg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<6> (dm/Mcount_q_reg_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<7> (dm/Mcount_q_reg_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<8> (dm/Mcount_q_reg_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<9> (dm/Mcount_q_reg_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<10> (dm/Mcount_q_reg_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<11> (dm/Mcount_q_reg_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<12> (dm/Mcount_q_reg_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<13> (dm/Mcount_q_reg_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<14> (dm/Mcount_q_reg_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  dm/Mcount_q_reg_cy<15> (dm/Mcount_q_reg_cy<15>)
     MUXCY:CI->O           0   0.056   0.000  dm/Mcount_q_reg_cy<16> (dm/Mcount_q_reg_cy<16>)
     XORCY:CI->O           1   0.786   0.000  dm/Mcount_q_reg_xor<17> (Result<17>)
     FDC:D                     0.176          dm/q_reg_17
    ----------------------------------------
    Total                      4.310ns (3.335ns logic, 0.976ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Offset:              3.839ns (Levels of Logic = 3)
  Source:            a (PAD)
  Destination:       fff/count_reg_3 (FF)
  Destination Clock: clk rising

  Data Path: a to fff/count_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.715   1.250  a_IBUF (a_IBUF)
     LUT2_D:I0->O          1   0.479   0.740  fff/count_next<0>11 (fff/N5)
     LUT4:I2->O            1   0.479   0.000  fff/count_next<3>1 (fff/count_next<3>)
     FDC:D                     0.176          fff/count_reg_3
    ----------------------------------------
    Total                      3.839ns (1.849ns logic, 1.990ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 52 / 12
-------------------------------------------------------------------------
Offset:              9.173ns (Levels of Logic = 3)
  Source:            fff/count_reg_1 (FF)
  Destination:       count_sseg<5> (PAD)
  Source Clock:      clk rising

  Data Path: fff/count_reg_1 to count_sseg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.626   1.259  fff/count_reg_1 (fff/count_reg_1)
     LUT4:I0->O            1   0.479   0.740  dm/Mmux_sseg6_SW1 (N39)
     LUT3:I2->O            1   0.479   0.681  dm/Mmux_sseg6 (count_sseg_5_OBUF)
     OBUF:I->O                 4.909          count_sseg_5_OBUF (count_sseg<5>)
    ----------------------------------------
    Total                      9.173ns (6.493ns logic, 2.680ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.04 secs
 
--> 

Total memory usage is 133600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

