// Seed: 2919976843
`timescale 1ps / 1ps
module module_0 (
    input id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7
    , id_8,
    input id_9,
    output id_10,
    output reg id_11,
    input id_12,
    input id_13,
    output id_14,
    output id_15,
    output id_16,
    input reg id_17,
    input reg id_18
    , id_19,
    output id_20
);
  always @(posedge 1, negedge id_7) begin
    id_5 <= 1;
    wait ((1) & 1);
    #1 id_14 = id_8[1'h0];
    id_11 <= id_19;
    id_18 <= 1;
    id_13 <= id_10;
    id_1  <= id_17;
    id_14 <= 1;
  end
  logic id_21;
  assign id_5 = 1 && id_5;
  logic id_22;
endmodule
