<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="memory.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PE_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="memschdule.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="memschdule.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="memschdule.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="memschdule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="memschdule.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="memschdule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="memschdule.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="memschdule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="memschdule.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="memschdule.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="memschdule.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="memschdule.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="memschdule.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memschdule.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="memschdule.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="memschdule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="memschdule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="memschdule.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="memschdule.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="memschdule.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="memschdule.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="memschdule.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="memschdule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memschdule_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="memschdule_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memschdule_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="memschdule_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="memschdule_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="memschdule_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="memschdule_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memschdule_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memschdule_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="memschdule_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="memschdule_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memschdule_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memschdule_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memschdule_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="memschdule_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memschdule_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memschdule_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="memschdule_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memschdule_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="memschdule_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memschdule_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sorting_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sorting_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sorting_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sorting_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sorting_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sorting_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1400194443" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1400194443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400683104" xil_pn:in_ck="-1340921812838271019" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1400683104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PE.vhd"/>
      <outfile xil_pn:name="memschdule.vhd"/>
      <outfile xil_pn:name="memschdule_tb.vhd"/>
      <outfile xil_pn:name="regifile.vhd"/>
      <outfile xil_pn:name="sorting.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1400681192" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6611804665186986258" xil_pn:start_ts="1400681192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400681192" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2634784689954416" xil_pn:start_ts="1400681192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400681148" xil_pn:in_ck="-2601029263796741227" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6029599683710566039" xil_pn:start_ts="1400681147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/RAM_II.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_II.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ROM_I.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_I.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1400683104" xil_pn:in_ck="-1340921812838271019" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1400683104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="PE.vhd"/>
      <outfile xil_pn:name="memschdule.vhd"/>
      <outfile xil_pn:name="memschdule_tb.vhd"/>
      <outfile xil_pn:name="regifile.vhd"/>
      <outfile xil_pn:name="sorting.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1400683111" xil_pn:in_ck="8528935719139632890" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-9077048458871626620" xil_pn:start_ts="1400683104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="memschdule_tb_beh.prj"/>
      <outfile xil_pn:name="memschdule_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1400683111" xil_pn:in_ck="2382045923945581856" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7188046572540602000" xil_pn:start_ts="1400683111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="memschdule_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1400680212" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1400680212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400680212" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7454087876135335432" xil_pn:start_ts="1400680212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400683535" xil_pn:in_ck="-2601029263796741227" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6029599683710566039" xil_pn:start_ts="1400683535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_II.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_II.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ROM_I.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_I.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1400680212" xil_pn:in_ck="182489712508890483" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1400680212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400680212" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="231423782428367882" xil_pn:start_ts="1400680212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400680212" xil_pn:in_ck="182489712508890483" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1400680212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400680212" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1402277390834520159" xil_pn:start_ts="1400680212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400683550" xil_pn:in_ck="-8003109552406348402" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2496178019818783632" xil_pn:start_ts="1400683535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="memschdule.lso"/>
      <outfile xil_pn:name="memschdule.ngc"/>
      <outfile xil_pn:name="memschdule.ngr"/>
      <outfile xil_pn:name="memschdule.prj"/>
      <outfile xil_pn:name="memschdule.stx"/>
      <outfile xil_pn:name="memschdule.syr"/>
      <outfile xil_pn:name="memschdule.xst"/>
      <outfile xil_pn:name="memschdule_stx_beh.prj"/>
      <outfile xil_pn:name="memschdule_tb_beh.prj"/>
      <outfile xil_pn:name="memschdule_tb_stx_beh.prj"/>
      <outfile xil_pn:name="memschdule_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1400680227" xil_pn:in_ck="-8007676107973947835" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8176855453702048513" xil_pn:start_ts="1400680227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400683557" xil_pn:in_ck="-7958038700290908445" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8174902343146376194" xil_pn:start_ts="1400683550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="memschdule.bld"/>
      <outfile xil_pn:name="memschdule.ngd"/>
      <outfile xil_pn:name="memschdule_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1400683590" xil_pn:in_ck="8483919479136712979" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1400683557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="memschdule.pcf"/>
      <outfile xil_pn:name="memschdule_map.map"/>
      <outfile xil_pn:name="memschdule_map.mrp"/>
      <outfile xil_pn:name="memschdule_map.ncd"/>
      <outfile xil_pn:name="memschdule_map.ngm"/>
      <outfile xil_pn:name="memschdule_map.xrpt"/>
      <outfile xil_pn:name="memschdule_summary.xml"/>
      <outfile xil_pn:name="memschdule_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1400683608" xil_pn:in_ck="-1773551434475300436" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1400683590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="memschdule.ncd"/>
      <outfile xil_pn:name="memschdule.pad"/>
      <outfile xil_pn:name="memschdule.par"/>
      <outfile xil_pn:name="memschdule.ptwx"/>
      <outfile xil_pn:name="memschdule.unroutes"/>
      <outfile xil_pn:name="memschdule.xpi"/>
      <outfile xil_pn:name="memschdule_pad.csv"/>
      <outfile xil_pn:name="memschdule_pad.txt"/>
      <outfile xil_pn:name="memschdule_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1400683622" xil_pn:in_ck="-6113871782513453686" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1400683608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="memschdule.bgn"/>
      <outfile xil_pn:name="memschdule.bit"/>
      <outfile xil_pn:name="memschdule.drc"/>
      <outfile xil_pn:name="memschdule.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1400683608" xil_pn:in_ck="8483919479136712847" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1400683602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="memschdule.twr"/>
      <outfile xil_pn:name="memschdule.twx"/>
    </transform>
  </transforms>

</generated_project>
