Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: Z:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5e0f91b8a5f84adc89025613edee8ec8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.pcounter [pcounter_default]
Compiling architecture behav of entity xil_defaultlib.riscv [riscv_default]
Compiling architecture behav of entity xil_defaultlib.top
Built simulation snapshot top_behav
