-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TrackletEngine_PS_PS is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bx_V : IN STD_LOGIC_VECTOR (2 downto 0);
    instubinnerdata_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    instubinnerdata_dataarray_data_V_ce0 : OUT STD_LOGIC;
    instubinnerdata_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
    instubinnerdata_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    instubinnerdata_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    instubouterdata_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    instubouterdata_dataarray_data_V_ce0 : OUT STD_LOGIC;
    instubouterdata_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    instubouterdata_nentries_0_V_0 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_0_V_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_0_V_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_0_V_3 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_0_V_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_0_V_5 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_0_V_6 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_0_V_7 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_1_V_0 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_1_V_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_1_V_2 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_1_V_3 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_1_V_4 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_1_V_5 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_1_V_6 : IN STD_LOGIC_VECTOR (4 downto 0);
    instubouterdata_nentries_1_V_7 : IN STD_LOGIC_VECTOR (4 downto 0);
    bendinnertable_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bendinnertable_V_ce0 : OUT STD_LOGIC;
    bendinnertable_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    bendoutertable_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bendoutertable_V_ce0 : OUT STD_LOGIC;
    bendoutertable_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    bx_o_V : OUT STD_LOGIC_VECTOR (2 downto 0);
    bx_o_V_ap_vld : OUT STD_LOGIC;
    outstubpair_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    outstubpair_dataarray_data_V_ce0 : OUT STD_LOGIC;
    outstubpair_dataarray_data_V_we0 : OUT STD_LOGIC;
    outstubpair_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of TrackletEngine_PS_PS is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "TrackletEngine_PS_PS,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.811250,HLS_SYN_LAT=113,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=921,HLS_SYN_LUT=2493,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv56_0 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln107_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal bx_o_V_1_ack_in : STD_LOGIC;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bx_o_V_1_data_reg : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal bx_o_V_1_vld_reg : STD_LOGIC := '0';
    signal bx_o_V_1_vld_in : STD_LOGIC;
    signal do_init_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal nstubinner_V_rewind_reg_448 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_rewind_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal bx_V26_rewind_reg_476 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_0725_0_i11_rewind_reg_490 : STD_LOGIC_VECTOR (0 downto 0);
    signal istep_0_i17_reg_505 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V10_reg_519 : STD_LOGIC_VECTOR (6 downto 0);
    signal nstubinner_V_phi_reg_534 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_phi_reg_546 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_546_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_546_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_546_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_546_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_phi_reg_546_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bx_V26_phi_reg_558 : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V26_phi_reg_558_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V26_phi_reg_558_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V26_phi_reg_558_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V26_phi_reg_558_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal t_V_29_reg_572 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_29_reg_572_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal writeindextmp_V8_reg_587 : STD_LOGIC_VECTOR (1 downto 0);
    signal writeindextmp_V8_reg_587_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_0594_0_i15_reg_612 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0594_2_i_reg_649 : STD_LOGIC_VECTOR (3 downto 0);
    signal morestubinner_V_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_do_init_phi_fu_436_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal instubouterdata_nentries_0_V_0_read_reg_1941 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_0_read_reg_1941_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_1_read_reg_1947 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_1_read_reg_1947_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_2_read_reg_1953 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_2_read_reg_1953_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_3_read_reg_1959 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_3_read_reg_1959_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_4_read_reg_1965 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_4_read_reg_1965_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_5_read_reg_1971 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_5_read_reg_1971_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_6_read_reg_1977 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_6_read_reg_1977_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_7_read_reg_1983 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_0_V_7_read_reg_1983_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_0_read_reg_1989 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_0_read_reg_1989_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_1_read_reg_1995 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_1_read_reg_1995_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_2_read_reg_2001 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_2_read_reg_2001_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_3_read_reg_2007 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_3_read_reg_2007_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_4_read_reg_2013 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_4_read_reg_2013_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_5_read_reg_2019 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_5_read_reg_2019_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_6_read_reg_2025 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_6_read_reg_2025_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_7_read_reg_2031 : STD_LOGIC_VECTOR (4 downto 0);
    signal instubouterdata_nentries_1_V_7_read_reg_2031_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal istep_fu_704_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal istep_reg_2037 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln107_reg_2042 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_2042_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_2042_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_2042_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_2042_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_2042_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal writeindexplus_V_fu_716_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal writeindexplus_V_reg_2046 : STD_LOGIC_VECTOR (1 downto 0);
    signal writeindex_V_fu_722_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal writeindex_V_reg_2051 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln122_1_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln122_1_reg_2056 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln122_1_reg_2056_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_3_fu_770_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal morestubinner_V_2_fu_778_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal teBuffer_3_V_1_load_reg_2076 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_7_load_reg_2091 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_10_load_reg_2106 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_16_load_reg_2120 : STD_LOGIC_VECTOR (30 downto 0);
    signal buffernotempty_V_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffernotempty_V_reg_2133 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffernotempty_V_reg_2133_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buffernotempty_V_reg_2133_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buffernotempty_V_reg_2133_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal innerstubdatatmp_data_V_reg_2137 : STD_LOGIC_VECTOR (21 downto 0);
    signal zbinstart_V_fu_804_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zbinstart_V_reg_2143 : STD_LOGIC_VECTOR (2 downto 0);
    signal zbinlast_V_fu_826_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zbinlast_V_reg_2148 : STD_LOGIC_VECTOR (2 downto 0);
    signal nstubsstart_V_fu_860_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal nstubsstart_V_reg_2153 : STD_LOGIC_VECTOR (4 downto 0);
    signal nstubslast_V_fu_896_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal nstubslast_V_reg_2158 : STD_LOGIC_VECTOR (4 downto 0);
    signal savestart_V_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal savestart_V_reg_2163 : STD_LOGIC_VECTOR (0 downto 0);
    signal savelast_V_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal savelast_V_reg_2175 : STD_LOGIC_VECTOR (0 downto 0);
    signal writeindextmp_V_fu_952_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal icmp_ln879_fu_966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_2188 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal innerstubfinephi_V_2_fu_1603_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal innerstubfinephi_V_2_reg_2207 : STD_LOGIC_VECTOR (1 downto 0);
    signal innerstubbend_V_2_fu_1610_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal innerstubbend_V_2_reg_2213 : STD_LOGIC_VECTOR (2 downto 0);
    signal innerstubindex_V_2_fu_1617_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal innerstubindex_V_2_reg_2218 : STD_LOGIC_VECTOR (6 downto 0);
    signal innerstubindex_V_2_reg_2218_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal innerstubindex_V_2_reg_2218_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal zdiffmax_V_3_fu_1624_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zdiffmax_V_3_reg_2223 : STD_LOGIC_VECTOR (2 downto 0);
    signal zbinfirst_V_3_fu_1631_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zbinfirst_V_3_reg_2228 : STD_LOGIC_VECTOR (2 downto 0);
    signal second_V_3_fu_1638_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal second_V_3_reg_2234 : STD_LOGIC_VECTOR (0 downto 0);
    signal outerstubindex_V_reg_2239 : STD_LOGIC_VECTOR (6 downto 0);
    signal outerstubindex_V_reg_2239_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln899_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_reg_2244 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_reg_2244_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_1_fu_1753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_1_reg_2249 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_1_reg_2249_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_nstubinner_V_rewind_phi_fu_452_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_rewind_phi_fu_466_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bx_V26_rewind_phi_fu_480_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_p_0725_0_i11_rewind_phi_fu_494_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_istep_0_i17_phi_fu_509_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_t_V10_phi_fu_523_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal nstubinner_V_fu_671_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter0_nstubinner_V_phi_reg_534 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_p_phi_phi_fu_550_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_fu_666_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_phi_reg_546 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_bx_V26_phi_reg_558 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_t_V_29_phi_fu_576_p6 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_t_V_1_phi_fu_640_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0725_0_i11_reg_602 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_0594_0_i15_phi_fu_616_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_0709_1_i_phi_fu_629_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal readindex_V_fu_1062_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0709_1_i_reg_626 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_t_V_1_reg_636 : STD_LOGIC_VECTOR (1 downto 0);
    signal nstubs_V_1_fu_1020_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0594_2_i_reg_649 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln57_fu_699_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_fu_1080_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_fu_1767_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_1_fu_1781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_fu_1843_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln215_fu_1808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal teBuffer_3_V_1_fu_194 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_87_fu_1427_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_allocacmp_teBuffer_3_V_1_load : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_7_fu_198 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_88_fu_1433_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_allocacmp_teBuffer_3_V_7_load : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_10_fu_202 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_89_fu_1439_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_allocacmp_teBuffer_3_V_10_load : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_16_fu_206 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_90_fu_1445_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_allocacmp_teBuffer_3_V_16_load : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Repl2_s_fu_210 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Repl2_1_fu_214 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Repl2_2_fu_218 : STD_LOGIC_VECTOR (6 downto 0);
    signal zdiffmax_V_2_fu_222 : STD_LOGIC_VECTOR (2 downto 0);
    signal zbinfirst_V_2_fu_226 : STD_LOGIC_VECTOR (2 downto 0);
    signal second_V_fu_230 : STD_LOGIC_VECTOR (0 downto 0);
    signal ibin_V_2_fu_234 : STD_LOGIC_VECTOR (2 downto 0);
    signal ibin_V_3_fu_1029_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nstubpairs_V_fu_238 : STD_LOGIC_VECTOR (6 downto 0);
    signal nstubpairs_V_1_fu_1824_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal istubouter_V_fu_242 : STD_LOGIC_VECTOR (3 downto 0);
    signal istubouter_V_1_fu_1069_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_6_fu_691_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln122_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln122_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln122_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln122_1_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal istubinner_V_fu_758_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal morestubinner_V_1_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_814_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln209_fu_822_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_832_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_846_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_832_p10 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_846_p10 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_868_p10 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_fu_882_p10 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln133_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_fu_922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln138_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln122_2_fu_940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln122_fu_934_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln122_1_fu_945_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal bufdata_V_fu_972_p6 : STD_LOGIC_VECTOR (30 downto 0);
    signal bufdata_V1_fu_996_p6 : STD_LOGIC_VECTOR (30 downto 0);
    signal nstubs_V_fu_986_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ibin_V_fu_1010_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln215_fu_1037_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ret_V_fu_1041_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln891_fu_1047_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln321_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_1098_p5 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln321_1_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal teBuffer_3_V_fu_1113_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln321_2_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal teBuffer_3_V_48_fu_1126_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_50_fu_1146_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_51_fu_1153_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_53_fu_1167_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_49_fu_1139_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_52_fu_1160_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_54_fu_1174_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_55_fu_1181_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_56_fu_1188_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_1_fu_1212_p5 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_61_fu_1221_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln321_3_fu_1237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal teBuffer_3_V_62_fu_1229_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_57_fu_1194_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_64_fu_1251_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_65_fu_1259_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_58_fu_1200_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_67_fu_1275_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_59_fu_1206_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_70_fu_1299_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_71_fu_1307_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_73_fu_1323_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_74_fu_1331_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_76_fu_1347_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_63_fu_1243_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_72_fu_1315_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_66_fu_1267_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_75_fu_1339_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_68_fu_1283_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_77_fu_1355_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_69_fu_1291_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_78_fu_1363_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_79_fu_1371_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_80_fu_1378_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_81_fu_1385_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_82_fu_1392_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_83_fu_1399_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_84_fu_1406_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_85_fu_1413_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal teBuffer_3_V_86_fu_1420_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal bufdata_V2_fu_1489_p6 : STD_LOGIC_VECTOR (30 downto 0);
    signal bufdata_V3_fu_1509_p6 : STD_LOGIC_VECTOR (30 downto 0);
    signal bufdata_V4_fu_1529_p6 : STD_LOGIC_VECTOR (30 downto 0);
    signal bufdata_V5_fu_1549_p6 : STD_LOGIC_VECTOR (30 downto 0);
    signal bufdata_V6_fu_1569_p6 : STD_LOGIC_VECTOR (30 downto 0);
    signal bufdata_V7_fu_1589_p6 : STD_LOGIC_VECTOR (30 downto 0);
    signal innerstubfinephi_V_fu_1539_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal innerstubbend_V_fu_1519_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal innerstubindex_V_fu_1499_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zdiffmax_V_fu_1559_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zbinfirst_V_fu_1579_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal second_V_2_fu_1599_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal outerstubfinez_V_fu_1705_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_1713_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln199_fu_1709_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmpz_fu_1721_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln215_1_fu_1731_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln215_2_fu_1735_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln899_fu_1744_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ret_V_1_fu_1738_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1467_fu_1728_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal outerstubfinephi_V_fu_1685_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_fu_1759_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal outerstubbend_V_fu_1695_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_3_fu_1772_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln899_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln891_fu_1791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln215_2_fu_1802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln215_1_fu_1796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1835_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to5 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_379 : BOOLEAN;
    signal ap_condition_50 : BOOLEAN;
    signal ap_condition_1273 : BOOLEAN;
    signal ap_condition_1277 : BOOLEAN;

    component TrackletEngine_PS_PS_mux_83_5_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        din3 : IN STD_LOGIC_VECTOR (4 downto 0);
        din4 : IN STD_LOGIC_VECTOR (4 downto 0);
        din5 : IN STD_LOGIC_VECTOR (4 downto 0);
        din6 : IN STD_LOGIC_VECTOR (4 downto 0);
        din7 : IN STD_LOGIC_VECTOR (4 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component TrackletEngine_PS_PS_mux_42_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        din2 : IN STD_LOGIC_VECTOR (30 downto 0);
        din3 : IN STD_LOGIC_VECTOR (30 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;



begin
    TrackletEngine_PS_PS_mux_83_5_1_1_U1 : component TrackletEngine_PS_PS_mux_83_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        din2_WIDTH => 5,
        din3_WIDTH => 5,
        din4_WIDTH => 5,
        din5_WIDTH => 5,
        din6_WIDTH => 5,
        din7_WIDTH => 5,
        din8_WIDTH => 3,
        dout_WIDTH => 5)
    port map (
        din0 => instubouterdata_nentries_1_V_0_read_reg_1989_pp0_iter1_reg,
        din1 => instubouterdata_nentries_1_V_1_read_reg_1995_pp0_iter1_reg,
        din2 => instubouterdata_nentries_1_V_2_read_reg_2001_pp0_iter1_reg,
        din3 => instubouterdata_nentries_1_V_3_read_reg_2007_pp0_iter1_reg,
        din4 => instubouterdata_nentries_1_V_4_read_reg_2013_pp0_iter1_reg,
        din5 => instubouterdata_nentries_1_V_5_read_reg_2019_pp0_iter1_reg,
        din6 => instubouterdata_nentries_1_V_6_read_reg_2025_pp0_iter1_reg,
        din7 => instubouterdata_nentries_1_V_7_read_reg_2031_pp0_iter1_reg,
        din8 => tmp_2_fu_832_p9,
        dout => tmp_2_fu_832_p10);

    TrackletEngine_PS_PS_mux_83_5_1_1_U2 : component TrackletEngine_PS_PS_mux_83_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        din2_WIDTH => 5,
        din3_WIDTH => 5,
        din4_WIDTH => 5,
        din5_WIDTH => 5,
        din6_WIDTH => 5,
        din7_WIDTH => 5,
        din8_WIDTH => 3,
        dout_WIDTH => 5)
    port map (
        din0 => instubouterdata_nentries_0_V_0_read_reg_1941_pp0_iter1_reg,
        din1 => instubouterdata_nentries_0_V_1_read_reg_1947_pp0_iter1_reg,
        din2 => instubouterdata_nentries_0_V_2_read_reg_1953_pp0_iter1_reg,
        din3 => instubouterdata_nentries_0_V_3_read_reg_1959_pp0_iter1_reg,
        din4 => instubouterdata_nentries_0_V_4_read_reg_1965_pp0_iter1_reg,
        din5 => instubouterdata_nentries_0_V_5_read_reg_1971_pp0_iter1_reg,
        din6 => instubouterdata_nentries_0_V_6_read_reg_1977_pp0_iter1_reg,
        din7 => instubouterdata_nentries_0_V_7_read_reg_1983_pp0_iter1_reg,
        din8 => tmp_3_fu_846_p9,
        dout => tmp_3_fu_846_p10);

    TrackletEngine_PS_PS_mux_83_5_1_1_U3 : component TrackletEngine_PS_PS_mux_83_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        din2_WIDTH => 5,
        din3_WIDTH => 5,
        din4_WIDTH => 5,
        din5_WIDTH => 5,
        din6_WIDTH => 5,
        din7_WIDTH => 5,
        din8_WIDTH => 3,
        dout_WIDTH => 5)
    port map (
        din0 => instubouterdata_nentries_1_V_0_read_reg_1989_pp0_iter1_reg,
        din1 => instubouterdata_nentries_1_V_1_read_reg_1995_pp0_iter1_reg,
        din2 => instubouterdata_nentries_1_V_2_read_reg_2001_pp0_iter1_reg,
        din3 => instubouterdata_nentries_1_V_3_read_reg_2007_pp0_iter1_reg,
        din4 => instubouterdata_nentries_1_V_4_read_reg_2013_pp0_iter1_reg,
        din5 => instubouterdata_nentries_1_V_5_read_reg_2019_pp0_iter1_reg,
        din6 => instubouterdata_nentries_1_V_6_read_reg_2025_pp0_iter1_reg,
        din7 => instubouterdata_nentries_1_V_7_read_reg_2031_pp0_iter1_reg,
        din8 => zbinlast_V_fu_826_p2,
        dout => tmp_4_fu_868_p10);

    TrackletEngine_PS_PS_mux_83_5_1_1_U4 : component TrackletEngine_PS_PS_mux_83_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        din2_WIDTH => 5,
        din3_WIDTH => 5,
        din4_WIDTH => 5,
        din5_WIDTH => 5,
        din6_WIDTH => 5,
        din7_WIDTH => 5,
        din8_WIDTH => 3,
        dout_WIDTH => 5)
    port map (
        din0 => instubouterdata_nentries_0_V_0_read_reg_1941_pp0_iter1_reg,
        din1 => instubouterdata_nentries_0_V_1_read_reg_1947_pp0_iter1_reg,
        din2 => instubouterdata_nentries_0_V_2_read_reg_1953_pp0_iter1_reg,
        din3 => instubouterdata_nentries_0_V_3_read_reg_1959_pp0_iter1_reg,
        din4 => instubouterdata_nentries_0_V_4_read_reg_1965_pp0_iter1_reg,
        din5 => instubouterdata_nentries_0_V_5_read_reg_1971_pp0_iter1_reg,
        din6 => instubouterdata_nentries_0_V_6_read_reg_1977_pp0_iter1_reg,
        din7 => instubouterdata_nentries_0_V_7_read_reg_1983_pp0_iter1_reg,
        din8 => zbinlast_V_fu_826_p2,
        dout => tmp_5_fu_882_p10);

    TrackletEngine_PS_PS_mux_42_31_1_1_U5 : component TrackletEngine_PS_PS_mux_42_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 31,
        din4_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => ap_sig_allocacmp_teBuffer_3_V_16_load,
        din1 => ap_sig_allocacmp_teBuffer_3_V_10_load,
        din2 => ap_sig_allocacmp_teBuffer_3_V_7_load,
        din3 => ap_sig_allocacmp_teBuffer_3_V_1_load,
        din4 => t_V_29_reg_572,
        dout => bufdata_V_fu_972_p6);

    TrackletEngine_PS_PS_mux_42_31_1_1_U6 : component TrackletEngine_PS_PS_mux_42_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 31,
        din4_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => ap_sig_allocacmp_teBuffer_3_V_16_load,
        din1 => ap_sig_allocacmp_teBuffer_3_V_10_load,
        din2 => ap_sig_allocacmp_teBuffer_3_V_7_load,
        din3 => ap_sig_allocacmp_teBuffer_3_V_1_load,
        din4 => t_V_29_reg_572,
        dout => bufdata_V1_fu_996_p6);

    TrackletEngine_PS_PS_mux_42_31_1_1_U7 : component TrackletEngine_PS_PS_mux_42_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 31,
        din4_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => teBuffer_3_V_16_load_reg_2120,
        din1 => teBuffer_3_V_10_load_reg_2106,
        din2 => teBuffer_3_V_7_load_reg_2091,
        din3 => teBuffer_3_V_1_load_reg_2076,
        din4 => t_V_29_reg_572_pp0_iter2_reg,
        dout => bufdata_V2_fu_1489_p6);

    TrackletEngine_PS_PS_mux_42_31_1_1_U8 : component TrackletEngine_PS_PS_mux_42_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 31,
        din4_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => teBuffer_3_V_16_load_reg_2120,
        din1 => teBuffer_3_V_10_load_reg_2106,
        din2 => teBuffer_3_V_7_load_reg_2091,
        din3 => teBuffer_3_V_1_load_reg_2076,
        din4 => t_V_29_reg_572_pp0_iter2_reg,
        dout => bufdata_V3_fu_1509_p6);

    TrackletEngine_PS_PS_mux_42_31_1_1_U9 : component TrackletEngine_PS_PS_mux_42_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 31,
        din4_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => teBuffer_3_V_16_load_reg_2120,
        din1 => teBuffer_3_V_10_load_reg_2106,
        din2 => teBuffer_3_V_7_load_reg_2091,
        din3 => teBuffer_3_V_1_load_reg_2076,
        din4 => t_V_29_reg_572_pp0_iter2_reg,
        dout => bufdata_V4_fu_1529_p6);

    TrackletEngine_PS_PS_mux_42_31_1_1_U10 : component TrackletEngine_PS_PS_mux_42_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 31,
        din4_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => teBuffer_3_V_16_load_reg_2120,
        din1 => teBuffer_3_V_10_load_reg_2106,
        din2 => teBuffer_3_V_7_load_reg_2091,
        din3 => teBuffer_3_V_1_load_reg_2076,
        din4 => t_V_29_reg_572_pp0_iter2_reg,
        dout => bufdata_V5_fu_1549_p6);

    TrackletEngine_PS_PS_mux_42_31_1_1_U11 : component TrackletEngine_PS_PS_mux_42_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 31,
        din4_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => teBuffer_3_V_16_load_reg_2120,
        din1 => teBuffer_3_V_10_load_reg_2106,
        din2 => teBuffer_3_V_7_load_reg_2091,
        din3 => teBuffer_3_V_1_load_reg_2076,
        din4 => t_V_29_reg_572_pp0_iter2_reg,
        dout => bufdata_V6_fu_1569_p6);

    TrackletEngine_PS_PS_mux_42_31_1_1_U12 : component TrackletEngine_PS_PS_mux_42_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 31,
        din4_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => teBuffer_3_V_16_load_reg_2120,
        din1 => teBuffer_3_V_10_load_reg_2106,
        din2 => teBuffer_3_V_7_load_reg_2091,
        din3 => teBuffer_3_V_1_load_reg_2076,
        din4 => t_V_29_reg_572_pp0_iter2_reg,
        dout => bufdata_V7_fu_1589_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_50)) then
                if ((ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602 <= ap_phi_mux_p_0725_0_i11_rewind_phi_fu_494_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602 <= morestubinner_V_fu_680_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602 <= ap_phi_reg_pp0_iter0_p_0725_0_i11_reg_602;
                end if;
            end if; 
        end if;
    end process;

    bx_V26_phi_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_50)) then
                if ((ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_0)) then 
                    bx_V26_phi_reg_558 <= ap_phi_mux_bx_V26_rewind_phi_fu_480_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_1)) then 
                    bx_V26_phi_reg_558 <= bx_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    bx_V26_phi_reg_558 <= ap_phi_reg_pp0_iter0_bx_V26_phi_reg_558;
                end if;
            end if; 
        end if;
    end process;

    bx_o_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_1;
            elsif (((bx_o_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    do_init_reg_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                do_init_reg_432 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_432 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    istep_0_i17_reg_505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                istep_0_i17_reg_505 <= istep_reg_2037;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                istep_0_i17_reg_505 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    istubouter_V_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (buffernotempty_V_fu_798_p2 = ap_const_lv1_0) and (icmp_ln891_fu_1051_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                istubouter_V_fu_242 <= istubouter_V_1_fu_1069_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln891_fu_1051_p2 = ap_const_lv1_0) and (buffernotempty_V_fu_798_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                istubouter_V_fu_242 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    nstubinner_V_phi_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_50)) then
                if ((ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_0)) then 
                    nstubinner_V_phi_reg_534 <= ap_phi_mux_nstubinner_V_rewind_phi_fu_452_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_1)) then 
                    nstubinner_V_phi_reg_534 <= nstubinner_V_fu_671_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    nstubinner_V_phi_reg_534 <= ap_phi_reg_pp0_iter0_nstubinner_V_phi_reg_534;
                end if;
            end if; 
        end if;
    end process;

    nstubpairs_V_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_1277)) then 
                    nstubpairs_V_fu_238 <= nstubpairs_V_1_fu_1824_p2;
                elsif ((ap_const_boolean_1 = ap_condition_1273)) then 
                    nstubpairs_V_fu_238 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    p_0594_0_i15_reg_612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                p_0594_0_i15_reg_612 <= p_0594_2_i_reg_649;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_0594_0_i15_reg_612 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    p_0594_2_i_reg_649_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((buffernotempty_V_fu_798_p2 = ap_const_lv1_1)) then 
                    p_0594_2_i_reg_649 <= ap_phi_mux_p_0594_0_i15_phi_fu_616_p6;
                elsif ((buffernotempty_V_fu_798_p2 = ap_const_lv1_0)) then 
                    p_0594_2_i_reg_649 <= nstubs_V_1_fu_1020_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0594_2_i_reg_649 <= ap_phi_reg_pp0_iter2_p_0594_2_i_reg_649;
                end if;
            end if; 
        end if;
    end process;

    p_phi_reg_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_50)) then
                if ((ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_0)) then 
                    p_phi_reg_546 <= ap_phi_mux_p_rewind_phi_fu_466_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_1)) then 
                    p_phi_reg_546 <= trunc_ln209_fu_666_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_phi_reg_546 <= ap_phi_reg_pp0_iter0_p_phi_reg_546;
                end if;
            end if; 
        end if;
    end process;

    t_V10_reg_519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                t_V10_reg_519 <= t_V_3_fu_770_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V10_reg_519 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_29_reg_572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                t_V_29_reg_572 <= ap_phi_mux_t_V_1_phi_fu_640_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_29_reg_572 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    writeindextmp_V8_reg_587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                writeindextmp_V8_reg_587 <= writeindextmp_V_fu_952_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                writeindextmp_V8_reg_587 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                buffernotempty_V_reg_2133 <= buffernotempty_V_fu_798_p2;
                buffernotempty_V_reg_2133_pp0_iter3_reg <= buffernotempty_V_reg_2133;
                buffernotempty_V_reg_2133_pp0_iter4_reg <= buffernotempty_V_reg_2133_pp0_iter3_reg;
                buffernotempty_V_reg_2133_pp0_iter5_reg <= buffernotempty_V_reg_2133_pp0_iter4_reg;
                bx_V26_phi_reg_558_pp0_iter2_reg <= bx_V26_phi_reg_558_pp0_iter1_reg;
                bx_V26_phi_reg_558_pp0_iter3_reg <= bx_V26_phi_reg_558_pp0_iter2_reg;
                bx_V26_phi_reg_558_pp0_iter4_reg <= bx_V26_phi_reg_558_pp0_iter3_reg;
                icmp_ln107_reg_2042_pp0_iter2_reg <= icmp_ln107_reg_2042_pp0_iter1_reg;
                icmp_ln107_reg_2042_pp0_iter3_reg <= icmp_ln107_reg_2042_pp0_iter2_reg;
                icmp_ln107_reg_2042_pp0_iter4_reg <= icmp_ln107_reg_2042_pp0_iter3_reg;
                icmp_ln107_reg_2042_pp0_iter5_reg <= icmp_ln107_reg_2042_pp0_iter4_reg;
                icmp_ln891_1_reg_2249_pp0_iter5_reg <= icmp_ln891_1_reg_2249;
                icmp_ln899_reg_2244_pp0_iter5_reg <= icmp_ln899_reg_2244;
                innerstubdatatmp_data_V_reg_2137 <= instubinnerdata_dataarray_data_V_q0;
                innerstubindex_V_2_reg_2218_pp0_iter4_reg <= innerstubindex_V_2_reg_2218;
                innerstubindex_V_2_reg_2218_pp0_iter5_reg <= innerstubindex_V_2_reg_2218_pp0_iter4_reg;
                nstubslast_V_reg_2158 <= nstubslast_V_fu_896_p3;
                nstubsstart_V_reg_2153 <= nstubsstart_V_fu_860_p3;
                or_ln122_1_reg_2056_pp0_iter2_reg <= or_ln122_1_reg_2056;
                outerstubindex_V_reg_2239_pp0_iter5_reg <= outerstubindex_V_reg_2239;
                p_phi_reg_546_pp0_iter2_reg <= p_phi_reg_546_pp0_iter1_reg;
                p_phi_reg_546_pp0_iter3_reg <= p_phi_reg_546_pp0_iter2_reg;
                p_phi_reg_546_pp0_iter4_reg <= p_phi_reg_546_pp0_iter3_reg;
                p_phi_reg_546_pp0_iter5_reg <= p_phi_reg_546_pp0_iter4_reg;
                savelast_V_reg_2175 <= savelast_V_fu_916_p2;
                savestart_V_reg_2163 <= savestart_V_fu_904_p2;
                t_V_29_reg_572_pp0_iter2_reg <= t_V_29_reg_572;
                teBuffer_3_V_10_load_reg_2106 <= ap_sig_allocacmp_teBuffer_3_V_10_load;
                teBuffer_3_V_16_load_reg_2120 <= ap_sig_allocacmp_teBuffer_3_V_16_load;
                teBuffer_3_V_1_load_reg_2076 <= ap_sig_allocacmp_teBuffer_3_V_1_load;
                teBuffer_3_V_7_load_reg_2091 <= ap_sig_allocacmp_teBuffer_3_V_7_load;
                writeindextmp_V8_reg_587_pp0_iter2_reg <= writeindextmp_V8_reg_587;
                zbinlast_V_reg_2148 <= zbinlast_V_fu_826_p2;
                zbinstart_V_reg_2143 <= instubinnerdata_dataarray_data_V_q0(6 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bx_V26_phi_reg_558_pp0_iter1_reg <= bx_V26_phi_reg_558;
                icmp_ln107_reg_2042 <= icmp_ln107_fu_710_p2;
                icmp_ln107_reg_2042_pp0_iter1_reg <= icmp_ln107_reg_2042;
                instubouterdata_nentries_0_V_0_read_reg_1941 <= instubouterdata_nentries_0_V_0;
                instubouterdata_nentries_0_V_0_read_reg_1941_pp0_iter1_reg <= instubouterdata_nentries_0_V_0_read_reg_1941;
                instubouterdata_nentries_0_V_1_read_reg_1947 <= instubouterdata_nentries_0_V_1;
                instubouterdata_nentries_0_V_1_read_reg_1947_pp0_iter1_reg <= instubouterdata_nentries_0_V_1_read_reg_1947;
                instubouterdata_nentries_0_V_2_read_reg_1953 <= instubouterdata_nentries_0_V_2;
                instubouterdata_nentries_0_V_2_read_reg_1953_pp0_iter1_reg <= instubouterdata_nentries_0_V_2_read_reg_1953;
                instubouterdata_nentries_0_V_3_read_reg_1959 <= instubouterdata_nentries_0_V_3;
                instubouterdata_nentries_0_V_3_read_reg_1959_pp0_iter1_reg <= instubouterdata_nentries_0_V_3_read_reg_1959;
                instubouterdata_nentries_0_V_4_read_reg_1965 <= instubouterdata_nentries_0_V_4;
                instubouterdata_nentries_0_V_4_read_reg_1965_pp0_iter1_reg <= instubouterdata_nentries_0_V_4_read_reg_1965;
                instubouterdata_nentries_0_V_5_read_reg_1971 <= instubouterdata_nentries_0_V_5;
                instubouterdata_nentries_0_V_5_read_reg_1971_pp0_iter1_reg <= instubouterdata_nentries_0_V_5_read_reg_1971;
                instubouterdata_nentries_0_V_6_read_reg_1977 <= instubouterdata_nentries_0_V_6;
                instubouterdata_nentries_0_V_6_read_reg_1977_pp0_iter1_reg <= instubouterdata_nentries_0_V_6_read_reg_1977;
                instubouterdata_nentries_0_V_7_read_reg_1983 <= instubouterdata_nentries_0_V_7;
                instubouterdata_nentries_0_V_7_read_reg_1983_pp0_iter1_reg <= instubouterdata_nentries_0_V_7_read_reg_1983;
                instubouterdata_nentries_1_V_0_read_reg_1989 <= instubouterdata_nentries_1_V_0;
                instubouterdata_nentries_1_V_0_read_reg_1989_pp0_iter1_reg <= instubouterdata_nentries_1_V_0_read_reg_1989;
                instubouterdata_nentries_1_V_1_read_reg_1995 <= instubouterdata_nentries_1_V_1;
                instubouterdata_nentries_1_V_1_read_reg_1995_pp0_iter1_reg <= instubouterdata_nentries_1_V_1_read_reg_1995;
                instubouterdata_nentries_1_V_2_read_reg_2001 <= instubouterdata_nentries_1_V_2;
                instubouterdata_nentries_1_V_2_read_reg_2001_pp0_iter1_reg <= instubouterdata_nentries_1_V_2_read_reg_2001;
                instubouterdata_nentries_1_V_3_read_reg_2007 <= instubouterdata_nentries_1_V_3;
                instubouterdata_nentries_1_V_3_read_reg_2007_pp0_iter1_reg <= instubouterdata_nentries_1_V_3_read_reg_2007;
                instubouterdata_nentries_1_V_4_read_reg_2013 <= instubouterdata_nentries_1_V_4;
                instubouterdata_nentries_1_V_4_read_reg_2013_pp0_iter1_reg <= instubouterdata_nentries_1_V_4_read_reg_2013;
                instubouterdata_nentries_1_V_5_read_reg_2019 <= instubouterdata_nentries_1_V_5;
                instubouterdata_nentries_1_V_5_read_reg_2019_pp0_iter1_reg <= instubouterdata_nentries_1_V_5_read_reg_2019;
                instubouterdata_nentries_1_V_6_read_reg_2025 <= instubouterdata_nentries_1_V_6;
                instubouterdata_nentries_1_V_6_read_reg_2025_pp0_iter1_reg <= instubouterdata_nentries_1_V_6_read_reg_2025;
                instubouterdata_nentries_1_V_7_read_reg_2031 <= instubouterdata_nentries_1_V_7;
                instubouterdata_nentries_1_V_7_read_reg_2031_pp0_iter1_reg <= instubouterdata_nentries_1_V_7_read_reg_2031;
                or_ln122_1_reg_2056 <= or_ln122_1_fu_752_p2;
                p_phi_reg_546_pp0_iter1_reg <= p_phi_reg_546;
                writeindex_V_reg_2051 <= writeindex_V_fu_722_p2;
                writeindexplus_V_reg_2046 <= writeindexplus_V_fu_716_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                bx_V26_rewind_reg_476 <= bx_V26_phi_reg_558;
                nstubinner_V_rewind_reg_448 <= nstubinner_V_phi_reg_534;
                p_0725_0_i11_rewind_reg_490 <= morestubinner_V_2_fu_778_p3;
                p_rewind_reg_462 <= p_phi_reg_546;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_in = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then
                bx_o_V_1_data_reg <= bx_V26_phi_reg_558_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (buffernotempty_V_fu_798_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ibin_V_2_fu_234 <= ibin_V_3_fu_1029_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (buffernotempty_V_fu_798_p2 = ap_const_lv1_0))) then
                icmp_ln879_reg_2188 <= icmp_ln879_fu_966_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (buffernotempty_V_reg_2133_pp0_iter3_reg = ap_const_lv1_0))) then
                icmp_ln891_1_reg_2249 <= icmp_ln891_1_fu_1753_p2;
                icmp_ln899_reg_2244 <= icmp_ln899_fu_1747_p2;
                outerstubindex_V_reg_2239 <= instubouterdata_dataarray_data_V_q0(15 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (buffernotempty_V_reg_2133 = ap_const_lv1_0))) then
                innerstubbend_V_2_reg_2213 <= innerstubbend_V_2_fu_1610_p3;
                innerstubfinephi_V_2_reg_2207 <= innerstubfinephi_V_2_fu_1603_p3;
                innerstubindex_V_2_reg_2218 <= innerstubindex_V_2_fu_1617_p3;
                second_V_3_reg_2234 <= second_V_3_fu_1638_p3;
                zbinfirst_V_3_reg_2228 <= zbinfirst_V_3_fu_1631_p3;
                zdiffmax_V_3_reg_2223 <= zdiffmax_V_3_fu_1624_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                istep_reg_2037 <= istep_fu_704_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (buffernotempty_V_reg_2133 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                p_Repl2_1_fu_214 <= innerstubbend_V_2_fu_1610_p3;
                p_Repl2_2_fu_218 <= innerstubindex_V_2_fu_1617_p3;
                p_Repl2_s_fu_210 <= innerstubfinephi_V_2_fu_1603_p3;
                second_V_fu_230 <= second_V_3_fu_1638_p3;
                zbinfirst_V_2_fu_226 <= zbinfirst_V_3_fu_1631_p3;
                zdiffmax_V_2_fu_222 <= zdiffmax_V_3_fu_1624_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                teBuffer_3_V_10_fu_202 <= teBuffer_3_V_89_fu_1439_p3;
                teBuffer_3_V_16_fu_206 <= teBuffer_3_V_90_fu_1445_p3;
                teBuffer_3_V_1_fu_194 <= teBuffer_3_V_87_fu_1427_p3;
                teBuffer_3_V_7_fu_198 <= teBuffer_3_V_88_fu_1433_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    and_ln136_fu_922_p2 <= (savestart_V_fu_904_p2 and savelast_V_fu_916_p2);
    and_ln215_1_fu_1796_p2 <= (bendoutertable_V_q0 and bendinnertable_V_q0);
    and_ln215_2_fu_1802_p2 <= (xor_ln899_fu_1786_p2 and xor_ln891_fu_1791_p2);
    and_ln215_fu_1808_p2 <= (and_ln215_2_fu_1802_p2 and and_ln215_1_fu_1796_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter6)
    begin
                ap_block_pp0_stage0_01001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter6)
    begin
                ap_block_pp0_stage0_11001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter6)
    begin
                ap_block_pp0_stage0_subdone <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter6_assign_proc : process(bx_o_V_1_ack_in)
    begin
                ap_block_state8_pp0_stage0_iter6 <= (bx_o_V_1_ack_in = ap_const_logic_0);
    end process;


    ap_condition_1273_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_phi_mux_do_init_phi_fu_436_p6)
    begin
                ap_condition_1273 <= ((ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_1277_assign_proc : process(ap_enable_reg_pp0_iter6, buffernotempty_V_reg_2133_pp0_iter5_reg, and_ln215_fu_1808_p2)
    begin
                ap_condition_1277 <= ((buffernotempty_V_reg_2133_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln215_fu_1808_p2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_379_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_379 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_50_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_50 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, icmp_ln107_reg_2042_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to5_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_bx_V26_rewind_phi_fu_480_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, bx_V26_rewind_reg_476, bx_V26_phi_reg_558, icmp_ln107_reg_2042, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln107_reg_2042 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_bx_V26_rewind_phi_fu_480_p6 <= bx_V26_phi_reg_558;
        else 
            ap_phi_mux_bx_V26_rewind_phi_fu_480_p6 <= bx_V26_rewind_reg_476;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_436_p6_assign_proc : process(do_init_reg_432, icmp_ln107_reg_2042, ap_condition_379)
    begin
        if ((ap_const_boolean_1 = ap_condition_379)) then
            if ((icmp_ln107_reg_2042 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_436_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln107_reg_2042 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_436_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_436_p6 <= do_init_reg_432;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_436_p6 <= do_init_reg_432;
        end if; 
    end process;


    ap_phi_mux_istep_0_i17_phi_fu_509_p6_assign_proc : process(istep_0_i17_reg_505, istep_reg_2037, icmp_ln107_reg_2042, ap_condition_379)
    begin
        if ((ap_const_boolean_1 = ap_condition_379)) then
            if ((icmp_ln107_reg_2042 = ap_const_lv1_1)) then 
                ap_phi_mux_istep_0_i17_phi_fu_509_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln107_reg_2042 = ap_const_lv1_0)) then 
                ap_phi_mux_istep_0_i17_phi_fu_509_p6 <= istep_reg_2037;
            else 
                ap_phi_mux_istep_0_i17_phi_fu_509_p6 <= istep_0_i17_reg_505;
            end if;
        else 
            ap_phi_mux_istep_0_i17_phi_fu_509_p6 <= istep_0_i17_reg_505;
        end if; 
    end process;


    ap_phi_mux_nstubinner_V_rewind_phi_fu_452_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, nstubinner_V_rewind_reg_448, nstubinner_V_phi_reg_534, icmp_ln107_reg_2042, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln107_reg_2042 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_nstubinner_V_rewind_phi_fu_452_p6 <= nstubinner_V_phi_reg_534;
        else 
            ap_phi_mux_nstubinner_V_rewind_phi_fu_452_p6 <= nstubinner_V_rewind_reg_448;
        end if; 
    end process;


    ap_phi_mux_p_0594_0_i15_phi_fu_616_p6_assign_proc : process(p_0594_0_i15_reg_612, p_0594_2_i_reg_649, icmp_ln107_reg_2042_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln107_reg_2042_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0594_0_i15_phi_fu_616_p6 <= ap_const_lv4_0;
            elsif ((icmp_ln107_reg_2042_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0594_0_i15_phi_fu_616_p6 <= p_0594_2_i_reg_649;
            else 
                ap_phi_mux_p_0594_0_i15_phi_fu_616_p6 <= p_0594_0_i15_reg_612;
            end if;
        else 
            ap_phi_mux_p_0594_0_i15_phi_fu_616_p6 <= p_0594_0_i15_reg_612;
        end if; 
    end process;


    ap_phi_mux_p_0709_1_i_phi_fu_629_p4_assign_proc : process(t_V_29_reg_572, buffernotempty_V_fu_798_p2, icmp_ln891_fu_1051_p2, readindex_V_fu_1062_p2, ap_phi_reg_pp0_iter2_p_0709_1_i_reg_626)
    begin
        if ((buffernotempty_V_fu_798_p2 = ap_const_lv1_0)) then
            if ((icmp_ln891_fu_1051_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0709_1_i_phi_fu_629_p4 <= t_V_29_reg_572;
            elsif ((icmp_ln891_fu_1051_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0709_1_i_phi_fu_629_p4 <= readindex_V_fu_1062_p2;
            else 
                ap_phi_mux_p_0709_1_i_phi_fu_629_p4 <= ap_phi_reg_pp0_iter2_p_0709_1_i_reg_626;
            end if;
        else 
            ap_phi_mux_p_0709_1_i_phi_fu_629_p4 <= ap_phi_reg_pp0_iter2_p_0709_1_i_reg_626;
        end if; 
    end process;


    ap_phi_mux_p_0725_0_i11_rewind_phi_fu_494_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, p_0725_0_i11_rewind_reg_490, icmp_ln107_reg_2042, ap_enable_reg_pp0_iter1, morestubinner_V_2_fu_778_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln107_reg_2042 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_p_0725_0_i11_rewind_phi_fu_494_p6 <= morestubinner_V_2_fu_778_p3;
        else 
            ap_phi_mux_p_0725_0_i11_rewind_phi_fu_494_p6 <= p_0725_0_i11_rewind_reg_490;
        end if; 
    end process;


    ap_phi_mux_p_phi_phi_fu_550_p4_assign_proc : process(ap_phi_mux_do_init_phi_fu_436_p6, ap_phi_mux_p_rewind_phi_fu_466_p6, trunc_ln209_fu_666_p1, ap_phi_reg_pp0_iter0_p_phi_reg_546)
    begin
        if ((ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_phi_phi_fu_550_p4 <= ap_phi_mux_p_rewind_phi_fu_466_p6;
        elsif ((ap_phi_mux_do_init_phi_fu_436_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_phi_phi_fu_550_p4 <= trunc_ln209_fu_666_p1;
        else 
            ap_phi_mux_p_phi_phi_fu_550_p4 <= ap_phi_reg_pp0_iter0_p_phi_reg_546;
        end if; 
    end process;


    ap_phi_mux_p_rewind_phi_fu_466_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, p_rewind_reg_462, p_phi_reg_546, icmp_ln107_reg_2042, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln107_reg_2042 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_p_rewind_phi_fu_466_p6 <= p_phi_reg_546;
        else 
            ap_phi_mux_p_rewind_phi_fu_466_p6 <= p_rewind_reg_462;
        end if; 
    end process;


    ap_phi_mux_t_V10_phi_fu_523_p6_assign_proc : process(t_V10_reg_519, icmp_ln107_reg_2042, t_V_3_fu_770_p3, ap_condition_379)
    begin
        if ((ap_const_boolean_1 = ap_condition_379)) then
            if ((icmp_ln107_reg_2042 = ap_const_lv1_1)) then 
                ap_phi_mux_t_V10_phi_fu_523_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln107_reg_2042 = ap_const_lv1_0)) then 
                ap_phi_mux_t_V10_phi_fu_523_p6 <= t_V_3_fu_770_p3;
            else 
                ap_phi_mux_t_V10_phi_fu_523_p6 <= t_V10_reg_519;
            end if;
        else 
            ap_phi_mux_t_V10_phi_fu_523_p6 <= t_V10_reg_519;
        end if; 
    end process;


    ap_phi_mux_t_V_1_phi_fu_640_p4_assign_proc : process(t_V_29_reg_572, buffernotempty_V_fu_798_p2, ap_phi_mux_p_0709_1_i_phi_fu_629_p4, ap_phi_reg_pp0_iter2_t_V_1_reg_636)
    begin
        if ((buffernotempty_V_fu_798_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_1_phi_fu_640_p4 <= t_V_29_reg_572;
        elsif ((buffernotempty_V_fu_798_p2 = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_1_phi_fu_640_p4 <= ap_phi_mux_p_0709_1_i_phi_fu_629_p4;
        else 
            ap_phi_mux_t_V_1_phi_fu_640_p4 <= ap_phi_reg_pp0_iter2_t_V_1_reg_636;
        end if; 
    end process;


    ap_phi_mux_t_V_29_phi_fu_576_p6_assign_proc : process(t_V_29_reg_572, icmp_ln107_reg_2042_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_phi_mux_t_V_1_phi_fu_640_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln107_reg_2042_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_t_V_29_phi_fu_576_p6 <= ap_const_lv2_0;
            elsif ((icmp_ln107_reg_2042_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_t_V_29_phi_fu_576_p6 <= ap_phi_mux_t_V_1_phi_fu_640_p4;
            else 
                ap_phi_mux_t_V_29_phi_fu_576_p6 <= t_V_29_reg_572;
            end if;
        else 
            ap_phi_mux_t_V_29_phi_fu_576_p6 <= t_V_29_reg_572;
        end if; 
    end process;


    ap_phi_mux_writeindextmp_V8_phi_fu_591_p6_assign_proc : process(writeindextmp_V8_reg_587, icmp_ln107_reg_2042_pp0_iter1_reg, writeindextmp_V_fu_952_p3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln107_reg_2042_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 <= ap_const_lv2_0;
            elsif ((icmp_ln107_reg_2042_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 <= writeindextmp_V_fu_952_p3;
            else 
                ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 <= writeindextmp_V8_reg_587;
            end if;
        else 
            ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 <= writeindextmp_V8_reg_587;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_bx_V26_phi_reg_558 <= "XXX";
    ap_phi_reg_pp0_iter0_nstubinner_V_phi_reg_534 <= "XXXXXXX";
    ap_phi_reg_pp0_iter0_p_0725_0_i11_reg_602 <= "X";
    ap_phi_reg_pp0_iter0_p_phi_reg_546 <= "X";
    ap_phi_reg_pp0_iter2_p_0594_2_i_reg_649 <= "XXXX";
    ap_phi_reg_pp0_iter2_p_0709_1_i_reg_626 <= "XX";
    ap_phi_reg_pp0_iter2_t_V_1_reg_636 <= "XX";

    ap_ready_assign_proc : process(icmp_ln107_fu_710_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_fu_710_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to5)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to5 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_teBuffer_3_V_10_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, teBuffer_3_V_10_fu_202, teBuffer_3_V_89_fu_1439_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_teBuffer_3_V_10_load <= teBuffer_3_V_89_fu_1439_p3;
        else 
            ap_sig_allocacmp_teBuffer_3_V_10_load <= teBuffer_3_V_10_fu_202;
        end if; 
    end process;


    ap_sig_allocacmp_teBuffer_3_V_16_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, teBuffer_3_V_16_fu_206, teBuffer_3_V_90_fu_1445_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_teBuffer_3_V_16_load <= teBuffer_3_V_90_fu_1445_p3;
        else 
            ap_sig_allocacmp_teBuffer_3_V_16_load <= teBuffer_3_V_16_fu_206;
        end if; 
    end process;


    ap_sig_allocacmp_teBuffer_3_V_1_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, teBuffer_3_V_1_fu_194, teBuffer_3_V_87_fu_1427_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_teBuffer_3_V_1_load <= teBuffer_3_V_87_fu_1427_p3;
        else 
            ap_sig_allocacmp_teBuffer_3_V_1_load <= teBuffer_3_V_1_fu_194;
        end if; 
    end process;


    ap_sig_allocacmp_teBuffer_3_V_7_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, teBuffer_3_V_7_fu_198, teBuffer_3_V_88_fu_1433_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_teBuffer_3_V_7_load <= teBuffer_3_V_88_fu_1433_p3;
        else 
            ap_sig_allocacmp_teBuffer_3_V_7_load <= teBuffer_3_V_7_fu_198;
        end if; 
    end process;

    bendinnertable_V_address0 <= zext_ln544_fu_1767_p1(8 - 1 downto 0);

    bendinnertable_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            bendinnertable_V_ce0 <= ap_const_logic_1;
        else 
            bendinnertable_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bendoutertable_V_address0 <= zext_ln544_1_fu_1781_p1(8 - 1 downto 0);

    bendoutertable_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            bendoutertable_V_ce0 <= ap_const_logic_1;
        else 
            bendoutertable_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buffernotempty_V_fu_798_p2 <= "1" when (writeindextmp_V8_reg_587 = t_V_29_reg_572) else "0";
    bx_o_V <= bx_o_V_1_data_reg;

    bx_o_V_1_ack_in_assign_proc : process(bx_o_V_1_vld_reg)
    begin
        if (((bx_o_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then 
            bx_o_V_1_ack_in <= ap_const_logic_1;
        else 
            bx_o_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    bx_o_V_1_vld_in_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln107_reg_2042_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln107_reg_2042_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            bx_o_V_1_vld_in <= ap_const_logic_1;
        else 
            bx_o_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    bx_o_V_ap_vld <= bx_o_V_1_vld_reg;
    ibin_V_3_fu_1029_p3 <= 
        ibin_V_fu_1010_p4 when (icmp_ln879_fu_966_p2(0) = '1') else 
        ibin_V_2_fu_234;
    ibin_V_fu_1010_p4 <= bufdata_V1_fu_996_p6(3 downto 1);
    icmp_ln107_fu_710_p2 <= "1" when (ap_phi_mux_istep_0_i17_phi_fu_509_p6 = ap_const_lv7_6B) else "0";
    icmp_ln122_1_fu_740_p2 <= "1" when (writeindexplus_V_fu_716_p2 = ap_phi_mux_t_V_29_phi_fu_576_p6) else "0";
    icmp_ln122_fu_734_p2 <= "1" when (writeindex_V_fu_722_p2 = ap_phi_mux_t_V_29_phi_fu_576_p6) else "0";
    icmp_ln133_fu_910_p2 <= "0" when (nstubslast_V_fu_896_p3 = ap_const_lv5_0) else "1";
    icmp_ln321_1_fu_1120_p2 <= "1" when (writeindextmp_V8_reg_587_pp0_iter2_reg = ap_const_lv2_1) else "0";
    icmp_ln321_2_fu_1133_p2 <= "1" when (writeindextmp_V8_reg_587_pp0_iter2_reg = ap_const_lv2_0) else "0";
    icmp_ln321_3_fu_1237_p2 <= "1" when (writeindextmp_V8_reg_587_pp0_iter2_reg = ap_const_lv2_3) else "0";
    icmp_ln321_fu_1107_p2 <= "1" when (writeindextmp_V8_reg_587_pp0_iter2_reg = ap_const_lv2_2) else "0";
    icmp_ln879_fu_966_p2 <= "1" when (istubouter_V_fu_242 = ap_const_lv4_0) else "0";
    icmp_ln891_1_fu_1753_p2 <= "1" when (unsigned(tmpz_fu_1721_p3) < unsigned(zext_ln1467_fu_1728_p1)) else "0";
    icmp_ln891_fu_1051_p2 <= "1" when (unsigned(ret_V_fu_1041_p2) < unsigned(zext_ln891_fu_1047_p1)) else "0";
    icmp_ln899_fu_1747_p2 <= "1" when (signed(zext_ln899_fu_1744_p1) < signed(ret_V_1_fu_1738_p2)) else "0";
    innerstubbend_V_2_fu_1610_p3 <= 
        innerstubbend_V_fu_1519_p4 when (icmp_ln879_reg_2188(0) = '1') else 
        p_Repl2_1_fu_214;
    innerstubbend_V_fu_1519_p4 <= bufdata_V3_fu_1509_p6(18 downto 16);
    innerstubfinephi_V_2_fu_1603_p3 <= 
        innerstubfinephi_V_fu_1539_p4 when (icmp_ln879_reg_2188(0) = '1') else 
        p_Repl2_s_fu_210;
    innerstubfinephi_V_fu_1539_p4 <= bufdata_V4_fu_1529_p6(15 downto 14);
    innerstubindex_V_2_fu_1617_p3 <= 
        innerstubindex_V_fu_1499_p4 when (icmp_ln879_reg_2188(0) = '1') else 
        p_Repl2_2_fu_218;
    innerstubindex_V_fu_1499_p4 <= bufdata_V2_fu_1489_p6(25 downto 19);
    instubinnerdata_dataarray_data_V_address0 <= zext_ln57_fu_699_p1(8 - 1 downto 0);

    instubinnerdata_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            instubinnerdata_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            instubinnerdata_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    instubouterdata_dataarray_data_V_address0 <= tmp_7_fu_1080_p5(8 - 1 downto 0);

    instubouterdata_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            instubouterdata_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            instubouterdata_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    istep_fu_704_p2 <= std_logic_vector(unsigned(ap_phi_mux_istep_0_i17_phi_fu_509_p6) + unsigned(ap_const_lv7_1));
    istubinner_V_fu_758_p2 <= std_logic_vector(unsigned(t_V10_reg_519) + unsigned(ap_const_lv7_1));
    istubouter_V_1_fu_1069_p2 <= std_logic_vector(unsigned(istubouter_V_fu_242) + unsigned(ap_const_lv4_1));
    morestubinner_V_1_fu_764_p2 <= "1" when (unsigned(istubinner_V_fu_758_p2) < unsigned(nstubinner_V_phi_reg_534)) else "0";
    morestubinner_V_2_fu_778_p3 <= 
        ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602 when (or_ln122_1_fu_752_p2(0) = '1') else 
        morestubinner_V_1_fu_764_p2;
    morestubinner_V_fu_680_p2 <= "0" when (nstubinner_V_fu_671_p3 = ap_const_lv7_0) else "1";
    nstubinner_V_fu_671_p3 <= 
        instubinnerdata_nentries_1_V when (trunc_ln209_fu_666_p1(0) = '1') else 
        instubinnerdata_nentries_0_V;
    nstubpairs_V_1_fu_1824_p2 <= std_logic_vector(unsigned(nstubpairs_V_fu_238) + unsigned(ap_const_lv7_1));
    nstubs_V_1_fu_1020_p3 <= 
        nstubs_V_fu_986_p4 when (icmp_ln879_fu_966_p2(0) = '1') else 
        ap_phi_mux_p_0594_0_i15_phi_fu_616_p6;
    nstubs_V_fu_986_p4 <= bufdata_V_fu_972_p6(29 downto 26);
    nstubslast_V_fu_896_p3 <= 
        tmp_4_fu_868_p10 when (p_phi_reg_546_pp0_iter1_reg(0) = '1') else 
        tmp_5_fu_882_p10;
    nstubsstart_V_fu_860_p3 <= 
        tmp_2_fu_832_p10 when (p_phi_reg_546_pp0_iter1_reg(0) = '1') else 
        tmp_3_fu_846_p10;
    or_ln122_1_fu_752_p2 <= (or_ln122_fu_746_p2 or icmp_ln122_1_fu_740_p2);
    or_ln122_2_fu_940_p2 <= (or_ln122_1_reg_2056 or and_ln136_fu_922_p2);
    or_ln122_fu_746_p2 <= (xor_ln122_fu_728_p2 or icmp_ln122_fu_734_p2);
    or_ln138_fu_928_p2 <= (savestart_V_fu_904_p2 or savelast_V_fu_916_p2);
    or_ln_fu_1713_p3 <= (ap_const_lv1_1 & outerstubfinez_V_fu_1705_p1);
    outerstubbend_V_fu_1695_p4 <= instubouterdata_dataarray_data_V_q0(8 downto 6);
    outerstubfinephi_V_fu_1685_p4 <= instubouterdata_dataarray_data_V_q0(5 downto 3);
    outerstubfinez_V_fu_1705_p1 <= instubouterdata_dataarray_data_V_q0(3 - 1 downto 0);
    outstubpair_dataarray_data_V_address0 <= zext_ln321_fu_1843_p1(8 - 1 downto 0);

    outstubpair_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            outstubpair_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            outstubpair_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outstubpair_dataarray_data_V_d0 <= (innerstubindex_V_2_reg_2218_pp0_iter5_reg & outerstubindex_V_reg_2239_pp0_iter5_reg);

    outstubpair_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, buffernotempty_V_reg_2133_pp0_iter5_reg, and_ln215_fu_1808_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (buffernotempty_V_reg_2133_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln215_fu_1808_p2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            outstubpair_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            outstubpair_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_1_fu_1212_p5 <= (((nstubslast_V_reg_2158 & innerstubdatatmp_data_V_reg_2137) & zbinlast_V_reg_2148) & ap_const_lv1_1);
    p_Result_2_fu_1759_p4 <= ((innerstubfinephi_V_2_reg_2207 & outerstubfinephi_V_fu_1685_p4) & innerstubbend_V_2_reg_2213);
    p_Result_3_fu_1772_p4 <= ((innerstubfinephi_V_2_reg_2207 & outerstubfinephi_V_fu_1685_p4) & outerstubbend_V_fu_1695_p4);
    p_Result_s_fu_1098_p5 <= (((nstubsstart_V_reg_2153 & innerstubdatatmp_data_V_reg_2137) & zbinstart_V_reg_2143) & ap_const_lv1_0);
    readindex_V_fu_1062_p2 <= std_logic_vector(unsigned(t_V_29_reg_572) + unsigned(ap_const_lv2_1));
    ret_V_1_fu_1738_p2 <= std_logic_vector(unsigned(zext_ln215_1_fu_1731_p1) - unsigned(zext_ln215_2_fu_1735_p1));
    ret_V_fu_1041_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(zext_ln215_fu_1037_p1));
    savelast_V_fu_916_p2 <= (tmp_1_fu_814_p3 and icmp_ln133_fu_910_p2);
    savestart_V_fu_904_p2 <= "0" when (nstubsstart_V_fu_860_p3 = ap_const_lv5_0) else "1";
    second_V_2_fu_1599_p1 <= bufdata_V7_fu_1589_p6(1 - 1 downto 0);
    second_V_3_fu_1638_p3 <= 
        second_V_2_fu_1599_p1 when (icmp_ln879_reg_2188(0) = '1') else 
        second_V_fu_230;
    select_ln122_1_fu_945_p3 <= 
        writeindexplus_V_reg_2046 when (or_ln138_fu_928_p2(0) = '1') else 
        writeindextmp_V8_reg_587;
    select_ln122_fu_934_p3 <= 
        writeindextmp_V8_reg_587 when (or_ln122_1_reg_2056(0) = '1') else 
        writeindex_V_reg_2051;
    t_V_3_fu_770_p3 <= 
        t_V10_reg_519 when (or_ln122_1_fu_752_p2(0) = '1') else 
        istubinner_V_fu_758_p2;
    teBuffer_3_V_48_fu_1126_p3 <= 
        teBuffer_3_V_1_load_reg_2076 when (icmp_ln321_1_fu_1120_p2(0) = '1') else 
        teBuffer_3_V_fu_1113_p3;
    teBuffer_3_V_49_fu_1139_p3 <= 
        teBuffer_3_V_1_load_reg_2076 when (icmp_ln321_2_fu_1133_p2(0) = '1') else 
        teBuffer_3_V_48_fu_1126_p3;
    teBuffer_3_V_50_fu_1146_p3 <= 
        p_Result_s_fu_1098_p5 when (icmp_ln321_fu_1107_p2(0) = '1') else 
        teBuffer_3_V_7_load_reg_2091;
    teBuffer_3_V_51_fu_1153_p3 <= 
        teBuffer_3_V_7_load_reg_2091 when (icmp_ln321_1_fu_1120_p2(0) = '1') else 
        teBuffer_3_V_50_fu_1146_p3;
    teBuffer_3_V_52_fu_1160_p3 <= 
        teBuffer_3_V_7_load_reg_2091 when (icmp_ln321_2_fu_1133_p2(0) = '1') else 
        teBuffer_3_V_51_fu_1153_p3;
    teBuffer_3_V_53_fu_1167_p3 <= 
        p_Result_s_fu_1098_p5 when (icmp_ln321_1_fu_1120_p2(0) = '1') else 
        teBuffer_3_V_10_load_reg_2106;
    teBuffer_3_V_54_fu_1174_p3 <= 
        teBuffer_3_V_10_load_reg_2106 when (icmp_ln321_2_fu_1133_p2(0) = '1') else 
        teBuffer_3_V_53_fu_1167_p3;
    teBuffer_3_V_55_fu_1181_p3 <= 
        p_Result_s_fu_1098_p5 when (icmp_ln321_2_fu_1133_p2(0) = '1') else 
        teBuffer_3_V_16_load_reg_2120;
    teBuffer_3_V_56_fu_1188_p3 <= 
        teBuffer_3_V_49_fu_1139_p3 when (savestart_V_reg_2163(0) = '1') else 
        teBuffer_3_V_1_load_reg_2076;
    teBuffer_3_V_57_fu_1194_p3 <= 
        teBuffer_3_V_52_fu_1160_p3 when (savestart_V_reg_2163(0) = '1') else 
        teBuffer_3_V_7_load_reg_2091;
    teBuffer_3_V_58_fu_1200_p3 <= 
        teBuffer_3_V_54_fu_1174_p3 when (savestart_V_reg_2163(0) = '1') else 
        teBuffer_3_V_10_load_reg_2106;
    teBuffer_3_V_59_fu_1206_p3 <= 
        teBuffer_3_V_55_fu_1181_p3 when (savestart_V_reg_2163(0) = '1') else 
        teBuffer_3_V_16_load_reg_2120;
    teBuffer_3_V_61_fu_1221_p3 <= 
        teBuffer_3_V_56_fu_1188_p3 when (icmp_ln321_1_fu_1120_p2(0) = '1') else 
        p_Result_1_fu_1212_p5;
    teBuffer_3_V_62_fu_1229_p3 <= 
        teBuffer_3_V_56_fu_1188_p3 when (icmp_ln321_2_fu_1133_p2(0) = '1') else 
        teBuffer_3_V_61_fu_1221_p3;
    teBuffer_3_V_63_fu_1243_p3 <= 
        teBuffer_3_V_56_fu_1188_p3 when (icmp_ln321_3_fu_1237_p2(0) = '1') else 
        teBuffer_3_V_62_fu_1229_p3;
    teBuffer_3_V_64_fu_1251_p3 <= 
        p_Result_1_fu_1212_p5 when (icmp_ln321_1_fu_1120_p2(0) = '1') else 
        teBuffer_3_V_57_fu_1194_p3;
    teBuffer_3_V_65_fu_1259_p3 <= 
        teBuffer_3_V_57_fu_1194_p3 when (icmp_ln321_2_fu_1133_p2(0) = '1') else 
        teBuffer_3_V_64_fu_1251_p3;
    teBuffer_3_V_66_fu_1267_p3 <= 
        teBuffer_3_V_57_fu_1194_p3 when (icmp_ln321_3_fu_1237_p2(0) = '1') else 
        teBuffer_3_V_65_fu_1259_p3;
    teBuffer_3_V_67_fu_1275_p3 <= 
        p_Result_1_fu_1212_p5 when (icmp_ln321_2_fu_1133_p2(0) = '1') else 
        teBuffer_3_V_58_fu_1200_p3;
    teBuffer_3_V_68_fu_1283_p3 <= 
        teBuffer_3_V_58_fu_1200_p3 when (icmp_ln321_3_fu_1237_p2(0) = '1') else 
        teBuffer_3_V_67_fu_1275_p3;
    teBuffer_3_V_69_fu_1291_p3 <= 
        p_Result_1_fu_1212_p5 when (icmp_ln321_3_fu_1237_p2(0) = '1') else 
        teBuffer_3_V_59_fu_1206_p3;
    teBuffer_3_V_70_fu_1299_p3 <= 
        teBuffer_3_V_56_fu_1188_p3 when (icmp_ln321_fu_1107_p2(0) = '1') else 
        p_Result_1_fu_1212_p5;
    teBuffer_3_V_71_fu_1307_p3 <= 
        teBuffer_3_V_56_fu_1188_p3 when (icmp_ln321_1_fu_1120_p2(0) = '1') else 
        teBuffer_3_V_70_fu_1299_p3;
    teBuffer_3_V_72_fu_1315_p3 <= 
        teBuffer_3_V_56_fu_1188_p3 when (icmp_ln321_2_fu_1133_p2(0) = '1') else 
        teBuffer_3_V_71_fu_1307_p3;
    teBuffer_3_V_73_fu_1323_p3 <= 
        p_Result_1_fu_1212_p5 when (icmp_ln321_fu_1107_p2(0) = '1') else 
        teBuffer_3_V_57_fu_1194_p3;
    teBuffer_3_V_74_fu_1331_p3 <= 
        teBuffer_3_V_57_fu_1194_p3 when (icmp_ln321_1_fu_1120_p2(0) = '1') else 
        teBuffer_3_V_73_fu_1323_p3;
    teBuffer_3_V_75_fu_1339_p3 <= 
        teBuffer_3_V_57_fu_1194_p3 when (icmp_ln321_2_fu_1133_p2(0) = '1') else 
        teBuffer_3_V_74_fu_1331_p3;
    teBuffer_3_V_76_fu_1347_p3 <= 
        p_Result_1_fu_1212_p5 when (icmp_ln321_1_fu_1120_p2(0) = '1') else 
        teBuffer_3_V_58_fu_1200_p3;
    teBuffer_3_V_77_fu_1355_p3 <= 
        teBuffer_3_V_58_fu_1200_p3 when (icmp_ln321_2_fu_1133_p2(0) = '1') else 
        teBuffer_3_V_76_fu_1347_p3;
    teBuffer_3_V_78_fu_1363_p3 <= 
        p_Result_1_fu_1212_p5 when (icmp_ln321_2_fu_1133_p2(0) = '1') else 
        teBuffer_3_V_59_fu_1206_p3;
    teBuffer_3_V_79_fu_1371_p3 <= 
        teBuffer_3_V_63_fu_1243_p3 when (savestart_V_reg_2163(0) = '1') else 
        teBuffer_3_V_72_fu_1315_p3;
    teBuffer_3_V_80_fu_1378_p3 <= 
        teBuffer_3_V_66_fu_1267_p3 when (savestart_V_reg_2163(0) = '1') else 
        teBuffer_3_V_75_fu_1339_p3;
    teBuffer_3_V_81_fu_1385_p3 <= 
        teBuffer_3_V_68_fu_1283_p3 when (savestart_V_reg_2163(0) = '1') else 
        teBuffer_3_V_77_fu_1355_p3;
    teBuffer_3_V_82_fu_1392_p3 <= 
        teBuffer_3_V_69_fu_1291_p3 when (savestart_V_reg_2163(0) = '1') else 
        teBuffer_3_V_78_fu_1363_p3;
    teBuffer_3_V_83_fu_1399_p3 <= 
        teBuffer_3_V_79_fu_1371_p3 when (savelast_V_reg_2175(0) = '1') else 
        teBuffer_3_V_56_fu_1188_p3;
    teBuffer_3_V_84_fu_1406_p3 <= 
        teBuffer_3_V_80_fu_1378_p3 when (savelast_V_reg_2175(0) = '1') else 
        teBuffer_3_V_57_fu_1194_p3;
    teBuffer_3_V_85_fu_1413_p3 <= 
        teBuffer_3_V_81_fu_1385_p3 when (savelast_V_reg_2175(0) = '1') else 
        teBuffer_3_V_58_fu_1200_p3;
    teBuffer_3_V_86_fu_1420_p3 <= 
        teBuffer_3_V_82_fu_1392_p3 when (savelast_V_reg_2175(0) = '1') else 
        teBuffer_3_V_59_fu_1206_p3;
    teBuffer_3_V_87_fu_1427_p3 <= 
        teBuffer_3_V_1_load_reg_2076 when (or_ln122_1_reg_2056_pp0_iter2_reg(0) = '1') else 
        teBuffer_3_V_83_fu_1399_p3;
    teBuffer_3_V_88_fu_1433_p3 <= 
        teBuffer_3_V_7_load_reg_2091 when (or_ln122_1_reg_2056_pp0_iter2_reg(0) = '1') else 
        teBuffer_3_V_84_fu_1406_p3;
    teBuffer_3_V_89_fu_1439_p3 <= 
        teBuffer_3_V_10_load_reg_2106 when (or_ln122_1_reg_2056_pp0_iter2_reg(0) = '1') else 
        teBuffer_3_V_85_fu_1413_p3;
    teBuffer_3_V_90_fu_1445_p3 <= 
        teBuffer_3_V_16_load_reg_2120 when (or_ln122_1_reg_2056_pp0_iter2_reg(0) = '1') else 
        teBuffer_3_V_86_fu_1420_p3;
    teBuffer_3_V_fu_1113_p3 <= 
        teBuffer_3_V_1_load_reg_2076 when (icmp_ln321_fu_1107_p2(0) = '1') else 
        p_Result_s_fu_1098_p5;
    tmp_1_fu_814_p3 <= instubinnerdata_dataarray_data_V_q0(3 downto 3);
    tmp_2_fu_832_p9 <= instubinnerdata_dataarray_data_V_q0(6 downto 4);
    tmp_3_fu_846_p9 <= instubinnerdata_dataarray_data_V_q0(6 downto 4);
    tmp_6_fu_691_p3 <= (ap_phi_mux_p_phi_phi_fu_550_p4 & ap_phi_mux_t_V10_phi_fu_523_p6);
    tmp_7_fu_1080_p5 <= (((ap_const_lv56_0 & p_phi_reg_546_pp0_iter1_reg) & ibin_V_3_fu_1029_p3) & istubouter_V_fu_242);
    tmp_8_fu_1835_p3 <= (p_phi_reg_546_pp0_iter5_reg & nstubpairs_V_fu_238);
    tmpz_fu_1721_p3 <= 
        or_ln_fu_1713_p3 when (second_V_3_reg_2234(0) = '1') else 
        zext_ln199_fu_1709_p1;
    trunc_ln209_fu_666_p1 <= bx_V(1 - 1 downto 0);
    writeindex_V_fu_722_p2 <= (ap_phi_mux_writeindextmp_V8_phi_fu_591_p6 xor ap_const_lv2_2);
    writeindexplus_V_fu_716_p2 <= std_logic_vector(unsigned(ap_phi_mux_writeindextmp_V8_phi_fu_591_p6) + unsigned(ap_const_lv2_1));
    writeindextmp_V_fu_952_p3 <= 
        select_ln122_fu_934_p3 when (or_ln122_2_fu_940_p2(0) = '1') else 
        select_ln122_1_fu_945_p3;
    xor_ln122_fu_728_p2 <= (ap_phi_reg_pp0_iter1_p_0725_0_i11_reg_602 xor ap_const_lv1_1);
    xor_ln891_fu_1791_p2 <= (icmp_ln891_1_reg_2249_pp0_iter5_reg xor ap_const_lv1_1);
    xor_ln899_fu_1786_p2 <= (icmp_ln899_reg_2244_pp0_iter5_reg xor ap_const_lv1_1);
    zbinfirst_V_3_fu_1631_p3 <= 
        zbinfirst_V_fu_1579_p4 when (icmp_ln879_reg_2188(0) = '1') else 
        zbinfirst_V_2_fu_226;
    zbinfirst_V_fu_1579_p4 <= bufdata_V6_fu_1569_p6(6 downto 4);
    zbinlast_V_fu_826_p2 <= std_logic_vector(unsigned(zext_ln209_fu_822_p1) + unsigned(zbinstart_V_fu_804_p4));
    zbinstart_V_fu_804_p4 <= instubinnerdata_dataarray_data_V_q0(6 downto 4);
    zdiffmax_V_3_fu_1624_p3 <= 
        zdiffmax_V_fu_1559_p4 when (icmp_ln879_reg_2188(0) = '1') else 
        zdiffmax_V_2_fu_222;
    zdiffmax_V_fu_1559_p4 <= bufdata_V5_fu_1549_p6(13 downto 11);
    zext_ln1467_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zbinfirst_V_3_reg_2228),4));
    zext_ln199_fu_1709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outerstubfinez_V_fu_1705_p1),4));
    zext_ln209_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_814_p3),3));
    zext_ln215_1_fu_1731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmpz_fu_1721_p3),5));
    zext_ln215_2_fu_1735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zbinfirst_V_3_reg_2228),5));
    zext_ln215_fu_1037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(istubouter_V_fu_242),5));
    zext_ln321_fu_1843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1835_p3),64));
    zext_ln544_1_fu_1781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_1772_p4),64));
    zext_ln544_fu_1767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_2_fu_1759_p4),64));
    zext_ln57_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_691_p3),64));
    zext_ln891_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nstubs_V_1_fu_1020_p3),5));
    zext_ln899_fu_1744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zdiffmax_V_3_reg_2223),5));
end behav;
