<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L1_out_boundary_0_x2'" level="0">
<item name = "Date">Sun Sep 18 12:42:01 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.360 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4645, 4645, 15.482 us, 15.482 us, 4645, 4645, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- C_drain_IO_L1_out_boundary_0_x2_loop_1_C_drain_IO_L1_out_boundary_0_x2_loop_2">3074, 3074, 6, 3, 1, 1024, yes</column>
<column name="- C_drain_IO_L1_out_boundary_0_x2_loop_5">1568, 1568, 98, -, -, 16, no</column>
<column name=" + C_drain_IO_L1_out_boundary_0_x2_loop_6">96, 96, 3, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 147, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 32, 33, 1</column>
<column name="Multiplexer">-, -, -, 224, -</column>
<column name="Register">-, -, 179, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, ~0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_data_split_V_U">C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V, 0, 32, 33, 0, 2, 32, 1, 64</column>
<column name="local_C_V_U">C_drain_IO_L1_out_boundary_0_x0_local_C_V, 0, 0, 0, 1, 512, 64, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18057_fu_353_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln691_402_fu_301_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_403_fu_319_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_404_fu_343_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_fu_232_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln890_fu_220_p2">+, 0, 0, 18, 11, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln890_296_fu_238_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_297_fu_337_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_298_fu_363_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln890_fu_226_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln890_345_fu_252_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln890_fu_244_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_c6_V_phi_fu_180_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_c7_V_phi_fu_191_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_169_p4">9, 2, 11, 22</column>
<column name="buf_data_split_V_address0">20, 4, 1, 4</column>
<column name="buf_data_split_V_address1">14, 3, 1, 3</column>
<column name="buf_data_split_V_d0">14, 3, 32, 96</column>
<column name="c5_V_reg_198">9, 2, 5, 10</column>
<column name="c6_V_82_reg_209">9, 2, 6, 12</column>
<column name="c6_V_reg_176">9, 2, 7, 14</column>
<column name="c7_V_reg_187">9, 2, 5, 10</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_PE_12_0_x295_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_165">9, 2, 11, 22</column>
<column name="local_C_V_address0">14, 3, 9, 27</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_402_reg_417">5, 0, 5, 0</column>
<column name="add_ln691_403_reg_422">5, 0, 5, 0</column>
<column name="add_ln691_404_reg_435">6, 0, 6, 0</column>
<column name="add_ln890_reg_381">11, 0, 11, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c5_V_reg_198">5, 0, 5, 0</column>
<column name="c6_V_82_reg_209">6, 0, 6, 0</column>
<column name="c6_V_reg_176">7, 0, 7, 0</column>
<column name="c7_V_reg_187">5, 0, 5, 0</column>
<column name="conv_i106_mid2_v_reg_401">5, 0, 5, 0</column>
<column name="icmp_ln890_reg_386">1, 0, 1, 0</column>
<column name="icmp_ln890_reg_386_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_165">11, 0, 11, 0</column>
<column name="local_C_V_addr_reg_411">9, 0, 9, 0</column>
<column name="local_C_V_addr_reg_411_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="local_C_V_load_reg_448">64, 0, 64, 0</column>
<column name="select_ln890_345_reg_396">7, 0, 7, 0</column>
<column name="select_ln890_reg_390">5, 0, 5, 0</column>
<column name="tmp_cast_reg_427">4, 0, 9, 5</column>
<column name="trunc_ln890_reg_406">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_0_x2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_0_x2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_0_x2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_0_x2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_0_x2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_0_x2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_0_x2, return value</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_din">out, 64, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_12_x2121, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_full_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_12_x2121, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_12_x2121_write">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_12_x2121, pointer</column>
<column name="fifo_C_drain_PE_12_0_x295_dout">in, 32, ap_fifo, fifo_C_drain_PE_12_0_x295, pointer</column>
<column name="fifo_C_drain_PE_12_0_x295_empty_n">in, 1, ap_fifo, fifo_C_drain_PE_12_0_x295, pointer</column>
<column name="fifo_C_drain_PE_12_0_x295_read">out, 1, ap_fifo, fifo_C_drain_PE_12_0_x295, pointer</column>
</table>
</item>
</section>
</profile>
