#
# created by First Encounter v06.20-p006_1 on Fri Feb  1 10:12:19
#
VERSION 5.6 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN b01 ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 20.140 ;
    DESIGN FE_CORE_BOX_UR_X REAL 28.099 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 20.020 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 27.020 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 96198 94040 ) ;

ROW CORE_ROW_0 Free_OMC_Si2_PDK45nm 40280 40040 FS DO 41 BY 1 STEP 380 0 ;
ROW CORE_ROW_1 Free_OMC_Si2_PDK45nm 40280 42840 N DO 41 BY 1 STEP 380 0 ;
ROW CORE_ROW_2 Free_OMC_Si2_PDK45nm 40280 45640 FS DO 41 BY 1 STEP 380 0 ;
ROW CORE_ROW_3 Free_OMC_Si2_PDK45nm 40280 48440 N DO 41 BY 1 STEP 380 0 ;
ROW CORE_ROW_4 Free_OMC_Si2_PDK45nm 40280 51240 FS DO 41 BY 1 STEP 380 0 ;

TRACKS X 190 DO 253 STEP 380 LAYER M3 ;
TRACKS Y 140 DO 336 STEP 280 LAYER M3 ;
TRACKS Y 140 DO 336 STEP 280 LAYER M2 ;
TRACKS X 190 DO 253 STEP 380 LAYER M2 ;
TRACKS X 190 DO 253 STEP 380 LAYER M1 ;
TRACKS Y 140 DO 336 STEP 280 LAYER M1 ;

GCELLGRID X 95190 DO 2 STEP 1008 ;
GCELLGRID X 190 DO 26 STEP 3800 ;
GCELLGRID X 0 DO 2 STEP 190 ;
GCELLGRID Y 92540 DO 2 STEP 1500 ;
GCELLGRID Y 140 DO 34 STEP 2800 ;
GCELLGRID Y 0 DO 2 STEP 140 ;

COMPONENTS 57 ;
- U57 INV_X1 + PLACED ( 55100 48440 ) N
 ;
- U58 INV_X1 + PLACED ( 55100 51240 ) FS
 ;
- U59 INV_X1 + PLACED ( 52820 42840 ) N
 ;
- U60 INV_X1 + PLACED ( 40660 48440 ) FN
 ;
- U61 NOR2_X1 + PLACED ( 40660 51240 ) S
 ;
- U62 NOR2_X1 + PLACED ( 42180 51240 ) S
 ;
- U63 INV_X1 + PLACED ( 44080 48440 ) FN
 ;
- U64 NOR2_X1 + PLACED ( 45220 48440 ) FN
 ;
- U65 NOR2_X1 + PLACED ( 47880 48440 ) FN
 ;
- U66 NOR2_X1 + PLACED ( 42180 48440 ) N
 ;
- U67 NOR2_X1 + PLACED ( 41040 45640 ) S
 ;
- U68 XOR2_X1 + PLACED ( 51300 48440 ) FN
 ;
- U69 NOR2_X1 + PLACED ( 52440 45640 ) S
 ;
- U70 INV_X1 + PLACED ( 48260 40040 ) S
 ;
- U71 NOR2_X1 + PLACED ( 50160 40040 ) FS
 ;
- U72 INV_X1 + PLACED ( 45600 40040 ) FS
 ;
- U73 NOR2_X1 + PLACED ( 44080 40040 ) FS
 ;
- U74 NOR2_X1 + PLACED ( 42560 40040 ) S
 ;
- U75 NOR2_X1 + PLACED ( 42180 42840 ) FN
 ;
- U76 NOR2_X1 + PLACED ( 44080 42840 ) N
 ;
- U77 INV_X1 + PLACED ( 44080 45640 ) FS
 ;
- U78 NOR2_X1 + PLACED ( 42940 45640 ) S
 ;
- U79 NOR2_X1 + PLACED ( 50540 42840 ) N
 ;
- U80 INV_X1 + PLACED ( 49780 42840 ) N
 ;
- U81 NOR2_X1 + PLACED ( 49400 45640 ) S
 ;
- U82 NOR2_X1 + PLACED ( 50540 45640 ) S
 ;
- U83 NOR2_X1 + PLACED ( 49400 48440 ) N
 ;
- U84 INV_X1 + PLACED ( 50540 48440 ) FN
 ;
- U85 INV_X1 + PLACED ( 55100 42840 ) N
 ;
- U86 NOR2_X1 + PLACED ( 53960 42840 ) FN
 ;
- U87 INV_X1 + PLACED ( 54720 45640 ) FS
 ;
- U88 NOR2_X1 + PLACED ( 51300 51240 ) FS
 ;
- U89 NOR2_X1 + PLACED ( 50160 51240 ) FS
 ;
- U90 INV_X1 + PLACED ( 49400 51240 ) FS
 ;
- U91 NOR2_X1 + PLACED ( 48260 51240 ) S
 ;
- U92 INV_X1 + PLACED ( 44840 45640 ) FS
 ;
- U93 NOR2_X1 + PLACED ( 52440 51240 ) FS
 ;
- U94 NOR2_X1 + PLACED ( 47120 51240 ) FS
 ;
- U95 INV_X1 + PLACED ( 46360 51240 ) S
 ;
- U96 NOR2_X1 + PLACED ( 46740 48440 ) FN
 ;
- U97 XOR2_X1 + PLACED ( 43700 51240 ) S
 ;
- U98 INV_X1 + PLACED ( 54720 40040 ) FS
 ;
- U99 NOR2_X1 + PLACED ( 52440 40040 ) FS
 ;
- U100 NOR2_X1 + PLACED ( 46740 40040 ) S
 ;
- U101 INV_X1 + PLACED ( 47880 42840 ) FN
 ;
- U102 INV_X1 + PLACED ( 40660 42840 ) FN
 ;
- U103 NOR2_X1 + PLACED ( 48260 45640 ) FS
 ;
- U104 NOR2_X1 + PLACED ( 51680 42840 ) FN
 ;
- U105 INV_X1 + PLACED ( 48640 42840 ) N
 ;
- U106 NOR2_X1 + PLACED ( 53960 48440 ) N
 ;
- U107 INV_X1 + PLACED ( 53580 51240 ) FS
 ;
- U108 INV_X1 + PLACED ( 54340 51240 ) FS
 ;
- U109 NOR2_X1 + PLACED ( 45600 42840 ) N
 ;
- U110 INV_X1 + PLACED ( 45600 45640 ) S
 ;
- U111 NOR2_X1 + PLACED ( 46360 45640 ) S
 ;
- U112 INV_X1 + PLACED ( 47500 45640 ) FS
 ;
- U113 INV_X1 + PLACED ( 47120 42840 ) FN
 ;
END COMPONENTS

PINS 10 ;
- line1 + NET line1 + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 53390 94040 ) S ;
- line2 + NET line2 + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 54150 94040 ) S ;
- stato_reg_2 + NET stato_reg_2 + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 48580 ) E ;
- stato_reg_1 + NET stato_reg_1 + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 49140 ) E ;
- stato_reg_0 + NET stato_reg_0 + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 48450 94040 ) S ;
- u34 + NET u34 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 96198 43540 ) W ;
- u45 + NET u45 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 49700 ) E ;
- u36 + NET u36 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 48450 0 ) N ;
- u35 + NET u35 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 96198 44100 ) W ;
- u44 + NET u44 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 96198 53340 ) W ;
END PINS

SPECIALNETS 2 ;
- GND
  + USE GROUND
 ;
- VCC
  + USE POWER
 ;
END SPECIALNETS

END DESIGN
