/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  reg [3:0] _02_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [8:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [6:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_50z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [8:0] celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_82z;
  wire [2:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_90z;
  wire [9:0] celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [28:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_56z = celloutsig_0_36z ? celloutsig_0_15z : celloutsig_0_28z;
  assign celloutsig_0_15z = celloutsig_0_4z ? celloutsig_0_11z : _00_;
  assign celloutsig_1_15z = ~(celloutsig_1_12z | celloutsig_1_13z);
  assign celloutsig_0_22z = ~(celloutsig_0_14z | celloutsig_0_6z);
  assign celloutsig_0_30z = ~(celloutsig_0_21z | celloutsig_0_16z[6]);
  assign celloutsig_0_44z = ~celloutsig_0_38z;
  assign celloutsig_0_6z = ~celloutsig_0_3z;
  assign celloutsig_1_6z = ~celloutsig_1_5z[1];
  assign celloutsig_0_1z = ~in_data[40];
  assign celloutsig_0_55z = celloutsig_0_3z | ~(celloutsig_0_1z);
  assign celloutsig_0_59z = celloutsig_0_51z[0] | ~(celloutsig_0_27z[3]);
  assign celloutsig_0_21z = celloutsig_0_19z | ~(celloutsig_0_16z[4]);
  assign celloutsig_1_18z = in_data[105] ^ celloutsig_1_15z;
  assign celloutsig_0_19z = celloutsig_0_16z[7] ^ celloutsig_0_11z;
  assign celloutsig_0_3z = celloutsig_0_0z[4] ^ celloutsig_0_0z[1];
  reg [9:0] _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _18_ <= 10'h000;
    else _18_ <= { celloutsig_0_2z[3:0], celloutsig_0_1z, celloutsig_0_2z };
  assign { _00_, _01_[8:0] } = _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_24z[4:1];
  assign celloutsig_0_38z = celloutsig_0_24z[2:0] === { celloutsig_0_18z[3:2], celloutsig_0_6z };
  assign celloutsig_0_63z = celloutsig_0_58z[5:2] === celloutsig_0_26z[8:5];
  assign celloutsig_1_12z = celloutsig_1_1z[9:7] === celloutsig_1_5z;
  assign celloutsig_1_13z = celloutsig_1_3z[27:22] === { celloutsig_1_1z[12:8], celloutsig_1_6z };
  assign celloutsig_0_31z = { _01_[5:0], celloutsig_0_21z } === { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_22z };
  assign celloutsig_0_41z = ! { celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_40z, celloutsig_0_16z, celloutsig_0_31z };
  assign celloutsig_0_20z = ! _01_[8:6];
  assign celloutsig_0_25z = ! { celloutsig_0_24z[5:3], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_32z = ! { celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_11z };
  assign celloutsig_0_36z = celloutsig_0_18z[3:0] < { celloutsig_0_14z, celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_32z };
  assign celloutsig_0_9z = { _01_[7:2], celloutsig_0_4z } < { _00_, _01_[8], celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z } < { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_23z = { in_data[27:25], celloutsig_0_10z, celloutsig_0_4z } < in_data[90:86];
  assign celloutsig_0_58z = celloutsig_0_52z ? { celloutsig_0_56z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_47z } : { _01_[5:3], celloutsig_0_55z, celloutsig_0_54z, celloutsig_0_6z };
  assign celloutsig_0_8z = in_data[40] ? { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_1z } : { _01_[3], celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_3z = celloutsig_1_1z[8] ? { celloutsig_1_0z[0], celloutsig_1_0z, celloutsig_1_1z[14:9], 1'h1, celloutsig_1_1z[7:0] } : { in_data[151:136], celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_8z[1] ? { celloutsig_0_0z[0], celloutsig_0_6z, celloutsig_0_8z[2], 1'h1, celloutsig_0_8z[0], celloutsig_0_3z } : celloutsig_0_0z;
  assign celloutsig_0_40z = - { celloutsig_0_27z[4:2], celloutsig_0_12z };
  assign celloutsig_0_49z = - { celloutsig_0_0z[4:3], celloutsig_0_2z };
  assign celloutsig_0_90z = - { celloutsig_0_60z[5:2], celloutsig_0_82z, celloutsig_0_59z };
  assign celloutsig_0_91z = - { celloutsig_0_40z[6:0], celloutsig_0_8z };
  assign celloutsig_1_0z = - in_data[136:124];
  assign celloutsig_0_16z = - { celloutsig_0_0z[0], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_24z = - { celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_42z = | { celloutsig_0_41z, celloutsig_0_37z, celloutsig_0_16z[11:1], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z[15:11], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_1_19z = | celloutsig_1_1z[8:5];
  assign celloutsig_0_11z = | { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[88:81], celloutsig_0_0z };
  assign celloutsig_0_28z = | celloutsig_0_13z[15:11];
  assign celloutsig_0_47z = ^ { celloutsig_0_43z[8:3], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_44z, celloutsig_0_22z };
  assign celloutsig_0_52z = ^ celloutsig_0_40z[3:0];
  assign celloutsig_0_54z = ^ { celloutsig_0_2z[4:2], celloutsig_0_12z, celloutsig_0_25z };
  assign celloutsig_0_14z = ^ { in_data[33:19], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_43z = { in_data[9:6], celloutsig_0_18z } << { celloutsig_0_2z[4:3], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_51z = celloutsig_0_27z[7:4] << _02_;
  assign celloutsig_0_26z = celloutsig_0_13z[20:5] << { celloutsig_0_0z[3:0], celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[17:12] >> in_data[77:72];
  assign celloutsig_0_82z = { celloutsig_0_49z[2], _02_ } >> { celloutsig_0_54z, celloutsig_0_37z, celloutsig_0_63z, celloutsig_0_41z, celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[60:56] >> in_data[16:12];
  assign celloutsig_0_50z = { celloutsig_0_27z[11:3], celloutsig_0_47z, celloutsig_0_31z } ~^ { celloutsig_0_2z[4:2], celloutsig_0_42z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_60z = celloutsig_0_26z[13:5] ~^ { celloutsig_0_50z[6:1], celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z, _00_, _01_[8:0], celloutsig_0_0z, celloutsig_0_6z } ~^ in_data[27:7];
  assign celloutsig_1_1z = { celloutsig_1_0z[4:3], celloutsig_1_0z } ^ in_data[149:135];
  assign celloutsig_1_5z = celloutsig_1_3z[11:9] ^ celloutsig_1_1z[13:11];
  assign celloutsig_0_18z = { in_data[16:14], celloutsig_0_1z, celloutsig_0_15z } ^ celloutsig_0_2z;
  assign celloutsig_0_27z = { celloutsig_0_26z[15:5], celloutsig_0_11z } ^ in_data[34:23];
  assign celloutsig_0_37z = ~((celloutsig_0_21z & celloutsig_0_22z) | (celloutsig_0_18z[2] & celloutsig_0_11z));
  assign _01_[9] = _00_;
  assign { out_data[128], out_data[96], out_data[41:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
