[
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.57909",
        "publicationYear": "1990",
        "publicationDate": "Aug. 1990",
        "articleNumber": "57909",
        "articleTitle": "Embedded totally self-checking checkers: a practical design",
        "volume": "7",
        "issue": "4",
        "startPage": "5",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37276072500,
                "preferredName": "S. Kundu",
                "firstName": "S.",
                "lastName": "Kundu"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.57911",
        "publicationYear": "1990",
        "publicationDate": "Aug. 1990",
        "articleNumber": "57911",
        "articleTitle": "Fault sampling revisited",
        "volume": "7",
        "issue": "4",
        "startPage": "32",
        "endPage": "35",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37089132848,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.60606",
        "publicationYear": "1990",
        "publicationDate": "Oct. 1990",
        "articleNumber": "60606",
        "articleTitle": "Neural net and Boolean satisfiability models of logic circuits",
        "volume": "7",
        "issue": "5",
        "startPage": "54",
        "endPage": "57",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37284518600,
                "preferredName": "S. Chakradhar",
                "firstName": "S.",
                "lastName": "Chakradhar"
            },
            {
                "id": 37285278500,
                "preferredName": "V. Agrawal",
                "firstName": "V.",
                "lastName": "Agrawal"
            },
            {
                "id": 37330540600,
                "preferredName": "M. Bushnell",
                "firstName": "M.",
                "lastName": "Bushnell"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.57912",
        "publicationYear": "1990",
        "publicationDate": "Aug. 1990",
        "articleNumber": "57912",
        "articleTitle": "Are primitive polynomials always best in signature analysis?",
        "volume": "7",
        "issue": "4",
        "startPage": "36",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 38161699300,
                "preferredName": "A. Ahmad",
                "firstName": "A.",
                "lastName": "Ahmad"
            },
            {
                "id": 37429768100,
                "preferredName": "N.K. Nanda",
                "firstName": "N.K.",
                "lastName": "Nanda"
            },
            {
                "id": 37291938500,
                "preferredName": "K. Garg",
                "firstName": "K.",
                "lastName": "Garg"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.46889",
        "publicationYear": "1990",
        "publicationDate": "Feb. 1990",
        "articleNumber": "46889",
        "articleTitle": "Designing and implementing an architecture with boundary scan",
        "volume": "7",
        "issue": "1",
        "startPage": "9",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37389016600,
                "preferredName": "R.P. van Riessen",
                "firstName": "R.P.",
                "lastName": "van Riessen"
            },
            {
                "id": 37272834300,
                "preferredName": "H.G. Kerkhoff",
                "firstName": "H.G.",
                "lastName": "Kerkhoff"
            },
            {
                "id": 37395975900,
                "preferredName": "A. Kloppenburg",
                "firstName": "A.",
                "lastName": "Kloppenburg"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.56465",
        "publicationYear": "1990",
        "publicationDate": "June 1990",
        "articleNumber": "56465",
        "articleTitle": "A value system for switch-level modeling",
        "volume": "7",
        "issue": "3",
        "startPage": "33",
        "endPage": "41",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 38183672400,
                "preferredName": "S.P. Smith",
                "firstName": "S.P.",
                "lastName": "Smith"
            },
            {
                "id": 37356980200,
                "preferredName": "R.D. Acosta",
                "firstName": "R.D.",
                "lastName": "Acosta"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.56464",
        "publicationYear": "1990",
        "publicationDate": "June 1990",
        "articleNumber": "56464",
        "articleTitle": "A VHDL standard package for logic modeling",
        "volume": "7",
        "issue": "3",
        "startPage": "25",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 38168826900,
                "preferredName": "D.R. Coelho",
                "firstName": "D.R.",
                "lastName": "Coelho"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.46892",
        "publicationYear": "1990",
        "publicationDate": "Feb. 1990",
        "articleNumber": "46892",
        "articleTitle": "Using a test-specification format in automatic test-program generation",
        "volume": "7",
        "issue": "1",
        "startPage": "39",
        "endPage": "45",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37353103100,
                "preferredName": "B. Verhelst",
                "firstName": "B.",
                "lastName": "Verhelst"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.56466",
        "publicationYear": "1990",
        "publicationDate": "June 1990",
        "articleNumber": "56466",
        "articleTitle": "Transparent logic modeling in VHDL",
        "volume": "7",
        "issue": "3",
        "startPage": "42",
        "endPage": "48",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37352669300,
                "preferredName": "J.E. DeGroat",
                "firstName": "J.E.",
                "lastName": "DeGroat"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.57910",
        "publicationYear": "1990",
        "publicationDate": "Aug. 1990",
        "articleNumber": "57910",
        "articleTitle": "Improved test generation for high-activity circuits",
        "volume": "7",
        "issue": "4",
        "startPage": "26",
        "endPage": "31",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37273588500,
                "preferredName": "K. Saluja",
                "firstName": "K.",
                "lastName": "Saluja"
            },
            {
                "id": 37089063119,
                "preferredName": "K. Kim",
                "firstName": "K.",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.56467",
        "publicationYear": "1990",
        "publicationDate": "June 1990",
        "articleNumber": "56467",
        "articleTitle": "Logic modeling in WAVES",
        "volume": "7",
        "issue": "3",
        "startPage": "49",
        "endPage": "55",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37089112758,
                "preferredName": "A.S. Gilman",
                "firstName": "A.S.",
                "lastName": "Gilman"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.46890",
        "publicationYear": "1990",
        "publicationDate": "Feb. 1990",
        "articleNumber": "46890",
        "articleTitle": "Contactless, high-speed waveform measurements on gallium arsenide ICs",
        "volume": "7",
        "issue": "1",
        "startPage": "20",
        "endPage": "25",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37369427800,
                "preferredName": "H.K. Seitz",
                "firstName": "H.K.",
                "lastName": "Seitz"
            },
            {
                "id": 37937712000,
                "preferredName": "A. Blacha",
                "firstName": "A.",
                "lastName": "Blacha"
            },
            {
                "id": 38474829100,
                "preferredName": "R. Clauberg",
                "firstName": "R.",
                "lastName": "Clauberg"
            },
            {
                "id": 37322990200,
                "preferredName": "H. Beha",
                "firstName": "H.",
                "lastName": "Beha"
            },
            {
                "id": 37388340200,
                "preferredName": "J. Feder",
                "firstName": "J.",
                "lastName": "Feder"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.64956",
        "publicationYear": "1990",
        "publicationDate": "Dec. 1990",
        "articleNumber": "64956",
        "articleTitle": "Dynamic functional testing for VLSI circuits",
        "volume": "7",
        "issue": "6",
        "startPage": "42",
        "endPage": "49",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37354707600,
                "preferredName": "P.M. Maurer",
                "firstName": "P.M.",
                "lastName": "Maurer"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.53045",
        "publicationYear": "1990",
        "publicationDate": "April 1990",
        "articleNumber": "53045",
        "articleTitle": "Serial interfacing for embedded-memory testing",
        "volume": "7",
        "issue": "2",
        "startPage": "52",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 38273371900,
                "preferredName": "B. Nadeau-Dostie",
                "firstName": "B.",
                "lastName": "Nadeau-Dostie"
            },
            {
                "id": 37333001700,
                "preferredName": "A. Silburt",
                "firstName": "A.",
                "lastName": "Silburt"
            },
            {
                "id": 37307557800,
                "preferredName": "V.K. Agarwal",
                "firstName": "V.K.",
                "lastName": "Agarwal"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.46891",
        "publicationYear": "1990",
        "publicationDate": "Feb. 1990",
        "articleNumber": "46891",
        "articleTitle": "Test generation for current testing (CMOS ICs)",
        "volume": "7",
        "issue": "1",
        "startPage": "26",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37330727900,
                "preferredName": "P. Nigh",
                "firstName": "P.",
                "lastName": "Nigh"
            },
            {
                "id": 37284393300,
                "preferredName": "W. Maly",
                "firstName": "W.",
                "lastName": "Maly"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.60605",
        "publicationYear": "1990",
        "publicationDate": "Oct. 1990",
        "articleNumber": "60605",
        "articleTitle": "The Olympus synthesis system",
        "volume": "7",
        "issue": "5",
        "startPage": "37",
        "endPage": "53",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            },
            {
                "id": 37384291300,
                "preferredName": "D. Ku",
                "firstName": "D.",
                "lastName": "Ku"
            },
            {
                "id": 37377721900,
                "preferredName": "F. Mailhot",
                "firstName": "F.",
                "lastName": "Mailhot"
            },
            {
                "id": 37087168598,
                "preferredName": "T. Truong",
                "firstName": "T.",
                "lastName": "Truong"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.57906",
        "publicationYear": "1990",
        "publicationDate": "Aug. 1990",
        "articleNumber": "57906",
        "articleTitle": "Verifying a multiprocessor cache controller using random test generation",
        "volume": "7",
        "issue": "4",
        "startPage": "13",
        "endPage": "25",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37266188300,
                "preferredName": "D.A. Wood",
                "firstName": "D.A.",
                "lastName": "Wood"
            },
            {
                "id": 37356991200,
                "preferredName": "G.A. Gibson",
                "firstName": "G.A.",
                "lastName": "Gibson"
            },
            {
                "id": 37278290900,
                "preferredName": "R.H. Katz",
                "firstName": "R.H.",
                "lastName": "Katz"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.60603",
        "publicationYear": "1990",
        "publicationDate": "Oct. 1990",
        "articleNumber": "60603",
        "articleTitle": "From behavior to structure: high-level synthesis",
        "volume": "7",
        "issue": "5",
        "startPage": "8",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37265246900,
                "preferredName": "R. Camposano",
                "firstName": "R.",
                "lastName": "Camposano"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.53042",
        "publicationYear": "1990",
        "publicationDate": "April 1990",
        "articleNumber": "53042",
        "articleTitle": "Low-cost testing of high-density logic components",
        "volume": "7",
        "issue": "2",
        "startPage": "15",
        "endPage": "28",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37345265600,
                "preferredName": "R.W. Bassett",
                "firstName": "R.W.",
                "lastName": "Bassett"
            },
            {
                "id": 38160491600,
                "preferredName": "B.J. Butkus",
                "firstName": "B.J.",
                "lastName": "Butkus"
            },
            {
                "id": 37389153600,
                "preferredName": "S.R. Dingle",
                "firstName": "S.R.",
                "lastName": "Dingle"
            },
            {
                "id": 38159459500,
                "preferredName": "M.R. Faucher",
                "firstName": "M.R.",
                "lastName": "Faucher"
            },
            {
                "id": 37344566200,
                "preferredName": "P.S. Gillis",
                "firstName": "P.S.",
                "lastName": "Gillis"
            },
            {
                "id": 37621653800,
                "preferredName": "J.H. Panner",
                "firstName": "J.H.",
                "lastName": "Panner"
            },
            {
                "id": 37622122000,
                "preferredName": "J.G. Petrovick",
                "firstName": "J.G.",
                "lastName": "Petrovick"
            },
            {
                "id": 37330609600,
                "preferredName": "D.L. Wheater",
                "firstName": "D.L.",
                "lastName": "Wheater"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.53044",
        "publicationYear": "1990",
        "publicationDate": "April 1990",
        "articleNumber": "53044",
        "articleTitle": "Implementing macro test in silicon compiler design",
        "volume": "7",
        "issue": "2",
        "startPage": "41",
        "endPage": "51",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37326440300,
                "preferredName": "F. Beenker",
                "firstName": "F.",
                "lastName": "Beenker"
            },
            {
                "id": 37382025800,
                "preferredName": "R. Dekker",
                "firstName": "R.",
                "lastName": "Dekker"
            },
            {
                "id": 37353098500,
                "preferredName": "R. Stans",
                "firstName": "R.",
                "lastName": "Stans"
            },
            {
                "id": 38131715100,
                "preferredName": "M. Van der Star",
                "firstName": "M.",
                "lastName": "Van der Star"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.60604",
        "publicationYear": "1990",
        "publicationDate": "Oct. 1990",
        "articleNumber": "60604",
        "articleTitle": "An optimizer for hardware synthesis",
        "volume": "7",
        "issue": "5",
        "startPage": "20",
        "endPage": "36",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37660548200,
                "preferredName": "J. Bhasker",
                "firstName": "J.",
                "lastName": "Bhasker"
            },
            {
                "id": 37087921535,
                "preferredName": "H.-C. Lee",
                "firstName": "H.-C.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.64954",
        "publicationYear": "1990",
        "publicationDate": "Dec. 1990",
        "articleNumber": "64954",
        "articleTitle": "Design synthesis and silicon compilation",
        "volume": "7",
        "issue": "6",
        "startPage": "8",
        "endPage": "23",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37265889400,
                "preferredName": "N.D. Dutt",
                "firstName": "N.D.",
                "lastName": "Dutt"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.53043",
        "publicationYear": "1990",
        "publicationDate": "April 1990",
        "articleNumber": "53043",
        "articleTitle": "Built-in self-test of the Macrolan chip",
        "volume": "7",
        "issue": "2",
        "startPage": "29",
        "endPage": "40",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37352405500,
                "preferredName": "R. Illman",
                "firstName": "R.",
                "lastName": "Illman"
            },
            {
                "id": 38559992300,
                "preferredName": "S. Clarke",
                "firstName": "S.",
                "lastName": "Clarke"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.57914",
        "publicationYear": "1990",
        "publicationDate": "Aug. 1990",
        "articleNumber": "57914",
        "articleTitle": "An efficient VLSI switch-box router",
        "volume": "7",
        "issue": "4",
        "startPage": "52",
        "endPage": "65",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37087179403,
                "preferredName": "Jer Min Jou",
                "firstName": null,
                "lastName": "Jer Min Jou"
            },
            {
                "id": 37086981199,
                "preferredName": "Jau Yien Lee",
                "firstName": null,
                "lastName": "Jau Yien Lee"
            },
            {
                "id": 37087217227,
                "preferredName": "Yachyang Sun",
                "firstName": null,
                "lastName": "Yachyang Sun"
            },
            {
                "id": 37087001944,
                "preferredName": "Jhing Fa Wang",
                "firstName": null,
                "lastName": "Jhing Fa Wang"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.64955",
        "publicationYear": "1990",
        "publicationDate": "Dec. 1990",
        "articleNumber": "64955",
        "articleTitle": "A model-based expert system for digital system design",
        "volume": "7",
        "issue": "6",
        "startPage": "24",
        "endPage": "40",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37087440872,
                "preferredName": "Jung-Gen Wu",
                "firstName": null,
                "lastName": "Jung-Gen Wu"
            },
            {
                "id": 37087142555,
                "preferredName": "Yu Hen Hu",
                "firstName": null,
                "lastName": "Yu Hen Hu"
            },
            {
                "id": 37380323600,
                "preferredName": "W.P.-C. Ho",
                "firstName": "W.P.-C.",
                "lastName": "Ho"
            },
            {
                "id": 37089407614,
                "preferredName": "D.Y.Y. Yun",
                "firstName": "D.Y.Y.",
                "lastName": "Yun"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.57913",
        "publicationYear": "1990",
        "publicationDate": "Aug. 1990",
        "articleNumber": "57913",
        "articleTitle": "Dynamic statistical control of manufacturing test",
        "volume": "7",
        "issue": "4",
        "startPage": "39",
        "endPage": "51",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 38488554000,
                "preferredName": "S.P. Ghosh",
                "firstName": "S.P.",
                "lastName": "Ghosh"
            },
            {
                "id": 37363383000,
                "preferredName": "E.G. Grochowski",
                "firstName": "E.G.",
                "lastName": "Grochowski"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.56463",
        "publicationYear": "1990",
        "publicationDate": "June 1990",
        "articleNumber": "56463",
        "articleTitle": "A minimalist approach to VHDL logic modeling",
        "volume": "7",
        "issue": "3",
        "startPage": "12",
        "endPage": "23",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37088182476,
                "preferredName": "P.J. Menchini",
                "firstName": "P.J.",
                "lastName": "Menchini"
            }
        ]
    },
    {
        "publicationNumber": "54",
        "doi": "10.1109/54.53041",
        "publicationYear": "1990",
        "publicationDate": "April 1990",
        "articleNumber": "53041",
        "articleTitle": "Integrating tester pin electronics",
        "volume": "7",
        "issue": "2",
        "startPage": "4",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Magazines",
        "publicationTitle": "IEEE Design & Test of Computers",
        "authors": [
            {
                "id": 37390018200,
                "preferredName": "C.W. Branson",
                "firstName": "C.W.",
                "lastName": "Branson"
            }
        ]
    }
]