// Seed: 3993471539
module module_0 (
    input wor id_0,
    input tri id_1,
    output tri0 id_2,
    input tri0 id_3
    , id_11,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input tri id_8,
    output supply1 id_9
);
  wire id_12;
endmodule
module module_1 #(
    parameter id_7 = 32'd74
) (
    input uwire id_0,
    output wand id_1,
    output uwire id_2,
    input tri id_3,
    input wand id_4,
    output tri1 id_5,
    input wand id_6,
    input supply1 _id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wor id_10,
    input wor id_11,
    input wire id_12
);
  logic [id_7 : -1 'd0] id_14;
  ;
  parameter id_15 = -1;
  wire id_16;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_2,
      id_3,
      id_9,
      id_3,
      id_6,
      id_3,
      id_3,
      id_10
  );
  assign id_14 = id_0;
  wire  id_17;
  logic id_18;
  ;
endmodule
