
examenParcialTallerV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000917c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001cac  08009320  08009320  00019320  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afcc  0800afcc  00020218  2**0
                  CONTENTS
  4 .ARM          00000000  0800afcc  0800afcc  00020218  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800afcc  0800afcc  00020218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afcc  0800afcc  0001afcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800afd0  0800afd0  0001afd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000218  20000000  0800afd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003ae4  20000218  0800b1ec  00020218  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003cfc  0800b1ec  00023cfc  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004c1a  00000000  00000000  00020242  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f53  00000000  00000000  00024e5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000338  00000000  00000000  00025db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000002b8  00000000  00000000  000260e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001004b  00000000  00000000  000263a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004f77  00000000  00000000  000363eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000567de  00000000  00000000  0003b362  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00091b40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002448  00000000  00000000  00091b90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  00093fd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  000940a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000218 	.word	0x20000218
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009304 	.word	0x08009304

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000021c 	.word	0x2000021c
 80001dc:	08009304 	.word	0x08009304

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_frsub>:
 8000cb8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000cbc:	e002      	b.n	8000cc4 <__addsf3>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_fsub>:
 8000cc0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cc4 <__addsf3>:
 8000cc4:	0042      	lsls	r2, r0, #1
 8000cc6:	bf1f      	itttt	ne
 8000cc8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ccc:	ea92 0f03 	teqne	r2, r3
 8000cd0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cd4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd8:	d06a      	beq.n	8000db0 <__addsf3+0xec>
 8000cda:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cde:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ce2:	bfc1      	itttt	gt
 8000ce4:	18d2      	addgt	r2, r2, r3
 8000ce6:	4041      	eorgt	r1, r0
 8000ce8:	4048      	eorgt	r0, r1
 8000cea:	4041      	eorgt	r1, r0
 8000cec:	bfb8      	it	lt
 8000cee:	425b      	neglt	r3, r3
 8000cf0:	2b19      	cmp	r3, #25
 8000cf2:	bf88      	it	hi
 8000cf4:	4770      	bxhi	lr
 8000cf6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cfa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cfe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000d02:	bf18      	it	ne
 8000d04:	4240      	negne	r0, r0
 8000d06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d0a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000d0e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d12:	bf18      	it	ne
 8000d14:	4249      	negne	r1, r1
 8000d16:	ea92 0f03 	teq	r2, r3
 8000d1a:	d03f      	beq.n	8000d9c <__addsf3+0xd8>
 8000d1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d20:	fa41 fc03 	asr.w	ip, r1, r3
 8000d24:	eb10 000c 	adds.w	r0, r0, ip
 8000d28:	f1c3 0320 	rsb	r3, r3, #32
 8000d2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d30:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d34:	d502      	bpl.n	8000d3c <__addsf3+0x78>
 8000d36:	4249      	negs	r1, r1
 8000d38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d3c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d40:	d313      	bcc.n	8000d6a <__addsf3+0xa6>
 8000d42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d46:	d306      	bcc.n	8000d56 <__addsf3+0x92>
 8000d48:	0840      	lsrs	r0, r0, #1
 8000d4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d4e:	f102 0201 	add.w	r2, r2, #1
 8000d52:	2afe      	cmp	r2, #254	; 0xfe
 8000d54:	d251      	bcs.n	8000dfa <__addsf3+0x136>
 8000d56:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d5e:	bf08      	it	eq
 8000d60:	f020 0001 	biceq.w	r0, r0, #1
 8000d64:	ea40 0003 	orr.w	r0, r0, r3
 8000d68:	4770      	bx	lr
 8000d6a:	0049      	lsls	r1, r1, #1
 8000d6c:	eb40 0000 	adc.w	r0, r0, r0
 8000d70:	3a01      	subs	r2, #1
 8000d72:	bf28      	it	cs
 8000d74:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d78:	d2ed      	bcs.n	8000d56 <__addsf3+0x92>
 8000d7a:	fab0 fc80 	clz	ip, r0
 8000d7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d82:	ebb2 020c 	subs.w	r2, r2, ip
 8000d86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d8a:	bfaa      	itet	ge
 8000d8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d90:	4252      	neglt	r2, r2
 8000d92:	4318      	orrge	r0, r3
 8000d94:	bfbc      	itt	lt
 8000d96:	40d0      	lsrlt	r0, r2
 8000d98:	4318      	orrlt	r0, r3
 8000d9a:	4770      	bx	lr
 8000d9c:	f092 0f00 	teq	r2, #0
 8000da0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000da4:	bf06      	itte	eq
 8000da6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000daa:	3201      	addeq	r2, #1
 8000dac:	3b01      	subne	r3, #1
 8000dae:	e7b5      	b.n	8000d1c <__addsf3+0x58>
 8000db0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000db4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000db8:	bf18      	it	ne
 8000dba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dbe:	d021      	beq.n	8000e04 <__addsf3+0x140>
 8000dc0:	ea92 0f03 	teq	r2, r3
 8000dc4:	d004      	beq.n	8000dd0 <__addsf3+0x10c>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	bf08      	it	eq
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	4770      	bx	lr
 8000dd0:	ea90 0f01 	teq	r0, r1
 8000dd4:	bf1c      	itt	ne
 8000dd6:	2000      	movne	r0, #0
 8000dd8:	4770      	bxne	lr
 8000dda:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dde:	d104      	bne.n	8000dea <__addsf3+0x126>
 8000de0:	0040      	lsls	r0, r0, #1
 8000de2:	bf28      	it	cs
 8000de4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000de8:	4770      	bx	lr
 8000dea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dee:	bf3c      	itt	cc
 8000df0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000df4:	4770      	bxcc	lr
 8000df6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dfa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e02:	4770      	bx	lr
 8000e04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e08:	bf16      	itet	ne
 8000e0a:	4608      	movne	r0, r1
 8000e0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e10:	4601      	movne	r1, r0
 8000e12:	0242      	lsls	r2, r0, #9
 8000e14:	bf06      	itte	eq
 8000e16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e1a:	ea90 0f01 	teqeq	r0, r1
 8000e1e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e22:	4770      	bx	lr

08000e24 <__aeabi_ui2f>:
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	e004      	b.n	8000e34 <__aeabi_i2f+0x8>
 8000e2a:	bf00      	nop

08000e2c <__aeabi_i2f>:
 8000e2c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e30:	bf48      	it	mi
 8000e32:	4240      	negmi	r0, r0
 8000e34:	ea5f 0c00 	movs.w	ip, r0
 8000e38:	bf08      	it	eq
 8000e3a:	4770      	bxeq	lr
 8000e3c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e40:	4601      	mov	r1, r0
 8000e42:	f04f 0000 	mov.w	r0, #0
 8000e46:	e01c      	b.n	8000e82 <__aeabi_l2f+0x2a>

08000e48 <__aeabi_ul2f>:
 8000e48:	ea50 0201 	orrs.w	r2, r0, r1
 8000e4c:	bf08      	it	eq
 8000e4e:	4770      	bxeq	lr
 8000e50:	f04f 0300 	mov.w	r3, #0
 8000e54:	e00a      	b.n	8000e6c <__aeabi_l2f+0x14>
 8000e56:	bf00      	nop

08000e58 <__aeabi_l2f>:
 8000e58:	ea50 0201 	orrs.w	r2, r0, r1
 8000e5c:	bf08      	it	eq
 8000e5e:	4770      	bxeq	lr
 8000e60:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e64:	d502      	bpl.n	8000e6c <__aeabi_l2f+0x14>
 8000e66:	4240      	negs	r0, r0
 8000e68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e6c:	ea5f 0c01 	movs.w	ip, r1
 8000e70:	bf02      	ittt	eq
 8000e72:	4684      	moveq	ip, r0
 8000e74:	4601      	moveq	r1, r0
 8000e76:	2000      	moveq	r0, #0
 8000e78:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e7c:	bf08      	it	eq
 8000e7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e82:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e86:	fabc f28c 	clz	r2, ip
 8000e8a:	3a08      	subs	r2, #8
 8000e8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e90:	db10      	blt.n	8000eb4 <__aeabi_l2f+0x5c>
 8000e92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e96:	4463      	add	r3, ip
 8000e98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ea0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ea4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ea8:	eb43 0002 	adc.w	r0, r3, r2
 8000eac:	bf08      	it	eq
 8000eae:	f020 0001 	biceq.w	r0, r0, #1
 8000eb2:	4770      	bx	lr
 8000eb4:	f102 0220 	add.w	r2, r2, #32
 8000eb8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ebc:	f1c2 0220 	rsb	r2, r2, #32
 8000ec0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ec4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ec8:	eb43 0002 	adc.w	r0, r3, r2
 8000ecc:	bf08      	it	eq
 8000ece:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ed2:	4770      	bx	lr

08000ed4 <__aeabi_fmul>:
 8000ed4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ed8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000edc:	bf1e      	ittt	ne
 8000ede:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ee2:	ea92 0f0c 	teqne	r2, ip
 8000ee6:	ea93 0f0c 	teqne	r3, ip
 8000eea:	d06f      	beq.n	8000fcc <__aeabi_fmul+0xf8>
 8000eec:	441a      	add	r2, r3
 8000eee:	ea80 0c01 	eor.w	ip, r0, r1
 8000ef2:	0240      	lsls	r0, r0, #9
 8000ef4:	bf18      	it	ne
 8000ef6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000efa:	d01e      	beq.n	8000f3a <__aeabi_fmul+0x66>
 8000efc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000f00:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000f04:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000f08:	fba0 3101 	umull	r3, r1, r0, r1
 8000f0c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f10:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000f14:	bf3e      	ittt	cc
 8000f16:	0049      	lslcc	r1, r1, #1
 8000f18:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000f1c:	005b      	lslcc	r3, r3, #1
 8000f1e:	ea40 0001 	orr.w	r0, r0, r1
 8000f22:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000f26:	2afd      	cmp	r2, #253	; 0xfd
 8000f28:	d81d      	bhi.n	8000f66 <__aeabi_fmul+0x92>
 8000f2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f32:	bf08      	it	eq
 8000f34:	f020 0001 	biceq.w	r0, r0, #1
 8000f38:	4770      	bx	lr
 8000f3a:	f090 0f00 	teq	r0, #0
 8000f3e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f42:	bf08      	it	eq
 8000f44:	0249      	lsleq	r1, r1, #9
 8000f46:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000f4e:	3a7f      	subs	r2, #127	; 0x7f
 8000f50:	bfc2      	ittt	gt
 8000f52:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f56:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f5a:	4770      	bxgt	lr
 8000f5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f60:	f04f 0300 	mov.w	r3, #0
 8000f64:	3a01      	subs	r2, #1
 8000f66:	dc5d      	bgt.n	8001024 <__aeabi_fmul+0x150>
 8000f68:	f112 0f19 	cmn.w	r2, #25
 8000f6c:	bfdc      	itt	le
 8000f6e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f72:	4770      	bxle	lr
 8000f74:	f1c2 0200 	rsb	r2, r2, #0
 8000f78:	0041      	lsls	r1, r0, #1
 8000f7a:	fa21 f102 	lsr.w	r1, r1, r2
 8000f7e:	f1c2 0220 	rsb	r2, r2, #32
 8000f82:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f86:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f8a:	f140 0000 	adc.w	r0, r0, #0
 8000f8e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f92:	bf08      	it	eq
 8000f94:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f98:	4770      	bx	lr
 8000f9a:	f092 0f00 	teq	r2, #0
 8000f9e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fa2:	bf02      	ittt	eq
 8000fa4:	0040      	lsleq	r0, r0, #1
 8000fa6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000faa:	3a01      	subeq	r2, #1
 8000fac:	d0f9      	beq.n	8000fa2 <__aeabi_fmul+0xce>
 8000fae:	ea40 000c 	orr.w	r0, r0, ip
 8000fb2:	f093 0f00 	teq	r3, #0
 8000fb6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fba:	bf02      	ittt	eq
 8000fbc:	0049      	lsleq	r1, r1, #1
 8000fbe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fc2:	3b01      	subeq	r3, #1
 8000fc4:	d0f9      	beq.n	8000fba <__aeabi_fmul+0xe6>
 8000fc6:	ea41 010c 	orr.w	r1, r1, ip
 8000fca:	e78f      	b.n	8000eec <__aeabi_fmul+0x18>
 8000fcc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd0:	ea92 0f0c 	teq	r2, ip
 8000fd4:	bf18      	it	ne
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d00a      	beq.n	8000ff2 <__aeabi_fmul+0x11e>
 8000fdc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fe0:	bf18      	it	ne
 8000fe2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fe6:	d1d8      	bne.n	8000f9a <__aeabi_fmul+0xc6>
 8000fe8:	ea80 0001 	eor.w	r0, r0, r1
 8000fec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ff0:	4770      	bx	lr
 8000ff2:	f090 0f00 	teq	r0, #0
 8000ff6:	bf17      	itett	ne
 8000ff8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ffc:	4608      	moveq	r0, r1
 8000ffe:	f091 0f00 	teqne	r1, #0
 8001002:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8001006:	d014      	beq.n	8001032 <__aeabi_fmul+0x15e>
 8001008:	ea92 0f0c 	teq	r2, ip
 800100c:	d101      	bne.n	8001012 <__aeabi_fmul+0x13e>
 800100e:	0242      	lsls	r2, r0, #9
 8001010:	d10f      	bne.n	8001032 <__aeabi_fmul+0x15e>
 8001012:	ea93 0f0c 	teq	r3, ip
 8001016:	d103      	bne.n	8001020 <__aeabi_fmul+0x14c>
 8001018:	024b      	lsls	r3, r1, #9
 800101a:	bf18      	it	ne
 800101c:	4608      	movne	r0, r1
 800101e:	d108      	bne.n	8001032 <__aeabi_fmul+0x15e>
 8001020:	ea80 0001 	eor.w	r0, r0, r1
 8001024:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001028:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800102c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001030:	4770      	bx	lr
 8001032:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001036:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800103a:	4770      	bx	lr

0800103c <__aeabi_fdiv>:
 800103c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001040:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8001044:	bf1e      	ittt	ne
 8001046:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800104a:	ea92 0f0c 	teqne	r2, ip
 800104e:	ea93 0f0c 	teqne	r3, ip
 8001052:	d069      	beq.n	8001128 <__aeabi_fdiv+0xec>
 8001054:	eba2 0203 	sub.w	r2, r2, r3
 8001058:	ea80 0c01 	eor.w	ip, r0, r1
 800105c:	0249      	lsls	r1, r1, #9
 800105e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8001062:	d037      	beq.n	80010d4 <__aeabi_fdiv+0x98>
 8001064:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001068:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800106c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001070:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8001074:	428b      	cmp	r3, r1
 8001076:	bf38      	it	cc
 8001078:	005b      	lslcc	r3, r3, #1
 800107a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800107e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001082:	428b      	cmp	r3, r1
 8001084:	bf24      	itt	cs
 8001086:	1a5b      	subcs	r3, r3, r1
 8001088:	ea40 000c 	orrcs.w	r0, r0, ip
 800108c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001090:	bf24      	itt	cs
 8001092:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001096:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800109a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800109e:	bf24      	itt	cs
 80010a0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80010a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80010a8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80010ac:	bf24      	itt	cs
 80010ae:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80010b2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80010b6:	011b      	lsls	r3, r3, #4
 80010b8:	bf18      	it	ne
 80010ba:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80010be:	d1e0      	bne.n	8001082 <__aeabi_fdiv+0x46>
 80010c0:	2afd      	cmp	r2, #253	; 0xfd
 80010c2:	f63f af50 	bhi.w	8000f66 <__aeabi_fmul+0x92>
 80010c6:	428b      	cmp	r3, r1
 80010c8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80010cc:	bf08      	it	eq
 80010ce:	f020 0001 	biceq.w	r0, r0, #1
 80010d2:	4770      	bx	lr
 80010d4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80010d8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80010dc:	327f      	adds	r2, #127	; 0x7f
 80010de:	bfc2      	ittt	gt
 80010e0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80010e4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80010e8:	4770      	bxgt	lr
 80010ea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80010ee:	f04f 0300 	mov.w	r3, #0
 80010f2:	3a01      	subs	r2, #1
 80010f4:	e737      	b.n	8000f66 <__aeabi_fmul+0x92>
 80010f6:	f092 0f00 	teq	r2, #0
 80010fa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80010fe:	bf02      	ittt	eq
 8001100:	0040      	lsleq	r0, r0, #1
 8001102:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001106:	3a01      	subeq	r2, #1
 8001108:	d0f9      	beq.n	80010fe <__aeabi_fdiv+0xc2>
 800110a:	ea40 000c 	orr.w	r0, r0, ip
 800110e:	f093 0f00 	teq	r3, #0
 8001112:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001116:	bf02      	ittt	eq
 8001118:	0049      	lsleq	r1, r1, #1
 800111a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800111e:	3b01      	subeq	r3, #1
 8001120:	d0f9      	beq.n	8001116 <__aeabi_fdiv+0xda>
 8001122:	ea41 010c 	orr.w	r1, r1, ip
 8001126:	e795      	b.n	8001054 <__aeabi_fdiv+0x18>
 8001128:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800112c:	ea92 0f0c 	teq	r2, ip
 8001130:	d108      	bne.n	8001144 <__aeabi_fdiv+0x108>
 8001132:	0242      	lsls	r2, r0, #9
 8001134:	f47f af7d 	bne.w	8001032 <__aeabi_fmul+0x15e>
 8001138:	ea93 0f0c 	teq	r3, ip
 800113c:	f47f af70 	bne.w	8001020 <__aeabi_fmul+0x14c>
 8001140:	4608      	mov	r0, r1
 8001142:	e776      	b.n	8001032 <__aeabi_fmul+0x15e>
 8001144:	ea93 0f0c 	teq	r3, ip
 8001148:	d104      	bne.n	8001154 <__aeabi_fdiv+0x118>
 800114a:	024b      	lsls	r3, r1, #9
 800114c:	f43f af4c 	beq.w	8000fe8 <__aeabi_fmul+0x114>
 8001150:	4608      	mov	r0, r1
 8001152:	e76e      	b.n	8001032 <__aeabi_fmul+0x15e>
 8001154:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001158:	bf18      	it	ne
 800115a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800115e:	d1ca      	bne.n	80010f6 <__aeabi_fdiv+0xba>
 8001160:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001164:	f47f af5c 	bne.w	8001020 <__aeabi_fmul+0x14c>
 8001168:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800116c:	f47f af3c 	bne.w	8000fe8 <__aeabi_fmul+0x114>
 8001170:	e75f      	b.n	8001032 <__aeabi_fmul+0x15e>
 8001172:	bf00      	nop

08001174 <__aeabi_d2lz>:
 8001174:	b538      	push	{r3, r4, r5, lr}
 8001176:	4605      	mov	r5, r0
 8001178:	460c      	mov	r4, r1
 800117a:	4628      	mov	r0, r5
 800117c:	4621      	mov	r1, r4
 800117e:	2200      	movs	r2, #0
 8001180:	2300      	movs	r3, #0
 8001182:	f7ff fcc3 	bl	8000b0c <__aeabi_dcmplt>
 8001186:	b928      	cbnz	r0, 8001194 <__aeabi_d2lz+0x20>
 8001188:	4628      	mov	r0, r5
 800118a:	4621      	mov	r1, r4
 800118c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001190:	f000 b80a 	b.w	80011a8 <__aeabi_d2ulz>
 8001194:	4628      	mov	r0, r5
 8001196:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800119a:	f000 f805 	bl	80011a8 <__aeabi_d2ulz>
 800119e:	4240      	negs	r0, r0
 80011a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a4:	bd38      	pop	{r3, r4, r5, pc}
 80011a6:	bf00      	nop

080011a8 <__aeabi_d2ulz>:
 80011a8:	b5d0      	push	{r4, r6, r7, lr}
 80011aa:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <__aeabi_d2ulz+0x34>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	4606      	mov	r6, r0
 80011b0:	460f      	mov	r7, r1
 80011b2:	f7ff fa39 	bl	8000628 <__aeabi_dmul>
 80011b6:	f7ff fd0f 	bl	8000bd8 <__aeabi_d2uiz>
 80011ba:	4604      	mov	r4, r0
 80011bc:	f7ff f9ba 	bl	8000534 <__aeabi_ui2d>
 80011c0:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <__aeabi_d2ulz+0x38>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	f7ff fa30 	bl	8000628 <__aeabi_dmul>
 80011c8:	4602      	mov	r2, r0
 80011ca:	460b      	mov	r3, r1
 80011cc:	4630      	mov	r0, r6
 80011ce:	4639      	mov	r1, r7
 80011d0:	f7ff f872 	bl	80002b8 <__aeabi_dsub>
 80011d4:	f7ff fd00 	bl	8000bd8 <__aeabi_d2uiz>
 80011d8:	4621      	mov	r1, r4
 80011da:	bdd0      	pop	{r4, r6, r7, pc}
 80011dc:	3df00000 	.word	0x3df00000
 80011e0:	41f00000 	.word	0x41f00000

080011e4 <main>:
uint8_t *ptrTime;
uint8_t *ptrDate;
void nameMonth (uint8_t numberMonth);

/* Función principal del programa */
int main(void){
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0

	/* inicialización de todos los elementos del sistema */
	initHardware();
 80011e8:	f000 f838 	bl	800125c <initHardware>

	/* Loop infinito */
	while(1){
		// Comunicacion para los comandos.
		if (rxData != '\0'){
 80011ec:	4b17      	ldr	r3, [pc, #92]	; (800124c <main+0x68>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d01f      	beq.n	8001234 <main+0x50>
			bufferReception[counterReception] = rxData;
 80011f4:	4b16      	ldr	r3, [pc, #88]	; (8001250 <main+0x6c>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b14      	ldr	r3, [pc, #80]	; (800124c <main+0x68>)
 80011fc:	7819      	ldrb	r1, [r3, #0]
 80011fe:	4b15      	ldr	r3, [pc, #84]	; (8001254 <main+0x70>)
 8001200:	5499      	strb	r1, [r3, r2]
			counterReception++;
 8001202:	4b13      	ldr	r3, [pc, #76]	; (8001250 <main+0x6c>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	3301      	adds	r3, #1
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4b11      	ldr	r3, [pc, #68]	; (8001250 <main+0x6c>)
 800120c:	701a      	strb	r2, [r3, #0]
			if(rxData == '@'){
 800120e:	4b0f      	ldr	r3, [pc, #60]	; (800124c <main+0x68>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b40      	cmp	r3, #64	; 0x40
 8001214:	d10b      	bne.n	800122e <main+0x4a>
				stringComplete = true;
 8001216:	4b10      	ldr	r3, [pc, #64]	; (8001258 <main+0x74>)
 8001218:	2201      	movs	r2, #1
 800121a:	701a      	strb	r2, [r3, #0]
				bufferReception[counterReception] = '\0';
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <main+0x6c>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	461a      	mov	r2, r3
 8001222:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <main+0x70>)
 8001224:	2100      	movs	r1, #0
 8001226:	5499      	strb	r1, [r3, r2]
				counterReception = 0;
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <main+0x6c>)
 800122a:	2200      	movs	r2, #0
 800122c:	701a      	strb	r2, [r3, #0]
			}
			rxData = '\0';
 800122e:	4b07      	ldr	r3, [pc, #28]	; (800124c <main+0x68>)
 8001230:	2200      	movs	r2, #0
 8001232:	701a      	strb	r2, [r3, #0]
		}
		// Envio de los strings
		if(stringComplete){
 8001234:	4b08      	ldr	r3, [pc, #32]	; (8001258 <main+0x74>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d0d7      	beq.n	80011ec <main+0x8>
			parseCommands(bufferReception);
 800123c:	4805      	ldr	r0, [pc, #20]	; (8001254 <main+0x70>)
 800123e:	f000 f96f 	bl	8001520 <parseCommands>
			stringComplete = false;
 8001242:	4b05      	ldr	r3, [pc, #20]	; (8001258 <main+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]
		if (rxData != '\0'){
 8001248:	e7d0      	b.n	80011ec <main+0x8>
 800124a:	bf00      	nop
 800124c:	20000bb4 	.word	0x20000bb4
 8001250:	20003bc8 	.word	0x20003bc8
 8001254:	20003bcc 	.word	0x20003bcc
 8001258:	20003c4c 	.word	0x20003c4c

0800125c <initHardware>:
	}
	return 0;
}// Final del main

// Función donde se configuran los pines en general.
void initHardware(void){
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0

	// Se desactiva el reloj HSE porque PH0 está conectado a un oscilador HSE.
	RCC->CR &= ~(RCC_CR_HSEON);
 8001260:	4b96      	ldr	r3, [pc, #600]	; (80014bc <initHardware+0x260>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a95      	ldr	r2, [pc, #596]	; (80014bc <initHardware+0x260>)
 8001266:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800126a:	6013      	str	r3, [r2, #0]

	// Se configura el PLL con los parámetros dados.
	handlerPLL.PLL_Config.PLL_voltage		= VOLTAGE_100MHZ;
 800126c:	4b94      	ldr	r3, [pc, #592]	; (80014c0 <initHardware+0x264>)
 800126e:	2202      	movs	r2, #2
 8001270:	701a      	strb	r2, [r3, #0]
	handlerPLL.PLL_Config.PLL_frecuency		= FRECUENCY_100MHZ;
 8001272:	4b93      	ldr	r3, [pc, #588]	; (80014c0 <initHardware+0x264>)
 8001274:	2200      	movs	r2, #0
 8001276:	705a      	strb	r2, [r3, #1]
	PLL_Config(&handlerPLL);
 8001278:	4891      	ldr	r0, [pc, #580]	; (80014c0 <initHardware+0x264>)
 800127a:	f001 fb29 	bl	80028d0 <PLL_Config>
	getConfigPLL();
 800127e:	f001 fc63 	bl	8002b48 <getConfigPLL>

	/* Configuración del LED de estado */
	handlerStateLED.pGPIOx 									= GPIOH;
 8001282:	4b90      	ldr	r3, [pc, #576]	; (80014c4 <initHardware+0x268>)
 8001284:	4a90      	ldr	r2, [pc, #576]	; (80014c8 <initHardware+0x26c>)
 8001286:	601a      	str	r2, [r3, #0]
	handlerStateLED.GPIO_PinConfig.GPIO_PinNumber 			= PIN_1;
 8001288:	4b8e      	ldr	r3, [pc, #568]	; (80014c4 <initHardware+0x268>)
 800128a:	2201      	movs	r2, #1
 800128c:	711a      	strb	r2, [r3, #4]
	handlerStateLED.GPIO_PinConfig.GPIO_PinMode 			= GPIO_MODE_OUT;
 800128e:	4b8d      	ldr	r3, [pc, #564]	; (80014c4 <initHardware+0x268>)
 8001290:	2201      	movs	r2, #1
 8001292:	715a      	strb	r2, [r3, #5]
	handlerStateLED.GPIO_PinConfig.GPIO_PinOPType 			= GPIO_OTYPE_PUSHPULL;
 8001294:	4b8b      	ldr	r3, [pc, #556]	; (80014c4 <initHardware+0x268>)
 8001296:	2200      	movs	r2, #0
 8001298:	721a      	strb	r2, [r3, #8]
	handlerStateLED.GPIO_PinConfig.GPIO_PinSpeed 			= GPIO_OSPEED_FAST;
 800129a:	4b8a      	ldr	r3, [pc, #552]	; (80014c4 <initHardware+0x268>)
 800129c:	2202      	movs	r2, #2
 800129e:	719a      	strb	r2, [r3, #6]
	handlerStateLED.GPIO_PinConfig.GPIO_PinPuPdControl 		= GPIO_PUPDR_NOTHING;
 80012a0:	4b88      	ldr	r3, [pc, #544]	; (80014c4 <initHardware+0x268>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	71da      	strb	r2, [r3, #7]
	GPIO_Config(&handlerStateLED);
 80012a6:	4887      	ldr	r0, [pc, #540]	; (80014c4 <initHardware+0x268>)
 80012a8:	f001 f812 	bl	80022d0 <GPIO_Config>

	/* Configuración del TIM2 para que haga un blinky cada 250 ms */
	handlerBlinkyTimer.ptrTIMx 								= TIM2;
 80012ac:	4b87      	ldr	r3, [pc, #540]	; (80014cc <initHardware+0x270>)
 80012ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012b2:	601a      	str	r2, [r3, #0]
	handlerBlinkyTimer.TIMx_Config.TIMx_mode 				= BTIMER_MODE_UP;
 80012b4:	4b85      	ldr	r3, [pc, #532]	; (80014cc <initHardware+0x270>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	711a      	strb	r2, [r3, #4]
	handlerBlinkyTimer.TIMx_Config.TIMx_speed				= BTIMER_SPEED_100MHz;
 80012ba:	4b84      	ldr	r3, [pc, #528]	; (80014cc <initHardware+0x270>)
 80012bc:	f242 7210 	movw	r2, #10000	; 0x2710
 80012c0:	609a      	str	r2, [r3, #8]
	handlerBlinkyTimer.TIMx_Config.TIMx_period 				= 2500;
 80012c2:	4b82      	ldr	r3, [pc, #520]	; (80014cc <initHardware+0x270>)
 80012c4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80012c8:	60da      	str	r2, [r3, #12]
	handlerBlinkyTimer.TIMx_Config.TIMx_interruptEnable 	= BTIMER_INTERRUPT_ENABLE;
 80012ca:	4b80      	ldr	r3, [pc, #512]	; (80014cc <initHardware+0x270>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	741a      	strb	r2, [r3, #16]
	BasicTimer_Config(&handlerBlinkyTimer);
 80012d0:	487e      	ldr	r0, [pc, #504]	; (80014cc <initHardware+0x270>)
 80012d2:	f000 ff09 	bl	80020e8 <BasicTimer_Config>

	/* Timer para las banderas necesarias para el muestreo del acelerometro */
	handlerTimer4.ptrTIMx 								    = TIM4;
 80012d6:	4b7e      	ldr	r3, [pc, #504]	; (80014d0 <initHardware+0x274>)
 80012d8:	4a7e      	ldr	r2, [pc, #504]	; (80014d4 <initHardware+0x278>)
 80012da:	601a      	str	r2, [r3, #0]
	handlerTimer4.TIMx_Config.TIMx_mode 				    = BTIMER_MODE_UP;
 80012dc:	4b7c      	ldr	r3, [pc, #496]	; (80014d0 <initHardware+0x274>)
 80012de:	2200      	movs	r2, #0
 80012e0:	711a      	strb	r2, [r3, #4]
	handlerTimer4.TIMx_Config.TIMx_speed				    = BTIMER_SPEED_100MHz;
 80012e2:	4b7b      	ldr	r3, [pc, #492]	; (80014d0 <initHardware+0x274>)
 80012e4:	f242 7210 	movw	r2, #10000	; 0x2710
 80012e8:	609a      	str	r2, [r3, #8]
	handlerTimer4.TIMx_Config.TIMx_period 				    = 50;
 80012ea:	4b79      	ldr	r3, [pc, #484]	; (80014d0 <initHardware+0x274>)
 80012ec:	2232      	movs	r2, #50	; 0x32
 80012ee:	60da      	str	r2, [r3, #12]
	handlerTimer4.TIMx_Config.TIMx_interruptEnable 	        = BTIMER_INTERRUPT_ENABLE;
 80012f0:	4b77      	ldr	r3, [pc, #476]	; (80014d0 <initHardware+0x274>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	741a      	strb	r2, [r3, #16]
	BasicTimer_Config(&handlerTimer4);
 80012f6:	4876      	ldr	r0, [pc, #472]	; (80014d0 <initHardware+0x274>)
 80012f8:	f000 fef6 	bl	80020e8 <BasicTimer_Config>

	/* Configuración del USART */
	// Transmisión
	handlerUSARTPINTX.pGPIOx  							= GPIOA;
 80012fc:	4b76      	ldr	r3, [pc, #472]	; (80014d8 <initHardware+0x27c>)
 80012fe:	4a77      	ldr	r2, [pc, #476]	; (80014dc <initHardware+0x280>)
 8001300:	601a      	str	r2, [r3, #0]
	handlerUSARTPINTX.GPIO_PinConfig.GPIO_PinNumber 	= PIN_11;
 8001302:	4b75      	ldr	r3, [pc, #468]	; (80014d8 <initHardware+0x27c>)
 8001304:	220b      	movs	r2, #11
 8001306:	711a      	strb	r2, [r3, #4]
	handlerUSARTPINTX.GPIO_PinConfig.GPIO_PinMode 		= GPIO_MODE_ALTFN;
 8001308:	4b73      	ldr	r3, [pc, #460]	; (80014d8 <initHardware+0x27c>)
 800130a:	2202      	movs	r2, #2
 800130c:	715a      	strb	r2, [r3, #5]
	handlerUSARTPINTX.GPIO_PinConfig.GPIO_PinAltFunMode = AF8;
 800130e:	4b72      	ldr	r3, [pc, #456]	; (80014d8 <initHardware+0x27c>)
 8001310:	2208      	movs	r2, #8
 8001312:	725a      	strb	r2, [r3, #9]
	GPIO_Config(&handlerUSARTPINTX);
 8001314:	4870      	ldr	r0, [pc, #448]	; (80014d8 <initHardware+0x27c>)
 8001316:	f000 ffdb 	bl	80022d0 <GPIO_Config>

	// Recepción
	handlerUSARTPINRX.pGPIOx 						 	= GPIOA;
 800131a:	4b71      	ldr	r3, [pc, #452]	; (80014e0 <initHardware+0x284>)
 800131c:	4a6f      	ldr	r2, [pc, #444]	; (80014dc <initHardware+0x280>)
 800131e:	601a      	str	r2, [r3, #0]
	handlerUSARTPINRX.GPIO_PinConfig.GPIO_PinNumber		= PIN_12;
 8001320:	4b6f      	ldr	r3, [pc, #444]	; (80014e0 <initHardware+0x284>)
 8001322:	220c      	movs	r2, #12
 8001324:	711a      	strb	r2, [r3, #4]
	handlerUSARTPINRX.GPIO_PinConfig.GPIO_PinMode 		= GPIO_MODE_ALTFN;
 8001326:	4b6e      	ldr	r3, [pc, #440]	; (80014e0 <initHardware+0x284>)
 8001328:	2202      	movs	r2, #2
 800132a:	715a      	strb	r2, [r3, #5]
	handlerUSARTPINRX.GPIO_PinConfig.GPIO_PinAltFunMode = AF8;
 800132c:	4b6c      	ldr	r3, [pc, #432]	; (80014e0 <initHardware+0x284>)
 800132e:	2208      	movs	r2, #8
 8001330:	725a      	strb	r2, [r3, #9]
	GPIO_Config(&handlerUSARTPINRX);
 8001332:	486b      	ldr	r0, [pc, #428]	; (80014e0 <initHardware+0x284>)
 8001334:	f000 ffcc 	bl	80022d0 <GPIO_Config>

	// Para el USART 6
	USART6Comm.ptrUSARTx 					= USART6;
 8001338:	4b6a      	ldr	r3, [pc, #424]	; (80014e4 <initHardware+0x288>)
 800133a:	4a6b      	ldr	r2, [pc, #428]	; (80014e8 <initHardware+0x28c>)
 800133c:	601a      	str	r2, [r3, #0]
	USART6Comm.USART_Config.USART_baudrate 	= USART_BAUDRATE_115200;
 800133e:	4b69      	ldr	r3, [pc, #420]	; (80014e4 <initHardware+0x288>)
 8001340:	2202      	movs	r2, #2
 8001342:	715a      	strb	r2, [r3, #5]
	USART6Comm.USART_Config.USART_datasize 	= USART_DATASIZE_8BIT;
 8001344:	4b67      	ldr	r3, [pc, #412]	; (80014e4 <initHardware+0x288>)
 8001346:	2200      	movs	r2, #0
 8001348:	719a      	strb	r2, [r3, #6]
	USART6Comm.USART_Config.USART_parity 	= USART_PARITY_NONE;
 800134a:	4b66      	ldr	r3, [pc, #408]	; (80014e4 <initHardware+0x288>)
 800134c:	2200      	movs	r2, #0
 800134e:	71da      	strb	r2, [r3, #7]
	USART6Comm.USART_Config.USART_mode 		= USART_MODE_RXTX;
 8001350:	4b64      	ldr	r3, [pc, #400]	; (80014e4 <initHardware+0x288>)
 8001352:	2202      	movs	r2, #2
 8001354:	711a      	strb	r2, [r3, #4]
	USART6Comm.USART_Config.USART_stopbits 	= USART_STOPBIT_1;
 8001356:	4b63      	ldr	r3, [pc, #396]	; (80014e4 <initHardware+0x288>)
 8001358:	2200      	movs	r2, #0
 800135a:	721a      	strb	r2, [r3, #8]
	USART6Comm.USART_Config.USART_enableIntRX = USART_RX_INTERRUP_ENABLE;
 800135c:	4b61      	ldr	r3, [pc, #388]	; (80014e4 <initHardware+0x288>)
 800135e:	2201      	movs	r2, #1
 8001360:	725a      	strb	r2, [r3, #9]

	// Se carga lo hecho sobre el USART
	USART_Config(&USART6Comm);
 8001362:	4860      	ldr	r0, [pc, #384]	; (80014e4 <initHardware+0x288>)
 8001364:	f002 f942 	bl	80035ec <USART_Config>

	/* Configuración ADC */
	// Cargando la configuración para la conversación ADC
	adcConfig.dataAlignment			= ADC_ALIGNMENT_RIGHT;
 8001368:	4b60      	ldr	r3, [pc, #384]	; (80014ec <initHardware+0x290>)
 800136a:	2200      	movs	r2, #0
 800136c:	711a      	strb	r2, [r3, #4]
	adcConfig.resolution			= ADC_RESOLUTION_12_BIT;
 800136e:	4b5f      	ldr	r3, [pc, #380]	; (80014ec <initHardware+0x290>)
 8001370:	2200      	movs	r2, #0
 8001372:	705a      	strb	r2, [r3, #1]
	adcConfig.samplingPeriod		= ADC_SAMPLING_PERIOD_28_CYCLES;
 8001374:	4b5d      	ldr	r3, [pc, #372]	; (80014ec <initHardware+0x290>)
 8001376:	2202      	movs	r2, #2
 8001378:	805a      	strh	r2, [r3, #2]
	adcConfig.AdcEventType			= TIMER_ADC_EVENT;
 800137a:	4b5c      	ldr	r3, [pc, #368]	; (80014ec <initHardware+0x290>)
 800137c:	2201      	movs	r2, #1
 800137e:	721a      	strb	r2, [r3, #8]
	adcConfig.AdcChannelEvent		= TIM5_CH3;
 8001380:	4b5a      	ldr	r3, [pc, #360]	; (80014ec <initHardware+0x290>)
 8001382:	220a      	movs	r2, #10
 8001384:	725a      	strb	r2, [r3, #9]
	adcConfig.adcMultiChannel[0] 	= ADC_CHANNEL_0;
 8001386:	4b59      	ldr	r3, [pc, #356]	; (80014ec <initHardware+0x290>)
 8001388:	2200      	movs	r2, #0
 800138a:	729a      	strb	r2, [r3, #10]
	adcConfig.adcMultiChannel[1]	= ADC_CHANNEL_1;
 800138c:	4b57      	ldr	r3, [pc, #348]	; (80014ec <initHardware+0x290>)
 800138e:	2201      	movs	r2, #1
 8001390:	72da      	strb	r2, [r3, #11]
	adcMultiChannel(&adcConfig, 2);
 8001392:	2102      	movs	r1, #2
 8001394:	4855      	ldr	r0, [pc, #340]	; (80014ec <initHardware+0x290>)
 8001396:	f002 fd43 	bl	8003e20 <adcMultiChannel>
	adcConfigEvents(&adcConfig);
 800139a:	4854      	ldr	r0, [pc, #336]	; (80014ec <initHardware+0x290>)
 800139c:	f002 fcb4 	bl	8003d08 <adcConfigEvents>

	// El PWM para muestrear la señal a la frecuencias que se quiere.
	HandlerPWM_1.pGPIOx          					= GPIOC;
 80013a0:	4b53      	ldr	r3, [pc, #332]	; (80014f0 <initHardware+0x294>)
 80013a2:	4a54      	ldr	r2, [pc, #336]	; (80014f4 <initHardware+0x298>)
 80013a4:	601a      	str	r2, [r3, #0]
	HandlerPWM_1.GPIO_PinConfig.GPIO_PinNumber  	= PIN_7;
 80013a6:	4b52      	ldr	r3, [pc, #328]	; (80014f0 <initHardware+0x294>)
 80013a8:	2207      	movs	r2, #7
 80013aa:	711a      	strb	r2, [r3, #4]
	HandlerPWM_1.GPIO_PinConfig.GPIO_PinMode    	= GPIO_MODE_ALTFN;
 80013ac:	4b50      	ldr	r3, [pc, #320]	; (80014f0 <initHardware+0x294>)
 80013ae:	2202      	movs	r2, #2
 80013b0:	715a      	strb	r2, [r3, #5]
	HandlerPWM_1.GPIO_PinConfig.GPIO_PinOPType  	= GPIO_OTYPE_PUSHPULL;
 80013b2:	4b4f      	ldr	r3, [pc, #316]	; (80014f0 <initHardware+0x294>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	721a      	strb	r2, [r3, #8]
	HandlerPWM_1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80013b8:	4b4d      	ldr	r3, [pc, #308]	; (80014f0 <initHardware+0x294>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	71da      	strb	r2, [r3, #7]
	HandlerPWM_1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEED_FAST;
 80013be:	4b4c      	ldr	r3, [pc, #304]	; (80014f0 <initHardware+0x294>)
 80013c0:	2202      	movs	r2, #2
 80013c2:	719a      	strb	r2, [r3, #6]
	HandlerPWM_1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF2;
 80013c4:	4b4a      	ldr	r3, [pc, #296]	; (80014f0 <initHardware+0x294>)
 80013c6:	2202      	movs	r2, #2
 80013c8:	725a      	strb	r2, [r3, #9]
	// Se carga GPIO del PWM.
	GPIO_Config(&HandlerPWM_1);
 80013ca:	4849      	ldr	r0, [pc, #292]	; (80014f0 <initHardware+0x294>)
 80013cc:	f000 ff80 	bl	80022d0 <GPIO_Config>

	handlerTIM3PWM_1.ptrTIMx           	  =   TIM5;
 80013d0:	4b49      	ldr	r3, [pc, #292]	; (80014f8 <initHardware+0x29c>)
 80013d2:	4a4a      	ldr	r2, [pc, #296]	; (80014fc <initHardware+0x2a0>)
 80013d4:	601a      	str	r2, [r3, #0]
	handlerTIM3PWM_1.config.channel       =   PWM_CHANNEL_3;
 80013d6:	4b48      	ldr	r3, [pc, #288]	; (80014f8 <initHardware+0x29c>)
 80013d8:	2202      	movs	r2, #2
 80013da:	711a      	strb	r2, [r3, #4]
	handlerTIM3PWM_1.config.duttyCicle    =   1500;
 80013dc:	4b46      	ldr	r3, [pc, #280]	; (80014f8 <initHardware+0x29c>)
 80013de:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80013e2:	81da      	strh	r2, [r3, #14]
	handlerTIM3PWM_1.config.periodo       =   20000;
 80013e4:	4b44      	ldr	r3, [pc, #272]	; (80014f8 <initHardware+0x29c>)
 80013e6:	f644 6220 	movw	r2, #20000	; 0x4e20
 80013ea:	819a      	strh	r2, [r3, #12]
	handlerTIM3PWM_1.config.prescaler     =   100;
 80013ec:	4b42      	ldr	r3, [pc, #264]	; (80014f8 <initHardware+0x29c>)
 80013ee:	2264      	movs	r2, #100	; 0x64
 80013f0:	609a      	str	r2, [r3, #8]
	// Se carga el PWM.
	pwm_Config(&handlerTIM3PWM_1);
 80013f2:	4841      	ldr	r0, [pc, #260]	; (80014f8 <initHardware+0x29c>)
 80013f4:	f001 fc86 	bl	8002d04 <pwm_Config>
	// Se habilita la señal.
	enableOutput(&handlerTIM3PWM_1);
 80013f8:	483f      	ldr	r0, [pc, #252]	; (80014f8 <initHardware+0x29c>)
 80013fa:	f001 fd5b 	bl	8002eb4 <enableOutput>
	startPwmSignal(&handlerTIM3PWM_1);
 80013fe:	483e      	ldr	r0, [pc, #248]	; (80014f8 <initHardware+0x29c>)
 8001400:	f001 fd46 	bl	8002e90 <startPwmSignal>

	/* Salidas de las frecuencias de los relojes por comando */
	handlerPinFrecuency.pGPIOx 									= GPIOA;
 8001404:	4b3e      	ldr	r3, [pc, #248]	; (8001500 <initHardware+0x2a4>)
 8001406:	4a35      	ldr	r2, [pc, #212]	; (80014dc <initHardware+0x280>)
 8001408:	601a      	str	r2, [r3, #0]
	handlerPinFrecuency.GPIO_PinConfig.GPIO_PinNumber 			= PIN_8;
 800140a:	4b3d      	ldr	r3, [pc, #244]	; (8001500 <initHardware+0x2a4>)
 800140c:	2208      	movs	r2, #8
 800140e:	711a      	strb	r2, [r3, #4]
	handlerPinFrecuency.GPIO_PinConfig.GPIO_PinMode 			= GPIO_MODE_ALTFN;
 8001410:	4b3b      	ldr	r3, [pc, #236]	; (8001500 <initHardware+0x2a4>)
 8001412:	2202      	movs	r2, #2
 8001414:	715a      	strb	r2, [r3, #5]
	handlerPinFrecuency.GPIO_PinConfig.GPIO_PinAltFunMode 		= AF0;
 8001416:	4b3a      	ldr	r3, [pc, #232]	; (8001500 <initHardware+0x2a4>)
 8001418:	2200      	movs	r2, #0
 800141a:	725a      	strb	r2, [r3, #9]
	GPIO_Config(&handlerPinFrecuency);
 800141c:	4838      	ldr	r0, [pc, #224]	; (8001500 <initHardware+0x2a4>)
 800141e:	f000 ff57 	bl	80022d0 <GPIO_Config>

	// Para el RTC.
	handlerRTC.RTC_Days = 1;
 8001422:	4b38      	ldr	r3, [pc, #224]	; (8001504 <initHardware+0x2a8>)
 8001424:	2201      	movs	r2, #1
 8001426:	70da      	strb	r2, [r3, #3]
	handlerRTC.RTC_Hours = 10;
 8001428:	4b36      	ldr	r3, [pc, #216]	; (8001504 <initHardware+0x2a8>)
 800142a:	220a      	movs	r2, #10
 800142c:	701a      	strb	r2, [r3, #0]
	handlerRTC.RTC_Minutes = 30;
 800142e:	4b35      	ldr	r3, [pc, #212]	; (8001504 <initHardware+0x2a8>)
 8001430:	221e      	movs	r2, #30
 8001432:	705a      	strb	r2, [r3, #1]
	handlerRTC.RTC_Seconds = 10;
 8001434:	4b33      	ldr	r3, [pc, #204]	; (8001504 <initHardware+0x2a8>)
 8001436:	220a      	movs	r2, #10
 8001438:	709a      	strb	r2, [r3, #2]
	// Se carga la configuración sobre el RTC.
	rtc_Config(&handlerRTC);
 800143a:	4832      	ldr	r0, [pc, #200]	; (8001504 <initHardware+0x2a8>)
 800143c:	f001 fe56 	bl	80030ec <rtc_Config>

	//Configuración I2C
	// Para el acelerómetro ADXL-345
	SCL.pGPIOx                                    = GPIOB;
 8001440:	4b31      	ldr	r3, [pc, #196]	; (8001508 <initHardware+0x2ac>)
 8001442:	4a32      	ldr	r2, [pc, #200]	; (800150c <initHardware+0x2b0>)
 8001444:	601a      	str	r2, [r3, #0]
	SCL.GPIO_PinConfig.GPIO_PinNumber             = PIN_8;
 8001446:	4b30      	ldr	r3, [pc, #192]	; (8001508 <initHardware+0x2ac>)
 8001448:	2208      	movs	r2, #8
 800144a:	711a      	strb	r2, [r3, #4]
	SCL.GPIO_PinConfig.GPIO_PinMode               = GPIO_MODE_ALTFN;
 800144c:	4b2e      	ldr	r3, [pc, #184]	; (8001508 <initHardware+0x2ac>)
 800144e:	2202      	movs	r2, #2
 8001450:	715a      	strb	r2, [r3, #5]
	SCL.GPIO_PinConfig.GPIO_PinOPType             = GPIO_OTYPE_OPENDRAIN;
 8001452:	4b2d      	ldr	r3, [pc, #180]	; (8001508 <initHardware+0x2ac>)
 8001454:	2201      	movs	r2, #1
 8001456:	721a      	strb	r2, [r3, #8]
	SCL.GPIO_PinConfig.GPIO_PinPuPdControl        = GPIO_PUPDR_NOTHING;
 8001458:	4b2b      	ldr	r3, [pc, #172]	; (8001508 <initHardware+0x2ac>)
 800145a:	2200      	movs	r2, #0
 800145c:	71da      	strb	r2, [r3, #7]
	SCL.GPIO_PinConfig.GPIO_PinSpeed              = GPIO_OSPEED_FAST;
 800145e:	4b2a      	ldr	r3, [pc, #168]	; (8001508 <initHardware+0x2ac>)
 8001460:	2202      	movs	r2, #2
 8001462:	719a      	strb	r2, [r3, #6]
	SCL.GPIO_PinConfig.GPIO_PinAltFunMode         = AF4;
 8001464:	4b28      	ldr	r3, [pc, #160]	; (8001508 <initHardware+0x2ac>)
 8001466:	2204      	movs	r2, #4
 8001468:	725a      	strb	r2, [r3, #9]
	GPIO_Config(&SCL);
 800146a:	4827      	ldr	r0, [pc, #156]	; (8001508 <initHardware+0x2ac>)
 800146c:	f000 ff30 	bl	80022d0 <GPIO_Config>
	// SDA pin del ADXL-345
	SDA.pGPIOx                                    = GPIOB;
 8001470:	4b27      	ldr	r3, [pc, #156]	; (8001510 <initHardware+0x2b4>)
 8001472:	4a26      	ldr	r2, [pc, #152]	; (800150c <initHardware+0x2b0>)
 8001474:	601a      	str	r2, [r3, #0]
	SDA.GPIO_PinConfig.GPIO_PinNumber             = PIN_9;
 8001476:	4b26      	ldr	r3, [pc, #152]	; (8001510 <initHardware+0x2b4>)
 8001478:	2209      	movs	r2, #9
 800147a:	711a      	strb	r2, [r3, #4]
	SDA.GPIO_PinConfig.GPIO_PinMode               = GPIO_MODE_ALTFN;
 800147c:	4b24      	ldr	r3, [pc, #144]	; (8001510 <initHardware+0x2b4>)
 800147e:	2202      	movs	r2, #2
 8001480:	715a      	strb	r2, [r3, #5]
	SDA.GPIO_PinConfig.GPIO_PinOPType             = GPIO_OTYPE_OPENDRAIN;
 8001482:	4b23      	ldr	r3, [pc, #140]	; (8001510 <initHardware+0x2b4>)
 8001484:	2201      	movs	r2, #1
 8001486:	721a      	strb	r2, [r3, #8]
	SDA.GPIO_PinConfig.GPIO_PinPuPdControl        = GPIO_PUPDR_NOTHING;
 8001488:	4b21      	ldr	r3, [pc, #132]	; (8001510 <initHardware+0x2b4>)
 800148a:	2200      	movs	r2, #0
 800148c:	71da      	strb	r2, [r3, #7]
	SDA.GPIO_PinConfig.GPIO_PinSpeed              = GPIO_OSPEED_FAST;
 800148e:	4b20      	ldr	r3, [pc, #128]	; (8001510 <initHardware+0x2b4>)
 8001490:	2202      	movs	r2, #2
 8001492:	719a      	strb	r2, [r3, #6]
	SDA.GPIO_PinConfig.GPIO_PinAltFunMode         = AF4;
 8001494:	4b1e      	ldr	r3, [pc, #120]	; (8001510 <initHardware+0x2b4>)
 8001496:	2204      	movs	r2, #4
 8001498:	725a      	strb	r2, [r3, #9]
	GPIO_Config(&SDA);
 800149a:	481d      	ldr	r0, [pc, #116]	; (8001510 <initHardware+0x2b4>)
 800149c:	f000 ff18 	bl	80022d0 <GPIO_Config>
	// Se carga en el I2C.
	Acelerometer.ptrI2Cx                            = I2C1;
 80014a0:	4b1c      	ldr	r3, [pc, #112]	; (8001514 <initHardware+0x2b8>)
 80014a2:	4a1d      	ldr	r2, [pc, #116]	; (8001518 <initHardware+0x2bc>)
 80014a4:	601a      	str	r2, [r3, #0]
	Acelerometer.modeI2C                            = I2C_MODE_FM;
 80014a6:	4b1b      	ldr	r3, [pc, #108]	; (8001514 <initHardware+0x2b8>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	715a      	strb	r2, [r3, #5]
	Acelerometer.slaveAddress                       = ACCEL_ADDRESS;
 80014ac:	4b19      	ldr	r3, [pc, #100]	; (8001514 <initHardware+0x2b8>)
 80014ae:	221d      	movs	r2, #29
 80014b0:	711a      	strb	r2, [r3, #4]
	i2c_config(&Acelerometer);
 80014b2:	4818      	ldr	r0, [pc, #96]	; (8001514 <initHardware+0x2b8>)
 80014b4:	f001 f84a 	bl	800254c <i2c_config>


} // Fin initHardware
 80014b8:	bf00      	nop
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40023800 	.word	0x40023800
 80014c0:	20000b90 	.word	0x20000b90
 80014c4:	20000234 	.word	0x20000234
 80014c8:	40021c00 	.word	0x40021c00
 80014cc:	20000264 	.word	0x20000264
 80014d0:	20000278 	.word	0x20000278
 80014d4:	40000800 	.word	0x40000800
 80014d8:	20000240 	.word	0x20000240
 80014dc:	40020000 	.word	0x40020000
 80014e0:	2000024c 	.word	0x2000024c
 80014e4:	20000298 	.word	0x20000298
 80014e8:	40011400 	.word	0x40011400
 80014ec:	2000028c 	.word	0x2000028c
 80014f0:	20000b70 	.word	0x20000b70
 80014f4:	40020800 	.word	0x40020800
 80014f8:	20000b7c 	.word	0x20000b7c
 80014fc:	40000c00 	.word	0x40000c00
 8001500:	20000258 	.word	0x20000258
 8001504:	20003c9c 	.word	0x20003c9c
 8001508:	20000ba0 	.word	0x20000ba0
 800150c:	40020400 	.word	0x40020400
 8001510:	20000b94 	.word	0x20000b94
 8001514:	20000bac 	.word	0x20000bac
 8001518:	40005400 	.word	0x40005400
 800151c:	00000000 	.word	0x00000000

08001520 <parseCommands>:

void parseCommands(char *ptrBufferReception){
 8001520:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001524:	b08d      	sub	sp, #52	; 0x34
 8001526:	af04      	add	r7, sp, #16
 8001528:	6078      	str	r0, [r7, #4]
	 * en cuenta la funcion que cumple coolterm para enviar strings de acuerdo a la función
	 * que necesita que realice el sistema. Debe informarse al usuario que la recomendacion
	 * inicial es que use el comando "help" que despliega un menu de ayuda que le dice cuales
	 * son los comandos y la forma de introducirlos de acuerdo con la función que se requiere.
	 */
	sscanf(ptrBufferReception,"%s %u %u %u %s",cmd,&firstParameter,&secondParameter,&thirdparameter,userMsg);
 800152a:	4ba1      	ldr	r3, [pc, #644]	; (80017b0 <parseCommands+0x290>)
 800152c:	9302      	str	r3, [sp, #8]
 800152e:	4ba1      	ldr	r3, [pc, #644]	; (80017b4 <parseCommands+0x294>)
 8001530:	9301      	str	r3, [sp, #4]
 8001532:	4ba1      	ldr	r3, [pc, #644]	; (80017b8 <parseCommands+0x298>)
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	4ba1      	ldr	r3, [pc, #644]	; (80017bc <parseCommands+0x29c>)
 8001538:	4aa1      	ldr	r2, [pc, #644]	; (80017c0 <parseCommands+0x2a0>)
 800153a:	49a2      	ldr	r1, [pc, #648]	; (80017c4 <parseCommands+0x2a4>)
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f003 fccf 	bl	8004ee0 <siscanf>
	//Este primer comando imprime una lista con los otros comandos que tiene el equipo
	if (strcmp(cmd, "help") == 0){
 8001542:	49a1      	ldr	r1, [pc, #644]	; (80017c8 <parseCommands+0x2a8>)
 8001544:	489e      	ldr	r0, [pc, #632]	; (80017c0 <parseCommands+0x2a0>)
 8001546:	f7fe fe4b 	bl	80001e0 <strcmp>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	f040 80f5 	bne.w	800173c <parseCommands+0x21c>
		writeMsg(&USART6Comm, "QUE ESTE MENU DE AYUDA TE ACOMPANE\n");
 8001552:	499e      	ldr	r1, [pc, #632]	; (80017cc <parseCommands+0x2ac>)
 8001554:	489e      	ldr	r0, [pc, #632]	; (80017d0 <parseCommands+0x2b0>)
 8001556:	f002 fa66 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⢀⣠⣄⣀⣀⣀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⣀⣤⣴⣶⡾⠿⠿⠿⠿⢷⣶⣦⣤⣀⡀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 800155a:	499e      	ldr	r1, [pc, #632]	; (80017d4 <parseCommands+0x2b4>)
 800155c:	489c      	ldr	r0, [pc, #624]	; (80017d0 <parseCommands+0x2b0>)
 800155e:	f002 fa62 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⢰⣿⡟⠛⠛⠛⠻⠿⠿⢿⣶⣶⣦⣤⣤⣀⣀⡀⣀⣴⣾⡿⠟⠋⠉⠀⠀⠀⠀⠀⠀⠀⠀⠉⠙⠻⢿⣷⣦⣀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢀⣀⣀⣀⣀⣀⣀⣀⡀\n");
 8001562:	499d      	ldr	r1, [pc, #628]	; (80017d8 <parseCommands+0x2b8>)
 8001564:	489a      	ldr	r0, [pc, #616]	; (80017d0 <parseCommands+0x2b0>)
 8001566:	f002 fa5e 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠻⣿⣦⡀⠀⠉⠓⠶⢦⣄⣀⠉⠉⠛⠛⠻⠿⠟⠋⠁⠀⠀⠀⣤⡀⠀⠀⢠⠀⠀⠀⣠⠀⠀⠀⠀⠈⠙⠻⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠟⠛⠛⢻⣿\n");
 800156a:	499c      	ldr	r1, [pc, #624]	; (80017dc <parseCommands+0x2bc>)
 800156c:	4898      	ldr	r0, [pc, #608]	; (80017d0 <parseCommands+0x2b0>)
 800156e:	f002 fa5a 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠈⠻⣿⣦⠀⠀⠀⠀⠈⠙⠻⢷⣶⣤⡀⠀⠀⠀⠀⢀⣀⡀⠀⠙⢷⡀⠸⡇⠀⣰⠇⠀⢀⣀⣀⠀⠀⠀⠀⠀⠀⣀⣠⣤⣤⣶⡶⠶⠶⠒⠂⠀⠀⣠⣾⠟\n");
 8001572:	499b      	ldr	r1, [pc, #620]	; (80017e0 <parseCommands+0x2c0>)
 8001574:	4896      	ldr	r0, [pc, #600]	; (80017d0 <parseCommands+0x2b0>)
 8001576:	f002 fa56 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠈⢿⣷⡀⠀⠀⠀⠀⠀⠀⠈⢻⣿⡄⣠⣴⣿⣯⣭⣽⣷⣆⠀⠁⠀⠀⠀⠀⢠⣾⣿⣿⣿⣿⣦⡀⠀⣠⣾⠟⠋⠁⠀⠀⠀⠀⠀⠀⠀⣠⣾⡟⠁⠀\n");
 800157a:	499a      	ldr	r1, [pc, #616]	; (80017e4 <parseCommands+0x2c4>)
 800157c:	4894      	ldr	r0, [pc, #592]	; (80017d0 <parseCommands+0x2b0>)
 800157e:	f002 fa52 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠈⢻⣷⣄⠀⠀⠀⠀⠀⠀⠀⣿⡗⢻⣿⣧⣽⣿⣿⣿⣧⠀⠀⣀⣀⠀⢠⣿⣧⣼⣿⣿⣿⣿⠗⠰⣿⠃⠀⠀⠀⠀⠀⠀⠀⠀⣠⣾⡿⠋⠀⠀⠀\n");
 8001582:	4999      	ldr	r1, [pc, #612]	; (80017e8 <parseCommands+0x2c8>)
 8001584:	4892      	ldr	r0, [pc, #584]	; (80017d0 <parseCommands+0x2b0>)
 8001586:	f002 fa4e 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠙⢿⣶⣄⡀⠀⠀⠀⠀⠸⠃⠈⠻⣿⣿⣿⣿⣿⡿⠃⠾⣥⡬⠗⠸⣿⣿⣿⣿⣿⡿⠛⠀⢀⡟⠀⠀⠀⠀⠀⠀⣀⣠⣾⡿⠋⠀⠀⠀⠀⠀\n");
 800158a:	4998      	ldr	r1, [pc, #608]	; (80017ec <parseCommands+0x2cc>)
 800158c:	4890      	ldr	r0, [pc, #576]	; (80017d0 <parseCommands+0x2b0>)
 800158e:	f002 fa4a 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠉⠛⠿⣷⣶⣤⣤⣄⣰⣄⠀⠀⠉⠉⠉⠁⠀⢀⣀⣠⣄⣀⡀⠀⠉⠉⠉⠀⠀⢀⣠⣾⣥⣤⣤⣤⣶⣶⡿⠿⠛⠉⠀⠀⠀⠀⠀⠀⠀\n");
 8001592:	4997      	ldr	r1, [pc, #604]	; (80017f0 <parseCommands+0x2d0>)
 8001594:	488e      	ldr	r0, [pc, #568]	; (80017d0 <parseCommands+0x2b0>)
 8001596:	f002 fa46 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠈⠉⢻⣿⠛⢿⣷⣦⣤⣴⣶⣶⣦⣤⣤⣤⣤⣬⣥⡴⠶⠾⠿⠿⠿⠿⠛⢛⣿⣿⣿⣯⡉⠁⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 800159a:	4996      	ldr	r1, [pc, #600]	; (80017f4 <parseCommands+0x2d4>)
 800159c:	488c      	ldr	r0, [pc, #560]	; (80017d0 <parseCommands+0x2b0>)
 800159e:	f002 fa42 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠈⣿⣧⡀⠈⠉⠀⠈⠁⣾⠛⠉⠉⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⣀⣴⣿⠟⠉⣹⣿⣇⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 80015a2:	4995      	ldr	r1, [pc, #596]	; (80017f8 <parseCommands+0x2d8>)
 80015a4:	488a      	ldr	r0, [pc, #552]	; (80017d0 <parseCommands+0x2b0>)
 80015a6:	f002 fa3e 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢀⣸⣿⣿⣦⣀⠀⠀⠀⢻⡀⠀⠀⠀⠀⠀⠀⠀⢀⣠⣤⣶⣿⠋⣿⠛⠃⠀⣈⣿⣿⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 80015aa:	4994      	ldr	r1, [pc, #592]	; (80017fc <parseCommands+0x2dc>)
 80015ac:	4888      	ldr	r0, [pc, #544]	; (80017d0 <parseCommands+0x2b0>)
 80015ae:	f002 fa3a 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⣿⡿⢿⡀⠈⢹⡿⠶⣶⣼⡇⠀⢀⣀⣀⣤⣴⣾⠟⠋⣡⣿⡟⠀⢻⣶⠶⣿⣿⠛⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 80015b2:	4993      	ldr	r1, [pc, #588]	; (8001800 <parseCommands+0x2e0>)
 80015b4:	4886      	ldr	r0, [pc, #536]	; (80017d0 <parseCommands+0x2b0>)
 80015b6:	f002 fa36 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠘⣿⣷⡈⢿⣦⣸⠇⢀⡿⠿⠿⡿⠿⠿⣿⠛⠋⠁⠀⣴⠟⣿⣧⡀⠈⢁⣰⣿⠏⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 80015ba:	4992      	ldr	r1, [pc, #584]	; (8001804 <parseCommands+0x2e4>)
 80015bc:	4884      	ldr	r0, [pc, #528]	; (80017d0 <parseCommands+0x2b0>)
 80015be:	f002 fa32 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢸⣿⢻⣦⣈⣽⣀⣾⠃⠀⢸⡇⠀⢸⡇⠀⢀⣠⡾⠋⢰⣿⣿⣿⣿⡿⠟⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 80015c2:	4991      	ldr	r1, [pc, #580]	; (8001808 <parseCommands+0x2e8>)
 80015c4:	4882      	ldr	r0, [pc, #520]	; (80017d0 <parseCommands+0x2b0>)
 80015c6:	f002 fa2e 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠘⠿⢿⣿⣿⡟⠛⠃⠀⠀⣾⠀⠀⢸⡇⠐⠿⠋⠀⠀⣿⢻⣿⣿⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 80015ca:	4990      	ldr	r1, [pc, #576]	; (800180c <parseCommands+0x2ec>)
 80015cc:	4880      	ldr	r0, [pc, #512]	; (80017d0 <parseCommands+0x2b0>)
 80015ce:	f002 fa2a 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢸⣿⠁⢀⡴⠋⠀⣿⠀⠀⢸⠇⠀⠀⠀⠀⠀⠁⢸⣿⣿⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 80015d2:	498f      	ldr	r1, [pc, #572]	; (8001810 <parseCommands+0x2f0>)
 80015d4:	487e      	ldr	r0, [pc, #504]	; (80017d0 <parseCommands+0x2b0>)
 80015d6:	f002 fa26 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢀⣿⡿⠟⠋⠀⠀⠀⣿⠀⠀⣸⠀⠀⠀⠀⠀⠀⠀⢸⣿⣿⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 80015da:	498e      	ldr	r1, [pc, #568]	; (8001814 <parseCommands+0x2f4>)
 80015dc:	487c      	ldr	r0, [pc, #496]	; (80017d0 <parseCommands+0x2b0>)
 80015de:	f002 fa22 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢸⣿⣁⣀⠀⠀⠀⠀⣿⡀⠀⣿⠀⠀⠀⠀⠀⠀⢀⣈⣿⣿⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 80015e2:	498d      	ldr	r1, [pc, #564]	; (8001818 <parseCommands+0x2f8>)
 80015e4:	487a      	ldr	r0, [pc, #488]	; (80017d0 <parseCommands+0x2b0>)
 80015e6:	f002 fa1e 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠘⠛⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠿⠟⠛⠋⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀\n");
 80015ea:	498c      	ldr	r1, [pc, #560]	; (800181c <parseCommands+0x2fc>)
 80015ec:	4878      	ldr	r0, [pc, #480]	; (80017d0 <parseCommands+0x2b0>)
 80015ee:	f002 fa1a 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "Help Menu CMDs:\n");
 80015f2:	498b      	ldr	r1, [pc, #556]	; (8001820 <parseCommands+0x300>)
 80015f4:	4876      	ldr	r0, [pc, #472]	; (80017d0 <parseCommands+0x2b0>)
 80015f6:	f002 fa16 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "Por favor ingrese el esquema |comando| (espacio) los datos requeridos en cada caso\n");
 80015fa:	498a      	ldr	r1, [pc, #552]	; (8001824 <parseCommands+0x304>)
 80015fc:	4874      	ldr	r0, [pc, #464]	; (80017d0 <parseCommands+0x2b0>)
 80015fe:	f002 fa12 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "Los siguientes comandos indican las diferentes funciones del sistema:\n");
 8001602:	4989      	ldr	r1, [pc, #548]	; (8001828 <parseCommands+0x308>)
 8001604:	4872      	ldr	r0, [pc, #456]	; (80017d0 <parseCommands+0x2b0>)
 8001606:	f002 fa0e 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "1)help                     Este comando despliega el menu de ayuda\n");
 800160a:	4988      	ldr	r1, [pc, #544]	; (800182c <parseCommands+0x30c>)
 800160c:	4870      	ldr	r0, [pc, #448]	; (80017d0 <parseCommands+0x2b0>)
 800160e:	f002 fa0a 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "2)select_Clock_Signal***** Presione 1 para señal PLL, 2 para LSE y 3 para HSI\n");
 8001612:	4987      	ldr	r1, [pc, #540]	; (8001830 <parseCommands+0x310>)
 8001614:	486e      	ldr	r0, [pc, #440]	; (80017d0 <parseCommands+0x2b0>)
 8001616:	f002 fa06 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "************************** Comando + entero\n");
 800161a:	4986      	ldr	r1, [pc, #536]	; (8001834 <parseCommands+0x314>)
 800161c:	486c      	ldr	r0, [pc, #432]	; (80017d0 <parseCommands+0x2b0>)
 800161e:	f002 fa02 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "3)select_Prescaler******** Indique valores enteros entre 1 y 5 para el prescaler\n");
 8001622:	4985      	ldr	r1, [pc, #532]	; (8001838 <parseCommands+0x318>)
 8001624:	486a      	ldr	r0, [pc, #424]	; (80017d0 <parseCommands+0x2b0>)
 8001626:	f002 f9fe 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "************************** Comando + entero\n");
 800162a:	4982      	ldr	r1, [pc, #520]	; (8001834 <parseCommands+0x314>)
 800162c:	4868      	ldr	r0, [pc, #416]	; (80017d0 <parseCommands+0x2b0>)
 800162e:	f002 f9fa 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "4)set_Time**************** Usted configura su hora inicial: Horas: minutos: segundos\n");
 8001632:	4982      	ldr	r1, [pc, #520]	; (800183c <parseCommands+0x31c>)
 8001634:	4866      	ldr	r0, [pc, #408]	; (80017d0 <parseCommands+0x2b0>)
 8001636:	f002 f9f6 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "************************** Comando + entero + entero + entero\n");
 800163a:	4981      	ldr	r1, [pc, #516]	; (8001840 <parseCommands+0x320>)
 800163c:	4864      	ldr	r0, [pc, #400]	; (80017d0 <parseCommands+0x2b0>)
 800163e:	f002 f9f2 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "5)current_time************ El sistema retorna la hora actual: Horas: minutos: segundos\n");
 8001642:	4980      	ldr	r1, [pc, #512]	; (8001844 <parseCommands+0x324>)
 8001644:	4862      	ldr	r0, [pc, #392]	; (80017d0 <parseCommands+0x2b0>)
 8001646:	f002 f9ee 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "************************** Comando + entero + entero + entero\n");
 800164a:	497d      	ldr	r1, [pc, #500]	; (8001840 <parseCommands+0x320>)
 800164c:	4860      	ldr	r0, [pc, #384]	; (80017d0 <parseCommands+0x2b0>)
 800164e:	f002 f9ea 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "6)configFecha************* Usted configura su fecha inicial: Dias: meses: año\n");
 8001652:	497d      	ldr	r1, [pc, #500]	; (8001848 <parseCommands+0x328>)
 8001654:	485e      	ldr	r0, [pc, #376]	; (80017d0 <parseCommands+0x2b0>)
 8001656:	f002 f9e6 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "************************** Comando + entero + entero + entero\n");
 800165a:	4979      	ldr	r1, [pc, #484]	; (8001840 <parseCommands+0x320>)
 800165c:	485c      	ldr	r0, [pc, #368]	; (80017d0 <parseCommands+0x2b0>)
 800165e:	f002 f9e2 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "7)Fecha******************* El sistema retorna la fecha actual: Dias: meses: año\n");
 8001662:	497a      	ldr	r1, [pc, #488]	; (800184c <parseCommands+0x32c>)
 8001664:	485a      	ldr	r0, [pc, #360]	; (80017d0 <parseCommands+0x2b0>)
 8001666:	f002 f9de 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "************************** Comando + entero + entero + entero\n");
 800166a:	4975      	ldr	r1, [pc, #468]	; (8001840 <parseCommands+0x320>)
 800166c:	4858      	ldr	r0, [pc, #352]	; (80017d0 <parseCommands+0x2b0>)
 800166e:	f002 f9da 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "8)init_ADC**************** Se inicializa y muestra 256 datos de 2 canales de ADC\n");
 8001672:	4977      	ldr	r1, [pc, #476]	; (8001850 <parseCommands+0x330>)
 8001674:	4856      	ldr	r0, [pc, #344]	; (80017d0 <parseCommands+0x2b0>)
 8001676:	f002 f9d6 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "************************** Solo comando\n");
 800167a:	4976      	ldr	r1, [pc, #472]	; (8001854 <parseCommands+0x334>)
 800167c:	4854      	ldr	r0, [pc, #336]	; (80017d0 <parseCommands+0x2b0>)
 800167e:	f002 f9d2 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "9)signal_Sampling********* Se ingresa el periodo de muestreo de la señal de PWM en microsegundos\n");
 8001682:	4975      	ldr	r1, [pc, #468]	; (8001858 <parseCommands+0x338>)
 8001684:	4852      	ldr	r0, [pc, #328]	; (80017d0 <parseCommands+0x2b0>)
 8001686:	f002 f9ce 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "************************** Comando + entero\n");
 800168a:	496a      	ldr	r1, [pc, #424]	; (8001834 <parseCommands+0x314>)
 800168c:	4850      	ldr	r0, [pc, #320]	; (80017d0 <parseCommands+0x2b0>)
 800168e:	f002 f9ca 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "10)muestreo*************** Se inicializa la toma de datos del acelerometro mostrando 256 datos\n");
 8001692:	4972      	ldr	r1, [pc, #456]	; (800185c <parseCommands+0x33c>)
 8001694:	484e      	ldr	r0, [pc, #312]	; (80017d0 <parseCommands+0x2b0>)
 8001696:	f002 f9c6 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "************************** Comando\n");
 800169a:	4971      	ldr	r1, [pc, #452]	; (8001860 <parseCommands+0x340>)
 800169c:	484c      	ldr	r0, [pc, #304]	; (80017d0 <parseCommands+0x2b0>)
 800169e:	f002 f9c2 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▒▒▒▒▒▒▓\n");
 80016a2:	4970      	ldr	r1, [pc, #448]	; (8001864 <parseCommands+0x344>)
 80016a4:	484a      	ldr	r0, [pc, #296]	; (80017d0 <parseCommands+0x2b0>)
 80016a6:	f002 f9be 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▒▒▒▒▒▒▓▓▓\n");
 80016aa:	496f      	ldr	r1, [pc, #444]	; (8001868 <parseCommands+0x348>)
 80016ac:	4848      	ldr	r0, [pc, #288]	; (80017d0 <parseCommands+0x2b0>)
 80016ae:	f002 f9ba 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▓▓▓▓▓▓░░░▓\n");
 80016b2:	496e      	ldr	r1, [pc, #440]	; (800186c <parseCommands+0x34c>)
 80016b4:	4846      	ldr	r0, [pc, #280]	; (80017d0 <parseCommands+0x2b0>)
 80016b6:	f002 f9b6 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▓░░░░▓░░░░▓\n");
 80016ba:	496d      	ldr	r1, [pc, #436]	; (8001870 <parseCommands+0x350>)
 80016bc:	4844      	ldr	r0, [pc, #272]	; (80017d0 <parseCommands+0x2b0>)
 80016be:	f002 f9b2 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▓░░░░░░▓░▓░▓\n");
 80016c2:	496c      	ldr	r1, [pc, #432]	; (8001874 <parseCommands+0x354>)
 80016c4:	4842      	ldr	r0, [pc, #264]	; (80017d0 <parseCommands+0x2b0>)
 80016c6:	f002 f9ae 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▓░░░░░░▓░░░▓\n");
 80016ca:	496b      	ldr	r1, [pc, #428]	; (8001878 <parseCommands+0x358>)
 80016cc:	4840      	ldr	r0, [pc, #256]	; (80017d0 <parseCommands+0x2b0>)
 80016ce:	f002 f9aa 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▓░░▓░░░▓▓▓▓\n");
 80016d2:	496a      	ldr	r1, [pc, #424]	; (800187c <parseCommands+0x35c>)
 80016d4:	483e      	ldr	r0, [pc, #248]	; (80017d0 <parseCommands+0x2b0>)
 80016d6:	f002 f9a6 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▓░░░░▓▒▒▒▒▓\n");
 80016da:	4969      	ldr	r1, [pc, #420]	; (8001880 <parseCommands+0x360>)
 80016dc:	483c      	ldr	r0, [pc, #240]	; (80017d0 <parseCommands+0x2b0>)
 80016de:	f002 f9a2 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▒▓▓▓▓▒▒▒▒▒▓\n");
 80016e2:	4968      	ldr	r1, [pc, #416]	; (8001884 <parseCommands+0x364>)
 80016e4:	483a      	ldr	r0, [pc, #232]	; (80017d0 <parseCommands+0x2b0>)
 80016e6:	f002 f99e 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▒▒▒▒▒▒▒▓▓▓▓\n");
 80016ea:	4967      	ldr	r1, [pc, #412]	; (8001888 <parseCommands+0x368>)
 80016ec:	4838      	ldr	r0, [pc, #224]	; (80017d0 <parseCommands+0x2b0>)
 80016ee:	f002 f99a 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▒▒▒▒▓▓▓▒▒▒▒▓\n");
 80016f2:	4966      	ldr	r1, [pc, #408]	; (800188c <parseCommands+0x36c>)
 80016f4:	4836      	ldr	r0, [pc, #216]	; (80017d0 <parseCommands+0x2b0>)
 80016f6:	f002 f996 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▒▒▒▓▒▒▒▒▒▒▒▒▓\n");
 80016fa:	4965      	ldr	r1, [pc, #404]	; (8001890 <parseCommands+0x370>)
 80016fc:	4834      	ldr	r0, [pc, #208]	; (80017d0 <parseCommands+0x2b0>)
 80016fe:	f002 f992 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▒▒▓▒▒▒▒▒▒▒▒▒▓\n");
 8001702:	4964      	ldr	r1, [pc, #400]	; (8001894 <parseCommands+0x374>)
 8001704:	4832      	ldr	r0, [pc, #200]	; (80017d0 <parseCommands+0x2b0>)
 8001706:	f002 f98e 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▒▓▒▒▒▒▒▒▒▒▒▒▒▓\n");
 800170a:	4963      	ldr	r1, [pc, #396]	; (8001898 <parseCommands+0x378>)
 800170c:	4830      	ldr	r0, [pc, #192]	; (80017d0 <parseCommands+0x2b0>)
 800170e:	f002 f98a 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▓▒▓▒▒▒▒▒▒▒▒▒▓\n");
 8001712:	4962      	ldr	r1, [pc, #392]	; (800189c <parseCommands+0x37c>)
 8001714:	482e      	ldr	r0, [pc, #184]	; (80017d0 <parseCommands+0x2b0>)
 8001716:	f002 f986 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▓▒▓▓▓▓▓▓▓▓▓▓\n");
 800171a:	4961      	ldr	r1, [pc, #388]	; (80018a0 <parseCommands+0x380>)
 800171c:	482c      	ldr	r0, [pc, #176]	; (80017d0 <parseCommands+0x2b0>)
 800171e:	f002 f982 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▓▒▒▒▒▒▒▒▓\n");
 8001722:	4960      	ldr	r1, [pc, #384]	; (80018a4 <parseCommands+0x384>)
 8001724:	482a      	ldr	r0, [pc, #168]	; (80017d0 <parseCommands+0x2b0>)
 8001726:	f002 f97e 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "▒▒▓▒▒▒▒▒▓\n");
 800172a:	495f      	ldr	r1, [pc, #380]	; (80018a8 <parseCommands+0x388>)
 800172c:	4828      	ldr	r0, [pc, #160]	; (80017d0 <parseCommands+0x2b0>)
 800172e:	f002 f97a 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "ESPERO HABERTE AYUDADO\n");
 8001732:	495e      	ldr	r1, [pc, #376]	; (80018ac <parseCommands+0x38c>)
 8001734:	4826      	ldr	r0, [pc, #152]	; (80017d0 <parseCommands+0x2b0>)
 8001736:	f002 f976 	bl	8003a26 <writeMsg>
		writeMsg(&USART6Comm, "Datos tomados correctamente \n");

	}else{
		writeMsg(&USART6Comm, "invalid comand, please check the help menu\n");
	}
}
 800173a:	e3ed      	b.n	8001f18 <parseCommands+0x9f8>
	}else if(strcmp(cmd, "select_Clock_Signal") == 0){
 800173c:	495c      	ldr	r1, [pc, #368]	; (80018b0 <parseCommands+0x390>)
 800173e:	4820      	ldr	r0, [pc, #128]	; (80017c0 <parseCommands+0x2a0>)
 8001740:	f7fe fd4e 	bl	80001e0 <strcmp>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	f040 80bc 	bne.w	80018c4 <parseCommands+0x3a4>
		if(firstParameter == 1){
 800174c:	4b1b      	ldr	r3, [pc, #108]	; (80017bc <parseCommands+0x29c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b01      	cmp	r3, #1
 8001752:	d10a      	bne.n	800176a <parseCommands+0x24a>
		chooseCLK(firstParameter);
 8001754:	4b19      	ldr	r3, [pc, #100]	; (80017bc <parseCommands+0x29c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	b2db      	uxtb	r3, r3
 800175a:	4618      	mov	r0, r3
 800175c:	f001 fa16 	bl	8002b8c <chooseCLK>
		writeMsg(&USART6Comm, "selected PLL\n");
 8001760:	4954      	ldr	r1, [pc, #336]	; (80018b4 <parseCommands+0x394>)
 8001762:	481b      	ldr	r0, [pc, #108]	; (80017d0 <parseCommands+0x2b0>)
 8001764:	f002 f95f 	bl	8003a26 <writeMsg>
}
 8001768:	e3d6      	b.n	8001f18 <parseCommands+0x9f8>
		}else if(firstParameter == 2){
 800176a:	4b14      	ldr	r3, [pc, #80]	; (80017bc <parseCommands+0x29c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b02      	cmp	r3, #2
 8001770:	d10a      	bne.n	8001788 <parseCommands+0x268>
		chooseCLK(firstParameter);
 8001772:	4b12      	ldr	r3, [pc, #72]	; (80017bc <parseCommands+0x29c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	b2db      	uxtb	r3, r3
 8001778:	4618      	mov	r0, r3
 800177a:	f001 fa07 	bl	8002b8c <chooseCLK>
		writeMsg(&USART6Comm, "selected LSE\n");
 800177e:	494e      	ldr	r1, [pc, #312]	; (80018b8 <parseCommands+0x398>)
 8001780:	4813      	ldr	r0, [pc, #76]	; (80017d0 <parseCommands+0x2b0>)
 8001782:	f002 f950 	bl	8003a26 <writeMsg>
}
 8001786:	e3c7      	b.n	8001f18 <parseCommands+0x9f8>
		}else if(firstParameter == 3){
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <parseCommands+0x29c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b03      	cmp	r3, #3
 800178e:	d10a      	bne.n	80017a6 <parseCommands+0x286>
		chooseCLK(firstParameter);
 8001790:	4b0a      	ldr	r3, [pc, #40]	; (80017bc <parseCommands+0x29c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	4618      	mov	r0, r3
 8001798:	f001 f9f8 	bl	8002b8c <chooseCLK>
		writeMsg(&USART6Comm, "selected HSI\n");
 800179c:	4947      	ldr	r1, [pc, #284]	; (80018bc <parseCommands+0x39c>)
 800179e:	480c      	ldr	r0, [pc, #48]	; (80017d0 <parseCommands+0x2b0>)
 80017a0:	f002 f941 	bl	8003a26 <writeMsg>
}
 80017a4:	e3b8      	b.n	8001f18 <parseCommands+0x9f8>
			writeMsg(&USART6Comm, "Invalid comand, please read the help menu\n");
 80017a6:	4946      	ldr	r1, [pc, #280]	; (80018c0 <parseCommands+0x3a0>)
 80017a8:	4809      	ldr	r0, [pc, #36]	; (80017d0 <parseCommands+0x2b0>)
 80017aa:	f002 f93c 	bl	8003a26 <writeMsg>
}
 80017ae:	e3b3      	b.n	8001f18 <parseCommands+0x9f8>
 80017b0:	20003c50 	.word	0x20003c50
 80017b4:	20003c98 	.word	0x20003c98
 80017b8:	20003c94 	.word	0x20003c94
 80017bc:	20003c90 	.word	0x20003c90
 80017c0:	20003c0c 	.word	0x20003c0c
 80017c4:	08009320 	.word	0x08009320
 80017c8:	08009330 	.word	0x08009330
 80017cc:	08009338 	.word	0x08009338
 80017d0:	20000298 	.word	0x20000298
 80017d4:	0800935c 	.word	0x0800935c
 80017d8:	0800940c 	.word	0x0800940c
 80017dc:	080094bc 	.word	0x080094bc
 80017e0:	0800956c 	.word	0x0800956c
 80017e4:	0800961c 	.word	0x0800961c
 80017e8:	080096cc 	.word	0x080096cc
 80017ec:	0800977c 	.word	0x0800977c
 80017f0:	0800982c 	.word	0x0800982c
 80017f4:	080098dc 	.word	0x080098dc
 80017f8:	0800998c 	.word	0x0800998c
 80017fc:	08009a3c 	.word	0x08009a3c
 8001800:	08009aec 	.word	0x08009aec
 8001804:	08009b9c 	.word	0x08009b9c
 8001808:	08009c4c 	.word	0x08009c4c
 800180c:	08009cfc 	.word	0x08009cfc
 8001810:	08009dac 	.word	0x08009dac
 8001814:	08009e5c 	.word	0x08009e5c
 8001818:	08009f0c 	.word	0x08009f0c
 800181c:	08009fbc 	.word	0x08009fbc
 8001820:	0800a06c 	.word	0x0800a06c
 8001824:	0800a080 	.word	0x0800a080
 8001828:	0800a0d4 	.word	0x0800a0d4
 800182c:	0800a11c 	.word	0x0800a11c
 8001830:	0800a160 	.word	0x0800a160
 8001834:	0800a1b0 	.word	0x0800a1b0
 8001838:	0800a1e0 	.word	0x0800a1e0
 800183c:	0800a234 	.word	0x0800a234
 8001840:	0800a28c 	.word	0x0800a28c
 8001844:	0800a2cc 	.word	0x0800a2cc
 8001848:	0800a324 	.word	0x0800a324
 800184c:	0800a374 	.word	0x0800a374
 8001850:	0800a3c8 	.word	0x0800a3c8
 8001854:	0800a41c 	.word	0x0800a41c
 8001858:	0800a448 	.word	0x0800a448
 800185c:	0800a4ac 	.word	0x0800a4ac
 8001860:	0800a50c 	.word	0x0800a50c
 8001864:	0800a530 	.word	0x0800a530
 8001868:	0800a54c 	.word	0x0800a54c
 800186c:	0800a56c 	.word	0x0800a56c
 8001870:	0800a590 	.word	0x0800a590
 8001874:	0800a5b8 	.word	0x0800a5b8
 8001878:	0800a5e0 	.word	0x0800a5e0
 800187c:	0800a608 	.word	0x0800a608
 8001880:	0800a62c 	.word	0x0800a62c
 8001884:	0800a654 	.word	0x0800a654
 8001888:	0800a67c 	.word	0x0800a67c
 800188c:	0800a6a4 	.word	0x0800a6a4
 8001890:	0800a6d0 	.word	0x0800a6d0
 8001894:	0800a6fc 	.word	0x0800a6fc
 8001898:	0800a728 	.word	0x0800a728
 800189c:	0800a758 	.word	0x0800a758
 80018a0:	0800a784 	.word	0x0800a784
 80018a4:	0800a7b0 	.word	0x0800a7b0
 80018a8:	0800a7d0 	.word	0x0800a7d0
 80018ac:	0800a7f0 	.word	0x0800a7f0
 80018b0:	0800a808 	.word	0x0800a808
 80018b4:	0800a81c 	.word	0x0800a81c
 80018b8:	0800a82c 	.word	0x0800a82c
 80018bc:	0800a83c 	.word	0x0800a83c
 80018c0:	0800a84c 	.word	0x0800a84c
	}else if(strcmp(cmd, "select_Prescaler") == 0){
 80018c4:	4985      	ldr	r1, [pc, #532]	; (8001adc <parseCommands+0x5bc>)
 80018c6:	4886      	ldr	r0, [pc, #536]	; (8001ae0 <parseCommands+0x5c0>)
 80018c8:	f7fe fc8a 	bl	80001e0 <strcmp>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d14f      	bne.n	8001972 <parseCommands+0x452>
		if(firstParameter == 1){
 80018d2:	4b84      	ldr	r3, [pc, #528]	; (8001ae4 <parseCommands+0x5c4>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d10a      	bne.n	80018f0 <parseCommands+0x3d0>
		prescalerNumber(firstParameter);
 80018da:	4b82      	ldr	r3, [pc, #520]	; (8001ae4 <parseCommands+0x5c4>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	4618      	mov	r0, r3
 80018e2:	f001 f991 	bl	8002c08 <prescalerNumber>
		writeMsg(&USART6Comm, "Prescaler null = 1\n");
 80018e6:	4980      	ldr	r1, [pc, #512]	; (8001ae8 <parseCommands+0x5c8>)
 80018e8:	4880      	ldr	r0, [pc, #512]	; (8001aec <parseCommands+0x5cc>)
 80018ea:	f002 f89c 	bl	8003a26 <writeMsg>
}
 80018ee:	e313      	b.n	8001f18 <parseCommands+0x9f8>
		}else if(firstParameter == 2){
 80018f0:	4b7c      	ldr	r3, [pc, #496]	; (8001ae4 <parseCommands+0x5c4>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d10a      	bne.n	800190e <parseCommands+0x3ee>
		prescalerNumber(firstParameter);
 80018f8:	4b7a      	ldr	r3, [pc, #488]	; (8001ae4 <parseCommands+0x5c4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	4618      	mov	r0, r3
 8001900:	f001 f982 	bl	8002c08 <prescalerNumber>
		writeMsg(&USART6Comm, "division in 2\n");
 8001904:	497a      	ldr	r1, [pc, #488]	; (8001af0 <parseCommands+0x5d0>)
 8001906:	4879      	ldr	r0, [pc, #484]	; (8001aec <parseCommands+0x5cc>)
 8001908:	f002 f88d 	bl	8003a26 <writeMsg>
}
 800190c:	e304      	b.n	8001f18 <parseCommands+0x9f8>
		}else if(firstParameter == 3){
 800190e:	4b75      	ldr	r3, [pc, #468]	; (8001ae4 <parseCommands+0x5c4>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2b03      	cmp	r3, #3
 8001914:	d10a      	bne.n	800192c <parseCommands+0x40c>
		prescalerNumber(firstParameter);
 8001916:	4b73      	ldr	r3, [pc, #460]	; (8001ae4 <parseCommands+0x5c4>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	b2db      	uxtb	r3, r3
 800191c:	4618      	mov	r0, r3
 800191e:	f001 f973 	bl	8002c08 <prescalerNumber>
		writeMsg(&USART6Comm, "division in 3\n");
 8001922:	4974      	ldr	r1, [pc, #464]	; (8001af4 <parseCommands+0x5d4>)
 8001924:	4871      	ldr	r0, [pc, #452]	; (8001aec <parseCommands+0x5cc>)
 8001926:	f002 f87e 	bl	8003a26 <writeMsg>
}
 800192a:	e2f5      	b.n	8001f18 <parseCommands+0x9f8>
		}else if(firstParameter == 4){
 800192c:	4b6d      	ldr	r3, [pc, #436]	; (8001ae4 <parseCommands+0x5c4>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b04      	cmp	r3, #4
 8001932:	d10a      	bne.n	800194a <parseCommands+0x42a>
		prescalerNumber(firstParameter);
 8001934:	4b6b      	ldr	r3, [pc, #428]	; (8001ae4 <parseCommands+0x5c4>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	b2db      	uxtb	r3, r3
 800193a:	4618      	mov	r0, r3
 800193c:	f001 f964 	bl	8002c08 <prescalerNumber>
		writeMsg(&USART6Comm, "division in 4\n");
 8001940:	496d      	ldr	r1, [pc, #436]	; (8001af8 <parseCommands+0x5d8>)
 8001942:	486a      	ldr	r0, [pc, #424]	; (8001aec <parseCommands+0x5cc>)
 8001944:	f002 f86f 	bl	8003a26 <writeMsg>
}
 8001948:	e2e6      	b.n	8001f18 <parseCommands+0x9f8>
		}else if(firstParameter == 5){
 800194a:	4b66      	ldr	r3, [pc, #408]	; (8001ae4 <parseCommands+0x5c4>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2b05      	cmp	r3, #5
 8001950:	d10a      	bne.n	8001968 <parseCommands+0x448>
		prescalerNumber(firstParameter);
 8001952:	4b64      	ldr	r3, [pc, #400]	; (8001ae4 <parseCommands+0x5c4>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	b2db      	uxtb	r3, r3
 8001958:	4618      	mov	r0, r3
 800195a:	f001 f955 	bl	8002c08 <prescalerNumber>
		writeMsg(&USART6Comm, "division in 5\n");
 800195e:	4967      	ldr	r1, [pc, #412]	; (8001afc <parseCommands+0x5dc>)
 8001960:	4862      	ldr	r0, [pc, #392]	; (8001aec <parseCommands+0x5cc>)
 8001962:	f002 f860 	bl	8003a26 <writeMsg>
}
 8001966:	e2d7      	b.n	8001f18 <parseCommands+0x9f8>
			writeMsg(&USART6Comm, "Invalid comand, please read the help menu\n");
 8001968:	4965      	ldr	r1, [pc, #404]	; (8001b00 <parseCommands+0x5e0>)
 800196a:	4860      	ldr	r0, [pc, #384]	; (8001aec <parseCommands+0x5cc>)
 800196c:	f002 f85b 	bl	8003a26 <writeMsg>
}
 8001970:	e2d2      	b.n	8001f18 <parseCommands+0x9f8>
	}else if(strcmp(cmd,"set_Time") == 0){
 8001972:	4964      	ldr	r1, [pc, #400]	; (8001b04 <parseCommands+0x5e4>)
 8001974:	485a      	ldr	r0, [pc, #360]	; (8001ae0 <parseCommands+0x5c0>)
 8001976:	f7fe fc33 	bl	80001e0 <strcmp>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d137      	bne.n	80019f0 <parseCommands+0x4d0>
		if(firstParameter > 23){
 8001980:	4b58      	ldr	r3, [pc, #352]	; (8001ae4 <parseCommands+0x5c4>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2b17      	cmp	r3, #23
 8001986:	d902      	bls.n	800198e <parseCommands+0x46e>
			firstParameter = 23;
 8001988:	4b56      	ldr	r3, [pc, #344]	; (8001ae4 <parseCommands+0x5c4>)
 800198a:	2217      	movs	r2, #23
 800198c:	601a      	str	r2, [r3, #0]
		if(secondParameter > 59){
 800198e:	4b5e      	ldr	r3, [pc, #376]	; (8001b08 <parseCommands+0x5e8>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2b3b      	cmp	r3, #59	; 0x3b
 8001994:	d902      	bls.n	800199c <parseCommands+0x47c>
			secondParameter = 59;
 8001996:	4b5c      	ldr	r3, [pc, #368]	; (8001b08 <parseCommands+0x5e8>)
 8001998:	223b      	movs	r2, #59	; 0x3b
 800199a:	601a      	str	r2, [r3, #0]
		if(thirdparameter > 59){
 800199c:	4b5b      	ldr	r3, [pc, #364]	; (8001b0c <parseCommands+0x5ec>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b3b      	cmp	r3, #59	; 0x3b
 80019a2:	d902      	bls.n	80019aa <parseCommands+0x48a>
			thirdparameter = 59;
 80019a4:	4b59      	ldr	r3, [pc, #356]	; (8001b0c <parseCommands+0x5ec>)
 80019a6:	223b      	movs	r2, #59	; 0x3b
 80019a8:	601a      	str	r2, [r3, #0]
		handlerRTC.RTC_Hours = firstParameter;
 80019aa:	4b4e      	ldr	r3, [pc, #312]	; (8001ae4 <parseCommands+0x5c4>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	b2da      	uxtb	r2, r3
 80019b0:	4b57      	ldr	r3, [pc, #348]	; (8001b10 <parseCommands+0x5f0>)
 80019b2:	701a      	strb	r2, [r3, #0]
		handlerRTC.RTC_Minutes = secondParameter;
 80019b4:	4b54      	ldr	r3, [pc, #336]	; (8001b08 <parseCommands+0x5e8>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	b2da      	uxtb	r2, r3
 80019ba:	4b55      	ldr	r3, [pc, #340]	; (8001b10 <parseCommands+0x5f0>)
 80019bc:	705a      	strb	r2, [r3, #1]
		handlerRTC.RTC_Seconds = thirdparameter;
 80019be:	4b53      	ldr	r3, [pc, #332]	; (8001b0c <parseCommands+0x5ec>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	4b52      	ldr	r3, [pc, #328]	; (8001b10 <parseCommands+0x5f0>)
 80019c6:	709a      	strb	r2, [r3, #2]
		rtc_Config(&handlerRTC);
 80019c8:	4851      	ldr	r0, [pc, #324]	; (8001b10 <parseCommands+0x5f0>)
 80019ca:	f001 fb8f 	bl	80030ec <rtc_Config>
		sprintf(buffer,"Hora %02u : %02u : %02u \n",firstParameter,secondParameter,thirdparameter);
 80019ce:	4b45      	ldr	r3, [pc, #276]	; (8001ae4 <parseCommands+0x5c4>)
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	4b4d      	ldr	r3, [pc, #308]	; (8001b08 <parseCommands+0x5e8>)
 80019d4:	6819      	ldr	r1, [r3, #0]
 80019d6:	4b4d      	ldr	r3, [pc, #308]	; (8001b0c <parseCommands+0x5ec>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	460b      	mov	r3, r1
 80019de:	494d      	ldr	r1, [pc, #308]	; (8001b14 <parseCommands+0x5f4>)
 80019e0:	484d      	ldr	r0, [pc, #308]	; (8001b18 <parseCommands+0x5f8>)
 80019e2:	f003 fa5d 	bl	8004ea0 <siprintf>
		writeMsg(&USART6Comm, buffer);
 80019e6:	494c      	ldr	r1, [pc, #304]	; (8001b18 <parseCommands+0x5f8>)
 80019e8:	4840      	ldr	r0, [pc, #256]	; (8001aec <parseCommands+0x5cc>)
 80019ea:	f002 f81c 	bl	8003a26 <writeMsg>
}
 80019ee:	e293      	b.n	8001f18 <parseCommands+0x9f8>
	}else if(strcmp(cmd,"current_time") == 0){
 80019f0:	494a      	ldr	r1, [pc, #296]	; (8001b1c <parseCommands+0x5fc>)
 80019f2:	483b      	ldr	r0, [pc, #236]	; (8001ae0 <parseCommands+0x5c0>)
 80019f4:	f7fe fbf4 	bl	80001e0 <strcmp>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d126      	bne.n	8001a4c <parseCommands+0x52c>
		ptrTime = read_Time();
 80019fe:	f001 fcd1 	bl	80033a4 <read_Time>
 8001a02:	4603      	mov	r3, r0
 8001a04:	4a46      	ldr	r2, [pc, #280]	; (8001b20 <parseCommands+0x600>)
 8001a06:	6013      	str	r3, [r2, #0]
		segundos = ptrTime[0];
 8001a08:	4b45      	ldr	r3, [pc, #276]	; (8001b20 <parseCommands+0x600>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	781a      	ldrb	r2, [r3, #0]
 8001a0e:	4b45      	ldr	r3, [pc, #276]	; (8001b24 <parseCommands+0x604>)
 8001a10:	701a      	strb	r2, [r3, #0]
		minutos = ptrTime[1];
 8001a12:	4b43      	ldr	r3, [pc, #268]	; (8001b20 <parseCommands+0x600>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	785a      	ldrb	r2, [r3, #1]
 8001a18:	4b43      	ldr	r3, [pc, #268]	; (8001b28 <parseCommands+0x608>)
 8001a1a:	701a      	strb	r2, [r3, #0]
		horas	= ptrTime[2];
 8001a1c:	4b40      	ldr	r3, [pc, #256]	; (8001b20 <parseCommands+0x600>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	789a      	ldrb	r2, [r3, #2]
 8001a22:	4b42      	ldr	r3, [pc, #264]	; (8001b2c <parseCommands+0x60c>)
 8001a24:	701a      	strb	r2, [r3, #0]
		sprintf(buffer,"Hora Actual %02u : %02u : %02u \n",horas,minutos,segundos);
 8001a26:	4b41      	ldr	r3, [pc, #260]	; (8001b2c <parseCommands+0x60c>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	4b3e      	ldr	r3, [pc, #248]	; (8001b28 <parseCommands+0x608>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	4b3c      	ldr	r3, [pc, #240]	; (8001b24 <parseCommands+0x604>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	460b      	mov	r3, r1
 8001a3a:	493d      	ldr	r1, [pc, #244]	; (8001b30 <parseCommands+0x610>)
 8001a3c:	4836      	ldr	r0, [pc, #216]	; (8001b18 <parseCommands+0x5f8>)
 8001a3e:	f003 fa2f 	bl	8004ea0 <siprintf>
		writeMsg(&USART6Comm, buffer);
 8001a42:	4935      	ldr	r1, [pc, #212]	; (8001b18 <parseCommands+0x5f8>)
 8001a44:	4829      	ldr	r0, [pc, #164]	; (8001aec <parseCommands+0x5cc>)
 8001a46:	f001 ffee 	bl	8003a26 <writeMsg>
}
 8001a4a:	e265      	b.n	8001f18 <parseCommands+0x9f8>
	}else if(strcmp(cmd,"configFecha") == 0){
 8001a4c:	4939      	ldr	r1, [pc, #228]	; (8001b34 <parseCommands+0x614>)
 8001a4e:	4824      	ldr	r0, [pc, #144]	; (8001ae0 <parseCommands+0x5c0>)
 8001a50:	f7fe fbc6 	bl	80001e0 <strcmp>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d170      	bne.n	8001b3c <parseCommands+0x61c>
		if(firstParameter > 31){
 8001a5a:	4b22      	ldr	r3, [pc, #136]	; (8001ae4 <parseCommands+0x5c4>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2b1f      	cmp	r3, #31
 8001a60:	d902      	bls.n	8001a68 <parseCommands+0x548>
			firstParameter = 31;
 8001a62:	4b20      	ldr	r3, [pc, #128]	; (8001ae4 <parseCommands+0x5c4>)
 8001a64:	221f      	movs	r2, #31
 8001a66:	601a      	str	r2, [r3, #0]
		if(secondParameter > 12){
 8001a68:	4b27      	ldr	r3, [pc, #156]	; (8001b08 <parseCommands+0x5e8>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2b0c      	cmp	r3, #12
 8001a6e:	d902      	bls.n	8001a76 <parseCommands+0x556>
			secondParameter = 12;
 8001a70:	4b25      	ldr	r3, [pc, #148]	; (8001b08 <parseCommands+0x5e8>)
 8001a72:	220c      	movs	r2, #12
 8001a74:	601a      	str	r2, [r3, #0]
		if(thirdparameter < 2000 || thirdparameter > 2099){
 8001a76:	4b25      	ldr	r3, [pc, #148]	; (8001b0c <parseCommands+0x5ec>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001a7e:	d305      	bcc.n	8001a8c <parseCommands+0x56c>
 8001a80:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <parseCommands+0x5ec>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f640 0233 	movw	r2, #2099	; 0x833
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d903      	bls.n	8001a94 <parseCommands+0x574>
			thirdparameter = 2099;
 8001a8c:	4b1f      	ldr	r3, [pc, #124]	; (8001b0c <parseCommands+0x5ec>)
 8001a8e:	f640 0233 	movw	r2, #2099	; 0x833
 8001a92:	601a      	str	r2, [r3, #0]
		handlerRTC.RTC_Days   = firstParameter;
 8001a94:	4b13      	ldr	r3, [pc, #76]	; (8001ae4 <parseCommands+0x5c4>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	b2da      	uxtb	r2, r3
 8001a9a:	4b1d      	ldr	r3, [pc, #116]	; (8001b10 <parseCommands+0x5f0>)
 8001a9c:	70da      	strb	r2, [r3, #3]
		handlerRTC.RTC_Months = secondParameter;
 8001a9e:	4b1a      	ldr	r3, [pc, #104]	; (8001b08 <parseCommands+0x5e8>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	b2da      	uxtb	r2, r3
 8001aa4:	4b1a      	ldr	r3, [pc, #104]	; (8001b10 <parseCommands+0x5f0>)
 8001aa6:	711a      	strb	r2, [r3, #4]
		handlerRTC.RTC_Years  = thirdparameter;
 8001aa8:	4b18      	ldr	r3, [pc, #96]	; (8001b0c <parseCommands+0x5ec>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	4b18      	ldr	r3, [pc, #96]	; (8001b10 <parseCommands+0x5f0>)
 8001ab0:	80da      	strh	r2, [r3, #6]
		rtc_Config(&handlerRTC);
 8001ab2:	4817      	ldr	r0, [pc, #92]	; (8001b10 <parseCommands+0x5f0>)
 8001ab4:	f001 fb1a 	bl	80030ec <rtc_Config>
		sprintf(buffer,"Date %02u : %02u : %02u \n", firstParameter,secondParameter,thirdparameter);
 8001ab8:	4b0a      	ldr	r3, [pc, #40]	; (8001ae4 <parseCommands+0x5c4>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <parseCommands+0x5e8>)
 8001abe:	6819      	ldr	r1, [r3, #0]
 8001ac0:	4b12      	ldr	r3, [pc, #72]	; (8001b0c <parseCommands+0x5ec>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	491b      	ldr	r1, [pc, #108]	; (8001b38 <parseCommands+0x618>)
 8001aca:	4813      	ldr	r0, [pc, #76]	; (8001b18 <parseCommands+0x5f8>)
 8001acc:	f003 f9e8 	bl	8004ea0 <siprintf>
		writeMsg(&USART6Comm,buffer);
 8001ad0:	4911      	ldr	r1, [pc, #68]	; (8001b18 <parseCommands+0x5f8>)
 8001ad2:	4806      	ldr	r0, [pc, #24]	; (8001aec <parseCommands+0x5cc>)
 8001ad4:	f001 ffa7 	bl	8003a26 <writeMsg>
}
 8001ad8:	e21e      	b.n	8001f18 <parseCommands+0x9f8>
 8001ada:	bf00      	nop
 8001adc:	0800a878 	.word	0x0800a878
 8001ae0:	20003c0c 	.word	0x20003c0c
 8001ae4:	20003c90 	.word	0x20003c90
 8001ae8:	0800a88c 	.word	0x0800a88c
 8001aec:	20000298 	.word	0x20000298
 8001af0:	0800a8a0 	.word	0x0800a8a0
 8001af4:	0800a8b0 	.word	0x0800a8b0
 8001af8:	0800a8c0 	.word	0x0800a8c0
 8001afc:	0800a8d0 	.word	0x0800a8d0
 8001b00:	0800a84c 	.word	0x0800a84c
 8001b04:	0800a8e0 	.word	0x0800a8e0
 8001b08:	20003c94 	.word	0x20003c94
 8001b0c:	20003c98 	.word	0x20003c98
 8001b10:	20003c9c 	.word	0x20003c9c
 8001b14:	0800a8ec 	.word	0x0800a8ec
 8001b18:	2000032c 	.word	0x2000032c
 8001b1c:	0800a908 	.word	0x0800a908
 8001b20:	20003cb0 	.word	0x20003cb0
 8001b24:	20003ca6 	.word	0x20003ca6
 8001b28:	20003ca7 	.word	0x20003ca7
 8001b2c:	20003ca8 	.word	0x20003ca8
 8001b30:	0800a918 	.word	0x0800a918
 8001b34:	0800a93c 	.word	0x0800a93c
 8001b38:	0800a948 	.word	0x0800a948
	}else if(strcmp(cmd,"Fecha") == 0){
 8001b3c:	495e      	ldr	r1, [pc, #376]	; (8001cb8 <parseCommands+0x798>)
 8001b3e:	485f      	ldr	r0, [pc, #380]	; (8001cbc <parseCommands+0x79c>)
 8001b40:	f7fe fb4e 	bl	80001e0 <strcmp>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d128      	bne.n	8001b9c <parseCommands+0x67c>
		ptrDate = read_Date();
 8001b4a:	f001 fcad 	bl	80034a8 <read_Date>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	4a5b      	ldr	r2, [pc, #364]	; (8001cc0 <parseCommands+0x7a0>)
 8001b52:	6013      	str	r3, [r2, #0]
		dia  = ptrDate[0];
 8001b54:	4b5a      	ldr	r3, [pc, #360]	; (8001cc0 <parseCommands+0x7a0>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	781a      	ldrb	r2, [r3, #0]
 8001b5a:	4b5a      	ldr	r3, [pc, #360]	; (8001cc4 <parseCommands+0x7a4>)
 8001b5c:	701a      	strb	r2, [r3, #0]
		mes  = ptrDate[1];
 8001b5e:	4b58      	ldr	r3, [pc, #352]	; (8001cc0 <parseCommands+0x7a0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	785a      	ldrb	r2, [r3, #1]
 8001b64:	4b58      	ldr	r3, [pc, #352]	; (8001cc8 <parseCommands+0x7a8>)
 8001b66:	701a      	strb	r2, [r3, #0]
		año  = ptrDate[2];
 8001b68:	4b55      	ldr	r3, [pc, #340]	; (8001cc0 <parseCommands+0x7a0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	3302      	adds	r3, #2
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	4b56      	ldr	r3, [pc, #344]	; (8001ccc <parseCommands+0x7ac>)
 8001b74:	801a      	strh	r2, [r3, #0]
		sprintf(buffer,"Fecha actual %02u : %02u : %02u \n",dia ,mes,año);
 8001b76:	4b53      	ldr	r3, [pc, #332]	; (8001cc4 <parseCommands+0x7a4>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	4b52      	ldr	r3, [pc, #328]	; (8001cc8 <parseCommands+0x7a8>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	4619      	mov	r1, r3
 8001b82:	4b52      	ldr	r3, [pc, #328]	; (8001ccc <parseCommands+0x7ac>)
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	460b      	mov	r3, r1
 8001b8a:	4951      	ldr	r1, [pc, #324]	; (8001cd0 <parseCommands+0x7b0>)
 8001b8c:	4851      	ldr	r0, [pc, #324]	; (8001cd4 <parseCommands+0x7b4>)
 8001b8e:	f003 f987 	bl	8004ea0 <siprintf>
		writeMsg(&USART6Comm,buffer);
 8001b92:	4950      	ldr	r1, [pc, #320]	; (8001cd4 <parseCommands+0x7b4>)
 8001b94:	4850      	ldr	r0, [pc, #320]	; (8001cd8 <parseCommands+0x7b8>)
 8001b96:	f001 ff46 	bl	8003a26 <writeMsg>
}
 8001b9a:	e1bd      	b.n	8001f18 <parseCommands+0x9f8>
	}else if(strcmp(cmd,"init_ADC") == 0){
 8001b9c:	494f      	ldr	r1, [pc, #316]	; (8001cdc <parseCommands+0x7bc>)
 8001b9e:	4847      	ldr	r0, [pc, #284]	; (8001cbc <parseCommands+0x79c>)
 8001ba0:	f7fe fb1e 	bl	80001e0 <strcmp>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d145      	bne.n	8001c36 <parseCommands+0x716>
		if(adcIsComplete == 1){
 8001baa:	4b4d      	ldr	r3, [pc, #308]	; (8001ce0 <parseCommands+0x7c0>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	f040 81b2 	bne.w	8001f18 <parseCommands+0x9f8>
			for(uint16_t j = 0; j < 256; j++){
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	83fb      	strh	r3, [r7, #30]
 8001bb8:	e036      	b.n	8001c28 <parseCommands+0x708>
				sprintf(buffer, "[#%d]: %.2f, %.2f\n",j, dataADCChannel0[j]*3.3f/4095.f, dataADCChannel1[j]*3.3f/4095.f);
 8001bba:	8bfe      	ldrh	r6, [r7, #30]
 8001bbc:	8bfb      	ldrh	r3, [r7, #30]
 8001bbe:	4a49      	ldr	r2, [pc, #292]	; (8001ce4 <parseCommands+0x7c4>)
 8001bc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bc4:	4948      	ldr	r1, [pc, #288]	; (8001ce8 <parseCommands+0x7c8>)
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff f984 	bl	8000ed4 <__aeabi_fmul>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	4947      	ldr	r1, [pc, #284]	; (8001cec <parseCommands+0x7cc>)
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff fa33 	bl	800103c <__aeabi_fdiv>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7fe fccd 	bl	8000578 <__aeabi_f2d>
 8001bde:	4604      	mov	r4, r0
 8001be0:	460d      	mov	r5, r1
 8001be2:	8bfb      	ldrh	r3, [r7, #30]
 8001be4:	4a42      	ldr	r2, [pc, #264]	; (8001cf0 <parseCommands+0x7d0>)
 8001be6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bea:	493f      	ldr	r1, [pc, #252]	; (8001ce8 <parseCommands+0x7c8>)
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff f971 	bl	8000ed4 <__aeabi_fmul>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	493d      	ldr	r1, [pc, #244]	; (8001cec <parseCommands+0x7cc>)
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fa20 	bl	800103c <__aeabi_fdiv>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7fe fcba 	bl	8000578 <__aeabi_f2d>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001c0c:	e9cd 4500 	strd	r4, r5, [sp]
 8001c10:	4632      	mov	r2, r6
 8001c12:	4938      	ldr	r1, [pc, #224]	; (8001cf4 <parseCommands+0x7d4>)
 8001c14:	482f      	ldr	r0, [pc, #188]	; (8001cd4 <parseCommands+0x7b4>)
 8001c16:	f003 f943 	bl	8004ea0 <siprintf>
				writeMsg(&USART6Comm, buffer);
 8001c1a:	492e      	ldr	r1, [pc, #184]	; (8001cd4 <parseCommands+0x7b4>)
 8001c1c:	482e      	ldr	r0, [pc, #184]	; (8001cd8 <parseCommands+0x7b8>)
 8001c1e:	f001 ff02 	bl	8003a26 <writeMsg>
			for(uint16_t j = 0; j < 256; j++){
 8001c22:	8bfb      	ldrh	r3, [r7, #30]
 8001c24:	3301      	adds	r3, #1
 8001c26:	83fb      	strh	r3, [r7, #30]
 8001c28:	8bfb      	ldrh	r3, [r7, #30]
 8001c2a:	2bff      	cmp	r3, #255	; 0xff
 8001c2c:	d9c5      	bls.n	8001bba <parseCommands+0x69a>
			adcIsComplete = 0;
 8001c2e:	4b2c      	ldr	r3, [pc, #176]	; (8001ce0 <parseCommands+0x7c0>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
}
 8001c34:	e170      	b.n	8001f18 <parseCommands+0x9f8>
	}else if(strcmp(cmd,"signal_Sampling") == 0){
 8001c36:	4930      	ldr	r1, [pc, #192]	; (8001cf8 <parseCommands+0x7d8>)
 8001c38:	4820      	ldr	r0, [pc, #128]	; (8001cbc <parseCommands+0x79c>)
 8001c3a:	f7fe fad1 	bl	80001e0 <strcmp>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d124      	bne.n	8001c8e <parseCommands+0x76e>
		if((33 <= firstParameter) && (firstParameter <= 62)){
 8001c44:	4b2d      	ldr	r3, [pc, #180]	; (8001cfc <parseCommands+0x7dc>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2b20      	cmp	r3, #32
 8001c4a:	d91b      	bls.n	8001c84 <parseCommands+0x764>
 8001c4c:	4b2b      	ldr	r3, [pc, #172]	; (8001cfc <parseCommands+0x7dc>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b3e      	cmp	r3, #62	; 0x3e
 8001c52:	d817      	bhi.n	8001c84 <parseCommands+0x764>
			updateFrequency(&handlerTIM3PWM_1, firstParameter);
 8001c54:	4b29      	ldr	r3, [pc, #164]	; (8001cfc <parseCommands+0x7dc>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4828      	ldr	r0, [pc, #160]	; (8001d00 <parseCommands+0x7e0>)
 8001c5e:	f001 f97b 	bl	8002f58 <updateFrequency>
			updateDuttyCycle(&handlerTIM3PWM_1, firstParameter/2);
 8001c62:	4b26      	ldr	r3, [pc, #152]	; (8001cfc <parseCommands+0x7dc>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	085b      	lsrs	r3, r3, #1
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4824      	ldr	r0, [pc, #144]	; (8001d00 <parseCommands+0x7e0>)
 8001c6e:	f001 f9b5 	bl	8002fdc <updateDuttyCycle>
			writeMsg(&USART6Comm, "El periodo de la señal de muestreo fue actualizado en microsegundos\n");
 8001c72:	4924      	ldr	r1, [pc, #144]	; (8001d04 <parseCommands+0x7e4>)
 8001c74:	4818      	ldr	r0, [pc, #96]	; (8001cd8 <parseCommands+0x7b8>)
 8001c76:	f001 fed6 	bl	8003a26 <writeMsg>
			writeMsg(&USART6Comm, "Recuerde que los datos de la conversion se dan en voltios\n");
 8001c7a:	4923      	ldr	r1, [pc, #140]	; (8001d08 <parseCommands+0x7e8>)
 8001c7c:	4816      	ldr	r0, [pc, #88]	; (8001cd8 <parseCommands+0x7b8>)
 8001c7e:	f001 fed2 	bl	8003a26 <writeMsg>
}
 8001c82:	e149      	b.n	8001f18 <parseCommands+0x9f8>
			writeMsg(&USART6Comm, "Invalid signal_Sampling\n");
 8001c84:	4921      	ldr	r1, [pc, #132]	; (8001d0c <parseCommands+0x7ec>)
 8001c86:	4814      	ldr	r0, [pc, #80]	; (8001cd8 <parseCommands+0x7b8>)
 8001c88:	f001 fecd 	bl	8003a26 <writeMsg>
}
 8001c8c:	e144      	b.n	8001f18 <parseCommands+0x9f8>
	}else if(strcmp(cmd,"muestreo") == 0){
 8001c8e:	4920      	ldr	r1, [pc, #128]	; (8001d10 <parseCommands+0x7f0>)
 8001c90:	480a      	ldr	r0, [pc, #40]	; (8001cbc <parseCommands+0x79c>)
 8001c92:	f7fe faa5 	bl	80001e0 <strcmp>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f040 8139 	bne.w	8001f10 <parseCommands+0x9f0>
		writeMsg(&USART6Comm, "Tomando muestreo.....\n");
 8001c9e:	491d      	ldr	r1, [pc, #116]	; (8001d14 <parseCommands+0x7f4>)
 8001ca0:	480d      	ldr	r0, [pc, #52]	; (8001cd8 <parseCommands+0x7b8>)
 8001ca2:	f001 fec0 	bl	8003a26 <writeMsg>
		flag = 1;
 8001ca6:	4b1c      	ldr	r3, [pc, #112]	; (8001d18 <parseCommands+0x7f8>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	701a      	strb	r2, [r3, #0]
		i2c_writeSingleRegister(&Acelerometer, POWER_CTL,45);
 8001cac:	222d      	movs	r2, #45	; 0x2d
 8001cae:	212d      	movs	r1, #45	; 0x2d
 8001cb0:	481a      	ldr	r0, [pc, #104]	; (8001d1c <parseCommands+0x7fc>)
 8001cb2:	f000 fdea 	bl	800288a <i2c_writeSingleRegister>
		while(counter < 1024){
 8001cb6:	e0eb      	b.n	8001e90 <parseCommands+0x970>
 8001cb8:	0800a964 	.word	0x0800a964
 8001cbc:	20003c0c 	.word	0x20003c0c
 8001cc0:	20003cb4 	.word	0x20003cb4
 8001cc4:	20003ca9 	.word	0x20003ca9
 8001cc8:	20003caa 	.word	0x20003caa
 8001ccc:	20003cac 	.word	0x20003cac
 8001cd0:	0800a96c 	.word	0x0800a96c
 8001cd4:	2000032c 	.word	0x2000032c
 8001cd8:	20000298 	.word	0x20000298
 8001cdc:	0800a990 	.word	0x0800a990
 8001ce0:	20000328 	.word	0x20000328
 8001ce4:	20000370 	.word	0x20000370
 8001ce8:	40533333 	.word	0x40533333
 8001cec:	457ff000 	.word	0x457ff000
 8001cf0:	20000770 	.word	0x20000770
 8001cf4:	0800a99c 	.word	0x0800a99c
 8001cf8:	0800a9b0 	.word	0x0800a9b0
 8001cfc:	20003c90 	.word	0x20003c90
 8001d00:	20000b7c 	.word	0x20000b7c
 8001d04:	0800a9c0 	.word	0x0800a9c0
 8001d08:	0800aa08 	.word	0x0800aa08
 8001d0c:	0800aa44 	.word	0x0800aa44
 8001d10:	0800aa60 	.word	0x0800aa60
 8001d14:	0800aa6c 	.word	0x0800aa6c
 8001d18:	20003bba 	.word	0x20003bba
 8001d1c:	20000bac 	.word	0x20000bac
			if(flag2){
 8001d20:	4b85      	ldr	r3, [pc, #532]	; (8001f38 <parseCommands+0xa18>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	f000 80b3 	beq.w	8001e90 <parseCommands+0x970>
				uint8_t AccelX_low =  i2c_readSingleRegister(&Acelerometer, ACCEL_X1_L);
 8001d2a:	2132      	movs	r1, #50	; 0x32
 8001d2c:	4883      	ldr	r0, [pc, #524]	; (8001f3c <parseCommands+0xa1c>)
 8001d2e:	f000 fd7b 	bl	8002828 <i2c_readSingleRegister>
 8001d32:	4603      	mov	r3, r0
 8001d34:	75fb      	strb	r3, [r7, #23]
				uint8_t AccelX_high = i2c_readSingleRegister(&Acelerometer, ACCEL_X1_H);
 8001d36:	2133      	movs	r1, #51	; 0x33
 8001d38:	4880      	ldr	r0, [pc, #512]	; (8001f3c <parseCommands+0xa1c>)
 8001d3a:	f000 fd75 	bl	8002828 <i2c_readSingleRegister>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	75bb      	strb	r3, [r7, #22]
				int16_t AccelX = AccelX_high << 8 | AccelX_low;
 8001d42:	7dbb      	ldrb	r3, [r7, #22]
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	b21a      	sxth	r2, r3
 8001d48:	7dfb      	ldrb	r3, [r7, #23]
 8001d4a:	b21b      	sxth	r3, r3
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	82bb      	strh	r3, [r7, #20]
				X_axis = AccelX * 0.0039 * 9.8;
 8001d50:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7fe fbfd 	bl	8000554 <__aeabi_i2d>
 8001d5a:	a373      	add	r3, pc, #460	; (adr r3, 8001f28 <parseCommands+0xa08>)
 8001d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d60:	f7fe fc62 	bl	8000628 <__aeabi_dmul>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	4610      	mov	r0, r2
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	a370      	add	r3, pc, #448	; (adr r3, 8001f30 <parseCommands+0xa10>)
 8001d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d72:	f7fe fc59 	bl	8000628 <__aeabi_dmul>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	4610      	mov	r0, r2
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	f7fe ff4b 	bl	8000c18 <__aeabi_d2f>
 8001d82:	4603      	mov	r3, r0
 8001d84:	4a6e      	ldr	r2, [pc, #440]	; (8001f40 <parseCommands+0xa20>)
 8001d86:	6013      	str	r3, [r2, #0]
				uint8_t AccelY_low = i2c_readSingleRegister(&Acelerometer, ACCEL_Y1_L);
 8001d88:	2134      	movs	r1, #52	; 0x34
 8001d8a:	486c      	ldr	r0, [pc, #432]	; (8001f3c <parseCommands+0xa1c>)
 8001d8c:	f000 fd4c 	bl	8002828 <i2c_readSingleRegister>
 8001d90:	4603      	mov	r3, r0
 8001d92:	74fb      	strb	r3, [r7, #19]
				uint8_t AccelY_high = i2c_readSingleRegister(&Acelerometer,ACCEL_Y1_H);
 8001d94:	2135      	movs	r1, #53	; 0x35
 8001d96:	4869      	ldr	r0, [pc, #420]	; (8001f3c <parseCommands+0xa1c>)
 8001d98:	f000 fd46 	bl	8002828 <i2c_readSingleRegister>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	74bb      	strb	r3, [r7, #18]
				int16_t AccelY = AccelY_high << 8 | AccelY_low;
 8001da0:	7cbb      	ldrb	r3, [r7, #18]
 8001da2:	021b      	lsls	r3, r3, #8
 8001da4:	b21a      	sxth	r2, r3
 8001da6:	7cfb      	ldrb	r3, [r7, #19]
 8001da8:	b21b      	sxth	r3, r3
 8001daa:	4313      	orrs	r3, r2
 8001dac:	823b      	strh	r3, [r7, #16]
				Y_axis = AccelY * 0.0039 * 9.8;
 8001dae:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fbce 	bl	8000554 <__aeabi_i2d>
 8001db8:	a35b      	add	r3, pc, #364	; (adr r3, 8001f28 <parseCommands+0xa08>)
 8001dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dbe:	f7fe fc33 	bl	8000628 <__aeabi_dmul>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	4610      	mov	r0, r2
 8001dc8:	4619      	mov	r1, r3
 8001dca:	a359      	add	r3, pc, #356	; (adr r3, 8001f30 <parseCommands+0xa10>)
 8001dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd0:	f7fe fc2a 	bl	8000628 <__aeabi_dmul>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	4610      	mov	r0, r2
 8001dda:	4619      	mov	r1, r3
 8001ddc:	f7fe ff1c 	bl	8000c18 <__aeabi_d2f>
 8001de0:	4603      	mov	r3, r0
 8001de2:	4a58      	ldr	r2, [pc, #352]	; (8001f44 <parseCommands+0xa24>)
 8001de4:	6013      	str	r3, [r2, #0]
				uint8_t AccelZ_low = i2c_readSingleRegister(&Acelerometer, ACCEL_Z1_L);
 8001de6:	2136      	movs	r1, #54	; 0x36
 8001de8:	4854      	ldr	r0, [pc, #336]	; (8001f3c <parseCommands+0xa1c>)
 8001dea:	f000 fd1d 	bl	8002828 <i2c_readSingleRegister>
 8001dee:	4603      	mov	r3, r0
 8001df0:	73fb      	strb	r3, [r7, #15]
				uint8_t AccelZ_high = i2c_readSingleRegister(&Acelerometer, ACCEL_Z1_H);
 8001df2:	2137      	movs	r1, #55	; 0x37
 8001df4:	4851      	ldr	r0, [pc, #324]	; (8001f3c <parseCommands+0xa1c>)
 8001df6:	f000 fd17 	bl	8002828 <i2c_readSingleRegister>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	73bb      	strb	r3, [r7, #14]
				int16_t AccelZ = AccelZ_high << 8 | AccelZ_low;
 8001dfe:	7bbb      	ldrb	r3, [r7, #14]
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	b21a      	sxth	r2, r3
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
 8001e06:	b21b      	sxth	r3, r3
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	81bb      	strh	r3, [r7, #12]
				Z_axis = AccelZ * 0.0039 * 9.8;
 8001e0c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7fe fb9f 	bl	8000554 <__aeabi_i2d>
 8001e16:	a344      	add	r3, pc, #272	; (adr r3, 8001f28 <parseCommands+0xa08>)
 8001e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1c:	f7fe fc04 	bl	8000628 <__aeabi_dmul>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	4610      	mov	r0, r2
 8001e26:	4619      	mov	r1, r3
 8001e28:	a341      	add	r3, pc, #260	; (adr r3, 8001f30 <parseCommands+0xa10>)
 8001e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e2e:	f7fe fbfb 	bl	8000628 <__aeabi_dmul>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	4610      	mov	r0, r2
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f7fe feed 	bl	8000c18 <__aeabi_d2f>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	4a41      	ldr	r2, [pc, #260]	; (8001f48 <parseCommands+0xa28>)
 8001e42:	6013      	str	r3, [r2, #0]
				X_1[counter] = X_axis;
 8001e44:	4b41      	ldr	r3, [pc, #260]	; (8001f4c <parseCommands+0xa2c>)
 8001e46:	881b      	ldrh	r3, [r3, #0]
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4b3d      	ldr	r3, [pc, #244]	; (8001f40 <parseCommands+0xa20>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a40      	ldr	r2, [pc, #256]	; (8001f50 <parseCommands+0xa30>)
 8001e50:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			    Y_1[counter] = Y_axis;
 8001e54:	4b3d      	ldr	r3, [pc, #244]	; (8001f4c <parseCommands+0xa2c>)
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4b3a      	ldr	r3, [pc, #232]	; (8001f44 <parseCommands+0xa24>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a3d      	ldr	r2, [pc, #244]	; (8001f54 <parseCommands+0xa34>)
 8001e60:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
				Z_1[counter] = Z_axis;
 8001e64:	4b39      	ldr	r3, [pc, #228]	; (8001f4c <parseCommands+0xa2c>)
 8001e66:	881b      	ldrh	r3, [r3, #0]
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4b37      	ldr	r3, [pc, #220]	; (8001f48 <parseCommands+0xa28>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a3a      	ldr	r2, [pc, #232]	; (8001f58 <parseCommands+0xa38>)
 8001e70:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
				counter++;
 8001e74:	4b35      	ldr	r3, [pc, #212]	; (8001f4c <parseCommands+0xa2c>)
 8001e76:	881b      	ldrh	r3, [r3, #0]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	4b33      	ldr	r3, [pc, #204]	; (8001f4c <parseCommands+0xa2c>)
 8001e7e:	801a      	strh	r2, [r3, #0]
				flag2 = 0;
 8001e80:	4b2d      	ldr	r3, [pc, #180]	; (8001f38 <parseCommands+0xa18>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	701a      	strb	r2, [r3, #0]
				if(counter == 1024){
 8001e86:	4b31      	ldr	r3, [pc, #196]	; (8001f4c <parseCommands+0xa2c>)
 8001e88:	881b      	ldrh	r3, [r3, #0]
 8001e8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e8e:	d006      	beq.n	8001e9e <parseCommands+0x97e>
		while(counter < 1024){
 8001e90:	4b2e      	ldr	r3, [pc, #184]	; (8001f4c <parseCommands+0xa2c>)
 8001e92:	881b      	ldrh	r3, [r3, #0]
 8001e94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e98:	f4ff af42 	bcc.w	8001d20 <parseCommands+0x800>
 8001e9c:	e000      	b.n	8001ea0 <parseCommands+0x980>
					break;
 8001e9e:	bf00      	nop
		for( int i = 0 ; i < 1024; i++){
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	61bb      	str	r3, [r7, #24]
 8001ea4:	e02b      	b.n	8001efe <parseCommands+0x9de>
			sprintf(bufferData, " AccelX = %.2f ; AccelY = %.2f ; AccelZ = %.2f \n",X_1[i],Y_1[i],Z_1[i]);
 8001ea6:	4a2a      	ldr	r2, [pc, #168]	; (8001f50 <parseCommands+0xa30>)
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7fe fb62 	bl	8000578 <__aeabi_f2d>
 8001eb4:	4680      	mov	r8, r0
 8001eb6:	4689      	mov	r9, r1
 8001eb8:	4a26      	ldr	r2, [pc, #152]	; (8001f54 <parseCommands+0xa34>)
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7fe fb59 	bl	8000578 <__aeabi_f2d>
 8001ec6:	4604      	mov	r4, r0
 8001ec8:	460d      	mov	r5, r1
 8001eca:	4a23      	ldr	r2, [pc, #140]	; (8001f58 <parseCommands+0xa38>)
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe fb50 	bl	8000578 <__aeabi_f2d>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001ee0:	e9cd 4500 	strd	r4, r5, [sp]
 8001ee4:	4642      	mov	r2, r8
 8001ee6:	464b      	mov	r3, r9
 8001ee8:	491c      	ldr	r1, [pc, #112]	; (8001f5c <parseCommands+0xa3c>)
 8001eea:	481d      	ldr	r0, [pc, #116]	; (8001f60 <parseCommands+0xa40>)
 8001eec:	f002 ffd8 	bl	8004ea0 <siprintf>
			writeMsg(&USART6Comm, bufferData);
 8001ef0:	491b      	ldr	r1, [pc, #108]	; (8001f60 <parseCommands+0xa40>)
 8001ef2:	481c      	ldr	r0, [pc, #112]	; (8001f64 <parseCommands+0xa44>)
 8001ef4:	f001 fd97 	bl	8003a26 <writeMsg>
		for( int i = 0 ; i < 1024; i++){
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	3301      	adds	r3, #1
 8001efc:	61bb      	str	r3, [r7, #24]
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f04:	dbcf      	blt.n	8001ea6 <parseCommands+0x986>
		writeMsg(&USART6Comm, "Datos tomados correctamente \n");
 8001f06:	4918      	ldr	r1, [pc, #96]	; (8001f68 <parseCommands+0xa48>)
 8001f08:	4816      	ldr	r0, [pc, #88]	; (8001f64 <parseCommands+0xa44>)
 8001f0a:	f001 fd8c 	bl	8003a26 <writeMsg>
}
 8001f0e:	e003      	b.n	8001f18 <parseCommands+0x9f8>
		writeMsg(&USART6Comm, "invalid comand, please check the help menu\n");
 8001f10:	4916      	ldr	r1, [pc, #88]	; (8001f6c <parseCommands+0xa4c>)
 8001f12:	4814      	ldr	r0, [pc, #80]	; (8001f64 <parseCommands+0xa44>)
 8001f14:	f001 fd87 	bl	8003a26 <writeMsg>
}
 8001f18:	bf00      	nop
 8001f1a:	3724      	adds	r7, #36	; 0x24
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f22:	bf00      	nop
 8001f24:	f3af 8000 	nop.w
 8001f28:	8e8a71de 	.word	0x8e8a71de
 8001f2c:	3f6ff2e4 	.word	0x3f6ff2e4
 8001f30:	9999999a 	.word	0x9999999a
 8001f34:	40239999 	.word	0x40239999
 8001f38:	20003bbb 	.word	0x20003bbb
 8001f3c:	20000bac 	.word	0x20000bac
 8001f40:	20003bbc 	.word	0x20003bbc
 8001f44:	20003bc0 	.word	0x20003bc0
 8001f48:	20003bc4 	.word	0x20003bc4
 8001f4c:	20003bb8 	.word	0x20003bb8
 8001f50:	20000bb8 	.word	0x20000bb8
 8001f54:	20001bb8 	.word	0x20001bb8
 8001f58:	20002bb8 	.word	0x20002bb8
 8001f5c:	0800aa84 	.word	0x0800aa84
 8001f60:	20000000 	.word	0x20000000
 8001f64:	20000298 	.word	0x20000298
 8001f68:	0800aab8 	.word	0x0800aab8
 8001f6c:	0800aad8 	.word	0x0800aad8

08001f70 <BasicTimer2_Callback>:

/* Timer que gobierna el blinky del led de estado */
void BasicTimer2_Callback(void){
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
	GPIOxTooglePin (&handlerStateLED);
 8001f74:	4802      	ldr	r0, [pc, #8]	; (8001f80 <BasicTimer2_Callback+0x10>)
 8001f76:	f000 fad3 	bl	8002520 <GPIOxTooglePin>
}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000234 	.word	0x20000234

08001f84 <BasicTimer4_Callback>:
// Banderas para el muestreo del ADXL345.
void BasicTimer4_Callback(void){
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
if(flag){
 8001f88:	4b05      	ldr	r3, [pc, #20]	; (8001fa0 <BasicTimer4_Callback+0x1c>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d002      	beq.n	8001f96 <BasicTimer4_Callback+0x12>
	flag2 = 1;
 8001f90:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <BasicTimer4_Callback+0x20>)
 8001f92:	2201      	movs	r2, #1
 8001f94:	701a      	strb	r2, [r3, #0]
}
}
 8001f96:	bf00      	nop
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bc80      	pop	{r7}
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	20003bba 	.word	0x20003bba
 8001fa4:	20003bbb 	.word	0x20003bbb

08001fa8 <usart6Rx_Callback>:

// Callback para los comandos del USART.
void usart6Rx_Callback(void){
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
	rxData = getRxData();
 8001fac:	f001 fd54 	bl	8003a58 <getRxData>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	4b01      	ldr	r3, [pc, #4]	; (8001fbc <usart6Rx_Callback+0x14>)
 8001fb6:	701a      	strb	r2, [r3, #0]
}
 8001fb8:	bf00      	nop
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000bb4 	.word	0x20000bb4

08001fc0 <adcComplete_Callback>:

// Esta función controla el contador del ADC.(Hace las veces de callback)
void adcComplete_Callback(void){
 8001fc0:	b598      	push	{r3, r4, r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
	if(cont == 0){
 8001fc4:	4b20      	ldr	r3, [pc, #128]	; (8002048 <adcComplete_Callback+0x88>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d10e      	bne.n	8001fea <adcComplete_Callback+0x2a>
		dataADCChannel0[cont2] = getADC();
 8001fcc:	f001 fdcc 	bl	8003b68 <getADC>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4b1d      	ldr	r3, [pc, #116]	; (800204c <adcComplete_Callback+0x8c>)
 8001fd6:	881b      	ldrh	r3, [r3, #0]
 8001fd8:	461c      	mov	r4, r3
 8001fda:	4610      	mov	r0, r2
 8001fdc:	f7fe ff22 	bl	8000e24 <__aeabi_ui2f>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	4a1b      	ldr	r2, [pc, #108]	; (8002050 <adcComplete_Callback+0x90>)
 8001fe4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8001fe8:	e013      	b.n	8002012 <adcComplete_Callback+0x52>
	}
	else{
		dataADCChannel1[cont2] = getADC();
 8001fea:	f001 fdbd 	bl	8003b68 <getADC>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	4b16      	ldr	r3, [pc, #88]	; (800204c <adcComplete_Callback+0x8c>)
 8001ff4:	881b      	ldrh	r3, [r3, #0]
 8001ff6:	461c      	mov	r4, r3
 8001ff8:	4610      	mov	r0, r2
 8001ffa:	f7fe ff13 	bl	8000e24 <__aeabi_ui2f>
 8001ffe:	4603      	mov	r3, r0
 8002000:	4a14      	ldr	r2, [pc, #80]	; (8002054 <adcComplete_Callback+0x94>)
 8002002:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		cont2++;
 8002006:	4b11      	ldr	r3, [pc, #68]	; (800204c <adcComplete_Callback+0x8c>)
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	3301      	adds	r3, #1
 800200c:	b29a      	uxth	r2, r3
 800200e:	4b0f      	ldr	r3, [pc, #60]	; (800204c <adcComplete_Callback+0x8c>)
 8002010:	801a      	strh	r2, [r3, #0]
	}
	cont++;
 8002012:	4b0d      	ldr	r3, [pc, #52]	; (8002048 <adcComplete_Callback+0x88>)
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	3301      	adds	r3, #1
 8002018:	b2da      	uxtb	r2, r3
 800201a:	4b0b      	ldr	r3, [pc, #44]	; (8002048 <adcComplete_Callback+0x88>)
 800201c:	701a      	strb	r2, [r3, #0]
	if(cont2 == 256){
 800201e:	4b0b      	ldr	r3, [pc, #44]	; (800204c <adcComplete_Callback+0x8c>)
 8002020:	881b      	ldrh	r3, [r3, #0]
 8002022:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002026:	d105      	bne.n	8002034 <adcComplete_Callback+0x74>
		cont2 = 0;
 8002028:	4b08      	ldr	r3, [pc, #32]	; (800204c <adcComplete_Callback+0x8c>)
 800202a:	2200      	movs	r2, #0
 800202c:	801a      	strh	r2, [r3, #0]
		adcIsComplete = 1;
 800202e:	4b0a      	ldr	r3, [pc, #40]	; (8002058 <adcComplete_Callback+0x98>)
 8002030:	2201      	movs	r2, #1
 8002032:	701a      	strb	r2, [r3, #0]
	}
	if(cont == 2){
 8002034:	4b04      	ldr	r3, [pc, #16]	; (8002048 <adcComplete_Callback+0x88>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	2b02      	cmp	r3, #2
 800203a:	d102      	bne.n	8002042 <adcComplete_Callback+0x82>
		cont = 0;
 800203c:	4b02      	ldr	r3, [pc, #8]	; (8002048 <adcComplete_Callback+0x88>)
 800203e:	2200      	movs	r2, #0
 8002040:	701a      	strb	r2, [r3, #0]
	}
}
 8002042:	bf00      	nop
 8002044:	bd98      	pop	{r3, r4, r7, pc}
 8002046:	bf00      	nop
 8002048:	2000036c 	.word	0x2000036c
 800204c:	2000036e 	.word	0x2000036e
 8002050:	20000370 	.word	0x20000370
 8002054:	20000770 	.word	0x20000770
 8002058:	20000328 	.word	0x20000328

0800205c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800205c:	480d      	ldr	r0, [pc, #52]	; (8002094 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800205e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002060:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002064:	480c      	ldr	r0, [pc, #48]	; (8002098 <LoopForever+0x6>)
  ldr r1, =_edata
 8002066:	490d      	ldr	r1, [pc, #52]	; (800209c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002068:	4a0d      	ldr	r2, [pc, #52]	; (80020a0 <LoopForever+0xe>)
  movs r3, #0
 800206a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800206c:	e002      	b.n	8002074 <LoopCopyDataInit>

0800206e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800206e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002070:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002072:	3304      	adds	r3, #4

08002074 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002074:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002076:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002078:	d3f9      	bcc.n	800206e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800207a:	4a0a      	ldr	r2, [pc, #40]	; (80020a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800207c:	4c0a      	ldr	r4, [pc, #40]	; (80020a8 <LoopForever+0x16>)
  movs r3, #0
 800207e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002080:	e001      	b.n	8002086 <LoopFillZerobss>

08002082 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002082:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002084:	3204      	adds	r2, #4

08002086 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002086:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002088:	d3fb      	bcc.n	8002082 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800208a:	f002 f871 	bl	8004170 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800208e:	f7ff f8a9 	bl	80011e4 <main>

08002092 <LoopForever>:

LoopForever:
    b LoopForever
 8002092:	e7fe      	b.n	8002092 <LoopForever>
  ldr   r0, =_estack
 8002094:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002098:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800209c:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 80020a0:	0800afd4 	.word	0x0800afd4
  ldr r2, =_sbss
 80020a4:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 80020a8:	20003cfc 	.word	0x20003cfc

080020ac <BusFault_Handler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020ac:	e7fe      	b.n	80020ac <BusFault_Handler>
	...

080020b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	db0b      	blt.n	80020da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	f003 021f 	and.w	r2, r3, #31
 80020c8:	4906      	ldr	r1, [pc, #24]	; (80020e4 <__NVIC_EnableIRQ+0x34>)
 80020ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ce:	095b      	lsrs	r3, r3, #5
 80020d0:	2001      	movs	r0, #1
 80020d2:	fa00 f202 	lsl.w	r2, r0, r2
 80020d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr
 80020e4:	e000e100 	.word	0xe000e100

080020e8 <BasicTimer_Config>:
 *
 *  Como vamos a trabajar con interrupciones, antes de configurar una nueva, debemos desactivar
 *  el sistema global de interrupciones, activar la IRQ específica y luego volver a encender
 *  el sistema.
 */
void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler){
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	// Guardamos una referencia al periferico que estamos utilizando...
	ptrTimerUsed = ptrBTimerHandler->ptrTIMx;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a4e      	ldr	r2, [pc, #312]	; (8002230 <BasicTimer_Config+0x148>)
 80020f6:	6013      	str	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020f8:	b672      	cpsid	i
}
 80020fa:	bf00      	nop

	/* 0. Desactivamos las interrupciones globales mientras configuramos el sistema.*/
	__disable_irq();
	/* 1. Activar la señal de reloj del periférico requerido */
	if(ptrBTimerHandler->ptrTIMx == TIM2){
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002104:	d106      	bne.n	8002114 <BasicTimer_Config+0x2c>
		// Registro del RCC que nos activa la señal de reloj para el TIM2
		RCC -> APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002106:	4b4b      	ldr	r3, [pc, #300]	; (8002234 <BasicTimer_Config+0x14c>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	4a4a      	ldr	r2, [pc, #296]	; (8002234 <BasicTimer_Config+0x14c>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6413      	str	r3, [r2, #64]	; 0x40
 8002112:	e024      	b.n	800215e <BasicTimer_Config+0x76>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM3){
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a47      	ldr	r2, [pc, #284]	; (8002238 <BasicTimer_Config+0x150>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d106      	bne.n	800212c <BasicTimer_Config+0x44>
		// Registro del RCC que nos activa la señal de reloj para el TIM3
		RCC -> APB1ENR |= RCC_APB1ENR_TIM3EN;
 800211e:	4b45      	ldr	r3, [pc, #276]	; (8002234 <BasicTimer_Config+0x14c>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	4a44      	ldr	r2, [pc, #272]	; (8002234 <BasicTimer_Config+0x14c>)
 8002124:	f043 0302 	orr.w	r3, r3, #2
 8002128:	6413      	str	r3, [r2, #64]	; 0x40
 800212a:	e018      	b.n	800215e <BasicTimer_Config+0x76>
	}

	else if(ptrBTimerHandler->ptrTIMx == TIM4){
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a42      	ldr	r2, [pc, #264]	; (800223c <BasicTimer_Config+0x154>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d106      	bne.n	8002144 <BasicTimer_Config+0x5c>
		// Registro del RCC que nos activa la señal de reloj para el TIM4
		RCC -> APB1ENR |= RCC_APB1ENR_TIM4EN;
 8002136:	4b3f      	ldr	r3, [pc, #252]	; (8002234 <BasicTimer_Config+0x14c>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	4a3e      	ldr	r2, [pc, #248]	; (8002234 <BasicTimer_Config+0x14c>)
 800213c:	f043 0304 	orr.w	r3, r3, #4
 8002140:	6413      	str	r3, [r2, #64]	; 0x40
 8002142:	e00c      	b.n	800215e <BasicTimer_Config+0x76>
	}

	else if(ptrBTimerHandler->ptrTIMx == TIM5){
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a3d      	ldr	r2, [pc, #244]	; (8002240 <BasicTimer_Config+0x158>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d106      	bne.n	800215c <BasicTimer_Config+0x74>
		// Registro del RCC que nos activa la señal de reloj para el TIM5
		RCC -> APB1ENR |= RCC_APB1ENR_TIM5EN;
 800214e:	4b39      	ldr	r3, [pc, #228]	; (8002234 <BasicTimer_Config+0x14c>)
 8002150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002152:	4a38      	ldr	r2, [pc, #224]	; (8002234 <BasicTimer_Config+0x14c>)
 8002154:	f043 0308 	orr.w	r3, r3, #8
 8002158:	6413      	str	r3, [r2, #64]	; 0x40
 800215a:	e000      	b.n	800215e <BasicTimer_Config+0x76>
	}

	else{
		__NOP();
 800215c:	bf00      	nop
	 * Recordar que el prescaler nos indica la velocidad a la que se incrementa el counter, de forma que
	 * periodo_incremento * veces_incremento_counter = periodo_update
	 * Modificar el valor del registro PSC en el TIM utilizado
	 */
	// -1 porque el contador empieza en 0
	ptrBTimerHandler->ptrTIMx-> PSC = ptrBTimerHandler ->TIMx_Config.TIMx_speed - 1;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689a      	ldr	r2, [r3, #8]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	3a01      	subs	r2, #1
 8002168:	629a      	str	r2, [r3, #40]	; 0x28

	/* 3. Configuramos la dirección del counter (up/down)*/
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode == BTIMER_MODE_UP){
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	791b      	ldrb	r3, [r3, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d112      	bne.n	8002198 <BasicTimer_Config+0xb0>

		/* 3a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
		// Necesitamos poner la direccion en 0 para que cuente hacia arria TIM_CR1_DIR = 1, entonces
		// lo negamos y hacemos una AND con el valor actual.
		ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 0210 	bic.w	r2, r2, #16
 8002180:	601a      	str	r2, [r3, #0]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar */
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	68da      	ldr	r2, [r3, #12]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	3a01      	subs	r2, #1
 800218c:	62da      	str	r2, [r3, #44]	; 0x2c

		/* 3c. Reiniciamos el registro counter*/
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2200      	movs	r2, #0
 8002194:	625a      	str	r2, [r3, #36]	; 0x24
 8002196:	e00d      	b.n	80021b4 <BasicTimer_Config+0xcc>

	}else{
		/* 3a. Estamos en DOWN_Mode, el limite se carga en ARR (0) y se comienza en un valor alto
		 * Trabaja contando en direccion descendente*/
		// Cuando CR1 = 1 es descendente
		ptrBTimerHandler->ptrTIMx->CR1 = TIM_CR1_DIR;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2210      	movs	r2, #16
 800219e:	601a      	str	r2, [r3, #0]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar
		 * En modo descendente, con numero positivos, cual es el minimi valor al que ARR puede llegar*/
		ptrBTimerHandler-> ptrTIMx->ARR = 0;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2200      	movs	r2, #0
 80021a6:	62da      	str	r2, [r3, #44]	; 0x2c

		/* 3c. Reiniciamos el registro counter
		 * Este es el valor con el que el counter comienza */
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68da      	ldr	r2, [r3, #12]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	3a01      	subs	r2, #1
 80021b2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* 4. Activamos el Timer (el CNT debe comenzar a contar*/
	ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f042 0201 	orr.w	r2, r2, #1
 80021c2:	601a      	str	r2, [r3, #0]
	/* 5. Activamos la interrupción debida al Timerx Utilizado
	 * Modificar el registro encargado de activar la interrupcion generada por el TIMx*/
	// El registro encargado de la interrupcion es el UIE

	// Modificar con el ciclo If
	ptrBTimerHandler->ptrTIMx->DIER |= ptrBTimerHandler->TIMx_Config.TIMx_interruptEnable; //TIM_DIER_UIE
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68da      	ldr	r2, [r3, #12]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	7c1b      	ldrb	r3, [r3, #16]
 80021ce:	4619      	mov	r1, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	430a      	orrs	r2, r1
 80021d6:	60da      	str	r2, [r3, #12]

	/* 6. Activamos el canal del sistema NVIC para que lea la interrupción*/
	if(ptrBTimerHandler->ptrTIMx == TIM2){
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021e0:	d103      	bne.n	80021ea <BasicTimer_Config+0x102>
		// Activando en NVIC para la interrupción del TIM2
		NVIC_EnableIRQ(TIM2_IRQn);
 80021e2:	201c      	movs	r0, #28
 80021e4:	f7ff ff64 	bl	80020b0 <__NVIC_EnableIRQ>
 80021e8:	e01b      	b.n	8002222 <BasicTimer_Config+0x13a>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM3){
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a12      	ldr	r2, [pc, #72]	; (8002238 <BasicTimer_Config+0x150>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d103      	bne.n	80021fc <BasicTimer_Config+0x114>
		// Activando en NVIC para la interrupción del TIM3
		NVIC_EnableIRQ(TIM3_IRQn);
 80021f4:	201d      	movs	r0, #29
 80021f6:	f7ff ff5b 	bl	80020b0 <__NVIC_EnableIRQ>
 80021fa:	e012      	b.n	8002222 <BasicTimer_Config+0x13a>
	}

	else if(ptrBTimerHandler->ptrTIMx == TIM4){
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a0e      	ldr	r2, [pc, #56]	; (800223c <BasicTimer_Config+0x154>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d103      	bne.n	800220e <BasicTimer_Config+0x126>
		// Activando en NVIC para la interrupción del TIM4
		NVIC_EnableIRQ(TIM4_IRQn);
 8002206:	201e      	movs	r0, #30
 8002208:	f7ff ff52 	bl	80020b0 <__NVIC_EnableIRQ>
 800220c:	e009      	b.n	8002222 <BasicTimer_Config+0x13a>
	}

	else if(ptrBTimerHandler->ptrTIMx == TIM5){
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a0b      	ldr	r2, [pc, #44]	; (8002240 <BasicTimer_Config+0x158>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d103      	bne.n	8002220 <BasicTimer_Config+0x138>
		// Activando en NVIC para la interrupción del TIM5
		NVIC_EnableIRQ(TIM5_IRQn);
 8002218:	2032      	movs	r0, #50	; 0x32
 800221a:	f7ff ff49 	bl	80020b0 <__NVIC_EnableIRQ>
 800221e:	e000      	b.n	8002222 <BasicTimer_Config+0x13a>
	}

	else{
		__NOP();
 8002220:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8002222:	b662      	cpsie	i
}
 8002224:	bf00      	nop
	}

	/* 7. Volvemos a activar las interrupciones del sistema */
	__enable_irq();
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20003cb8 	.word	0x20003cb8
 8002234:	40023800 	.word	0x40023800
 8002238:	40000400 	.word	0x40000400
 800223c:	40000800 	.word	0x40000800
 8002240:	40000c00 	.word	0x40000c00

08002244 <BasicTimer3_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void BasicTimer3_Callback(void){
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8002248:	bf00      	nop
}
 800224a:	bf00      	nop
 800224c:	46bd      	mov	sp, r7
 800224e:	bc80      	pop	{r7}
 8002250:	4770      	bx	lr

08002252 <BasicTimer5_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void BasicTimer5_Callback(void){
 8002252:	b480      	push	{r7}
 8002254:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8002256:	bf00      	nop
}
 8002258:	bf00      	nop
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr

08002260 <TIM2_IRQHandler>:

/* Esta es la función a la que apunta el sistema en el vector de interrupciones.
 * Se debe utilizar usando exactamente el mismo nombre definido en el vector de interrupciones,
 * Al hacerlo correctamente, el sistema apunta a esta función y cuando la interrupción se lanza
 * el sistema inmediatamente salta a este lugar en la memoria*/
void TIM2_IRQHandler(void){
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	TIM2->SR &= ~TIM_SR_UIF;
 8002264:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800226e:	f023 0301 	bic.w	r3, r3, #1
 8002272:	6113      	str	r3, [r2, #16]
	/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
	BasicTimer2_Callback();
 8002274:	f7ff fe7c 	bl	8001f70 <BasicTimer2_Callback>
}
 8002278:	bf00      	nop
 800227a:	bd80      	pop	{r7, pc}

0800227c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	TIM3->SR &= ~TIM_SR_UIF;
 8002280:	4b04      	ldr	r3, [pc, #16]	; (8002294 <TIM3_IRQHandler+0x18>)
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	4a03      	ldr	r2, [pc, #12]	; (8002294 <TIM3_IRQHandler+0x18>)
 8002286:	f023 0301 	bic.w	r3, r3, #1
 800228a:	6113      	str	r3, [r2, #16]
	/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
	BasicTimer3_Callback();
 800228c:	f7ff ffda 	bl	8002244 <BasicTimer3_Callback>
}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40000400 	.word	0x40000400

08002298 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	TIM4->SR &= ~TIM_SR_UIF;
 800229c:	4b04      	ldr	r3, [pc, #16]	; (80022b0 <TIM4_IRQHandler+0x18>)
 800229e:	691b      	ldr	r3, [r3, #16]
 80022a0:	4a03      	ldr	r2, [pc, #12]	; (80022b0 <TIM4_IRQHandler+0x18>)
 80022a2:	f023 0301 	bic.w	r3, r3, #1
 80022a6:	6113      	str	r3, [r2, #16]
	/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
	BasicTimer4_Callback();
 80022a8:	f7ff fe6c 	bl	8001f84 <BasicTimer4_Callback>
}
 80022ac:	bf00      	nop
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40000800 	.word	0x40000800

080022b4 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	TIM5->SR &= ~TIM_SR_UIF;
 80022b8:	4b04      	ldr	r3, [pc, #16]	; (80022cc <TIM5_IRQHandler+0x18>)
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	4a03      	ldr	r2, [pc, #12]	; (80022cc <TIM5_IRQHandler+0x18>)
 80022be:	f023 0301 	bic.w	r3, r3, #1
 80022c2:	6113      	str	r3, [r2, #16]
	/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
	BasicTimer5_Callback();
 80022c4:	f7ff ffc5 	bl	8002252 <BasicTimer5_Callback>
}
 80022c8:	bf00      	nop
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40000c00 	.word	0x40000c00

080022d0 <GPIO_Config>:
 * Lo primero y mas importante es activar la señal del reloj principal hacia ese
 * elemento especifico (relacionado con el periferico RCC), a esto llamaremos
 * simplemento "activar el periferico o activar la señal de reloj del periferico)
 */

void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]

	// Variable para hacer todo paso a paso
	uint32_t auxConfig = 0;
 80022d8:	2300      	movs	r3, #0
 80022da:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 80022dc:	2300      	movs	r3, #0
 80022de:	60bb      	str	r3, [r7, #8]

	// 1)Activar el periferico
	//verificamos para GPIOA
	if(pGPIOHandler->pGPIOx == GPIOA){
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a87      	ldr	r2, [pc, #540]	; (8002504 <GPIO_Config+0x234>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d106      	bne.n	80022f8 <GPIO_Config+0x28>
		RCC->AHB1ENR |= (SET << RCC_AHB1ENR_GPIOAEN_Pos);
 80022ea:	4b87      	ldr	r3, [pc, #540]	; (8002508 <GPIO_Config+0x238>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	4a86      	ldr	r2, [pc, #536]	; (8002508 <GPIO_Config+0x238>)
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	6313      	str	r3, [r2, #48]	; 0x30
 80022f6:	e03a      	b.n	800236e <GPIO_Config+0x9e>
	}
	//Verificamos para GPIOB
	else if(pGPIOHandler->pGPIOx == GPIOB){
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a83      	ldr	r2, [pc, #524]	; (800250c <GPIO_Config+0x23c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d106      	bne.n	8002310 <GPIO_Config+0x40>
		//Escribimos 1 (SET) en la posicion correspondiente
		RCC->AHB1ENR |= (SET << RCC_AHB1ENR_GPIOBEN_Pos);
 8002302:	4b81      	ldr	r3, [pc, #516]	; (8002508 <GPIO_Config+0x238>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	4a80      	ldr	r2, [pc, #512]	; (8002508 <GPIO_Config+0x238>)
 8002308:	f043 0302 	orr.w	r3, r3, #2
 800230c:	6313      	str	r3, [r2, #48]	; 0x30
 800230e:	e02e      	b.n	800236e <GPIO_Config+0x9e>
	}
	//Verificamos para GPIOC
	else if(pGPIOHandler->pGPIOx == GPIOC){
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a7e      	ldr	r2, [pc, #504]	; (8002510 <GPIO_Config+0x240>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d106      	bne.n	8002328 <GPIO_Config+0x58>
		//Escribimos 1 (SET) en la posicion correspondiente
		RCC->AHB1ENR |= (SET << RCC_AHB1ENR_GPIOCEN_Pos);
 800231a:	4b7b      	ldr	r3, [pc, #492]	; (8002508 <GPIO_Config+0x238>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	4a7a      	ldr	r2, [pc, #488]	; (8002508 <GPIO_Config+0x238>)
 8002320:	f043 0304 	orr.w	r3, r3, #4
 8002324:	6313      	str	r3, [r2, #48]	; 0x30
 8002326:	e022      	b.n	800236e <GPIO_Config+0x9e>
	}
	//Verificamos para GPIOD
	else if(pGPIOHandler->pGPIOx == GPIOD){
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a79      	ldr	r2, [pc, #484]	; (8002514 <GPIO_Config+0x244>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d106      	bne.n	8002340 <GPIO_Config+0x70>
		//Escribimos 1 (SET) en la posicion correspondiente
		RCC->AHB1ENR |= (SET << RCC_AHB1ENR_GPIODEN_Pos);
 8002332:	4b75      	ldr	r3, [pc, #468]	; (8002508 <GPIO_Config+0x238>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	4a74      	ldr	r2, [pc, #464]	; (8002508 <GPIO_Config+0x238>)
 8002338:	f043 0308 	orr.w	r3, r3, #8
 800233c:	6313      	str	r3, [r2, #48]	; 0x30
 800233e:	e016      	b.n	800236e <GPIO_Config+0x9e>
	}
	//Verificamos para GPIOE
	else if(pGPIOHandler->pGPIOx == GPIOE){
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a74      	ldr	r2, [pc, #464]	; (8002518 <GPIO_Config+0x248>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d106      	bne.n	8002358 <GPIO_Config+0x88>
		//Escribimos 1 (SET) en la posicion correspondiente
		RCC->AHB1ENR |= (SET << RCC_AHB1ENR_GPIOEEN_Pos);
 800234a:	4b6f      	ldr	r3, [pc, #444]	; (8002508 <GPIO_Config+0x238>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	4a6e      	ldr	r2, [pc, #440]	; (8002508 <GPIO_Config+0x238>)
 8002350:	f043 0310 	orr.w	r3, r3, #16
 8002354:	6313      	str	r3, [r2, #48]	; 0x30
 8002356:	e00a      	b.n	800236e <GPIO_Config+0x9e>
	}
	//Verificamos para GPIOH
	else if(pGPIOHandler->pGPIOx == GPIOH){
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a6f      	ldr	r2, [pc, #444]	; (800251c <GPIO_Config+0x24c>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d105      	bne.n	800236e <GPIO_Config+0x9e>
		//Escribimos 1 (SET) en la posicion correspondiente
		RCC->AHB1ENR |= (SET << RCC_AHB1ENR_GPIOHEN_Pos);
 8002362:	4b69      	ldr	r3, [pc, #420]	; (8002508 <GPIO_Config+0x238>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	4a68      	ldr	r2, [pc, #416]	; (8002508 <GPIO_Config+0x238>)
 8002368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800236c:	6313      	str	r3, [r2, #48]	; 0x30
	// Despues de activado, podemos comenzar a configurar.

	// 2) COnfigurando el registro GPIOx_MODER
	// Acá estamos leyendo config, moviendo "PinNumber" veces hacia la izquierda
	// ese valor (shift left) y todo eso lo cargamos en la variable auxConfig
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	795b      	ldrb	r3, [r3, #5]
 8002372:	461a      	mov	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	791b      	ldrb	r3, [r3, #4]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	60fb      	str	r3, [r7, #12]
	/*
	 * Antes de cargar el nuevo valor, limpiamos los bits especificos de ese registro
	 * (debemos escribir 0b00) para lo cual aplicamos una mascara y una operación de
	 * bitwise AND
	 */
	pGPIOHandler->pGPIOx->MODER &= ~(0b11 << 2 * pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	791b      	ldrb	r3, [r3, #4]
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	2103      	movs	r1, #3
 800238e:	fa01 f303 	lsl.w	r3, r1, r3
 8002392:	43db      	mvns	r3, r3
 8002394:	4619      	mov	r1, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	400a      	ands	r2, r1
 800239c:	601a      	str	r2, [r3, #0]

	// Cargamos a auxConfig en el registro MODER
	pGPIOHandler->pGPIOx->MODER |= auxConfig;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6819      	ldr	r1, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68fa      	ldr	r2, [r7, #12]
 80023aa:	430a      	orrs	r2, r1
 80023ac:	601a      	str	r2, [r3, #0]

	/*
	 * 3) Configurando el registro GPIOx_OTYPER
	 * De nuevo, leemos y movemos el valor un numero "PinNumber" de veces
	 */
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	7a1b      	ldrb	r3, [r3, #8]
 80023b2:	461a      	mov	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	791b      	ldrb	r3, [r3, #4]
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	60fb      	str	r3, [r7, #12]

	// Limpiamos antes de cargar
	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	791b      	ldrb	r3, [r3, #4]
 80023c8:	4619      	mov	r1, r3
 80023ca:	2301      	movs	r3, #1
 80023cc:	408b      	lsls	r3, r1
 80023ce:	43db      	mvns	r3, r3
 80023d0:	4619      	mov	r1, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	400a      	ands	r2, r1
 80023d8:	605a      	str	r2, [r3, #4]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	6859      	ldr	r1, [r3, #4]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	605a      	str	r2, [r3, #4]

	// 4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinSpeed << 2 * pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	799b      	ldrb	r3, [r3, #6]
 80023ee:	461a      	mov	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	791b      	ldrb	r3, [r3, #4]
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0B11 << 2 *pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	791b      	ldrb	r3, [r3, #4]
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	2103      	movs	r1, #3
 800240a:	fa01 f303 	lsl.w	r3, r1, r3
 800240e:	43db      	mvns	r3, r3
 8002410:	4619      	mov	r1, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	400a      	ands	r2, r1
 8002418:	609a      	str	r2, [r3, #8]

	//cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->OSPEEDR |= auxConfig;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6899      	ldr	r1, [r3, #8]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	430a      	orrs	r2, r1
 8002428:	609a      	str	r2, [r3, #8]

	//5) Configurando si se desea pull up pull down o flotante.
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	79db      	ldrb	r3, [r3, #7]
 800242e:	461a      	mov	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	791b      	ldrb	r3, [r3, #4]
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler->pGPIOx->PUPDR &= ~(0b11 << 2 * pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68da      	ldr	r2, [r3, #12]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	791b      	ldrb	r3, [r3, #4]
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	2103      	movs	r1, #3
 800244a:	fa01 f303 	lsl.w	r3, r1, r3
 800244e:	43db      	mvns	r3, r3
 8002450:	4619      	mov	r1, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	400a      	ands	r2, r1
 8002458:	60da      	str	r2, [r3, #12]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->PUPDR |= auxConfig;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68d9      	ldr	r1, [r3, #12]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68fa      	ldr	r2, [r7, #12]
 8002466:	430a      	orrs	r2, r1
 8002468:	60da      	str	r2, [r3, #12]

	//Esta es la parte para la configuracion de las funciones alternativas.. se vera luego
	if (pGPIOHandler->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	795b      	ldrb	r3, [r3, #5]
 800246e:	2b02      	cmp	r3, #2
 8002470:	d143      	bne.n	80024fa <GPIO_Config+0x22a>

		//Seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRH)
		if (pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber < 8){
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	791b      	ldrb	r3, [r3, #4]
 8002476:	2b07      	cmp	r3, #7
 8002478:	d81f      	bhi.n	80024ba <GPIO_Config+0x1ea>
			//Estamos en el registro AGRL, que controla los piner del pIN_0 AL PIN_7
			auxPosition = 4 * pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	791b      	ldrb	r3, [r3, #4]
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	60bb      	str	r3, [r7, #8]

			//Limpiamos primero la posicion del tegistro que deseamos escribir a continuacion
			pGPIOHandler->pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6a1a      	ldr	r2, [r3, #32]
 8002488:	210f      	movs	r1, #15
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	fa01 f303 	lsl.w	r3, r1, r3
 8002490:	43db      	mvns	r3, r3
 8002492:	4619      	mov	r1, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	400a      	ands	r2, r1
 800249a:	621a      	str	r2, [r3, #32]

			//Y escribimos el valor confiurado en la posicon seleccionada
			pGPIOHandler->pGPIOx->AFR[0] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6a1a      	ldr	r2, [r3, #32]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	7a5b      	ldrb	r3, [r3, #9]
 80024a6:	4619      	mov	r1, r3
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	fa01 f303 	lsl.w	r3, r1, r3
 80024ae:	4619      	mov	r1, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
} //Fin del GPIO_Config
 80024b8:	e01f      	b.n	80024fa <GPIO_Config+0x22a>
			auxPosition = 4* (pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber -8);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	791b      	ldrb	r3, [r3, #4]
 80024be:	3b08      	subs	r3, #8
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	60bb      	str	r3, [r7, #8]
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024ca:	210f      	movs	r1, #15
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	fa01 f303 	lsl.w	r3, r1, r3
 80024d2:	43db      	mvns	r3, r3
 80024d4:	4619      	mov	r1, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	400a      	ands	r2, r1
 80024dc:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	7a5b      	ldrb	r3, [r3, #9]
 80024e8:	4619      	mov	r1, r3
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	fa01 f303 	lsl.w	r3, r1, r3
 80024f0:	4619      	mov	r1, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	430a      	orrs	r2, r1
 80024f8:	625a      	str	r2, [r3, #36]	; 0x24
} //Fin del GPIO_Config
 80024fa:	bf00      	nop
 80024fc:	3714      	adds	r7, #20
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr
 8002504:	40020000 	.word	0x40020000
 8002508:	40023800 	.word	0x40023800
 800250c:	40020400 	.word	0x40020400
 8002510:	40020800 	.word	0x40020800
 8002514:	40020c00 	.word	0x40020c00
 8002518:	40021000 	.word	0x40021000
 800251c:	40021c00 	.word	0x40021c00

08002520 <GPIOxTooglePin>:
	pinValue &= mask;

	return pinValue;
}

void GPIOxTooglePin(GPIO_Handler_t *pPinHandler){
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
	pPinHandler->pGPIOx->ODR ^= (SET <<pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	695a      	ldr	r2, [r3, #20]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	791b      	ldrb	r3, [r3, #4]
 8002532:	4619      	mov	r1, r3
 8002534:	2301      	movs	r3, #1
 8002536:	408b      	lsls	r3, r1
 8002538:	4619      	mov	r1, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	404a      	eors	r2, r1
 8002540:	615a      	str	r2, [r3, #20]
}
 8002542:	bf00      	nop
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr

0800254c <i2c_config>:
 *
 * Además, estos pines deben ser configurados como salidas open-drain y con las
 * resistencias en modo pull-up..
 */

void i2c_config(I2C_Handler_t *ptrHandlerI2C){
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
	/* 1. Activamos la señal de reloj para el modulo I2C seleccionado */
	if(ptrHandlerI2C->ptrI2Cx == I2C1){
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a45      	ldr	r2, [pc, #276]	; (8002670 <i2c_config+0x124>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d106      	bne.n	800256c <i2c_config+0x20>
		RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 800255e:	4b45      	ldr	r3, [pc, #276]	; (8002674 <i2c_config+0x128>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	4a44      	ldr	r2, [pc, #272]	; (8002674 <i2c_config+0x128>)
 8002564:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002568:	6413      	str	r3, [r2, #64]	; 0x40
 800256a:	e016      	b.n	800259a <i2c_config+0x4e>
	}
	else if(ptrHandlerI2C->ptrI2Cx == I2C2){
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a41      	ldr	r2, [pc, #260]	; (8002678 <i2c_config+0x12c>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d106      	bne.n	8002584 <i2c_config+0x38>
		RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 8002576:	4b3f      	ldr	r3, [pc, #252]	; (8002674 <i2c_config+0x128>)
 8002578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257a:	4a3e      	ldr	r2, [pc, #248]	; (8002674 <i2c_config+0x128>)
 800257c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002580:	6413      	str	r3, [r2, #64]	; 0x40
 8002582:	e00a      	b.n	800259a <i2c_config+0x4e>
	}
	else if(ptrHandlerI2C->ptrI2Cx == I2C3){
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a3c      	ldr	r2, [pc, #240]	; (800267c <i2c_config+0x130>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d105      	bne.n	800259a <i2c_config+0x4e>
		RCC->APB1ENR |= RCC_APB1ENR_I2C3EN;
 800258e:	4b39      	ldr	r3, [pc, #228]	; (8002674 <i2c_config+0x128>)
 8002590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002592:	4a38      	ldr	r2, [pc, #224]	; (8002674 <i2c_config+0x128>)
 8002594:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002598:	6413      	str	r3, [r2, #64]	; 0x40
	}

	/* 2. Reiniciamos el periferico, de forma que inicia en un estado conocido */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_SWRST;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025a8:	601a      	str	r2, [r3, #0]
	__NOP();
 80025aa:	bf00      	nop
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~I2C_CR1_SWRST;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025ba:	601a      	str	r2, [r3, #0]

	/* 3. Indicamos cual es la velocidad del reloj principal, que es la señal utilizada
	 * por el periferico para generar la señal de reloj para el bus I2C
	 */
	ptrHandlerI2C->ptrI2Cx->CR2 &= ~(0b111111 << I2C_CR2_FREQ_Pos); // Borramos la configuración previa
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80025ca:	605a      	str	r2, [r3, #4]
	ptrHandlerI2C->ptrI2Cx->CR2 |= (MAIN_CLOCK_100_MHz_FOR_I2C << I2C_CR2_FREQ_Pos);// Seleccionamos 80 MHz
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	685a      	ldr	r2, [r3, #4]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f042 0232 	orr.w	r2, r2, #50	; 0x32
 80025da:	605a      	str	r2, [r3, #4]
	/* 4. Configuramos el modo I2C en el que el sistema funciona
	 * En esta configuración se incluye también la configuración del reloj
	 * y el tiempo maximo para el cambio de la señal (T-Rise).
	 * Todo comienza con los registros en 0
	 */
	ptrHandlerI2C->ptrI2Cx->CCR = 0;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2200      	movs	r2, #0
 80025e2:	61da      	str	r2, [r3, #28]
	ptrHandlerI2C->ptrI2Cx->TRISE = 0;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2200      	movs	r2, #0
 80025ea:	621a      	str	r2, [r3, #32]

	if (ptrHandlerI2C->modeI2C == I2C_MODE_SM){
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	795b      	ldrb	r3, [r3, #5]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d118      	bne.n	8002626 <i2c_config+0xda>
		// Estamos en modo "standar" (SM mode)
		// Seleccionamos el modo estandar
		ptrHandlerI2C->ptrI2Cx->CCR &= ~I2C_CCR_FS;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	69da      	ldr	r2, [r3, #28]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002602:	61da      	str	r2, [r3, #28]

		// Configuramos el registro que se encarga de generar la señal del reloj
		ptrHandlerI2C->ptrI2Cx->CCR |= (I2C_MODE_SM_SPEED_100KHz << I2C_CCR_CCR_Pos);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	69da      	ldr	r2, [r3, #28]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f042 02fa 	orr.w	r2, r2, #250	; 0xfa
 8002612:	61da      	str	r2, [r3, #28]

		// Configuramos el registro que controla el tiempo T-Rise maximo
		ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6a1a      	ldr	r2, [r3, #32]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f042 0233 	orr.w	r2, r2, #51	; 0x33
 8002622:	621a      	str	r2, [r3, #32]
 8002624:	e017      	b.n	8002656 <i2c_config+0x10a>
	}
	else{
		// Estamos en modo "fast" (FM mode)
		// Seleccionamos el modo fast
		ptrHandlerI2C->ptrI2Cx->CCR &= I2C_CCR_FS;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	69da      	ldr	r2, [r3, #28]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8002634:	61da      	str	r2, [r3, #28]

		// Configuramos el registro que se encarga de generar la señal del reloj
		ptrHandlerI2C->ptrI2Cx->CCR |= (I2C_MODE_FM_SPEED_400KHz << I2C_CCR_CCR_Pos);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	69da      	ldr	r2, [r3, #28]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f042 022a 	orr.w	r2, r2, #42	; 0x2a
 8002644:	61da      	str	r2, [r3, #28]

		// Configuramos el registro que controla el tiempo T-Rise maximo
		ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6a1a      	ldr	r2, [r3, #32]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f042 020f 	orr.w	r2, r2, #15
 8002654:	621a      	str	r2, [r3, #32]
	}

	/* 5. Activamos el modulo I2C
	 */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_PE;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f042 0201 	orr.w	r2, r2, #1
 8002664:	601a      	str	r2, [r3, #0]
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr
 8002670:	40005400 	.word	0x40005400
 8002674:	40023800 	.word	0x40023800
 8002678:	40005800 	.word	0x40005800
 800267c:	40005c00 	.word	0x40005c00

08002680 <i2c_stopTransaction>:

/* 8. Generamos la condición de stop
 */
void i2c_stopTransaction(I2C_Handler_t *ptrHandlerI2C){
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
	/* 7. Generamos la condición de stop
	 */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_STOP;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002696:	601a      	str	r2, [r3, #0]
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	bc80      	pop	{r7}
 80026a0:	4770      	bx	lr

080026a2 <i2c_startTransaction>:
/* 1. Verificamos que la linea no esta ocupada - bit "busy" en I2C_CR2
 * 2. Generamos la señal de "start"
 * 2a. Esperamos a que la bandera del evento "start" se levante.
 * Mientras esperamos, el valor de SB es 0, entonces la negación (!) es 1
 */
void i2c_startTransaction(I2C_Handler_t *ptrHandlerI2C){
 80026a2:	b480      	push	{r7}
 80026a4:	b083      	sub	sp, #12
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
	/* 1. Verificamos que la linea no esta ocupada - bit "busy" en I2C_CR2
	 */
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 80026aa:	e000      	b.n	80026ae <i2c_startTransaction+0xc>
		__NOP();
 80026ac:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1f7      	bne.n	80026ac <i2c_startTransaction+0xa>
	}

	/* 2. Generamos la señal de "start"
	 */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_START;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026ca:	601a      	str	r2, [r3, #0]

	/* 2a. Esperamos a que la bandera del evento "start" se levante.
	 */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 80026cc:	e000      	b.n	80026d0 <i2c_startTransaction+0x2e>
		__NOP();
 80026ce:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0f7      	beq.n	80026ce <i2c_startTransaction+0x2c>
	}
}
 80026de:	bf00      	nop
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr

080026ea <i2c_reStartTransaction>:

/*
 */
void i2c_reStartTransaction(I2C_Handler_t *ptrHandlerI2C){
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
	/* 2. Generamos la señal de "start"
	 */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_START;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002700:	601a      	str	r2, [r3, #0]

	/* 2a. Esperamos a que la bandera del evento "start" se levante.
	 */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 8002702:	e000      	b.n	8002706 <i2c_reStartTransaction+0x1c>
		__NOP();
 8002704:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	695b      	ldr	r3, [r3, #20]
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	2b00      	cmp	r3, #0
 8002712:	d0f7      	beq.n	8002704 <i2c_reStartTransaction+0x1a>
	}
}
 8002714:	bf00      	nop
 8002716:	bf00      	nop
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <i2c_sendNoAck>:

/* 7a. Activamos la indicación para no-ACK (indicación para el Slave de terminar)
 */
void i2c_sendNoAck(I2C_Handler_t *ptrHandlerI2C){
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
	/* Debemos escribir cero en la posición ACK del registro de control 1
	 */
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~I2C_CR1_ACK;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002736:	601a      	str	r2, [r3, #0]
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	bc80      	pop	{r7}
 8002740:	4770      	bx	lr

08002742 <i2c_sendSlaveAddressRW>:
	 */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_ACK;
}

/**/
void i2c_sendSlaveAddressRW(I2C_Handler_t *ptrHandlerI2C, uint8_t slaveAddress, uint8_t readOrWrite){
 8002742:	b480      	push	{r7}
 8002744:	b085      	sub	sp, #20
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
 800274a:	460b      	mov	r3, r1
 800274c:	70fb      	strb	r3, [r7, #3]
 800274e:	4613      	mov	r3, r2
 8002750:	70bb      	strb	r3, [r7, #2]
	/* 0. Definimos una variable auxiliar
	 */
	uint8_t auxByte = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	73fb      	strb	r3, [r7, #15]
	(void) auxByte;

	/* 3. Enviamos la dirección del Slave y el bit que indica que deseamos escribir un (0)
	 * (en el siguiente paso se envía la dirección de memoria que se desea escribir)
	 */
	ptrHandlerI2C->ptrI2Cx->DR = (slaveAddress << 1) | readOrWrite;
 8002756:	78fb      	ldrb	r3, [r7, #3]
 8002758:	005a      	lsls	r2, r3, #1
 800275a:	78bb      	ldrb	r3, [r7, #2]
 800275c:	431a      	orrs	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	611a      	str	r2, [r3, #16]

	/* 3.1 Esperamos hasta que la bandera del evento "addr" se levante
	 * (esto nos indica que la dirección fue enviada satisfactoriamente)
	 */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_ADDR)){
 8002764:	e000      	b.n	8002768 <i2c_sendSlaveAddressRW+0x26>
		__NOP();
 8002766:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_ADDR)){
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d0f7      	beq.n	8002766 <i2c_sendSlaveAddressRW+0x24>
	}

	/* 3.2 Debemos limpiar la bandera de la recepción de ACK de la "addr",
	 * para lo cual debemos leer en secuencia primero el I2C_SR1 y luego el I2C_SR2
	 */
	auxByte = ptrHandlerI2C->ptrI2Cx->SR1;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	695b      	ldr	r3, [r3, #20]
 800277c:	73fb      	strb	r3, [r7, #15]
	auxByte = ptrHandlerI2C->ptrI2Cx->SR2;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	73fb      	strb	r3, [r7, #15]
}
 8002786:	bf00      	nop
 8002788:	3714      	adds	r7, #20
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr

08002790 <i2c_sendMemoryAddress>:

/**/
void i2c_sendMemoryAddress(I2C_Handler_t *ptrHandlerI2C, uint8_t memAddr){
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	460b      	mov	r3, r1
 800279a:	70fb      	strb	r3, [r7, #3]
	/* 4. Enviamos la dirección de memoria que deseamos leer */
	ptrHandlerI2C->ptrI2Cx->DR = memAddr;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	611a      	str	r2, [r3, #16]

	/* 4.1 Esperamos hasta que el byte sea transmitido
	 */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_TXE)){
 80027a4:	e000      	b.n	80027a8 <i2c_sendMemoryAddress+0x18>
		__NOP();
 80027a6:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_TXE)){
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d0f7      	beq.n	80027a6 <i2c_sendMemoryAddress+0x16>
	}
}
 80027b6:	bf00      	nop
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr

080027c2 <i2c_sendDataByte>:

/**/
void i2c_sendDataByte(I2C_Handler_t *ptrHandlerI2C, uint8_t dataToWrite){
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
 80027ca:	460b      	mov	r3, r1
 80027cc:	70fb      	strb	r3, [r7, #3]
	/* 5. Cargamos el valor que deseamos escribir */
	ptrHandlerI2C->ptrI2Cx->DR = dataToWrite;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	78fa      	ldrb	r2, [r7, #3]
 80027d4:	611a      	str	r2, [r3, #16]

	/* 6. Esperamos hasta que el byte sea transmitido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_BTF)){
 80027d6:	e000      	b.n	80027da <i2c_sendDataByte+0x18>
		__NOP();
 80027d8:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_BTF)){
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	f003 0304 	and.w	r3, r3, #4
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0f7      	beq.n	80027d8 <i2c_sendDataByte+0x16>
	}
}
 80027e8:	bf00      	nop
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr

080027f4 <i2c_readDataByte>:

/**/
uint8_t i2c_readDataByte(I2C_Handler_t *ptrHandlerI2C){
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
	/* 9. Esperamos hasta que el byte entrante sea recibido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_RXNE)){
 80027fc:	e000      	b.n	8002800 <i2c_readDataByte+0xc>
		__NOP();
 80027fe:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_RXNE)){
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0f7      	beq.n	80027fe <i2c_readDataByte+0xa>
	}

	ptrHandlerI2C->dataI2C = ptrHandlerI2C->ptrI2Cx->DR;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	b2da      	uxtb	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	719a      	strb	r2, [r3, #6]
	return ptrHandlerI2C->dataI2C;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	799b      	ldrb	r3, [r3, #6]
}
 800281e:	4618      	mov	r0, r3
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr

08002828 <i2c_readSingleRegister>:

/**/
uint8_t i2c_readSingleRegister(I2C_Handler_t *ptrHandlerI2C, uint8_t regToRead){
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	460b      	mov	r3, r1
 8002832:	70fb      	strb	r3, [r7, #3]
	/* 0. Creamos una variable auxiliar para recibir el dato que leemos */
	uint8_t auxRead = 0;
 8002834:	2300      	movs	r3, #0
 8002836:	73fb      	strb	r3, [r7, #15]

	/* 1. Generamos la condición de start */
	i2c_startTransaction(ptrHandlerI2C);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f7ff ff32 	bl	80026a2 <i2c_startTransaction>

	/* 2. Enviamos la dirección del esclavo y la indicación de ESCRIBIR */
	i2c_sendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_WRITE_DATA);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	791b      	ldrb	r3, [r3, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	4619      	mov	r1, r3
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f7ff ff7b 	bl	8002742 <i2c_sendSlaveAddressRW>

	/* 3. Enviamos la dirección de memoria que deseamos leer */
	i2c_sendMemoryAddress(ptrHandlerI2C, regToRead);
 800284c:	78fb      	ldrb	r3, [r7, #3]
 800284e:	4619      	mov	r1, r3
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f7ff ff9d 	bl	8002790 <i2c_sendMemoryAddress>

	/* 4. Creamos una condición de reStart */
	i2c_reStartTransaction(ptrHandlerI2C);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f7ff ff47 	bl	80026ea <i2c_reStartTransaction>

	/* 5. Enviamos la dirección del esclavo y la indicación de LEER */
	i2c_sendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_READ_DATA);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	791b      	ldrb	r3, [r3, #4]
 8002860:	2201      	movs	r2, #1
 8002862:	4619      	mov	r1, r3
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f7ff ff6c 	bl	8002742 <i2c_sendSlaveAddressRW>

	/* 6. Generamos la condición de NoACK, para que el master no funciona y el slave solo envie 1 byte */
	i2c_sendNoAck(ptrHandlerI2C);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7ff ff58 	bl	8002720 <i2c_sendNoAck>

	/* 7. Generamos la señal de Stop, para que el slave se detenga después de 1 byte*/
	i2c_stopTransaction(ptrHandlerI2C);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7ff ff05 	bl	8002680 <i2c_stopTransaction>

	/* 8. Leemos el dato que envia el esclavo */
	auxRead = i2c_readDataByte(ptrHandlerI2C);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ffbc 	bl	80027f4 <i2c_readDataByte>
 800287c:	4603      	mov	r3, r0
 800287e:	73fb      	strb	r3, [r7, #15]

	return auxRead;
 8002880:	7bfb      	ldrb	r3, [r7, #15]
}
 8002882:	4618      	mov	r0, r3
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <i2c_writeSingleRegister>:

/**/
void i2c_writeSingleRegister(I2C_Handler_t *ptrHandlerI2C, uint8_t regToRead, uint8_t newValue){
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
 8002892:	460b      	mov	r3, r1
 8002894:	70fb      	strb	r3, [r7, #3]
 8002896:	4613      	mov	r3, r2
 8002898:	70bb      	strb	r3, [r7, #2]

	/* 1. Generamos la condición de Start*/
	i2c_startTransaction(ptrHandlerI2C);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7ff ff01 	bl	80026a2 <i2c_startTransaction>

	/* 2. Enviamos la diracción del esclavo y la indicación de ESCRIBIR */
	i2c_sendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_WRITE_DATA);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	791b      	ldrb	r3, [r3, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	4619      	mov	r1, r3
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f7ff ff4a 	bl	8002742 <i2c_sendSlaveAddressRW>

	/* 3. Enviamos la dirección de memoria que deseamos escribir*/
	i2c_sendMemoryAddress(ptrHandlerI2C, regToRead);
 80028ae:	78fb      	ldrb	r3, [r7, #3]
 80028b0:	4619      	mov	r1, r3
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7ff ff6c 	bl	8002790 <i2c_sendMemoryAddress>

	/* 4. Enviamos el valor que deseamos escribir */
	i2c_sendDataByte(ptrHandlerI2C, newValue);
 80028b8:	78bb      	ldrb	r3, [r7, #2]
 80028ba:	4619      	mov	r1, r3
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f7ff ff80 	bl	80027c2 <i2c_sendDataByte>

	/* 5. Generamos la condición de Stop, para que el slave se detenga después de un byte */
	i2c_stopTransaction(ptrHandlerI2C);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f7ff fedc 	bl	8002680 <i2c_stopTransaction>
}
 80028c8:	bf00      	nop
 80028ca:	3708      	adds	r7, #8
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <PLL_Config>:
#include "PLLDriver.h"

uint32_t HSI_VALUE = 16000000;


void PLL_Config(PLL_Handler_t *ptrPLLHandler){
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]

	// Se selecciona HSI como reloj interno del PLL en vez de un oscilador.
	RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC);
 80028d8:	4b64      	ldr	r3, [pc, #400]	; (8002a6c <PLL_Config+0x19c>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	4a63      	ldr	r2, [pc, #396]	; (8002a6c <PLL_Config+0x19c>)
 80028de:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80028e2:	6053      	str	r3, [r2, #4]

	// Se observa el valor del HSI RDY.
	while( !(RCC->CR & RCC_CR_HSIRDY) );
 80028e4:	bf00      	nop
 80028e6:	4b61      	ldr	r3, [pc, #388]	; (8002a6c <PLL_Config+0x19c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0f9      	beq.n	80028e6 <PLL_Config+0x16>

	// Se inicializa el power enable clock del APB1.
	RCC->APB1ENR |= RCC_APB1RSTR_PWRRST;
 80028f2:	4b5e      	ldr	r3, [pc, #376]	; (8002a6c <PLL_Config+0x19c>)
 80028f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f6:	4a5d      	ldr	r2, [pc, #372]	; (8002a6c <PLL_Config+0x19c>)
 80028f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028fc:	6413      	str	r3, [r2, #64]	; 0x40


	// Estas líneas adecúan el acceso a la memoria del microcontrolador
	// para comenzar a ejecutar las instrucciones. Ver ACR.
	FLASH->ACR |= 1<<8;
 80028fe:	4b5c      	ldr	r3, [pc, #368]	; (8002a70 <PLL_Config+0x1a0>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a5b      	ldr	r2, [pc, #364]	; (8002a70 <PLL_Config+0x1a0>)
 8002904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002908:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= 1<<9;
 800290a:	4b59      	ldr	r3, [pc, #356]	; (8002a70 <PLL_Config+0x1a0>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a58      	ldr	r2, [pc, #352]	; (8002a70 <PLL_Config+0x1a0>)
 8002910:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002914:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= 1<<10;
 8002916:	4b56      	ldr	r3, [pc, #344]	; (8002a70 <PLL_Config+0x1a0>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a55      	ldr	r2, [pc, #340]	; (8002a70 <PLL_Config+0x1a0>)
 800291c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002920:	6013      	str	r3, [r2, #0]
	 *  los voltajes de las distintas frecuencias que pueden llegar a configurarse.
	 *  Además, deben establecerse diferentes tiempos de espera para cada rango.
	 */

	// Voltajes para las frecuencias dentro de un rango máximo de 64 MHz.
	if(ptrPLLHandler->PLL_Config.PLL_voltage == VOLTAGE_64MHZ){
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10c      	bne.n	8002944 <PLL_Config+0x74>
		// Se toma 0 en el bit 15 y 1 en el bit 14 del PWR para la potencia.
		PWR->CR |= 01<<14;
 800292a:	4b52      	ldr	r3, [pc, #328]	; (8002a74 <PLL_Config+0x1a4>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a51      	ldr	r2, [pc, #324]	; (8002a74 <PLL_Config+0x1a4>)
 8002930:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002934:	6013      	str	r3, [r2, #0]

		// Se configura el tiempo de espera.
		FLASH->ACR |= 1<<0;
 8002936:	4b4e      	ldr	r3, [pc, #312]	; (8002a70 <PLL_Config+0x1a0>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a4d      	ldr	r2, [pc, #308]	; (8002a70 <PLL_Config+0x1a0>)
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	6013      	str	r3, [r2, #0]
 8002942:	e02d      	b.n	80029a0 <PLL_Config+0xd0>
	}
	else if(ptrPLLHandler->PLL_Config.PLL_voltage == VOLTAGE_84MHZ){
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d10c      	bne.n	8002966 <PLL_Config+0x96>
		// Se toma 1 en el bit 15 y 0 en el bit 14 del PWR para la potencia.
		PWR->CR |= 10<<14;
 800294c:	4b49      	ldr	r3, [pc, #292]	; (8002a74 <PLL_Config+0x1a4>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a48      	ldr	r2, [pc, #288]	; (8002a74 <PLL_Config+0x1a4>)
 8002952:	f443 3320 	orr.w	r3, r3, #163840	; 0x28000
 8002956:	6013      	str	r3, [r2, #0]

		// Se configura el tiempo de espera.
		FLASH->ACR |= 3<<0;
 8002958:	4b45      	ldr	r3, [pc, #276]	; (8002a70 <PLL_Config+0x1a0>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a44      	ldr	r2, [pc, #272]	; (8002a70 <PLL_Config+0x1a0>)
 800295e:	f043 0303 	orr.w	r3, r3, #3
 8002962:	6013      	str	r3, [r2, #0]
 8002964:	e01c      	b.n	80029a0 <PLL_Config+0xd0>
	}
	else if(ptrPLLHandler->PLL_Config.PLL_voltage == VOLTAGE_100MHZ){
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	2b02      	cmp	r3, #2
 800296c:	d10c      	bne.n	8002988 <PLL_Config+0xb8>
		// Se toma 1 en el bit 15 y 1 en el bit 14 del PWR para la potencia.
		PWR->CR |= 11<<14;
 800296e:	4b41      	ldr	r3, [pc, #260]	; (8002a74 <PLL_Config+0x1a4>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a40      	ldr	r2, [pc, #256]	; (8002a74 <PLL_Config+0x1a4>)
 8002974:	f443 3330 	orr.w	r3, r3, #180224	; 0x2c000
 8002978:	6013      	str	r3, [r2, #0]

		// Se configura el tiempo de espera.
		FLASH->ACR |= 5<<0;
 800297a:	4b3d      	ldr	r3, [pc, #244]	; (8002a70 <PLL_Config+0x1a0>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a3c      	ldr	r2, [pc, #240]	; (8002a70 <PLL_Config+0x1a0>)
 8002980:	f043 0305 	orr.w	r3, r3, #5
 8002984:	6013      	str	r3, [r2, #0]
 8002986:	e00b      	b.n	80029a0 <PLL_Config+0xd0>
	}
	else{
		// Implementamos la máxima frecuencia para el caso por defecto.
		PWR->CR |= 11<<14;
 8002988:	4b3a      	ldr	r3, [pc, #232]	; (8002a74 <PLL_Config+0x1a4>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a39      	ldr	r2, [pc, #228]	; (8002a74 <PLL_Config+0x1a4>)
 800298e:	f443 3330 	orr.w	r3, r3, #180224	; 0x2c000
 8002992:	6013      	str	r3, [r2, #0]

		// Tiempo de espera.
		FLASH->ACR |= 5<<0;
 8002994:	4b36      	ldr	r3, [pc, #216]	; (8002a70 <PLL_Config+0x1a0>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a35      	ldr	r2, [pc, #212]	; (8002a70 <PLL_Config+0x1a0>)
 800299a:	f043 0305 	orr.w	r3, r3, #5
 800299e:	6013      	str	r3, [r2, #0]
	}

	/*
	 * El preescaler null debe ser 1 para conseguir la máxima salida de frecuencia.
	 */
	RCC->CFGR |= 0001<<4;
 80029a0:	4b32      	ldr	r3, [pc, #200]	; (8002a6c <PLL_Config+0x19c>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	4a31      	ldr	r2, [pc, #196]	; (8002a6c <PLL_Config+0x19c>)
 80029a6:	f043 0310 	orr.w	r3, r3, #16
 80029aa:	6093      	str	r3, [r2, #8]
	 * a 80 MHz que se encuentra evidentemente en un intervalo superior a este valor,
	 * se decide no incluir el primer preescaler que divide en 1 la frecuencia que se
	 * quiere implementar, sino comenzar con la división en 2,4,8,16...
	 */
	// Se divide en 2 el bus 1.
	RCC->CFGR |= (RCC_CFGR_PPRE1_DIV2);
 80029ac:	4b2f      	ldr	r3, [pc, #188]	; (8002a6c <PLL_Config+0x19c>)
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	4a2e      	ldr	r2, [pc, #184]	; (8002a6c <PLL_Config+0x19c>)
 80029b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80029b6:	6093      	str	r3, [r2, #8]
	 * a 80 MHz, esta frecuencia se encuentra cómodamente ubicada antes de la
	 * frecuencia máxima del bus de datos, por tanto, el preescaler 0 que mantiene
	 * la frecuencia original, puede implementarse, dividiendo en 1.
	 */
	// Se divide en 1 el bus 2.
	RCC->CFGR |= (RCC_CFGR_PPRE2_DIV1);
 80029b8:	4b2c      	ldr	r3, [pc, #176]	; (8002a6c <PLL_Config+0x19c>)
 80029ba:	4a2c      	ldr	r2, [pc, #176]	; (8002a6c <PLL_Config+0x19c>)
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	6093      	str	r3, [r2, #8]

// Se debe configurar el sistema de manera que cuando la entrada del HSI
// sean 80 MHz, se mantenga.
	// La fuente de reloj del micro se configura sobre el HSI,
	RCC->PLLCFGR |= (0 << 22);
 80029c0:	4b2a      	ldr	r3, [pc, #168]	; (8002a6c <PLL_Config+0x19c>)
 80029c2:	4a2a      	ldr	r2, [pc, #168]	; (8002a6c <PLL_Config+0x19c>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	6053      	str	r3, [r2, #4]

	// Se divide la entrada de frecuencia en 8, para obtener 2 MHz.
	RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLM_4);
 80029c8:	4b28      	ldr	r3, [pc, #160]	; (8002a6c <PLL_Config+0x19c>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	4a27      	ldr	r2, [pc, #156]	; (8002a6c <PLL_Config+0x19c>)
 80029ce:	f023 0310 	bic.w	r3, r3, #16
 80029d2:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= (RCC_PLLCFGR_PLLM_3);
 80029d4:	4b25      	ldr	r3, [pc, #148]	; (8002a6c <PLL_Config+0x19c>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	4a24      	ldr	r2, [pc, #144]	; (8002a6c <PLL_Config+0x19c>)
 80029da:	f043 0308 	orr.w	r3, r3, #8
 80029de:	6053      	str	r3, [r2, #4]

	// Se aplica una máscara un poco rudimentaria para garantizar la limpieza del
	// del registro.
	RCC->PLLCFGR &= 0b1111111111111000000000111111;
 80029e0:	4b22      	ldr	r3, [pc, #136]	; (8002a6c <PLL_Config+0x19c>)
 80029e2:	685a      	ldr	r2, [r3, #4]
 80029e4:	4921      	ldr	r1, [pc, #132]	; (8002a6c <PLL_Config+0x19c>)
 80029e6:	4b24      	ldr	r3, [pc, #144]	; (8002a78 <PLL_Config+0x1a8>)
 80029e8:	4013      	ands	r3, r2
 80029ea:	604b      	str	r3, [r1, #4]
	// Se ecriben los diferentes valores de las frecuencias que se quieren multiplicar.
	/* NOTE que aquí es donde se escriben cada una de las frecuencias dentro del
	 * registro de 9 bits que se tiene dentro del registro PLLCFGR del RCC qur se deciden
	 * aleatoriamente a gusto del usuario dentro del intervalo de voltaje escogido.
	 */
	if(ptrPLLHandler->PLL_Config.PLL_frecuency == FRECUENCY_80MHZ){
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	785b      	ldrb	r3, [r3, #1]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d10c      	bne.n	8002a0e <PLL_Config+0x13e>
		RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_4);
 80029f4:	4b1d      	ldr	r3, [pc, #116]	; (8002a6c <PLL_Config+0x19c>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	4a1c      	ldr	r2, [pc, #112]	; (8002a6c <PLL_Config+0x19c>)
 80029fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029fe:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_6);
 8002a00:	4b1a      	ldr	r3, [pc, #104]	; (8002a6c <PLL_Config+0x19c>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	4a19      	ldr	r2, [pc, #100]	; (8002a6c <PLL_Config+0x19c>)
 8002a06:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a0a:	6053      	str	r3, [r2, #4]
 8002a0c:	e046      	b.n	8002a9c <PLL_Config+0x1cc>
	}else if(ptrPLLHandler->PLL_Config.PLL_frecuency == FRECUENCY_100MHZ){
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	785b      	ldrb	r3, [r3, #1]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d112      	bne.n	8002a3c <PLL_Config+0x16c>
		RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_2);
 8002a16:	4b15      	ldr	r3, [pc, #84]	; (8002a6c <PLL_Config+0x19c>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	4a14      	ldr	r2, [pc, #80]	; (8002a6c <PLL_Config+0x19c>)
 8002a1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a20:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_5);
 8002a22:	4b12      	ldr	r3, [pc, #72]	; (8002a6c <PLL_Config+0x19c>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	4a11      	ldr	r2, [pc, #68]	; (8002a6c <PLL_Config+0x19c>)
 8002a28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a2c:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_6);
 8002a2e:	4b0f      	ldr	r3, [pc, #60]	; (8002a6c <PLL_Config+0x19c>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	4a0e      	ldr	r2, [pc, #56]	; (8002a6c <PLL_Config+0x19c>)
 8002a34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a38:	6053      	str	r3, [r2, #4]
 8002a3a:	e02f      	b.n	8002a9c <PLL_Config+0x1cc>
	}else if(ptrPLLHandler->PLL_Config.PLL_frecuency == FRECUENCY_70MHZ){
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	785b      	ldrb	r3, [r3, #1]
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d11b      	bne.n	8002a7c <PLL_Config+0x1ac>
		RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_1);
 8002a44:	4b09      	ldr	r3, [pc, #36]	; (8002a6c <PLL_Config+0x19c>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	4a08      	ldr	r2, [pc, #32]	; (8002a6c <PLL_Config+0x19c>)
 8002a4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a4e:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_2);
 8002a50:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <PLL_Config+0x19c>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	4a05      	ldr	r2, [pc, #20]	; (8002a6c <PLL_Config+0x19c>)
 8002a56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a5a:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_6);
 8002a5c:	4b03      	ldr	r3, [pc, #12]	; (8002a6c <PLL_Config+0x19c>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	4a02      	ldr	r2, [pc, #8]	; (8002a6c <PLL_Config+0x19c>)
 8002a62:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a66:	6053      	str	r3, [r2, #4]
 8002a68:	e018      	b.n	8002a9c <PLL_Config+0x1cc>
 8002a6a:	bf00      	nop
 8002a6c:	40023800 	.word	0x40023800
 8002a70:	40023c00 	.word	0x40023c00
 8002a74:	40007000 	.word	0x40007000
 8002a78:	0fff803f 	.word	0x0fff803f
	}else if(ptrPLLHandler->PLL_Config.PLL_frecuency == FRECUENCY_65MHZ){
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	785b      	ldrb	r3, [r3, #1]
 8002a80:	2b03      	cmp	r3, #3
 8002a82:	d10b      	bne.n	8002a9c <PLL_Config+0x1cc>
		RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_0);
 8002a84:	4b2f      	ldr	r3, [pc, #188]	; (8002b44 <PLL_Config+0x274>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	4a2e      	ldr	r2, [pc, #184]	; (8002b44 <PLL_Config+0x274>)
 8002a8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a8e:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (RCC_PLLCFGR_PLLN_6);
 8002a90:	4b2c      	ldr	r3, [pc, #176]	; (8002b44 <PLL_Config+0x274>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	4a2b      	ldr	r2, [pc, #172]	; (8002b44 <PLL_Config+0x274>)
 8002a96:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a9a:	6053      	str	r3, [r2, #4]
	}
	// Se escoge como factor de reloj principal PLLP el número dos para obtener
	// la salida deseada en cada caso.
	RCC->PLLCFGR |= (00 << 16);
 8002a9c:	4b29      	ldr	r3, [pc, #164]	; (8002b44 <PLL_Config+0x274>)
 8002a9e:	4a29      	ldr	r2, [pc, #164]	; (8002b44 <PLL_Config+0x274>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	6053      	str	r3, [r2, #4]

	/*ACTIVACIÓN DEL PLL CON LOS PARÁMETROS ELEGIDOS ANTERIORMENTE. */
	// Se activa el PLL.
	RCC->CR |= (1<<24);
 8002aa4:	4b27      	ldr	r3, [pc, #156]	; (8002b44 <PLL_Config+0x274>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a26      	ldr	r2, [pc, #152]	; (8002b44 <PLL_Config+0x274>)
 8002aaa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002aae:	6013      	str	r3, [r2, #0]
	// Se da un retardo que indica la activación del PLL.
	while (!(RCC->CR & (1<<25)));
 8002ab0:	bf00      	nop
 8002ab2:	4b24      	ldr	r3, [pc, #144]	; (8002b44 <PLL_Config+0x274>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d0f9      	beq.n	8002ab2 <PLL_Config+0x1e2>
	// Se introduce un 2 dentro del clock source del PLL.
	RCC->CFGR |= (2<<0);
 8002abe:	4b21      	ldr	r3, [pc, #132]	; (8002b44 <PLL_Config+0x274>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	4a20      	ldr	r2, [pc, #128]	; (8002b44 <PLL_Config+0x274>)
 8002ac4:	f043 0302 	orr.w	r3, r3, #2
 8002ac8:	6093      	str	r3, [r2, #8]

	// Aquí se espera a que el PLL esté listo como reloj principal de la configuracion.
	while (!(RCC->CFGR & (2<<2)));
 8002aca:	bf00      	nop
 8002acc:	4b1d      	ldr	r3, [pc, #116]	; (8002b44 <PLL_Config+0x274>)
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f003 0308 	and.w	r3, r3, #8
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0f9      	beq.n	8002acc <PLL_Config+0x1fc>

	// Se selecciona la señal del PLL.
	RCC->CFGR |= (RCC_CFGR_MCO1_0);
 8002ad8:	4b1a      	ldr	r3, [pc, #104]	; (8002b44 <PLL_Config+0x274>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	4a19      	ldr	r2, [pc, #100]	; (8002b44 <PLL_Config+0x274>)
 8002ade:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ae2:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (RCC_CFGR_MCO1_1);
 8002ae4:	4b17      	ldr	r3, [pc, #92]	; (8002b44 <PLL_Config+0x274>)
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	4a16      	ldr	r2, [pc, #88]	; (8002b44 <PLL_Config+0x274>)
 8002aea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002aee:	6093      	str	r3, [r2, #8]

	// Para un preescaler de 5 unidades.
	RCC->CFGR |=  (RCC_CFGR_MCO1PRE_0);
 8002af0:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <PLL_Config+0x274>)
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	4a13      	ldr	r2, [pc, #76]	; (8002b44 <PLL_Config+0x274>)
 8002af6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002afa:	6093      	str	r3, [r2, #8]
	RCC->CFGR |=  (RCC_CFGR_MCO1PRE_1);
 8002afc:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <PLL_Config+0x274>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	4a10      	ldr	r2, [pc, #64]	; (8002b44 <PLL_Config+0x274>)
 8002b02:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b06:	6093      	str	r3, [r2, #8]
	RCC->CFGR |=  (RCC_CFGR_MCO1PRE_2);
 8002b08:	4b0e      	ldr	r3, [pc, #56]	; (8002b44 <PLL_Config+0x274>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	4a0d      	ldr	r2, [pc, #52]	; (8002b44 <PLL_Config+0x274>)
 8002b0e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b12:	6093      	str	r3, [r2, #8]

	// Limpiamos el registo clock control register -> HSITRIM
	RCC->CR &= ~(RCC_CR_HSITRIM);
 8002b14:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <PLL_Config+0x274>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a0a      	ldr	r2, [pc, #40]	; (8002b44 <PLL_Config+0x274>)
 8002b1a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002b1e:	6013      	str	r3, [r2, #0]

	/* En control register se indica el resultado de la ecuación:
	 * (F_deseada - F_real)/48 kHz.
	 * Para ajustar el reloj interno del MCU, se escribe 12 en HSITRIM.
	 */
	RCC->CR |= RCC_CR_HSITRIM_2;
 8002b20:	4b08      	ldr	r3, [pc, #32]	; (8002b44 <PLL_Config+0x274>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a07      	ldr	r2, [pc, #28]	; (8002b44 <PLL_Config+0x274>)
 8002b26:	f043 0320 	orr.w	r3, r3, #32
 8002b2a:	6013      	str	r3, [r2, #0]
	RCC->CR |= RCC_CR_HSITRIM_3;
 8002b2c:	4b05      	ldr	r3, [pc, #20]	; (8002b44 <PLL_Config+0x274>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a04      	ldr	r2, [pc, #16]	; (8002b44 <PLL_Config+0x274>)
 8002b32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b36:	6013      	str	r3, [r2, #0]

}// FIN DE LA FUNCIÓN DE CONFIGURACIÓN PARA DISTINTAS FRECUENCIAS.
 8002b38:	bf00      	nop
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bc80      	pop	{r7}
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	40023800 	.word	0x40023800

08002b48 <getConfigPLL>:

// Función para saber el estado del PLL y así poder caracterizar lo demás.
uint32_t getConfigPLL(void){
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
	// Se buscan los valores que están definiendo los valores actuales del reloj PLL
	uint32_t PLLN = (RCC->PLLCFGR & RCC_PLLCFGR_PLLN_Msk) >> RCC_PLLCFGR_PLLN_Pos;
 8002b4e:	4b0d      	ldr	r3, [pc, #52]	; (8002b84 <getConfigPLL+0x3c>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	099b      	lsrs	r3, r3, #6
 8002b54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b58:	60fb      	str	r3, [r7, #12]
	uint32_t PLLM = (RCC->PLLCFGR & RCC_PLLCFGR_PLLM_Msk) >> RCC_PLLCFGR_PLLM_Pos;
 8002b5a:	4b0a      	ldr	r3, [pc, #40]	; (8002b84 <getConfigPLL+0x3c>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b62:	60bb      	str	r3, [r7, #8]
	// Se hace la operación para saber el valor actual del reloj. (Asume PLLP =2)
	uint32_t clockMicro = (HSI_VALUE / PLLM) * PLLN / 2;
 8002b64:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <getConfigPLL+0x40>)
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b6e:	68fa      	ldr	r2, [r7, #12]
 8002b70:	fb02 f303 	mul.w	r3, r2, r3
 8002b74:	085b      	lsrs	r3, r3, #1
 8002b76:	607b      	str	r3, [r7, #4]
	return clockMicro;
 8002b78:	687b      	ldr	r3, [r7, #4]

}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3714      	adds	r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr
 8002b84:	40023800 	.word	0x40023800
 8002b88:	20000040 	.word	0x20000040

08002b8c <chooseCLK>:

void chooseCLK(uint8_t clock){
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	71fb      	strb	r3, [r7, #7]
	switch(clock){
 8002b96:	79fb      	ldrb	r3, [r7, #7]
 8002b98:	2b03      	cmp	r3, #3
 8002b9a:	d020      	beq.n	8002bde <chooseCLK+0x52>
 8002b9c:	2b03      	cmp	r3, #3
 8002b9e:	dc2b      	bgt.n	8002bf8 <chooseCLK+0x6c>
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d002      	beq.n	8002baa <chooseCLK+0x1e>
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d00d      	beq.n	8002bc4 <chooseCLK+0x38>
		RCC->CFGR &= ~(RCC_CFGR_MCO1_0);
		RCC->CFGR &= ~(RCC_CFGR_MCO1_1);
		break;
	}
	default:{
		break;
 8002ba8:	e026      	b.n	8002bf8 <chooseCLK+0x6c>
		RCC->CFGR |= (RCC_CFGR_MCO1_0);
 8002baa:	4b16      	ldr	r3, [pc, #88]	; (8002c04 <chooseCLK+0x78>)
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	4a15      	ldr	r2, [pc, #84]	; (8002c04 <chooseCLK+0x78>)
 8002bb0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bb4:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= (RCC_CFGR_MCO1_1);
 8002bb6:	4b13      	ldr	r3, [pc, #76]	; (8002c04 <chooseCLK+0x78>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	4a12      	ldr	r2, [pc, #72]	; (8002c04 <chooseCLK+0x78>)
 8002bbc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002bc0:	6093      	str	r3, [r2, #8]
		break;
 8002bc2:	e01a      	b.n	8002bfa <chooseCLK+0x6e>
		RCC->CFGR |=  (RCC_CFGR_MCO1_0);
 8002bc4:	4b0f      	ldr	r3, [pc, #60]	; (8002c04 <chooseCLK+0x78>)
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	4a0e      	ldr	r2, [pc, #56]	; (8002c04 <chooseCLK+0x78>)
 8002bca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bce:	6093      	str	r3, [r2, #8]
		RCC->CFGR &= ~(RCC_CFGR_MCO1_1);
 8002bd0:	4b0c      	ldr	r3, [pc, #48]	; (8002c04 <chooseCLK+0x78>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	4a0b      	ldr	r2, [pc, #44]	; (8002c04 <chooseCLK+0x78>)
 8002bd6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002bda:	6093      	str	r3, [r2, #8]
		break;
 8002bdc:	e00d      	b.n	8002bfa <chooseCLK+0x6e>
		RCC->CFGR &= ~(RCC_CFGR_MCO1_0);
 8002bde:	4b09      	ldr	r3, [pc, #36]	; (8002c04 <chooseCLK+0x78>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	4a08      	ldr	r2, [pc, #32]	; (8002c04 <chooseCLK+0x78>)
 8002be4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002be8:	6093      	str	r3, [r2, #8]
		RCC->CFGR &= ~(RCC_CFGR_MCO1_1);
 8002bea:	4b06      	ldr	r3, [pc, #24]	; (8002c04 <chooseCLK+0x78>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	4a05      	ldr	r2, [pc, #20]	; (8002c04 <chooseCLK+0x78>)
 8002bf0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002bf4:	6093      	str	r3, [r2, #8]
		break;
 8002bf6:	e000      	b.n	8002bfa <chooseCLK+0x6e>
		break;
 8002bf8:	bf00      	nop
		} //Fin caso por defecto
	}
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr
 8002c04:	40023800 	.word	0x40023800

08002c08 <prescalerNumber>:

// Función para el comando que selecciona el preescaler
void prescalerNumber(uint8_t prescaler){
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	71fb      	strb	r3, [r7, #7]
	switch(prescaler){
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	3b01      	subs	r3, #1
 8002c16:	2b04      	cmp	r3, #4
 8002c18:	d86b      	bhi.n	8002cf2 <prescalerNumber+0xea>
 8002c1a:	a201      	add	r2, pc, #4	; (adr r2, 8002c20 <prescalerNumber+0x18>)
 8002c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c20:	08002c35 	.word	0x08002c35
 8002c24:	08002c5b 	.word	0x08002c5b
 8002c28:	08002c81 	.word	0x08002c81
 8002c2c:	08002ca7 	.word	0x08002ca7
 8002c30:	08002ccd 	.word	0x08002ccd
	case 1:{
		// Sin prescaler
		RCC->CFGR &= ~(RCC_CFGR_MCO1PRE_0);
 8002c34:	4b32      	ldr	r3, [pc, #200]	; (8002d00 <prescalerNumber+0xf8>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	4a31      	ldr	r2, [pc, #196]	; (8002d00 <prescalerNumber+0xf8>)
 8002c3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c3e:	6093      	str	r3, [r2, #8]
		RCC->CFGR &= ~(RCC_CFGR_MCO1PRE_1);
 8002c40:	4b2f      	ldr	r3, [pc, #188]	; (8002d00 <prescalerNumber+0xf8>)
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	4a2e      	ldr	r2, [pc, #184]	; (8002d00 <prescalerNumber+0xf8>)
 8002c46:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002c4a:	6093      	str	r3, [r2, #8]
		RCC->CFGR &= ~(RCC_CFGR_MCO1PRE_2);
 8002c4c:	4b2c      	ldr	r3, [pc, #176]	; (8002d00 <prescalerNumber+0xf8>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	4a2b      	ldr	r2, [pc, #172]	; (8002d00 <prescalerNumber+0xf8>)
 8002c52:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002c56:	6093      	str	r3, [r2, #8]
		break;
 8002c58:	e04c      	b.n	8002cf4 <prescalerNumber+0xec>
	}
	case 2:{
		// prescaler de 2
		RCC->CFGR &= ~(RCC_CFGR_MCO1PRE_0);
 8002c5a:	4b29      	ldr	r3, [pc, #164]	; (8002d00 <prescalerNumber+0xf8>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	4a28      	ldr	r2, [pc, #160]	; (8002d00 <prescalerNumber+0xf8>)
 8002c60:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c64:	6093      	str	r3, [r2, #8]
		RCC->CFGR &= ~(RCC_CFGR_MCO1PRE_1);
 8002c66:	4b26      	ldr	r3, [pc, #152]	; (8002d00 <prescalerNumber+0xf8>)
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	4a25      	ldr	r2, [pc, #148]	; (8002d00 <prescalerNumber+0xf8>)
 8002c6c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002c70:	6093      	str	r3, [r2, #8]
		RCC->CFGR |=  (RCC_CFGR_MCO1PRE_2);
 8002c72:	4b23      	ldr	r3, [pc, #140]	; (8002d00 <prescalerNumber+0xf8>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	4a22      	ldr	r2, [pc, #136]	; (8002d00 <prescalerNumber+0xf8>)
 8002c78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c7c:	6093      	str	r3, [r2, #8]
		break;
 8002c7e:	e039      	b.n	8002cf4 <prescalerNumber+0xec>
	}
	case 3:{
		// prescaler de 3
		RCC->CFGR |=  (RCC_CFGR_MCO1PRE_0);
 8002c80:	4b1f      	ldr	r3, [pc, #124]	; (8002d00 <prescalerNumber+0xf8>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	4a1e      	ldr	r2, [pc, #120]	; (8002d00 <prescalerNumber+0xf8>)
 8002c86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c8a:	6093      	str	r3, [r2, #8]
		RCC->CFGR &= ~(RCC_CFGR_MCO1PRE_1);
 8002c8c:	4b1c      	ldr	r3, [pc, #112]	; (8002d00 <prescalerNumber+0xf8>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	4a1b      	ldr	r2, [pc, #108]	; (8002d00 <prescalerNumber+0xf8>)
 8002c92:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002c96:	6093      	str	r3, [r2, #8]
		RCC->CFGR |=  (RCC_CFGR_MCO1PRE_2);
 8002c98:	4b19      	ldr	r3, [pc, #100]	; (8002d00 <prescalerNumber+0xf8>)
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	4a18      	ldr	r2, [pc, #96]	; (8002d00 <prescalerNumber+0xf8>)
 8002c9e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ca2:	6093      	str	r3, [r2, #8]
		break;
 8002ca4:	e026      	b.n	8002cf4 <prescalerNumber+0xec>
	}
	case 4:{
		//prescaler de 4
		RCC->CFGR &=  ~(RCC_CFGR_MCO1PRE_0);
 8002ca6:	4b16      	ldr	r3, [pc, #88]	; (8002d00 <prescalerNumber+0xf8>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	4a15      	ldr	r2, [pc, #84]	; (8002d00 <prescalerNumber+0xf8>)
 8002cac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002cb0:	6093      	str	r3, [r2, #8]
		RCC->CFGR |=  (RCC_CFGR_MCO1PRE_1);
 8002cb2:	4b13      	ldr	r3, [pc, #76]	; (8002d00 <prescalerNumber+0xf8>)
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	4a12      	ldr	r2, [pc, #72]	; (8002d00 <prescalerNumber+0xf8>)
 8002cb8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002cbc:	6093      	str	r3, [r2, #8]
		RCC->CFGR |=  (RCC_CFGR_MCO1PRE_2);
 8002cbe:	4b10      	ldr	r3, [pc, #64]	; (8002d00 <prescalerNumber+0xf8>)
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	4a0f      	ldr	r2, [pc, #60]	; (8002d00 <prescalerNumber+0xf8>)
 8002cc4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002cc8:	6093      	str	r3, [r2, #8]
		break;
 8002cca:	e013      	b.n	8002cf4 <prescalerNumber+0xec>
	}
	case 5:{
		//prescaler de 5
		RCC->CFGR |=  (RCC_CFGR_MCO1PRE_0);
 8002ccc:	4b0c      	ldr	r3, [pc, #48]	; (8002d00 <prescalerNumber+0xf8>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	4a0b      	ldr	r2, [pc, #44]	; (8002d00 <prescalerNumber+0xf8>)
 8002cd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cd6:	6093      	str	r3, [r2, #8]
		RCC->CFGR |=  (RCC_CFGR_MCO1PRE_1);
 8002cd8:	4b09      	ldr	r3, [pc, #36]	; (8002d00 <prescalerNumber+0xf8>)
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	4a08      	ldr	r2, [pc, #32]	; (8002d00 <prescalerNumber+0xf8>)
 8002cde:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ce2:	6093      	str	r3, [r2, #8]
		RCC->CFGR |=  (RCC_CFGR_MCO1PRE_2);
 8002ce4:	4b06      	ldr	r3, [pc, #24]	; (8002d00 <prescalerNumber+0xf8>)
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	4a05      	ldr	r2, [pc, #20]	; (8002d00 <prescalerNumber+0xf8>)
 8002cea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002cee:	6093      	str	r3, [r2, #8]
		break;
 8002cf0:	e000      	b.n	8002cf4 <prescalerNumber+0xec>
	}
	default:{
		break;
 8002cf2:	bf00      	nop
		} //Fin caso por defecto
	}

}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	40023800 	.word	0x40023800

08002d04 <pwm_Config>:
 */

#include "PwmDriver.h"

/**/
void pwm_Config(PWM_Handler_t *ptrPwmHandler){
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]

	/* 1. Activar la señal de reloj del periférico requerido */
	if(ptrPwmHandler->ptrTIMx == TIM2){
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d14:	d106      	bne.n	8002d24 <pwm_Config+0x20>
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8002d16:	4b5a      	ldr	r3, [pc, #360]	; (8002e80 <pwm_Config+0x17c>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1a:	4a59      	ldr	r2, [pc, #356]	; (8002e80 <pwm_Config+0x17c>)
 8002d1c:	f043 0301 	orr.w	r3, r3, #1
 8002d20:	6413      	str	r3, [r2, #64]	; 0x40
 8002d22:	e024      	b.n	8002d6e <pwm_Config+0x6a>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM3){
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a56      	ldr	r2, [pc, #344]	; (8002e84 <pwm_Config+0x180>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d106      	bne.n	8002d3c <pwm_Config+0x38>
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8002d2e:	4b54      	ldr	r3, [pc, #336]	; (8002e80 <pwm_Config+0x17c>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d32:	4a53      	ldr	r2, [pc, #332]	; (8002e80 <pwm_Config+0x17c>)
 8002d34:	f043 0302 	orr.w	r3, r3, #2
 8002d38:	6413      	str	r3, [r2, #64]	; 0x40
 8002d3a:	e018      	b.n	8002d6e <pwm_Config+0x6a>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM4){
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a51      	ldr	r2, [pc, #324]	; (8002e88 <pwm_Config+0x184>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d106      	bne.n	8002d54 <pwm_Config+0x50>
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8002d46:	4b4e      	ldr	r3, [pc, #312]	; (8002e80 <pwm_Config+0x17c>)
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	4a4d      	ldr	r2, [pc, #308]	; (8002e80 <pwm_Config+0x17c>)
 8002d4c:	f043 0304 	orr.w	r3, r3, #4
 8002d50:	6413      	str	r3, [r2, #64]	; 0x40
 8002d52:	e00c      	b.n	8002d6e <pwm_Config+0x6a>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM5){
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a4c      	ldr	r2, [pc, #304]	; (8002e8c <pwm_Config+0x188>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d106      	bne.n	8002d6c <pwm_Config+0x68>
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8002d5e:	4b48      	ldr	r3, [pc, #288]	; (8002e80 <pwm_Config+0x17c>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	4a47      	ldr	r2, [pc, #284]	; (8002e80 <pwm_Config+0x17c>)
 8002d64:	f043 0308 	orr.w	r3, r3, #8
 8002d68:	6413      	str	r3, [r2, #64]	; 0x40
 8002d6a:	e000      	b.n	8002d6e <pwm_Config+0x6a>
	}
	else{
		__NOP();
 8002d6c:	bf00      	nop
	}

	/* 1. Cargamos la frecuencia deseada */
	setFrequency(ptrPwmHandler);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 f8de 	bl	8002f30 <setFrequency>

	/* 2. Cargamos el valor del dutty-Cycle*/
	setDuttyCycle(ptrPwmHandler);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f000 f8ff 	bl	8002f78 <setDuttyCycle>

	/* 2a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
	ptrPwmHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f022 0210 	bic.w	r2, r2, #16
 8002d88:	601a      	str	r2, [r3, #0]
	 *
	 * 4. Además, en el mismo "case" podemos configurar el modo del PWM, su polaridad...
	 *
	 * 5. Y además activamos el preload bit, para que cada vez que exista un update-event
	 * el valor cargado en el CCRx será recargado en el registro "shadow" del PWM */
	switch(ptrPwmHandler->config.channel){
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	791b      	ldrb	r3, [r3, #4]
 8002d8e:	2b03      	cmp	r3, #3
 8002d90:	d86e      	bhi.n	8002e70 <pwm_Config+0x16c>
 8002d92:	a201      	add	r2, pc, #4	; (adr r2, 8002d98 <pwm_Config+0x94>)
 8002d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d98:	08002da9 	.word	0x08002da9
 8002d9c:	08002ddb 	.word	0x08002ddb
 8002da0:	08002e0d 	.word	0x08002e0d
 8002da4:	08002e3f 	.word	0x08002e3f
	case PWM_CHANNEL_1:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~(TIM_CCMR1_CC1S);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	699a      	ldr	r2, [r3, #24]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f022 0203 	bic.w	r2, r2, #3
 8002db6:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= (0b110 << TIM_CCMR1_OC1M_Pos);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	699a      	ldr	r2, [r3, #24]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8002dc6:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1PE;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	699a      	ldr	r2, [r3, #24]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f042 0208 	orr.w	r2, r2, #8
 8002dd6:	619a      	str	r2, [r3, #24]

		break;
 8002dd8:	e04b      	b.n	8002e72 <pwm_Config+0x16e>
	}

	case PWM_CHANNEL_2:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~(TIM_CCMR1_CC2S);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	699a      	ldr	r2, [r3, #24]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002de8:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= (0b110 << TIM_CCMR1_OC2M_Pos);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	699a      	ldr	r2, [r3, #24]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8002df8:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2PE;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	699a      	ldr	r2, [r3, #24]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e08:	619a      	str	r2, [r3, #24]
		break;
 8002e0a:	e032      	b.n	8002e72 <pwm_Config+0x16e>
	}

	case PWM_CHANNEL_3:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~(TIM_CCMR2_CC3S);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	69da      	ldr	r2, [r3, #28]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f022 0203 	bic.w	r2, r2, #3
 8002e1a:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= (0b110 << TIM_CCMR2_OC3M_Pos);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	69da      	ldr	r2, [r3, #28]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8002e2a:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	69da      	ldr	r2, [r3, #28]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f042 0208 	orr.w	r2, r2, #8
 8002e3a:	61da      	str	r2, [r3, #28]
		break;
 8002e3c:	e019      	b.n	8002e72 <pwm_Config+0x16e>
	}

	case PWM_CHANNEL_4:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~(TIM_CCMR2_CC4S);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	69da      	ldr	r2, [r3, #28]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002e4c:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= (0b110 << TIM_CCMR2_OC4M_Pos);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	69da      	ldr	r2, [r3, #28]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8002e5c:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	69da      	ldr	r2, [r3, #28]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e6c:	61da      	str	r2, [r3, #28]
		break;
 8002e6e:	e000      	b.n	8002e72 <pwm_Config+0x16e>
	}

	default:{
		break;
 8002e70:	bf00      	nop
	/* 6. Activamos la salida seleccionada */
	enableOutput(ptrPwmHandler);


	}// fin del switch-case
	setPolarity(ptrPwmHandler);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 f8c2 	bl	8002ffc <setPolarity>
}
 8002e78:	bf00      	nop
 8002e7a:	3708      	adds	r7, #8
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	40023800 	.word	0x40023800
 8002e84:	40000400 	.word	0x40000400
 8002e88:	40000800 	.word	0x40000800
 8002e8c:	40000c00 	.word	0x40000c00

08002e90 <startPwmSignal>:

/* Función para activar el Timer y activar todo el módulo PWM */
void startPwmSignal(PWM_Handler_t *ptrPwmHandler) {
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
	ptrPwmHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0201 	orr.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr
	...

08002eb4 <enableOutput>:
void stopPwmSignal(PWM_Handler_t *ptrPwmHandler) {
	ptrPwmHandler->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
}

/* Función encargada de activar cada uno de los canales con los que cuenta el TimerX */
void enableOutput(PWM_Handler_t *ptrPwmHandler) {
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
	switch (ptrPwmHandler->config.channel) {
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	791b      	ldrb	r3, [r3, #4]
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	d82f      	bhi.n	8002f24 <enableOutput+0x70>
 8002ec4:	a201      	add	r2, pc, #4	; (adr r2, 8002ecc <enableOutput+0x18>)
 8002ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eca:	bf00      	nop
 8002ecc:	08002edd 	.word	0x08002edd
 8002ed0:	08002eef 	.word	0x08002eef
 8002ed4:	08002f01 	.word	0x08002f01
 8002ed8:	08002f13 	.word	0x08002f13
	case PWM_CHANNEL_1: {
		// Activamos la salida del canal 1
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6a1a      	ldr	r2, [r3, #32]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f042 0201 	orr.w	r2, r2, #1
 8002eea:	621a      	str	r2, [r3, #32]
		break;
 8002eec:	e01b      	b.n	8002f26 <enableOutput+0x72>
	}

	case PWM_CHANNEL_2: {
		// Activamos la salida del canal 2
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	6a1a      	ldr	r2, [r3, #32]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f042 0210 	orr.w	r2, r2, #16
 8002efc:	621a      	str	r2, [r3, #32]
		break;
 8002efe:	e012      	b.n	8002f26 <enableOutput+0x72>
	}

	case PWM_CHANNEL_3: {
		// Activamos la salida del canal 2
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6a1a      	ldr	r2, [r3, #32]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f0e:	621a      	str	r2, [r3, #32]

		break;
 8002f10:	e009      	b.n	8002f26 <enableOutput+0x72>
	}

	case PWM_CHANNEL_4: {
		// Activamos la salida del canal 2
		ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6a1a      	ldr	r2, [r3, #32]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f20:	621a      	str	r2, [r3, #32]

		break;
 8002f22:	e000      	b.n	8002f26 <enableOutput+0x72>
	}

	default: {
		break;
 8002f24:	bf00      	nop
	}
	}
}
 8002f26:	bf00      	nop
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bc80      	pop	{r7}
 8002f2e:	4770      	bx	lr

08002f30 <setFrequency>:
/*
 * La frecuencia es definida por el conjunto formado por el preescaler (PSC)
 * y el valor límite al que llega el Timer (ARR), con estos dos se establece
 * la frecuencia.
 * */
void setFrequency(PWM_Handler_t *ptrPwmHandler){
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]

	// Cargamos el valor del prescaler, nos define la velocidad (en ns) a la cual
	// se incrementa el Timer
	ptrPwmHandler->ptrTIMx->PSC = ptrPwmHandler->config.prescaler -1;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	3a01      	subs	r2, #1
 8002f42:	629a      	str	r2, [r3, #40]	; 0x28

	// Cargamos el valor del ARR, el cual es el límite de incrementos del Timer
	// antes de hacer un update y reload.
	ptrPwmHandler->ptrTIMx->ARR = ptrPwmHandler->config.periodo;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	899a      	ldrh	r2, [r3, #12]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002f4e:	bf00      	nop
 8002f50:	370c      	adds	r7, #12
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bc80      	pop	{r7}
 8002f56:	4770      	bx	lr

08002f58 <updateFrequency>:


/* Función para actualizar la frecuencia, funciona de la mano con setFrequency */
void updateFrequency(PWM_Handler_t *ptrPwmHandler, uint16_t newFreq){
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	460b      	mov	r3, r1
 8002f62:	807b      	strh	r3, [r7, #2]
	// Actualizamos el registro que manipula el periodo
    ptrPwmHandler->config.periodo = newFreq;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	887a      	ldrh	r2, [r7, #2]
 8002f68:	819a      	strh	r2, [r3, #12]

	// Llamamos a la fucnión que cambia la frecuencia
    setFrequency(ptrPwmHandler);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff ffe0 	bl	8002f30 <setFrequency>
}
 8002f70:	bf00      	nop
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <setDuttyCycle>:

/* El valor del dutty debe estar dado en valores de %, entre 0% y 100%*/
void setDuttyCycle(PWM_Handler_t *ptrPwmHandler){
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]

	// Seleccionamos el canal para configurar su dutty
	switch(ptrPwmHandler->config.channel){
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	791b      	ldrb	r3, [r3, #4]
 8002f84:	2b03      	cmp	r3, #3
 8002f86:	d823      	bhi.n	8002fd0 <setDuttyCycle+0x58>
 8002f88:	a201      	add	r2, pc, #4	; (adr r2, 8002f90 <setDuttyCycle+0x18>)
 8002f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f8e:	bf00      	nop
 8002f90:	08002fa1 	.word	0x08002fa1
 8002f94:	08002fad 	.word	0x08002fad
 8002f98:	08002fb9 	.word	0x08002fb9
 8002f9c:	08002fc5 	.word	0x08002fc5
	case PWM_CHANNEL_1:{
		ptrPwmHandler->ptrTIMx->CCR1 = ptrPwmHandler->config.duttyCicle;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	89da      	ldrh	r2, [r3, #14]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	635a      	str	r2, [r3, #52]	; 0x34

		break;
 8002faa:	e012      	b.n	8002fd2 <setDuttyCycle+0x5a>
	}

	case PWM_CHANNEL_2:{
		ptrPwmHandler->ptrTIMx->CCR2 = ptrPwmHandler->config.duttyCicle;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	89da      	ldrh	r2, [r3, #14]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 8002fb6:	e00c      	b.n	8002fd2 <setDuttyCycle+0x5a>
	}

	case PWM_CHANNEL_3:{
		ptrPwmHandler->ptrTIMx->CCR3 = ptrPwmHandler->config.duttyCicle;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	89da      	ldrh	r2, [r3, #14]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 8002fc2:	e006      	b.n	8002fd2 <setDuttyCycle+0x5a>
	}

	case PWM_CHANNEL_4:{
		ptrPwmHandler->ptrTIMx->CCR4 = ptrPwmHandler->config.duttyCicle;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	89da      	ldrh	r2, [r3, #14]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8002fce:	e000      	b.n	8002fd2 <setDuttyCycle+0x5a>
	}

	default:{
		break;
 8002fd0:	bf00      	nop
	}

	}// fin del switch-case

}
 8002fd2:	bf00      	nop
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bc80      	pop	{r7}
 8002fda:	4770      	bx	lr

08002fdc <updateDuttyCycle>:


/* Función para actualizar el Dutty, funciona de la mano con setDuttyCycle */
void updateDuttyCycle(PWM_Handler_t *ptrPwmHandler, uint16_t newDutty){
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	807b      	strh	r3, [r7, #2]
	// Actualizamos el registro que manipula el dutty
	ptrPwmHandler->config.duttyCicle = newDutty;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	887a      	ldrh	r2, [r7, #2]
 8002fec:	81da      	strh	r2, [r3, #14]

	// Llamamos a la fucnión que cambia el dutty y cargamos el nuevo valor
	setDuttyCycle(ptrPwmHandler);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff ffc2 	bl	8002f78 <setDuttyCycle>
}
 8002ff4:	bf00      	nop
 8002ff6:	3708      	adds	r7, #8
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <setPolarity>:

void setPolarity(PWM_Handler_t *ptrPwmHandler){
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]

	if(ptrPwmHandler->config.polarity == PWM_POLARITY_ACTIVE_LOW){
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	7c1b      	ldrb	r3, [r3, #16]
 8003008:	2b01      	cmp	r3, #1
 800300a:	d133      	bne.n	8003074 <setPolarity+0x78>
		//Estamos en active low por ende debemos configurar el canal
		//segun esta polaridad

		switch (ptrPwmHandler->config.channel) {
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	791b      	ldrb	r3, [r3, #4]
 8003010:	2b03      	cmp	r3, #3
 8003012:	d863      	bhi.n	80030dc <setPolarity+0xe0>
 8003014:	a201      	add	r2, pc, #4	; (adr r2, 800301c <setPolarity+0x20>)
 8003016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800301a:	bf00      	nop
 800301c:	0800302d 	.word	0x0800302d
 8003020:	0800303f 	.word	0x0800303f
 8003024:	08003051 	.word	0x08003051
 8003028:	08003063 	.word	0x08003063

			case PWM_CHANNEL_1: {
				// Configuramos la polaridad del canal 1
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1P_Msk;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6a1a      	ldr	r2, [r3, #32]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f042 0202 	orr.w	r2, r2, #2
 800303a:	621a      	str	r2, [r3, #32]

				break;
 800303c:	e051      	b.n	80030e2 <setPolarity+0xe6>
			}

			case PWM_CHANNEL_2: {
				// Configuramos la polaridad del canal 2
				ptrPwmHandler->ptrTIMx->CCER  |= TIM_CCER_CC2P_Msk;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6a1a      	ldr	r2, [r3, #32]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f042 0220 	orr.w	r2, r2, #32
 800304c:	621a      	str	r2, [r3, #32]

				break;
 800304e:	e048      	b.n	80030e2 <setPolarity+0xe6>
			}

			case PWM_CHANNEL_3: {
				// Configuramos la polaridad del canal 3
				ptrPwmHandler->ptrTIMx->CCER  |= TIM_CCER_CC3P_Msk;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6a1a      	ldr	r2, [r3, #32]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800305e:	621a      	str	r2, [r3, #32]

				break;
 8003060:	e03f      	b.n	80030e2 <setPolarity+0xe6>
			}

			case PWM_CHANNEL_4: {
				// Configuramos la polaridad del canal 4
				ptrPwmHandler->ptrTIMx->CCER  |= TIM_CCER_CC4P_Msk;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6a1a      	ldr	r2, [r3, #32]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003070:	621a      	str	r2, [r3, #32]

				break;
 8003072:	e036      	b.n	80030e2 <setPolarity+0xe6>

	else {
		//Estamos en active high por ende debemos configurar el canal
		//segun esta polaridad. Este sera nuestra polaridad por defecto

		switch (ptrPwmHandler->config.channel) {
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	791b      	ldrb	r3, [r3, #4]
 8003078:	2b03      	cmp	r3, #3
 800307a:	d831      	bhi.n	80030e0 <setPolarity+0xe4>
 800307c:	a201      	add	r2, pc, #4	; (adr r2, 8003084 <setPolarity+0x88>)
 800307e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003082:	bf00      	nop
 8003084:	08003095 	.word	0x08003095
 8003088:	080030a7 	.word	0x080030a7
 800308c:	080030b9 	.word	0x080030b9
 8003090:	080030cb 	.word	0x080030cb

			case PWM_CHANNEL_1: {
				// Configuramos la polaridad del canal 1
				ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P_Msk;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6a1a      	ldr	r2, [r3, #32]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f022 0202 	bic.w	r2, r2, #2
 80030a2:	621a      	str	r2, [r3, #32]

				break;
 80030a4:	e01d      	b.n	80030e2 <setPolarity+0xe6>
			}

			case PWM_CHANNEL_2: {
				// Configuramos la polaridad del canal 2
				ptrPwmHandler->ptrTIMx->CCER  &= ~TIM_CCER_CC2P_Msk;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6a1a      	ldr	r2, [r3, #32]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 0220 	bic.w	r2, r2, #32
 80030b4:	621a      	str	r2, [r3, #32]

				break;
 80030b6:	e014      	b.n	80030e2 <setPolarity+0xe6>
			}

			case PWM_CHANNEL_3: {
				// Configuramos la polaridad del canal 3
				ptrPwmHandler->ptrTIMx->CCER  &= ~TIM_CCER_CC3P_Msk;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6a1a      	ldr	r2, [r3, #32]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80030c6:	621a      	str	r2, [r3, #32]

				break;
 80030c8:	e00b      	b.n	80030e2 <setPolarity+0xe6>
			}

			case PWM_CHANNEL_4: {
				// Configuramos la polaridad del canal 4
				ptrPwmHandler->ptrTIMx->CCER  &= ~TIM_CCER_CC4P_Msk;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	6a1a      	ldr	r2, [r3, #32]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80030d8:	621a      	str	r2, [r3, #32]

				break;
 80030da:	e002      	b.n	80030e2 <setPolarity+0xe6>
				break;
 80030dc:	bf00      	nop
 80030de:	e000      	b.n	80030e2 <setPolarity+0xe6>
			}

			default: {
				break;
 80030e0:	bf00      	nop
			}
		}//Fin del switch case
	}

}
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr

080030ec <rtc_Config>:
uint8_t RTC_añoUnidades	 	 = 0;
uint8_t RTC_añoDecenas 	     = 0;
uint8_t RTC_wdu              = 0;

// Funcion que configura el RTC con el cristal LSE
void rtc_Config(RTC_Handler_t *ptrRtcHandler){
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]

	/*Es necesario habilitar el reloj del APB1 donde se encuentra el periferico RTC. Además,
	 *se habilita el acceso de escritura porque el periferico se encuentra protegido
	 */
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80030f4:	4ba4      	ldr	r3, [pc, #656]	; (8003388 <rtc_Config+0x29c>)
 80030f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f8:	4aa3      	ldr	r2, [pc, #652]	; (8003388 <rtc_Config+0x29c>)
 80030fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030fe:	6413      	str	r3, [r2, #64]	; 0x40
	PWR->CR |= PWR_CR_DBP;
 8003100:	4ba2      	ldr	r3, [pc, #648]	; (800338c <rtc_Config+0x2a0>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4aa1      	ldr	r2, [pc, #644]	; (800338c <rtc_Config+0x2a0>)
 8003106:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800310a:	6013      	str	r3, [r2, #0]

	RCC->BDCR |= RCC_BDCR_RTCEN;    // Se activa la señal de reloj
 800310c:	4b9e      	ldr	r3, [pc, #632]	; (8003388 <rtc_Config+0x29c>)
 800310e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003110:	4a9d      	ldr	r2, [pc, #628]	; (8003388 <rtc_Config+0x29c>)
 8003112:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003116:	6713      	str	r3, [r2, #112]	; 0x70
	RCC->BDCR |= RCC_BDCR_LSEON;    // Se activa el cristal LSE
 8003118:	4b9b      	ldr	r3, [pc, #620]	; (8003388 <rtc_Config+0x29c>)
 800311a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800311c:	4a9a      	ldr	r2, [pc, #616]	; (8003388 <rtc_Config+0x29c>)
 800311e:	f043 0301 	orr.w	r3, r3, #1
 8003122:	6713      	str	r3, [r2, #112]	; 0x70
	RCC->BDCR |= RCC_BDCR_RTCSEL_0; // Se selecciona el LSE como fuente del RTC
 8003124:	4b98      	ldr	r3, [pc, #608]	; (8003388 <rtc_Config+0x29c>)
 8003126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003128:	4a97      	ldr	r2, [pc, #604]	; (8003388 <rtc_Config+0x29c>)
 800312a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800312e:	6713      	str	r3, [r2, #112]	; 0x70

	// Se espera hasta que el LSE este listo
	while(!(RCC->BDCR & RCC_BDCR_LSERDY));
 8003130:	bf00      	nop
 8003132:	4b95      	ldr	r3, [pc, #596]	; (8003388 <rtc_Config+0x29c>)
 8003134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d0f9      	beq.n	8003132 <rtc_Config+0x46>

	 /* Se ingresan las claves dadas por el fabricante en el registro de proteccion contra
	 * escritura (Para más detalles, ver página 438 del reference manual)
	 */

    RTC->WPR |= 0xCA;
 800313e:	4b94      	ldr	r3, [pc, #592]	; (8003390 <rtc_Config+0x2a4>)
 8003140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003142:	4a93      	ldr	r2, [pc, #588]	; (8003390 <rtc_Config+0x2a4>)
 8003144:	f043 03ca 	orr.w	r3, r3, #202	; 0xca
 8003148:	6253      	str	r3, [r2, #36]	; 0x24
    RTC->WPR |= 0x53;
 800314a:	4b91      	ldr	r3, [pc, #580]	; (8003390 <rtc_Config+0x2a4>)
 800314c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314e:	4a90      	ldr	r2, [pc, #576]	; (8003390 <rtc_Config+0x2a4>)
 8003150:	f043 0353 	orr.w	r3, r3, #83	; 0x53
 8003154:	6253      	str	r3, [r2, #36]	; 0x24

    // Se entra en el modo de inicializacion (Se habilita que el usuario pueda cambiar valores)
    RTC->ISR |= RTC_ISR_INIT;
 8003156:	4b8e      	ldr	r3, [pc, #568]	; (8003390 <rtc_Config+0x2a4>)
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	4a8d      	ldr	r2, [pc, #564]	; (8003390 <rtc_Config+0x2a4>)
 800315c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003160:	60d3      	str	r3, [r2, #12]

    // Se espera a que se active este modo
    while(!(RTC->ISR & RTC_ISR_INITF));
 8003162:	bf00      	nop
 8003164:	4b8a      	ldr	r3, [pc, #552]	; (8003390 <rtc_Config+0x2a4>)
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800316c:	2b00      	cmp	r3, #0
 800316e:	d0f9      	beq.n	8003164 <rtc_Config+0x78>
    //Se configuran los prescaler para obtener 1 Hz, 127 para el asincrono y 255 para el sincrono.
    //32768 Hz / (127 +1) = 256 Hz
    //256 Hz /(255 + 1) = 1 Hz
    /* Las ecuaciones y la explicacion estan en la pagina 457 del reference manual */

    RTC->PRER |= 127 << RTC_PRER_PREDIV_A_Pos;
 8003170:	4b87      	ldr	r3, [pc, #540]	; (8003390 <rtc_Config+0x2a4>)
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	4a86      	ldr	r2, [pc, #536]	; (8003390 <rtc_Config+0x2a4>)
 8003176:	f443 03fe 	orr.w	r3, r3, #8323072	; 0x7f0000
 800317a:	6113      	str	r3, [r2, #16]
    RTC->PRER |= 255 << RTC_PRER_PREDIV_S_Pos;
 800317c:	4b84      	ldr	r3, [pc, #528]	; (8003390 <rtc_Config+0x2a4>)
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	4a83      	ldr	r2, [pc, #524]	; (8003390 <rtc_Config+0x2a4>)
 8003182:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 8003186:	6113      	str	r3, [r2, #16]


    //Se configura el RTC para que tomen directamente valores de los contadores del calendario

    RTC->CR |= RTC_CR_BYPSHAD;
 8003188:	4b81      	ldr	r3, [pc, #516]	; (8003390 <rtc_Config+0x2a4>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	4a80      	ldr	r2, [pc, #512]	; (8003390 <rtc_Config+0x2a4>)
 800318e:	f043 0320 	orr.w	r3, r3, #32
 8003192:	6093      	str	r3, [r2, #8]

    // Se reinician los contadores del calendario
    RTC->TR = 0;
 8003194:	4b7e      	ldr	r3, [pc, #504]	; (8003390 <rtc_Config+0x2a4>)
 8003196:	2200      	movs	r2, #0
 8003198:	601a      	str	r2, [r3, #0]
    RTC->DR = 0;
 800319a:	4b7d      	ldr	r3, [pc, #500]	; (8003390 <rtc_Config+0x2a4>)
 800319c:	2200      	movs	r2, #0
 800319e:	605a      	str	r2, [r3, #4]

    // El formato está en 24 horas.
    RTC->CR &= ~RTC_CR_FMT;
 80031a0:	4b7b      	ldr	r3, [pc, #492]	; (8003390 <rtc_Config+0x2a4>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	4a7a      	ldr	r2, [pc, #488]	; (8003390 <rtc_Config+0x2a4>)
 80031a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031aa:	6093      	str	r3, [r2, #8]

    /* El registro time register esta en formato BCD. se realiza la division y el modulo para
     * obtener decenas y unidades.
     */

    RTC->TR |= ptrRtcHandler->RTC_Hours/10 << RTC_TR_HT_Pos;
 80031ac:	4b78      	ldr	r3, [pc, #480]	; (8003390 <rtc_Config+0x2a4>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	7812      	ldrb	r2, [r2, #0]
 80031b4:	4977      	ldr	r1, [pc, #476]	; (8003394 <rtc_Config+0x2a8>)
 80031b6:	fba1 1202 	umull	r1, r2, r1, r2
 80031ba:	08d2      	lsrs	r2, r2, #3
 80031bc:	b2d2      	uxtb	r2, r2
 80031be:	0512      	lsls	r2, r2, #20
 80031c0:	4611      	mov	r1, r2
 80031c2:	4a73      	ldr	r2, [pc, #460]	; (8003390 <rtc_Config+0x2a4>)
 80031c4:	430b      	orrs	r3, r1
 80031c6:	6013      	str	r3, [r2, #0]
    RTC->TR |= ptrRtcHandler->RTC_Hours%10 << RTC_TR_HU_Pos;
 80031c8:	4b71      	ldr	r3, [pc, #452]	; (8003390 <rtc_Config+0x2a4>)
 80031ca:	6818      	ldr	r0, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	781a      	ldrb	r2, [r3, #0]
 80031d0:	4b70      	ldr	r3, [pc, #448]	; (8003394 <rtc_Config+0x2a8>)
 80031d2:	fba3 1302 	umull	r1, r3, r3, r2
 80031d6:	08d9      	lsrs	r1, r3, #3
 80031d8:	460b      	mov	r3, r1
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	440b      	add	r3, r1
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	041b      	lsls	r3, r3, #16
 80031e6:	4a6a      	ldr	r2, [pc, #424]	; (8003390 <rtc_Config+0x2a4>)
 80031e8:	4303      	orrs	r3, r0
 80031ea:	6013      	str	r3, [r2, #0]
    RTC->TR |= ptrRtcHandler->RTC_Minutes/10 << RTC_TR_MNT_Pos;
 80031ec:	4b68      	ldr	r3, [pc, #416]	; (8003390 <rtc_Config+0x2a4>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	7852      	ldrb	r2, [r2, #1]
 80031f4:	4967      	ldr	r1, [pc, #412]	; (8003394 <rtc_Config+0x2a8>)
 80031f6:	fba1 1202 	umull	r1, r2, r1, r2
 80031fa:	08d2      	lsrs	r2, r2, #3
 80031fc:	b2d2      	uxtb	r2, r2
 80031fe:	0312      	lsls	r2, r2, #12
 8003200:	4611      	mov	r1, r2
 8003202:	4a63      	ldr	r2, [pc, #396]	; (8003390 <rtc_Config+0x2a4>)
 8003204:	430b      	orrs	r3, r1
 8003206:	6013      	str	r3, [r2, #0]
    RTC->TR |= ptrRtcHandler->RTC_Minutes%10 << RTC_TR_MNU_Pos;
 8003208:	4b61      	ldr	r3, [pc, #388]	; (8003390 <rtc_Config+0x2a4>)
 800320a:	6818      	ldr	r0, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	785a      	ldrb	r2, [r3, #1]
 8003210:	4b60      	ldr	r3, [pc, #384]	; (8003394 <rtc_Config+0x2a8>)
 8003212:	fba3 1302 	umull	r1, r3, r3, r2
 8003216:	08d9      	lsrs	r1, r3, #3
 8003218:	460b      	mov	r3, r1
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	440b      	add	r3, r1
 800321e:	005b      	lsls	r3, r3, #1
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	b2db      	uxtb	r3, r3
 8003224:	021b      	lsls	r3, r3, #8
 8003226:	4a5a      	ldr	r2, [pc, #360]	; (8003390 <rtc_Config+0x2a4>)
 8003228:	4303      	orrs	r3, r0
 800322a:	6013      	str	r3, [r2, #0]
    RTC->TR |= ptrRtcHandler->RTC_Seconds/10  << RTC_TR_ST_Pos;
 800322c:	4b58      	ldr	r3, [pc, #352]	; (8003390 <rtc_Config+0x2a4>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	7892      	ldrb	r2, [r2, #2]
 8003234:	4957      	ldr	r1, [pc, #348]	; (8003394 <rtc_Config+0x2a8>)
 8003236:	fba1 1202 	umull	r1, r2, r1, r2
 800323a:	08d2      	lsrs	r2, r2, #3
 800323c:	b2d2      	uxtb	r2, r2
 800323e:	0112      	lsls	r2, r2, #4
 8003240:	4611      	mov	r1, r2
 8003242:	4a53      	ldr	r2, [pc, #332]	; (8003390 <rtc_Config+0x2a4>)
 8003244:	430b      	orrs	r3, r1
 8003246:	6013      	str	r3, [r2, #0]
    RTC->TR |= ptrRtcHandler->RTC_Seconds%10 << RTC_TR_SU_Pos;
 8003248:	4b51      	ldr	r3, [pc, #324]	; (8003390 <rtc_Config+0x2a4>)
 800324a:	6818      	ldr	r0, [r3, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	789a      	ldrb	r2, [r3, #2]
 8003250:	4b50      	ldr	r3, [pc, #320]	; (8003394 <rtc_Config+0x2a8>)
 8003252:	fba3 1302 	umull	r1, r3, r3, r2
 8003256:	08d9      	lsrs	r1, r3, #3
 8003258:	460b      	mov	r3, r1
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	440b      	add	r3, r1
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	b2db      	uxtb	r3, r3
 8003264:	4a4a      	ldr	r2, [pc, #296]	; (8003390 <rtc_Config+0x2a4>)
 8003266:	4303      	orrs	r3, r0
 8003268:	6013      	str	r3, [r2, #0]

    //Para el formato AM-PM
    RTC->TR |= ptrRtcHandler->RTC_AmPm << RTC_TR_PM_Pos;
 800326a:	4b49      	ldr	r3, [pc, #292]	; (8003390 <rtc_Config+0x2a4>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	7a52      	ldrb	r2, [r2, #9]
 8003272:	0592      	lsls	r2, r2, #22
 8003274:	4611      	mov	r1, r2
 8003276:	4a46      	ldr	r2, [pc, #280]	; (8003390 <rtc_Config+0x2a4>)
 8003278:	430b      	orrs	r3, r1
 800327a:	6013      	str	r3, [r2, #0]

    /* El registro RTC data register se encuentra en formato BCD,se realiza la division y
     * el modulo para obtener decenas y unidades.
     */

    RTC->DR |= ptrRtcHandler->RTC_Months%10 << RTC_DR_MU_Pos;
 800327c:	4b44      	ldr	r3, [pc, #272]	; (8003390 <rtc_Config+0x2a4>)
 800327e:	6858      	ldr	r0, [r3, #4]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	791a      	ldrb	r2, [r3, #4]
 8003284:	4b43      	ldr	r3, [pc, #268]	; (8003394 <rtc_Config+0x2a8>)
 8003286:	fba3 1302 	umull	r1, r3, r3, r2
 800328a:	08d9      	lsrs	r1, r3, #3
 800328c:	460b      	mov	r3, r1
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	b2db      	uxtb	r3, r3
 8003298:	021b      	lsls	r3, r3, #8
 800329a:	4a3d      	ldr	r2, [pc, #244]	; (8003390 <rtc_Config+0x2a4>)
 800329c:	4303      	orrs	r3, r0
 800329e:	6053      	str	r3, [r2, #4]
    RTC->DR |= ptrRtcHandler->RTC_Months/10 << RTC_DR_MT_Pos;
 80032a0:	4b3b      	ldr	r3, [pc, #236]	; (8003390 <rtc_Config+0x2a4>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	7912      	ldrb	r2, [r2, #4]
 80032a8:	493a      	ldr	r1, [pc, #232]	; (8003394 <rtc_Config+0x2a8>)
 80032aa:	fba1 1202 	umull	r1, r2, r1, r2
 80032ae:	08d2      	lsrs	r2, r2, #3
 80032b0:	b2d2      	uxtb	r2, r2
 80032b2:	0312      	lsls	r2, r2, #12
 80032b4:	4611      	mov	r1, r2
 80032b6:	4a36      	ldr	r2, [pc, #216]	; (8003390 <rtc_Config+0x2a4>)
 80032b8:	430b      	orrs	r3, r1
 80032ba:	6053      	str	r3, [r2, #4]
    RTC->DR |= ptrRtcHandler->RTC_Days/10 << RTC_DR_DT_Pos;
 80032bc:	4b34      	ldr	r3, [pc, #208]	; (8003390 <rtc_Config+0x2a4>)
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	78d2      	ldrb	r2, [r2, #3]
 80032c4:	4933      	ldr	r1, [pc, #204]	; (8003394 <rtc_Config+0x2a8>)
 80032c6:	fba1 1202 	umull	r1, r2, r1, r2
 80032ca:	08d2      	lsrs	r2, r2, #3
 80032cc:	b2d2      	uxtb	r2, r2
 80032ce:	0112      	lsls	r2, r2, #4
 80032d0:	4611      	mov	r1, r2
 80032d2:	4a2f      	ldr	r2, [pc, #188]	; (8003390 <rtc_Config+0x2a4>)
 80032d4:	430b      	orrs	r3, r1
 80032d6:	6053      	str	r3, [r2, #4]
    RTC->DR |= ptrRtcHandler->RTC_Days%10 << RTC_DR_DU_Pos;
 80032d8:	4b2d      	ldr	r3, [pc, #180]	; (8003390 <rtc_Config+0x2a4>)
 80032da:	6858      	ldr	r0, [r3, #4]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	78da      	ldrb	r2, [r3, #3]
 80032e0:	4b2c      	ldr	r3, [pc, #176]	; (8003394 <rtc_Config+0x2a8>)
 80032e2:	fba3 1302 	umull	r1, r3, r3, r2
 80032e6:	08d9      	lsrs	r1, r3, #3
 80032e8:	460b      	mov	r3, r1
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	4a26      	ldr	r2, [pc, #152]	; (8003390 <rtc_Config+0x2a4>)
 80032f6:	4303      	orrs	r3, r0
 80032f8:	6053      	str	r3, [r2, #4]
    RTC->DR |= ptrRtcHandler->RTC_Wdu<< RTC_DR_WDU_Pos;
 80032fa:	4b25      	ldr	r3, [pc, #148]	; (8003390 <rtc_Config+0x2a4>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	7a12      	ldrb	r2, [r2, #8]
 8003302:	0352      	lsls	r2, r2, #13
 8003304:	4611      	mov	r1, r2
 8003306:	4a22      	ldr	r2, [pc, #136]	; (8003390 <rtc_Config+0x2a4>)
 8003308:	430b      	orrs	r3, r1
 800330a:	6053      	str	r3, [r2, #4]

    /*El sistema por defecto tiene la fecha del año 2000, de este modo se resta 2000 al valor del handler
     * y se realiza la separacion de decenas y unidades porque los años se encuentran en formato BCD.
     */
    RTC->DR |= ((ptrRtcHandler->RTC_Years -2000)%10) << RTC_DR_YU_Pos;
 800330c:	4b20      	ldr	r3, [pc, #128]	; (8003390 <rtc_Config+0x2a4>)
 800330e:	6858      	ldr	r0, [r3, #4]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	88db      	ldrh	r3, [r3, #6]
 8003314:	f5a3 61fa 	sub.w	r1, r3, #2000	; 0x7d0
 8003318:	4b1f      	ldr	r3, [pc, #124]	; (8003398 <rtc_Config+0x2ac>)
 800331a:	fb83 2301 	smull	r2, r3, r3, r1
 800331e:	109a      	asrs	r2, r3, #2
 8003320:	17cb      	asrs	r3, r1, #31
 8003322:	1ad2      	subs	r2, r2, r3
 8003324:	4613      	mov	r3, r2
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	4413      	add	r3, r2
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	1aca      	subs	r2, r1, r3
 800332e:	0413      	lsls	r3, r2, #16
 8003330:	4a17      	ldr	r2, [pc, #92]	; (8003390 <rtc_Config+0x2a4>)
 8003332:	4303      	orrs	r3, r0
 8003334:	6053      	str	r3, [r2, #4]
    RTC->DR |= (ptrRtcHandler->RTC_Years - 2000)/10 << RTC_DR_YT_Pos;
 8003336:	4b16      	ldr	r3, [pc, #88]	; (8003390 <rtc_Config+0x2a4>)
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	88db      	ldrh	r3, [r3, #6]
 800333e:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 8003342:	4915      	ldr	r1, [pc, #84]	; (8003398 <rtc_Config+0x2ac>)
 8003344:	fb81 0103 	smull	r0, r1, r1, r3
 8003348:	1089      	asrs	r1, r1, #2
 800334a:	17db      	asrs	r3, r3, #31
 800334c:	1acb      	subs	r3, r1, r3
 800334e:	051b      	lsls	r3, r3, #20
 8003350:	490f      	ldr	r1, [pc, #60]	; (8003390 <rtc_Config+0x2a4>)
 8003352:	4313      	orrs	r3, r2
 8003354:	604b      	str	r3, [r1, #4]

    // Activamos nuevamente el real time clock
    RCC->BDCR |= RCC_BDCR_RTCEN;
 8003356:	4b0c      	ldr	r3, [pc, #48]	; (8003388 <rtc_Config+0x29c>)
 8003358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800335a:	4a0b      	ldr	r2, [pc, #44]	; (8003388 <rtc_Config+0x29c>)
 800335c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003360:	6713      	str	r3, [r2, #112]	; 0x70

    // Salimos del modo de inicializacion
    RTC->ISR &= ~RTC_ISR_INIT;
 8003362:	4b0b      	ldr	r3, [pc, #44]	; (8003390 <rtc_Config+0x2a4>)
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	4a0a      	ldr	r2, [pc, #40]	; (8003390 <rtc_Config+0x2a4>)
 8003368:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800336c:	60d3      	str	r3, [r2, #12]

    // Se habilita la proteccion de bits
    PWR->CR &= ~ PWR_CR_DBP;
 800336e:	4b07      	ldr	r3, [pc, #28]	; (800338c <rtc_Config+0x2a0>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a06      	ldr	r2, [pc, #24]	; (800338c <rtc_Config+0x2a0>)
 8003374:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003378:	6013      	str	r3, [r2, #0]

    // Se escribe una clave erronea para que write protection se bloquee
    RTC->WPR = (0xFF);
 800337a:	4b05      	ldr	r3, [pc, #20]	; (8003390 <rtc_Config+0x2a4>)
 800337c:	22ff      	movs	r2, #255	; 0xff
 800337e:	625a      	str	r2, [r3, #36]	; 0x24

}
 8003380:	bf00      	nop
 8003382:	370c      	adds	r7, #12
 8003384:	e00a      	b.n	800339c <rtc_Config+0x2b0>
 8003386:	bf00      	nop
 8003388:	40023800 	.word	0x40023800
 800338c:	40007000 	.word	0x40007000
 8003390:	40002800 	.word	0x40002800
 8003394:	cccccccd 	.word	0xcccccccd
 8003398:	66666667 	.word	0x66666667
 800339c:	46bd      	mov	sp, r7
 800339e:	bc80      	pop	{r7}
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop

080033a4 <read_Time>:

// Funcion que entrega un puntero para almacenar los resultados en el arreglo Tiempo
uint8_t* read_Time(void){
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0

	//Extraemos el dato de los registros y los desplazamos a la primera posicion

	RTC_UnidadesHoras = ((RTC->TR & RTC_TR_HU_Msk)>>RTC_TR_HU_Pos);
 80033a8:	4b36      	ldr	r3, [pc, #216]	; (8003484 <read_Time+0xe0>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	0c1b      	lsrs	r3, r3, #16
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	f003 030f 	and.w	r3, r3, #15
 80033b4:	b2da      	uxtb	r2, r3
 80033b6:	4b34      	ldr	r3, [pc, #208]	; (8003488 <read_Time+0xe4>)
 80033b8:	701a      	strb	r2, [r3, #0]
	RTC_DecenasHoras = ((RTC->TR & RTC_TR_HT_Msk)>> RTC_TR_HT_Pos);
 80033ba:	4b32      	ldr	r3, [pc, #200]	; (8003484 <read_Time+0xe0>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	0d1b      	lsrs	r3, r3, #20
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	f003 0303 	and.w	r3, r3, #3
 80033c6:	b2da      	uxtb	r2, r3
 80033c8:	4b30      	ldr	r3, [pc, #192]	; (800348c <read_Time+0xe8>)
 80033ca:	701a      	strb	r2, [r3, #0]
	RTC_UnidadesMinutos = ((RTC->TR & RTC_TR_MNU_Msk)>>RTC_TR_MNU_Pos);
 80033cc:	4b2d      	ldr	r3, [pc, #180]	; (8003484 <read_Time+0xe0>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	0a1b      	lsrs	r3, r3, #8
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	f003 030f 	and.w	r3, r3, #15
 80033d8:	b2da      	uxtb	r2, r3
 80033da:	4b2d      	ldr	r3, [pc, #180]	; (8003490 <read_Time+0xec>)
 80033dc:	701a      	strb	r2, [r3, #0]
	RTC_DecenasMinutos = ((RTC->TR & RTC_TR_MNT_Msk)>>RTC_TR_MNT_Pos);
 80033de:	4b29      	ldr	r3, [pc, #164]	; (8003484 <read_Time+0xe0>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	0b1b      	lsrs	r3, r3, #12
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	4b29      	ldr	r3, [pc, #164]	; (8003494 <read_Time+0xf0>)
 80033ee:	701a      	strb	r2, [r3, #0]
	RTC_UnidadesSegundos = ((RTC->TR & RTC_TR_SU_Msk)>>RTC_TR_SU_Pos);
 80033f0:	4b24      	ldr	r3, [pc, #144]	; (8003484 <read_Time+0xe0>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	b2da      	uxtb	r2, r3
 80033fc:	4b26      	ldr	r3, [pc, #152]	; (8003498 <read_Time+0xf4>)
 80033fe:	701a      	strb	r2, [r3, #0]
	RTC_DecenasSegundos = ((RTC->TR & RTC_TR_ST_Msk)>>RTC_TR_ST_Pos);
 8003400:	4b20      	ldr	r3, [pc, #128]	; (8003484 <read_Time+0xe0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	091b      	lsrs	r3, r3, #4
 8003406:	b2db      	uxtb	r3, r3
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	b2da      	uxtb	r2, r3
 800340e:	4b23      	ldr	r3, [pc, #140]	; (800349c <read_Time+0xf8>)
 8003410:	701a      	strb	r2, [r3, #0]
    RTC_AmPm = ((RTC->TR & RTC_TR_PM_Msk)>>RTC_TR_PM_Pos);
 8003412:	4b1c      	ldr	r3, [pc, #112]	; (8003484 <read_Time+0xe0>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	0d9b      	lsrs	r3, r3, #22
 8003418:	b2db      	uxtb	r3, r3
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	b2da      	uxtb	r2, r3
 8003420:	4b1f      	ldr	r3, [pc, #124]	; (80034a0 <read_Time+0xfc>)
 8003422:	701a      	strb	r2, [r3, #0]

    //Se almacenan los datos en el arreglo
    time[0] = (RTC_DecenasSegundos * 10) + RTC_UnidadesSegundos ;
 8003424:	4b1d      	ldr	r3, [pc, #116]	; (800349c <read_Time+0xf8>)
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	461a      	mov	r2, r3
 800342a:	0092      	lsls	r2, r2, #2
 800342c:	4413      	add	r3, r2
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	b2da      	uxtb	r2, r3
 8003432:	4b19      	ldr	r3, [pc, #100]	; (8003498 <read_Time+0xf4>)
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	4413      	add	r3, r2
 8003438:	b2da      	uxtb	r2, r3
 800343a:	4b1a      	ldr	r3, [pc, #104]	; (80034a4 <read_Time+0x100>)
 800343c:	701a      	strb	r2, [r3, #0]
    time[1] = (RTC_DecenasMinutos * 10) + RTC_UnidadesMinutos;
 800343e:	4b15      	ldr	r3, [pc, #84]	; (8003494 <read_Time+0xf0>)
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	461a      	mov	r2, r3
 8003444:	0092      	lsls	r2, r2, #2
 8003446:	4413      	add	r3, r2
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	b2da      	uxtb	r2, r3
 800344c:	4b10      	ldr	r3, [pc, #64]	; (8003490 <read_Time+0xec>)
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	4413      	add	r3, r2
 8003452:	b2da      	uxtb	r2, r3
 8003454:	4b13      	ldr	r3, [pc, #76]	; (80034a4 <read_Time+0x100>)
 8003456:	705a      	strb	r2, [r3, #1]
    time[2] = (RTC_DecenasHoras * 10) +  RTC_UnidadesHoras;
 8003458:	4b0c      	ldr	r3, [pc, #48]	; (800348c <read_Time+0xe8>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	461a      	mov	r2, r3
 800345e:	0092      	lsls	r2, r2, #2
 8003460:	4413      	add	r3, r2
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	b2da      	uxtb	r2, r3
 8003466:	4b08      	ldr	r3, [pc, #32]	; (8003488 <read_Time+0xe4>)
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	4413      	add	r3, r2
 800346c:	b2da      	uxtb	r2, r3
 800346e:	4b0d      	ldr	r3, [pc, #52]	; (80034a4 <read_Time+0x100>)
 8003470:	709a      	strb	r2, [r3, #2]
    time[3] = RTC_AmPm;
 8003472:	4b0b      	ldr	r3, [pc, #44]	; (80034a0 <read_Time+0xfc>)
 8003474:	781a      	ldrb	r2, [r3, #0]
 8003476:	4b0b      	ldr	r3, [pc, #44]	; (80034a4 <read_Time+0x100>)
 8003478:	70da      	strb	r2, [r3, #3]

     return time;
 800347a:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <read_Time+0x100>)
}
 800347c:	4618      	mov	r0, r3
 800347e:	46bd      	mov	sp, r7
 8003480:	bc80      	pop	{r7}
 8003482:	4770      	bx	lr
 8003484:	40002800 	.word	0x40002800
 8003488:	20003cc9 	.word	0x20003cc9
 800348c:	20003cca 	.word	0x20003cca
 8003490:	20003ccb 	.word	0x20003ccb
 8003494:	20003ccc 	.word	0x20003ccc
 8003498:	20003ccd 	.word	0x20003ccd
 800349c:	20003cce 	.word	0x20003cce
 80034a0:	20003ccf 	.word	0x20003ccf
 80034a4:	20003cbc 	.word	0x20003cbc

080034a8 <read_Date>:

// Funcion que entrega un puntero para almacenar los resultados en el arreglo Date
uint8_t* read_Date(void){
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0

	//Extraemos el dato de los registros y los desplazamos a la primera posicion

	RTC_diaDecenas = ((RTC->DR & RTC_DR_DT_Msk)>> RTC_DR_DT_Pos);
 80034ac:	4b38      	ldr	r3, [pc, #224]	; (8003590 <read_Date+0xe8>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	091b      	lsrs	r3, r3, #4
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	f003 0303 	and.w	r3, r3, #3
 80034b8:	b2da      	uxtb	r2, r3
 80034ba:	4b36      	ldr	r3, [pc, #216]	; (8003594 <read_Date+0xec>)
 80034bc:	701a      	strb	r2, [r3, #0]
    RTC_diaUnidades = ((RTC->DR & RTC_DR_DU_Msk)>>RTC_DR_DU_Pos);
 80034be:	4b34      	ldr	r3, [pc, #208]	; (8003590 <read_Date+0xe8>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	f003 030f 	and.w	r3, r3, #15
 80034c8:	b2da      	uxtb	r2, r3
 80034ca:	4b33      	ldr	r3, [pc, #204]	; (8003598 <read_Date+0xf0>)
 80034cc:	701a      	strb	r2, [r3, #0]
    RTC_añoUnidades = ((RTC->DR & RTC_DR_YU_Msk)>>RTC_DR_YU_Pos);
 80034ce:	4b30      	ldr	r3, [pc, #192]	; (8003590 <read_Date+0xe8>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	0c1b      	lsrs	r3, r3, #16
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	f003 030f 	and.w	r3, r3, #15
 80034da:	b2da      	uxtb	r2, r3
 80034dc:	4b2f      	ldr	r3, [pc, #188]	; (800359c <read_Date+0xf4>)
 80034de:	701a      	strb	r2, [r3, #0]
    RTC_añoDecenas = ((RTC->DR & RTC_DR_YT_Msk)>>RTC_DR_YT_Pos);
 80034e0:	4b2b      	ldr	r3, [pc, #172]	; (8003590 <read_Date+0xe8>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	0d1b      	lsrs	r3, r3, #20
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	f003 030f 	and.w	r3, r3, #15
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	4b2c      	ldr	r3, [pc, #176]	; (80035a0 <read_Date+0xf8>)
 80034f0:	701a      	strb	r2, [r3, #0]
    RTC_mes = (((RTC->DR & RTC_DR_MT_Msk)>>RTC_DR_MT_Pos)*10) + (((RTC->DR & RTC_DR_MU_Msk)>>RTC_DR_MU_Pos)%10);
 80034f2:	4b27      	ldr	r3, [pc, #156]	; (8003590 <read_Date+0xe8>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	0b1b      	lsrs	r3, r3, #12
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	461a      	mov	r2, r3
 8003502:	0092      	lsls	r2, r2, #2
 8003504:	4413      	add	r3, r2
 8003506:	005b      	lsls	r3, r3, #1
 8003508:	b2d8      	uxtb	r0, r3
 800350a:	4b21      	ldr	r3, [pc, #132]	; (8003590 <read_Date+0xe8>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	0a1b      	lsrs	r3, r3, #8
 8003510:	f003 010f 	and.w	r1, r3, #15
 8003514:	4b23      	ldr	r3, [pc, #140]	; (80035a4 <read_Date+0xfc>)
 8003516:	fba3 2301 	umull	r2, r3, r3, r1
 800351a:	08da      	lsrs	r2, r3, #3
 800351c:	4613      	mov	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4413      	add	r3, r2
 8003522:	005b      	lsls	r3, r3, #1
 8003524:	1aca      	subs	r2, r1, r3
 8003526:	b2d3      	uxtb	r3, r2
 8003528:	4403      	add	r3, r0
 800352a:	b2da      	uxtb	r2, r3
 800352c:	4b1e      	ldr	r3, [pc, #120]	; (80035a8 <read_Date+0x100>)
 800352e:	701a      	strb	r2, [r3, #0]
    RTC_wdu = (RTC->DR & RTC_DR_WDU_Msk)>>RTC_DR_WDU_Pos;
 8003530:	4b17      	ldr	r3, [pc, #92]	; (8003590 <read_Date+0xe8>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	0b5b      	lsrs	r3, r3, #13
 8003536:	b2db      	uxtb	r3, r3
 8003538:	f003 0307 	and.w	r3, r3, #7
 800353c:	b2da      	uxtb	r2, r3
 800353e:	4b1b      	ldr	r3, [pc, #108]	; (80035ac <read_Date+0x104>)
 8003540:	701a      	strb	r2, [r3, #0]

    // Se almacenan los datos en el arreglo
    date[0] = (RTC_diaDecenas * 10) + RTC_diaUnidades;
 8003542:	4b14      	ldr	r3, [pc, #80]	; (8003594 <read_Date+0xec>)
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	461a      	mov	r2, r3
 8003548:	0092      	lsls	r2, r2, #2
 800354a:	4413      	add	r3, r2
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	b2da      	uxtb	r2, r3
 8003550:	4b11      	ldr	r3, [pc, #68]	; (8003598 <read_Date+0xf0>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	4413      	add	r3, r2
 8003556:	b2da      	uxtb	r2, r3
 8003558:	4b15      	ldr	r3, [pc, #84]	; (80035b0 <read_Date+0x108>)
 800355a:	701a      	strb	r2, [r3, #0]
    date[1] = RTC_mes;
 800355c:	4b12      	ldr	r3, [pc, #72]	; (80035a8 <read_Date+0x100>)
 800355e:	781a      	ldrb	r2, [r3, #0]
 8003560:	4b13      	ldr	r3, [pc, #76]	; (80035b0 <read_Date+0x108>)
 8003562:	705a      	strb	r2, [r3, #1]
    date[2] = (RTC_añoDecenas * 10) + RTC_añoUnidades;
 8003564:	4b0e      	ldr	r3, [pc, #56]	; (80035a0 <read_Date+0xf8>)
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	461a      	mov	r2, r3
 800356a:	0092      	lsls	r2, r2, #2
 800356c:	4413      	add	r3, r2
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	b2da      	uxtb	r2, r3
 8003572:	4b0a      	ldr	r3, [pc, #40]	; (800359c <read_Date+0xf4>)
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	4413      	add	r3, r2
 8003578:	b2da      	uxtb	r2, r3
 800357a:	4b0d      	ldr	r3, [pc, #52]	; (80035b0 <read_Date+0x108>)
 800357c:	709a      	strb	r2, [r3, #2]
    date[3] = RTC_wdu;
 800357e:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <read_Date+0x104>)
 8003580:	781a      	ldrb	r2, [r3, #0]
 8003582:	4b0b      	ldr	r3, [pc, #44]	; (80035b0 <read_Date+0x108>)
 8003584:	70da      	strb	r2, [r3, #3]

    return date;
 8003586:	4b0a      	ldr	r3, [pc, #40]	; (80035b0 <read_Date+0x108>)

}
 8003588:	4618      	mov	r0, r3
 800358a:	46bd      	mov	sp, r7
 800358c:	bc80      	pop	{r7}
 800358e:	4770      	bx	lr
 8003590:	40002800 	.word	0x40002800
 8003594:	20003cd1 	.word	0x20003cd1
 8003598:	20003cd0 	.word	0x20003cd0
 800359c:	20003cd3 	.word	0x20003cd3
 80035a0:	20003cd4 	.word	0x20003cd4
 80035a4:	cccccccd 	.word	0xcccccccd
 80035a8:	20003cd2 	.word	0x20003cd2
 80035ac:	20003cd5 	.word	0x20003cd5
 80035b0:	20003cc4 	.word	0x20003cc4

080035b4 <__NVIC_EnableIRQ>:
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	db0b      	blt.n	80035de <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035c6:	79fb      	ldrb	r3, [r7, #7]
 80035c8:	f003 021f 	and.w	r2, r3, #31
 80035cc:	4906      	ldr	r1, [pc, #24]	; (80035e8 <__NVIC_EnableIRQ+0x34>)
 80035ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d2:	095b      	lsrs	r3, r3, #5
 80035d4:	2001      	movs	r0, #1
 80035d6:	fa00 f202 	lsl.w	r2, r0, r2
 80035da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bc80      	pop	{r7}
 80035e6:	4770      	bx	lr
 80035e8:	e000e100 	.word	0xe000e100

080035ec <USART_Config>:
 */

// Esta variable es necesaria para las interrupciones del USART 2 y 6.
uint8_t auxRxData = 0;

void USART_Config(USART_Handler_t *ptrUsartHandler){
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80035f4:	b672      	cpsid	i
}
 80035f6:	bf00      	nop
	__disable_irq();

	/* 1. Activamos la señal de reloj que viene desde el BUS al que pertenece el periferico */
	/* Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6) */
    /* 1.1 Configuramos el USART1 */
	if(ptrUsartHandler->ptrUSARTx == USART1){
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a8c      	ldr	r2, [pc, #560]	; (8003830 <USART_Config+0x244>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d106      	bne.n	8003610 <USART_Config+0x24>
		RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8003602:	4b8c      	ldr	r3, [pc, #560]	; (8003834 <USART_Config+0x248>)
 8003604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003606:	4a8b      	ldr	r2, [pc, #556]	; (8003834 <USART_Config+0x248>)
 8003608:	f043 0310 	orr.w	r3, r3, #16
 800360c:	6453      	str	r3, [r2, #68]	; 0x44
 800360e:	e016      	b.n	800363e <USART_Config+0x52>
	}else if(ptrUsartHandler->ptrUSARTx == USART6){
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a88      	ldr	r2, [pc, #544]	; (8003838 <USART_Config+0x24c>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d106      	bne.n	8003628 <USART_Config+0x3c>
		/*Configuramos el USART 6 que está en el mismo bus del USART 1 */
		RCC->APB2ENR |= RCC_APB2ENR_USART6EN;
 800361a:	4b86      	ldr	r3, [pc, #536]	; (8003834 <USART_Config+0x248>)
 800361c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361e:	4a85      	ldr	r2, [pc, #532]	; (8003834 <USART_Config+0x248>)
 8003620:	f043 0320 	orr.w	r3, r3, #32
 8003624:	6453      	str	r3, [r2, #68]	; 0x44
 8003626:	e00a      	b.n	800363e <USART_Config+0x52>
		// Luego el USART 2 que está en el bus 1.
	}else if(ptrUsartHandler->ptrUSARTx == USART2){
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a83      	ldr	r2, [pc, #524]	; (800383c <USART_Config+0x250>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d105      	bne.n	800363e <USART_Config+0x52>
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8003632:	4b80      	ldr	r3, [pc, #512]	; (8003834 <USART_Config+0x248>)
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	4a7f      	ldr	r2, [pc, #508]	; (8003834 <USART_Config+0x248>)
 8003638:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800363c:	6413      	str	r3, [r2, #64]	; 0x40
	/* Configuracion del Baudrate (registro BRR) */
	/* Configuramos el modo: only TX, only RX, o RXTX */
	/* Por ultimo activamos el modulo USART cuando todo esta correctamente configurado */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuración desde cero
	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2200      	movs	r2, #0
 8003644:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2200      	movs	r2, #0
 800364c:	611a      	str	r2, [r3, #16]

	// 2.2 Configuracion del Parity:
	// Verificamos si el parity esta activado o no
    // Tenga cuidado, el parity hace parte del tamaño de los datos...
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE){
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	79db      	ldrb	r3, [r3, #7]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d025      	beq.n	80036a2 <USART_Config+0xb6>

		// Verificamos si se ha seleccionado ODD or EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_EVEN){
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	79db      	ldrb	r3, [r3, #7]
 800365a:	2b02      	cmp	r3, #2
 800365c:	d110      	bne.n	8003680 <USART_Config+0x94>
			// Es even, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_PS);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68da      	ldr	r2, [r3, #12]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800366c:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PCE;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68da      	ldr	r2, [r3, #12]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800367c:	60da      	str	r2, [r3, #12]
 800367e:	e018      	b.n	80036b2 <USART_Config+0xc6>

		}else{
			// Si es "else" significa que la paridad seleccionada es ODD, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68da      	ldr	r2, [r3, #12]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800368e:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PCE;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68da      	ldr	r2, [r3, #12]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800369e:	60da      	str	r2, [r3, #12]
 80036a0:	e007      	b.n	80036b2 <USART_Config+0xc6>
		}
	}else{
		// Si llegamos aca, es porque no deseamos tener el parity-check
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68da      	ldr	r2, [r3, #12]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036b0:	60da      	str	r2, [r3, #12]
	}

	// 2.3 Configuramos el tamaño del dato
	if(ptrUsartHandler->USART_Config.USART_datasize ==USART_DATASIZE_8BIT){
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	799b      	ldrb	r3, [r3, #6]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d115      	bne.n	80036e6 <USART_Config+0xfa>

	    	// Inicialmente debe corroborarse si se quiere o no la paridad.
	    	if (ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_NONE){
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	79db      	ldrb	r3, [r3, #7]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d108      	bne.n	80036d4 <USART_Config+0xe8>
	    		// Si se quieren datos de 8 bits.
	    		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	68da      	ldr	r2, [r3, #12]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80036d0:	60da      	str	r2, [r3, #12]
 80036d2:	e010      	b.n	80036f6 <USART_Config+0x10a>
	    	}
	    	else{
	    		// Si la partidad esta activada, se agrega un BIT adicional.
	    		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68da      	ldr	r2, [r3, #12]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80036e2:	60da      	str	r2, [r3, #12]
 80036e4:	e007      	b.n	80036f6 <USART_Config+0x10a>
	    	}
	    }
	    else{
	    	// Se configuran 9 bits para el tamaño.
	    	ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	68da      	ldr	r2, [r3, #12]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80036f4:	60da      	str	r2, [r3, #12]
	    }

	// 2.4 Configuramos los stop bits (SFR USART_CR2)
	switch(ptrUsartHandler->USART_Config.USART_stopbits){
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	7a1b      	ldrb	r3, [r3, #8]
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d84e      	bhi.n	800379c <USART_Config+0x1b0>
 80036fe:	a201      	add	r2, pc, #4	; (adr r2, 8003704 <USART_Config+0x118>)
 8003700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003704:	08003715 	.word	0x08003715
 8003708:	08003737 	.word	0x08003737
 800370c:	08003759 	.word	0x08003759
 8003710:	0800377b 	.word	0x0800377b
	case USART_STOPBIT_1: {
		// Debemos cargar el valor 0b00 en los dos bits de STOP
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(USART_CR2_STOP_0);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	691a      	ldr	r2, [r3, #16]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003722:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(USART_CR2_STOP_1);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	691a      	ldr	r2, [r3, #16]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003732:	611a      	str	r2, [r3, #16]
		break;
 8003734:	e043      	b.n	80037be <USART_Config+0x1d2>
	}
	case USART_STOPBIT_0_5: {
		// Debemos cargar el valor 0b01 en los dos bits de STOP
		ptrUsartHandler->ptrUSARTx->CR2 |= (USART_CR2_STOP_0);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	691a      	ldr	r2, [r3, #16]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003744:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(USART_CR2_STOP_1);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	691a      	ldr	r2, [r3, #16]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003754:	611a      	str	r2, [r3, #16]
		break;
 8003756:	e032      	b.n	80037be <USART_Config+0x1d2>
	}
	case USART_STOPBIT_2: {
		// Debemos cargar el valor 0b10 en los dos bits de STOP
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(USART_CR2_STOP_0);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	691a      	ldr	r2, [r3, #16]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003766:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (USART_CR2_STOP_1);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	691a      	ldr	r2, [r3, #16]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003776:	611a      	str	r2, [r3, #16]
		break;
 8003778:	e021      	b.n	80037be <USART_Config+0x1d2>
	}
	case USART_STOPBIT_1_5: {
		// Debemos cargar el valor 0b11 en los dos bits de STOP
		ptrUsartHandler->ptrUSARTx->CR2 |= (USART_CR2_STOP_0);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	691a      	ldr	r2, [r3, #16]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003788:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (USART_CR2_STOP_1);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	691a      	ldr	r2, [r3, #16]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003798:	611a      	str	r2, [r3, #16]
		break;
 800379a:	e010      	b.n	80037be <USART_Config+0x1d2>
	}
	default: {
		// En el caso por defecto seleccionamos 1 bit de parada
		// Escriba acá su código
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(USART_CR2_STOP_0);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	691a      	ldr	r2, [r3, #16]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80037aa:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(USART_CR2_STOP_1);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	691a      	ldr	r2, [r3, #16]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037ba:	611a      	str	r2, [r3, #16]
		break;
 80037bc:	bf00      	nop
	 * decida utilizar el usuario. La función getConfig() retorna esta
	 * frecuencia en que se encuentra actualmente el reloj del sistema PLL,
	 * por tanto, se considera un condicional que incluye los cálculos para
	 * la frecuencia de 100 MHz y por defecto recurre a la frecuencia natural.
	 */
	if(actualFrecuency == 100000000){
 80037be:	f7ff f9c3 	bl	8002b48 <getConfigPLL>
 80037c2:	4603      	mov	r3, r0
 80037c4:	4a1e      	ldr	r2, [pc, #120]	; (8003840 <USART_Config+0x254>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d11d      	bne.n	8003806 <USART_Config+0x21a>
		// Ver tabla de valores (Tabla 73), Frec = 16MHz, overr = 0;
		if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_9600){
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	795b      	ldrb	r3, [r3, #5]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d105      	bne.n	80037de <USART_Config+0x1f2>
			// El valor a cargar es 651.041 -> Mantiza = 651,fraction = 0.041
			// Mantiza = 651 = 0x28b, fraction = 16 * 0.041 = 1
			// Valor a cargar 0x28B1
			// Configurando el Baudrate generator para una velocidad de 9600bps
			ptrUsartHandler->ptrUSARTx->BRR = 0x28B1;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f642 02b1 	movw	r2, #10417	; 0x28b1
 80037da:	609a      	str	r2, [r3, #8]
 80037dc:	e03a      	b.n	8003854 <USART_Config+0x268>
		}

		else if (ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_19200) {
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	795b      	ldrb	r3, [r3, #5]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d105      	bne.n	80037f2 <USART_Config+0x206>
			// El valor a cargar es 325.520 -> Mantiza = 325,fraction = 0.520
			// Mantiza = 325 = 0x145, fraction = 16 * 0.520 = 8
			// Valor a cargar 0x1458
			ptrUsartHandler->ptrUSARTx->BRR = 0x1458;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f241 4258 	movw	r2, #5208	; 0x1458
 80037ee:	609a      	str	r2, [r3, #8]
 80037f0:	e030      	b.n	8003854 <USART_Config+0x268>
		}

		else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_115200){
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	795b      	ldrb	r3, [r3, #5]
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d12c      	bne.n	8003854 <USART_Config+0x268>
			// El valor a cargar es 54.253 -> Mantiza = 54,fraction = 0.253
			// Mantiza = 54 = 0x36, fraction = 16 * 0.253 = 4.
			ptrUsartHandler->ptrUSARTx->BRR = 0x364;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f44f 7259 	mov.w	r2, #868	; 0x364
 8003802:	609a      	str	r2, [r3, #8]
 8003804:	e026      	b.n	8003854 <USART_Config+0x268>
		}
	// Caso por defecto de 16 MHz.
	}else{
		// Ver tabla de valores (Tabla 73), Frec = 16MHz, overr = 0;
		if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_9600){
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	795b      	ldrb	r3, [r3, #5]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d105      	bne.n	800381a <USART_Config+0x22e>
			// El valor a cargar es 104.1875 -> Mantiza = 104,fraction = 0.1875
			// Mantiza = 104 = 0x68, fraction = 16 * 0.1875 = 3
			// Valor a cargar 0x0683
			// Configurando el Baudrate generator para una velocidad de 9600bps
			ptrUsartHandler->ptrUSARTx->BRR = 0x0683;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f240 6283 	movw	r2, #1667	; 0x683
 8003816:	609a      	str	r2, [r3, #8]
 8003818:	e01c      	b.n	8003854 <USART_Config+0x268>
		}

		else if (ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_19200) {
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	795b      	ldrb	r3, [r3, #5]
 800381e:	2b01      	cmp	r3, #1
 8003820:	d110      	bne.n	8003844 <USART_Config+0x258>
			// El valor a cargar es 52.0625 -> Mantiza = 52,fraction = 0.0625
			// Mantiza = 52 = 0x34, fraction = 16 * 0.0625 = 1
			// Escriba acá su código y los comentarios que faltan
			// Valor a cargar 0x0341
			ptrUsartHandler->ptrUSARTx->BRR = 0x0341;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f240 3241 	movw	r2, #833	; 0x341
 800382a:	609a      	str	r2, [r3, #8]
 800382c:	e012      	b.n	8003854 <USART_Config+0x268>
 800382e:	bf00      	nop
 8003830:	40011000 	.word	0x40011000
 8003834:	40023800 	.word	0x40023800
 8003838:	40011400 	.word	0x40011400
 800383c:	40004400 	.word	0x40004400
 8003840:	05f5e100 	.word	0x05f5e100
		}

		else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_115200){
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	795b      	ldrb	r3, [r3, #5]
 8003848:	2b02      	cmp	r3, #2
 800384a:	d103      	bne.n	8003854 <USART_Config+0x268>
			// Escriba acá su código y los comentarios que faltan
			// El valor a cargar es 8.6875 -> Mantiza = 8,fraction = 0.6875
			// Mantiza = 8 = 0x8, fraction = 16 * 0.6875 = 11 = B.
			ptrUsartHandler->ptrUSARTx->BRR = 0x008B;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	228b      	movs	r2, #139	; 0x8b
 8003852:	609a      	str	r2, [r3, #8]
		}
	}

	// 2.6 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler->USART_Config.USART_mode){
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	791b      	ldrb	r3, [r3, #4]
 8003858:	2b03      	cmp	r3, #3
 800385a:	d847      	bhi.n	80038ec <USART_Config+0x300>
 800385c:	a201      	add	r2, pc, #4	; (adr r2, 8003864 <USART_Config+0x278>)
 800385e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003862:	bf00      	nop
 8003864:	08003875 	.word	0x08003875
 8003868:	08003887 	.word	0x08003887
 800386c:	08003899 	.word	0x08003899
 8003870:	080038bb 	.word	0x080038bb
	case USART_MODE_TX:
	{
		// Activamos la parte del sistema encargada de enviar
		ptrUsartHandler->ptrUSARTx->CR1 |=	USART_CR1_TE;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68da      	ldr	r2, [r3, #12]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f042 0208 	orr.w	r2, r2, #8
 8003882:	60da      	str	r2, [r3, #12]
		break;
 8003884:	e04b      	b.n	800391e <USART_Config+0x332>
	}
	case USART_MODE_RX:
	{
		// Activamos la parte del sistema encargada de recibir
		ptrUsartHandler->ptrUSARTx->CR1 |=	USART_CR1_RE;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68da      	ldr	r2, [r3, #12]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f042 0204 	orr.w	r2, r2, #4
 8003894:	60da      	str	r2, [r3, #12]
		break;
 8003896:	e042      	b.n	800391e <USART_Config+0x332>
	}
	case USART_MODE_RXTX:
	{
		// Activamos ambas partes, tanto transmision como recepcion
		ptrUsartHandler->ptrUSARTx->CR1 |=	USART_CR1_TE;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68da      	ldr	r2, [r3, #12]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f042 0208 	orr.w	r2, r2, #8
 80038a6:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |=	USART_CR1_RE;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68da      	ldr	r2, [r3, #12]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f042 0204 	orr.w	r2, r2, #4
 80038b6:	60da      	str	r2, [r3, #12]
		break;
 80038b8:	e031      	b.n	800391e <USART_Config+0x332>
	}
	case USART_MODE_DISABLE:
	{
		// Desactivamos ambos canales
		// Escriba acá su código
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68da      	ldr	r2, [r3, #12]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0204 	bic.w	r2, r2, #4
 80038c8:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68da      	ldr	r2, [r3, #12]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f022 0208 	bic.w	r2, r2, #8
 80038d8:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68da      	ldr	r2, [r3, #12]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038e8:	60da      	str	r2, [r3, #12]
		break;
 80038ea:	e018      	b.n	800391e <USART_Config+0x332>
	}

	default:
	{
		// Actuando por defecto, desactivamos ambos canales
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	68da      	ldr	r2, [r3, #12]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 0204 	bic.w	r2, r2, #4
 80038fa:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68da      	ldr	r2, [r3, #12]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0208 	bic.w	r2, r2, #8
 800390a:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68da      	ldr	r2, [r3, #12]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800391a:	60da      	str	r2, [r3, #12]
		break;
 800391c:	bf00      	nop
	}
	}

	// 2.7 Activamos el módulo serial.
	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE){
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	791b      	ldrb	r3, [r3, #4]
 8003922:	2b03      	cmp	r3, #3
 8003924:	d007      	beq.n	8003936 <USART_Config+0x34a>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68da      	ldr	r2, [r3, #12]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003934:	60da      	str	r2, [r3, #12]
	}
	// Se verifica la activación de la interrupcion Rx
	if (ptrUsartHandler->ptrUSARTx == USART1){
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a28      	ldr	r2, [pc, #160]	; (80039dc <USART_Config+0x3f0>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d03a      	beq.n	80039b6 <USART_Config+0x3ca>
	}

	/* 1.2 Configuramos el USART2 */
	else if (ptrUsartHandler->ptrUSARTx == USART2) {
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a26      	ldr	r2, [pc, #152]	; (80039e0 <USART_Config+0x3f4>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d118      	bne.n	800397c <USART_Config+0x390>
		if (ptrUsartHandler->USART_Config.USART_enableIntRX == USART_RX_INTERRUP_ENABLE) {
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	7a5b      	ldrb	r3, [r3, #9]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d10b      	bne.n	800396a <USART_Config+0x37e>
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	68da      	ldr	r2, [r3, #12]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f042 0220 	orr.w	r2, r2, #32
 8003960:	60da      	str	r2, [r3, #12]
			NVIC_EnableIRQ(USART2_IRQn);
 8003962:	2026      	movs	r0, #38	; 0x26
 8003964:	f7ff fe26 	bl	80035b4 <__NVIC_EnableIRQ>
 8003968:	e025      	b.n	80039b6 <USART_Config+0x3ca>
		} else {
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	68da      	ldr	r2, [r3, #12]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0220 	bic.w	r2, r2, #32
 8003978:	60da      	str	r2, [r3, #12]
 800397a:	e01c      	b.n	80039b6 <USART_Config+0x3ca>
		}
	}

	/* 1.3 Configuramos el USART6 */
	else if (ptrUsartHandler->ptrUSARTx == USART6) {
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a18      	ldr	r2, [pc, #96]	; (80039e4 <USART_Config+0x3f8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d117      	bne.n	80039b6 <USART_Config+0x3ca>
		if (ptrUsartHandler->USART_Config.USART_enableIntRX == USART_RX_INTERRUP_ENABLE) {
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	7a5b      	ldrb	r3, [r3, #9]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d10b      	bne.n	80039a6 <USART_Config+0x3ba>
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f042 0220 	orr.w	r2, r2, #32
 800399c:	60da      	str	r2, [r3, #12]
			NVIC_EnableIRQ(USART6_IRQn);
 800399e:	2047      	movs	r0, #71	; 0x47
 80039a0:	f7ff fe08 	bl	80035b4 <__NVIC_EnableIRQ>
 80039a4:	e007      	b.n	80039b6 <USART_Config+0x3ca>
		} else {
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	68da      	ldr	r2, [r3, #12]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 0220 	bic.w	r2, r2, #32
 80039b4:	60da      	str	r2, [r3, #12]
		}
	}

	// 2.8 Activamos el módulo serial.
	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE){
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	791b      	ldrb	r3, [r3, #4]
 80039ba:	2b03      	cmp	r3, #3
 80039bc:	d007      	beq.n	80039ce <USART_Config+0x3e2>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68da      	ldr	r2, [r3, #12]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039cc:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80039ce:	b662      	cpsie	i
}
 80039d0:	bf00      	nop
	}

	// Activamos las interrupciones globales
	__enable_irq();
}
 80039d2:	bf00      	nop
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	40011000 	.word	0x40011000
 80039e0:	40004400 	.word	0x40004400
 80039e4:	40011400 	.word	0x40011400

080039e8 <usart2Rx_Callback>:

/* Similar a como se hizo con las EXTI, se crean los callbacks para los USART */

__attribute__((weak)) void usart2Rx_Callback(void){
 80039e8:	b480      	push	{r7}
 80039ea:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the usart2Rx_Callback could be implemented in the main file
	   */
	__NOP();
 80039ec:	bf00      	nop
}
 80039ee:	bf00      	nop
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bc80      	pop	{r7}
 80039f4:	4770      	bx	lr

080039f6 <writeChar>:
	   */
	__NOP();
}

/* funcion para escribir un solo char */
int writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend ){
 80039f6:	b480      	push	{r7}
 80039f8:	b083      	sub	sp, #12
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
 80039fe:	6039      	str	r1, [r7, #0]
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 8003a00:	e000      	b.n	8003a04 <writeChar+0xe>
		__NOP();
 8003a02:	bf00      	nop
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d0f7      	beq.n	8003a02 <writeChar+0xc>
	}

	ptrUsartHandler->ptrUSARTx->DR = dataToSend;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	605a      	str	r2, [r3, #4]

	return dataToSend;
 8003a1a:	683b      	ldr	r3, [r7, #0]
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc80      	pop	{r7}
 8003a24:	4770      	bx	lr

08003a26 <writeMsg>:

// función para escribir un mensaje
void writeMsg(USART_Handler_t *ptrUsartHandler, char *msgToSend){
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b082      	sub	sp, #8
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
 8003a2e:	6039      	str	r1, [r7, #0]
	while(*msgToSend != '\0'){
 8003a30:	e008      	b.n	8003a44 <writeMsg+0x1e>
		writeChar(ptrUsartHandler, *msgToSend);
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	4619      	mov	r1, r3
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f7ff ffdc 	bl	80039f6 <writeChar>
		msgToSend++;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	3301      	adds	r3, #1
 8003a42:	603b      	str	r3, [r7, #0]
	while(*msgToSend != '\0'){
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1f2      	bne.n	8003a32 <writeMsg+0xc>
	}
}
 8003a4c:	bf00      	nop
 8003a4e:	bf00      	nop
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
	...

08003a58 <getRxData>:

// función auxiliar
uint8_t getRxData(void){
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
	return auxRxData;
 8003a5c:	4b02      	ldr	r3, [pc, #8]	; (8003a68 <getRxData+0x10>)
 8003a5e:	781b      	ldrb	r3, [r3, #0]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bc80      	pop	{r7}
 8003a66:	4770      	bx	lr
 8003a68:	20003cd6 	.word	0x20003cd6

08003a6c <USART2_IRQHandler>:

/* INTERRUPCIONES DEL USART */
// Se debe crear una variable auxiliar para la lectura que se declara al inicio.

/* Para el USART 2 */
void USART2_IRQHandler(void){
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
	// Se evalúa si la interrupción que se dio es por RX
	if(USART2->SR & USART_SR_RXNE){
 8003a70:	4b0a      	ldr	r3, [pc, #40]	; (8003a9c <USART2_IRQHandler+0x30>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0320 	and.w	r3, r3, #32
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00c      	beq.n	8003a96 <USART2_IRQHandler+0x2a>
		USART2->SR &= ~USART_SR_RXNE;
 8003a7c:	4b07      	ldr	r3, [pc, #28]	; (8003a9c <USART2_IRQHandler+0x30>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a06      	ldr	r2, [pc, #24]	; (8003a9c <USART2_IRQHandler+0x30>)
 8003a82:	f023 0320 	bic.w	r3, r3, #32
 8003a86:	6013      	str	r3, [r2, #0]
		auxRxData = (uint8_t) USART2->DR;
 8003a88:	4b04      	ldr	r3, [pc, #16]	; (8003a9c <USART2_IRQHandler+0x30>)
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	4b04      	ldr	r3, [pc, #16]	; (8003aa0 <USART2_IRQHandler+0x34>)
 8003a90:	701a      	strb	r2, [r3, #0]
		usart2Rx_Callback();
 8003a92:	f7ff ffa9 	bl	80039e8 <usart2Rx_Callback>
	}
}
 8003a96:	bf00      	nop
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	40004400 	.word	0x40004400
 8003aa0:	20003cd6 	.word	0x20003cd6

08003aa4 <USART6_IRQHandler>:

/* Para el USART 6 */
void USART6_IRQHandler(void){
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
	// Evaluamos que la interrupción que se dio es por RX
	if(USART6->SR & USART_SR_RXNE){
 8003aa8:	4b0a      	ldr	r3, [pc, #40]	; (8003ad4 <USART6_IRQHandler+0x30>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0320 	and.w	r3, r3, #32
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00c      	beq.n	8003ace <USART6_IRQHandler+0x2a>
		USART6->SR &= ~USART_SR_RXNE;
 8003ab4:	4b07      	ldr	r3, [pc, #28]	; (8003ad4 <USART6_IRQHandler+0x30>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a06      	ldr	r2, [pc, #24]	; (8003ad4 <USART6_IRQHandler+0x30>)
 8003aba:	f023 0320 	bic.w	r3, r3, #32
 8003abe:	6013      	str	r3, [r2, #0]
		auxRxData = (uint8_t) USART6->DR;
 8003ac0:	4b04      	ldr	r3, [pc, #16]	; (8003ad4 <USART6_IRQHandler+0x30>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	4b04      	ldr	r3, [pc, #16]	; (8003ad8 <USART6_IRQHandler+0x34>)
 8003ac8:	701a      	strb	r2, [r3, #0]
		usart6Rx_Callback();
 8003aca:	f7fe fa6d 	bl	8001fa8 <usart6Rx_Callback>
	}
}
 8003ace:	bf00      	nop
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40011400 	.word	0x40011400
 8003ad8:	20003cd6 	.word	0x20003cd6

08003adc <__NVIC_EnableIRQ>:
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	db0b      	blt.n	8003b06 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003aee:	79fb      	ldrb	r3, [r7, #7]
 8003af0:	f003 021f 	and.w	r2, r3, #31
 8003af4:	4906      	ldr	r1, [pc, #24]	; (8003b10 <__NVIC_EnableIRQ+0x34>)
 8003af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afa:	095b      	lsrs	r3, r3, #5
 8003afc:	2001      	movs	r0, #1
 8003afe:	fa00 f202 	lsl.w	r2, r0, r2
 8003b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003b06:	bf00      	nop
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bc80      	pop	{r7}
 8003b0e:	4770      	bx	lr
 8003b10:	e000e100 	.word	0xe000e100

08003b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	6039      	str	r1, [r7, #0]
 8003b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	db0a      	blt.n	8003b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	b2da      	uxtb	r2, r3
 8003b2c:	490c      	ldr	r1, [pc, #48]	; (8003b60 <__NVIC_SetPriority+0x4c>)
 8003b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b32:	0112      	lsls	r2, r2, #4
 8003b34:	b2d2      	uxtb	r2, r2
 8003b36:	440b      	add	r3, r1
 8003b38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b3c:	e00a      	b.n	8003b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	b2da      	uxtb	r2, r3
 8003b42:	4908      	ldr	r1, [pc, #32]	; (8003b64 <__NVIC_SetPriority+0x50>)
 8003b44:	79fb      	ldrb	r3, [r7, #7]
 8003b46:	f003 030f 	and.w	r3, r3, #15
 8003b4a:	3b04      	subs	r3, #4
 8003b4c:	0112      	lsls	r2, r2, #4
 8003b4e:	b2d2      	uxtb	r2, r2
 8003b50:	440b      	add	r3, r1
 8003b52:	761a      	strb	r2, [r3, #24]
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc80      	pop	{r7}
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	e000e100 	.word	0xe000e100
 8003b64:	e000ed00 	.word	0xe000ed00

08003b68 <getADC>:
/*
 * Función que retorna el ultimo dato adquirido por la ADC
 * La idea es que esta función es llamada desde la función callback, de forma que
 * siempre se obtiene el valor mas actual de la conversión ADC.
 * */
uint16_t getADC(void){
 8003b68:	b480      	push	{r7}
 8003b6a:	af00      	add	r7, sp, #0
	// Esta variable es actualizada en la ISR de la conversión, cada vez que se obtiene
	// un nuevo valor.
	return adcRawData;
 8003b6c:	4b02      	ldr	r3, [pc, #8]	; (8003b78 <getADC+0x10>)
 8003b6e:	881b      	ldrh	r3, [r3, #0]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bc80      	pop	{r7}
 8003b76:	4770      	bx	lr
 8003b78:	20003cd8 	.word	0x20003cd8

08003b7c <ADC_IRQHandler>:

/*
 * Esta es la ISR de la interrupción por conversión ADC
 */
void ADC_IRQHandler(void){
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	af00      	add	r7, sp, #0
	// Evaluamos que se dio la interrupción por conversión ADC
	if(ADC1->SR & ADC_SR_EOC){
 8003b80:	4b07      	ldr	r3, [pc, #28]	; (8003ba0 <ADC_IRQHandler+0x24>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0302 	and.w	r3, r3, #2
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d006      	beq.n	8003b9a <ADC_IRQHandler+0x1e>
		// Leemos el resultado de la conversión ADC y lo cargamos en una variale auxiliar
		// la cual es utilizada en la función getADC()
		adcRawData = ADC1->DR;
 8003b8c:	4b04      	ldr	r3, [pc, #16]	; (8003ba0 <ADC_IRQHandler+0x24>)
 8003b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	4b04      	ldr	r3, [pc, #16]	; (8003ba4 <ADC_IRQHandler+0x28>)
 8003b94:	801a      	strh	r2, [r3, #0]

		// Hacemos el llamado a la función que se ejecutará en el main
		adcComplete_Callback();
 8003b96:	f7fe fa13 	bl	8001fc0 <adcComplete_Callback>
	}

}
 8003b9a:	bf00      	nop
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40012000 	.word	0x40012000
 8003ba4:	20003cd8 	.word	0x20003cd8

08003ba8 <configAnalogPin>:
/*
 * Con esta función configuramos que pin deseamos que funcione como canal ADC
 * Esta funcion trabaja con el GPIOxDriver, por lo cual requiere que se incluya
 * dicho driver.
 */
void configAnalogPin(uint8_t adcChannel){
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	4603      	mov	r3, r0
 8003bb0:	71fb      	strb	r3, [r7, #7]

	// Con este switch seleccionamos el canal y lo configuramos como análogo.
	switch (adcChannel) {
 8003bb2:	79fb      	ldrb	r3, [r7, #7]
 8003bb4:	2b0f      	cmp	r3, #15
 8003bb6:	f200 8093 	bhi.w	8003ce0 <configAnalogPin+0x138>
 8003bba:	a201      	add	r2, pc, #4	; (adr r2, 8003bc0 <configAnalogPin+0x18>)
 8003bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc0:	08003c01 	.word	0x08003c01
 8003bc4:	08003c0f 	.word	0x08003c0f
 8003bc8:	08003c1d 	.word	0x08003c1d
 8003bcc:	08003c2b 	.word	0x08003c2b
 8003bd0:	08003c39 	.word	0x08003c39
 8003bd4:	08003c47 	.word	0x08003c47
 8003bd8:	08003c55 	.word	0x08003c55
 8003bdc:	08003c63 	.word	0x08003c63
 8003be0:	08003c71 	.word	0x08003c71
 8003be4:	08003c7f 	.word	0x08003c7f
 8003be8:	08003c8d 	.word	0x08003c8d
 8003bec:	08003c9b 	.word	0x08003c9b
 8003bf0:	08003ca9 	.word	0x08003ca9
 8003bf4:	08003cb7 	.word	0x08003cb7
 8003bf8:	08003cc5 	.word	0x08003cc5
 8003bfc:	08003cd3 	.word	0x08003cd3
	 * asignar. (Esto está más o menos en la página 40 del datasheet del micro)
	 */

	case ADC_CHANNEL_0: {
		// Es el pin PA0
		handlerAdcPin.pGPIOx 						= GPIOA;
 8003c00:	4b3d      	ldr	r3, [pc, #244]	; (8003cf8 <configAnalogPin+0x150>)
 8003c02:	4a3e      	ldr	r2, [pc, #248]	; (8003cfc <configAnalogPin+0x154>)
 8003c04:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 8003c06:	4b3c      	ldr	r3, [pc, #240]	; (8003cf8 <configAnalogPin+0x150>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	711a      	strb	r2, [r3, #4]
		// Nota: Para el ejercicio inicial solo se necesita este canal, los demas
		// se necesitan para trabajos posteriores.
		break;
 8003c0c:	e069      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
		;

	case ADC_CHANNEL_1: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx						= GPIOA;
 8003c0e:	4b3a      	ldr	r3, [pc, #232]	; (8003cf8 <configAnalogPin+0x150>)
 8003c10:	4a3a      	ldr	r2, [pc, #232]	; (8003cfc <configAnalogPin+0x154>)
 8003c12:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8003c14:	4b38      	ldr	r3, [pc, #224]	; (8003cf8 <configAnalogPin+0x150>)
 8003c16:	2201      	movs	r2, #1
 8003c18:	711a      	strb	r2, [r3, #4]

		break;
 8003c1a:	e062      	b.n	8003ce2 <configAnalogPin+0x13a>
	}

	case ADC_CHANNEL_2: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOA;
 8003c1c:	4b36      	ldr	r3, [pc, #216]	; (8003cf8 <configAnalogPin+0x150>)
 8003c1e:	4a37      	ldr	r2, [pc, #220]	; (8003cfc <configAnalogPin+0x154>)
 8003c20:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_2;
 8003c22:	4b35      	ldr	r3, [pc, #212]	; (8003cf8 <configAnalogPin+0x150>)
 8003c24:	2202      	movs	r2, #2
 8003c26:	711a      	strb	r2, [r3, #4]

		break;
 8003c28:	e05b      	b.n	8003ce2 <configAnalogPin+0x13a>
	}

	case ADC_CHANNEL_3: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOA;
 8003c2a:	4b33      	ldr	r3, [pc, #204]	; (8003cf8 <configAnalogPin+0x150>)
 8003c2c:	4a33      	ldr	r2, [pc, #204]	; (8003cfc <configAnalogPin+0x154>)
 8003c2e:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 8003c30:	4b31      	ldr	r3, [pc, #196]	; (8003cf8 <configAnalogPin+0x150>)
 8003c32:	2203      	movs	r2, #3
 8003c34:	711a      	strb	r2, [r3, #4]

		break;
 8003c36:	e054      	b.n	8003ce2 <configAnalogPin+0x13a>
	}

	case ADC_CHANNEL_4: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOA;
 8003c38:	4b2f      	ldr	r3, [pc, #188]	; (8003cf8 <configAnalogPin+0x150>)
 8003c3a:	4a30      	ldr	r2, [pc, #192]	; (8003cfc <configAnalogPin+0x154>)
 8003c3c:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_4;
 8003c3e:	4b2e      	ldr	r3, [pc, #184]	; (8003cf8 <configAnalogPin+0x150>)
 8003c40:	2204      	movs	r2, #4
 8003c42:	711a      	strb	r2, [r3, #4]

		break;
 8003c44:	e04d      	b.n	8003ce2 <configAnalogPin+0x13a>
	}

	case ADC_CHANNEL_5: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOA;
 8003c46:	4b2c      	ldr	r3, [pc, #176]	; (8003cf8 <configAnalogPin+0x150>)
 8003c48:	4a2c      	ldr	r2, [pc, #176]	; (8003cfc <configAnalogPin+0x154>)
 8003c4a:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8003c4c:	4b2a      	ldr	r3, [pc, #168]	; (8003cf8 <configAnalogPin+0x150>)
 8003c4e:	2205      	movs	r2, #5
 8003c50:	711a      	strb	r2, [r3, #4]

		break;
 8003c52:	e046      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_6: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOA;
 8003c54:	4b28      	ldr	r3, [pc, #160]	; (8003cf8 <configAnalogPin+0x150>)
 8003c56:	4a29      	ldr	r2, [pc, #164]	; (8003cfc <configAnalogPin+0x154>)
 8003c58:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_6;
 8003c5a:	4b27      	ldr	r3, [pc, #156]	; (8003cf8 <configAnalogPin+0x150>)
 8003c5c:	2206      	movs	r2, #6
 8003c5e:	711a      	strb	r2, [r3, #4]

		break;
 8003c60:	e03f      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_7: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOA;
 8003c62:	4b25      	ldr	r3, [pc, #148]	; (8003cf8 <configAnalogPin+0x150>)
 8003c64:	4a25      	ldr	r2, [pc, #148]	; (8003cfc <configAnalogPin+0x154>)
 8003c66:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_7;
 8003c68:	4b23      	ldr	r3, [pc, #140]	; (8003cf8 <configAnalogPin+0x150>)
 8003c6a:	2207      	movs	r2, #7
 8003c6c:	711a      	strb	r2, [r3, #4]

		break;
 8003c6e:	e038      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_8: {
		//Es el pin PB0
		handlerAdcPin.pGPIOx 						= GPIOB;
 8003c70:	4b21      	ldr	r3, [pc, #132]	; (8003cf8 <configAnalogPin+0x150>)
 8003c72:	4a23      	ldr	r2, [pc, #140]	; (8003d00 <configAnalogPin+0x158>)
 8003c74:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 8003c76:	4b20      	ldr	r3, [pc, #128]	; (8003cf8 <configAnalogPin+0x150>)
 8003c78:	2200      	movs	r2, #0
 8003c7a:	711a      	strb	r2, [r3, #4]
		break;
 8003c7c:	e031      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_9: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOB;
 8003c7e:	4b1e      	ldr	r3, [pc, #120]	; (8003cf8 <configAnalogPin+0x150>)
 8003c80:	4a1f      	ldr	r2, [pc, #124]	; (8003d00 <configAnalogPin+0x158>)
 8003c82:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8003c84:	4b1c      	ldr	r3, [pc, #112]	; (8003cf8 <configAnalogPin+0x150>)
 8003c86:	2201      	movs	r2, #1
 8003c88:	711a      	strb	r2, [r3, #4]

		break;
 8003c8a:	e02a      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_10: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOC;
 8003c8c:	4b1a      	ldr	r3, [pc, #104]	; (8003cf8 <configAnalogPin+0x150>)
 8003c8e:	4a1d      	ldr	r2, [pc, #116]	; (8003d04 <configAnalogPin+0x15c>)
 8003c90:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 8003c92:	4b19      	ldr	r3, [pc, #100]	; (8003cf8 <configAnalogPin+0x150>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	711a      	strb	r2, [r3, #4]

		break;
 8003c98:	e023      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_11: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOC;
 8003c9a:	4b17      	ldr	r3, [pc, #92]	; (8003cf8 <configAnalogPin+0x150>)
 8003c9c:	4a19      	ldr	r2, [pc, #100]	; (8003d04 <configAnalogPin+0x15c>)
 8003c9e:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8003ca0:	4b15      	ldr	r3, [pc, #84]	; (8003cf8 <configAnalogPin+0x150>)
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	711a      	strb	r2, [r3, #4]

		break;
 8003ca6:	e01c      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_12: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOC;
 8003ca8:	4b13      	ldr	r3, [pc, #76]	; (8003cf8 <configAnalogPin+0x150>)
 8003caa:	4a16      	ldr	r2, [pc, #88]	; (8003d04 <configAnalogPin+0x15c>)
 8003cac:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_2;
 8003cae:	4b12      	ldr	r3, [pc, #72]	; (8003cf8 <configAnalogPin+0x150>)
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	711a      	strb	r2, [r3, #4]

		break;
 8003cb4:	e015      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_13: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOC;
 8003cb6:	4b10      	ldr	r3, [pc, #64]	; (8003cf8 <configAnalogPin+0x150>)
 8003cb8:	4a12      	ldr	r2, [pc, #72]	; (8003d04 <configAnalogPin+0x15c>)
 8003cba:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 8003cbc:	4b0e      	ldr	r3, [pc, #56]	; (8003cf8 <configAnalogPin+0x150>)
 8003cbe:	2203      	movs	r2, #3
 8003cc0:	711a      	strb	r2, [r3, #4]

		break;
 8003cc2:	e00e      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_14: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOC;
 8003cc4:	4b0c      	ldr	r3, [pc, #48]	; (8003cf8 <configAnalogPin+0x150>)
 8003cc6:	4a0f      	ldr	r2, [pc, #60]	; (8003d04 <configAnalogPin+0x15c>)
 8003cc8:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_4;
 8003cca:	4b0b      	ldr	r3, [pc, #44]	; (8003cf8 <configAnalogPin+0x150>)
 8003ccc:	2204      	movs	r2, #4
 8003cce:	711a      	strb	r2, [r3, #4]

		break;
 8003cd0:	e007      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_15: {
		// Buscar y configurar adecuadamente
		handlerAdcPin.pGPIOx 						= GPIOC;
 8003cd2:	4b09      	ldr	r3, [pc, #36]	; (8003cf8 <configAnalogPin+0x150>)
 8003cd4:	4a0b      	ldr	r2, [pc, #44]	; (8003d04 <configAnalogPin+0x15c>)
 8003cd6:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8003cd8:	4b07      	ldr	r3, [pc, #28]	; (8003cf8 <configAnalogPin+0x150>)
 8003cda:	2205      	movs	r2, #5
 8003cdc:	711a      	strb	r2, [r3, #4]

		break;
 8003cde:	e000      	b.n	8003ce2 <configAnalogPin+0x13a>
	}
	default: {
		break;
 8003ce0:	bf00      	nop

	}
	/*
	 * Se carga la información de cada pin configurado sobre el GPIO.
	 */
	handlerAdcPin.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ANALOG;
 8003ce2:	4b05      	ldr	r3, [pc, #20]	; (8003cf8 <configAnalogPin+0x150>)
 8003ce4:	2203      	movs	r2, #3
 8003ce6:	715a      	strb	r2, [r3, #5]
	GPIO_Config(&handlerAdcPin);
 8003ce8:	4803      	ldr	r0, [pc, #12]	; (8003cf8 <configAnalogPin+0x150>)
 8003cea:	f7fe faf1 	bl	80022d0 <GPIO_Config>
}
 8003cee:	bf00      	nop
 8003cf0:	3708      	adds	r7, #8
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	20003cdc 	.word	0x20003cdc
 8003cfc:	40020000 	.word	0x40020000
 8003d00:	40020400 	.word	0x40020400
 8003d04:	40020800 	.word	0x40020800

08003d08 <adcConfigEvents>:
 * de la conversión adc. Los bits correspondientes a EXTSEL jerarquizan los
 * eventos externos dependiendo del canal que se quiera utilizar en cada uno
 * de los timmers disponibles para este propósito. Ver página 231 del reference
 * manual.
 */
void adcConfigEvents(ADC_Config_t *adcConfig) {
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]

	// Trigger detection on the rising edge, se toman los flancos
	// de bajada para los trigger externos
	ADC1->CR2 |= ADC_CR2_EXTEN_0;
 8003d10:	4b42      	ldr	r3, [pc, #264]	; (8003e1c <adcConfigEvents+0x114>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	4a41      	ldr	r2, [pc, #260]	; (8003e1c <adcConfigEvents+0x114>)
 8003d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d1a:	6093      	str	r3, [r2, #8]

	if (adcConfig->AdcEventType == TIMER_ADC_EVENT) {
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	7a1b      	ldrb	r3, [r3, #8]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d16f      	bne.n	8003e04 <adcConfigEvents+0xfc>
		switch (adcConfig->AdcChannelEvent) {
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	7a5b      	ldrb	r3, [r3, #9]
 8003d28:	2b0a      	cmp	r3, #10
 8003d2a:	d864      	bhi.n	8003df6 <adcConfigEvents+0xee>
 8003d2c:	a201      	add	r2, pc, #4	; (adr r2, 8003d34 <adcConfigEvents+0x2c>)
 8003d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d32:	bf00      	nop
 8003d34:	08003d61 	.word	0x08003d61
 8003d38:	08003d6b 	.word	0x08003d6b
 8003d3c:	08003d79 	.word	0x08003d79
 8003d40:	08003d87 	.word	0x08003d87
 8003d44:	08003d95 	.word	0x08003d95
 8003d48:	08003da3 	.word	0x08003da3
 8003d4c:	08003db1 	.word	0x08003db1
 8003d50:	08003dbf 	.word	0x08003dbf
 8003d54:	08003dcd 	.word	0x08003dcd
 8003d58:	08003ddb 	.word	0x08003ddb
 8003d5c:	08003de9 	.word	0x08003de9

		case TIM1_CH1: {
			// Evento TIM1 CC1 event para lanzar la conversion ADC
			ADC1->CR2 |= (0x0 << ADC_CR2_EXTSEL_Pos);
 8003d60:	4b2e      	ldr	r3, [pc, #184]	; (8003e1c <adcConfigEvents+0x114>)
 8003d62:	4a2e      	ldr	r2, [pc, #184]	; (8003e1c <adcConfigEvents+0x114>)
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	6093      	str	r3, [r2, #8]
			break;
 8003d68:	e053      	b.n	8003e12 <adcConfigEvents+0x10a>
		}

		case TIM1_CH2: {
			// Evento TIM1 CC3 event para lanzar la conversion ADC
			ADC1->CR2 |= (0x1 << ADC_CR2_EXTSEL_Pos);
 8003d6a:	4b2c      	ldr	r3, [pc, #176]	; (8003e1c <adcConfigEvents+0x114>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	4a2b      	ldr	r2, [pc, #172]	; (8003e1c <adcConfigEvents+0x114>)
 8003d70:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d74:	6093      	str	r3, [r2, #8]
			break;
 8003d76:	e04c      	b.n	8003e12 <adcConfigEvents+0x10a>
		}

		case TIM1_CH3: {
			// Evento TIM1 CC3 event para lanzar la conversion ADC
			ADC1->CR2 |= (0x2 << ADC_CR2_EXTSEL_Pos);
 8003d78:	4b28      	ldr	r3, [pc, #160]	; (8003e1c <adcConfigEvents+0x114>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	4a27      	ldr	r2, [pc, #156]	; (8003e1c <adcConfigEvents+0x114>)
 8003d7e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003d82:	6093      	str	r3, [r2, #8]
			break;
 8003d84:	e045      	b.n	8003e12 <adcConfigEvents+0x10a>
		}

		case TIM2_CH2: {
			// Evento TIM2 CC2 event para lanzar la conversion ADC
			ADC1->CR2 |= (0x3 << ADC_CR2_EXTSEL_Pos);
 8003d86:	4b25      	ldr	r3, [pc, #148]	; (8003e1c <adcConfigEvents+0x114>)
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	4a24      	ldr	r2, [pc, #144]	; (8003e1c <adcConfigEvents+0x114>)
 8003d8c:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8003d90:	6093      	str	r3, [r2, #8]
			break;
 8003d92:	e03e      	b.n	8003e12 <adcConfigEvents+0x10a>
		}

		case TIM2_CH3: {
			// Evento TIM2 CC3 event para lanzar la conversion ADC
			ADC1->CR2 |= (0x4 << ADC_CR2_EXTSEL_Pos);
 8003d94:	4b21      	ldr	r3, [pc, #132]	; (8003e1c <adcConfigEvents+0x114>)
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	4a20      	ldr	r2, [pc, #128]	; (8003e1c <adcConfigEvents+0x114>)
 8003d9a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003d9e:	6093      	str	r3, [r2, #8]
			break;
 8003da0:	e037      	b.n	8003e12 <adcConfigEvents+0x10a>
		}

		case TIM2_CH4: {
			// Evento TIM2 CC4 event para lanzar la conversion ADC
			ADC1->CR2 |= (0x5 << ADC_CR2_EXTSEL_Pos);
 8003da2:	4b1e      	ldr	r3, [pc, #120]	; (8003e1c <adcConfigEvents+0x114>)
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	4a1d      	ldr	r2, [pc, #116]	; (8003e1c <adcConfigEvents+0x114>)
 8003da8:	f043 63a0 	orr.w	r3, r3, #83886080	; 0x5000000
 8003dac:	6093      	str	r3, [r2, #8]
			break;
 8003dae:	e030      	b.n	8003e12 <adcConfigEvents+0x10a>
		}

		case TIM3_CH1: {
			// Evento TIM3 CC1 event para lanzar la conversion ADC
			ADC1->CR2 |= (0x7 << ADC_CR2_EXTSEL_Pos);
 8003db0:	4b1a      	ldr	r3, [pc, #104]	; (8003e1c <adcConfigEvents+0x114>)
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	4a19      	ldr	r2, [pc, #100]	; (8003e1c <adcConfigEvents+0x114>)
 8003db6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003dba:	6093      	str	r3, [r2, #8]
			break;
 8003dbc:	e029      	b.n	8003e12 <adcConfigEvents+0x10a>
		}

		case TIM4_CH4: {
			// Evento TIM4 CC4 event para lanzar la conversion ADC
			ADC1->CR2 |= (0x9 << ADC_CR2_EXTSEL_Pos);
 8003dbe:	4b17      	ldr	r3, [pc, #92]	; (8003e1c <adcConfigEvents+0x114>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	4a16      	ldr	r2, [pc, #88]	; (8003e1c <adcConfigEvents+0x114>)
 8003dc4:	f043 6310 	orr.w	r3, r3, #150994944	; 0x9000000
 8003dc8:	6093      	str	r3, [r2, #8]
			break;
 8003dca:	e022      	b.n	8003e12 <adcConfigEvents+0x10a>
		}

		case TIM5_CH1: {
			// Evento TIM5 CC1 event para lanzar la conversion ADC
			ADC1->CR2 |= (0xA << ADC_CR2_EXTSEL_Pos);
 8003dcc:	4b13      	ldr	r3, [pc, #76]	; (8003e1c <adcConfigEvents+0x114>)
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	4a12      	ldr	r2, [pc, #72]	; (8003e1c <adcConfigEvents+0x114>)
 8003dd2:	f043 6320 	orr.w	r3, r3, #167772160	; 0xa000000
 8003dd6:	6093      	str	r3, [r2, #8]
			break;
 8003dd8:	e01b      	b.n	8003e12 <adcConfigEvents+0x10a>
		}

		case TIM5_CH2: {
			// Evento TIM5 CC2 event para lanzar la conversion ADC
			ADC1->CR2 |= (0xB << ADC_CR2_EXTSEL_Pos);
 8003dda:	4b10      	ldr	r3, [pc, #64]	; (8003e1c <adcConfigEvents+0x114>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	4a0f      	ldr	r2, [pc, #60]	; (8003e1c <adcConfigEvents+0x114>)
 8003de0:	f043 6330 	orr.w	r3, r3, #184549376	; 0xb000000
 8003de4:	6093      	str	r3, [r2, #8]
			break;
 8003de6:	e014      	b.n	8003e12 <adcConfigEvents+0x10a>
		}

		case TIM5_CH3: {
			// Evento TIM5 CC3 event para lanzar la conversion ADC
			ADC1->CR2 |= (0xC << ADC_CR2_EXTSEL_Pos);
 8003de8:	4b0c      	ldr	r3, [pc, #48]	; (8003e1c <adcConfigEvents+0x114>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	4a0b      	ldr	r2, [pc, #44]	; (8003e1c <adcConfigEvents+0x114>)
 8003dee:	f043 6340 	orr.w	r3, r3, #201326592	; 0xc000000
 8003df2:	6093      	str	r3, [r2, #8]
			break;
 8003df4:	e00d      	b.n	8003e12 <adcConfigEvents+0x10a>
		}

		default: {
			// 1100: Timer 5 CC3 event
			ADC1->CR2 |= (0xC << ADC_CR2_EXTSEL_Pos);
 8003df6:	4b09      	ldr	r3, [pc, #36]	; (8003e1c <adcConfigEvents+0x114>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	4a08      	ldr	r2, [pc, #32]	; (8003e1c <adcConfigEvents+0x114>)
 8003dfc:	f043 6340 	orr.w	r3, r3, #201326592	; 0xc000000
 8003e00:	6093      	str	r3, [r2, #8]
			break;
 8003e02:	e006      	b.n	8003e12 <adcConfigEvents+0x10a>

		}
	}

	else {
		ADC1->CR2 |= (0xF << ADC_CR2_EXTSEL_Pos);
 8003e04:	4b05      	ldr	r3, [pc, #20]	; (8003e1c <adcConfigEvents+0x114>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	4a04      	ldr	r2, [pc, #16]	; (8003e1c <adcConfigEvents+0x114>)
 8003e0a:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8003e0e:	6093      	str	r3, [r2, #8]
	}
}
 8003e10:	bf00      	nop
 8003e12:	bf00      	nop
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bc80      	pop	{r7}
 8003e1a:	4770      	bx	lr
 8003e1c:	40012000 	.word	0x40012000

08003e20 <adcMultiChannel>:
 * para realizar varias conversiones ADC. La función recibe como parámetros
 * la configuración del ADC y el número de conversiones que se requieren,
 * que para efectos prácticos es el número de canales sobre los cuales
 * se van a hacer las conversiones.
 */
void adcMultiChannel(ADC_Config_t *adcConfig, uint8_t numberOfConversion){
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	460b      	mov	r3, r1
 8003e2a:	70fb      	strb	r3, [r7, #3]
	for(counter5 = 0; counter5<numberOfConversion; counter5++){
 8003e2c:	4b93      	ldr	r3, [pc, #588]	; (800407c <adcMultiChannel+0x25c>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	701a      	strb	r2, [r3, #0]
 8003e32:	e00e      	b.n	8003e52 <adcMultiChannel+0x32>
		/* 1. Configuramos el PinX para que cumpla la función de canal análogo deseado. */
		configAnalogPin(adcConfig->adcMultiChannel[counter5]);
 8003e34:	4b91      	ldr	r3, [pc, #580]	; (800407c <adcMultiChannel+0x25c>)
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	461a      	mov	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	7a9b      	ldrb	r3, [r3, #10]
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff feb1 	bl	8003ba8 <configAnalogPin>
	for(counter5 = 0; counter5<numberOfConversion; counter5++){
 8003e46:	4b8d      	ldr	r3, [pc, #564]	; (800407c <adcMultiChannel+0x25c>)
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	b2da      	uxtb	r2, r3
 8003e4e:	4b8b      	ldr	r3, [pc, #556]	; (800407c <adcMultiChannel+0x25c>)
 8003e50:	701a      	strb	r2, [r3, #0]
 8003e52:	4b8a      	ldr	r3, [pc, #552]	; (800407c <adcMultiChannel+0x25c>)
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	78fa      	ldrb	r2, [r7, #3]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d8eb      	bhi.n	8003e34 <adcMultiChannel+0x14>
	}

	/* 2. Activamos la señal de reloj para el periférico ADC1 (bus APB2)*/
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8003e5c:	4b88      	ldr	r3, [pc, #544]	; (8004080 <adcMultiChannel+0x260>)
 8003e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e60:	4a87      	ldr	r2, [pc, #540]	; (8004080 <adcMultiChannel+0x260>)
 8003e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e66:	6453      	str	r3, [r2, #68]	; 0x44

	// Limpiamos los registros antes de comenzar a configurar
	ADC1->CR1 = 0;
 8003e68:	4b86      	ldr	r3, [pc, #536]	; (8004084 <adcMultiChannel+0x264>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	605a      	str	r2, [r3, #4]
	ADC1->CR2 = 0;
 8003e6e:	4b85      	ldr	r3, [pc, #532]	; (8004084 <adcMultiChannel+0x264>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	609a      	str	r2, [r3, #8]

	/* Comenzamos la configuración del ADC1 */
	/* 3. Resolución del ADC */
	// Preferible utilizar la conversión a 12 bits para usar
	// la máxima capacidad del microcontrolador.
	switch (adcConfig->resolution) {
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	785b      	ldrb	r3, [r3, #1]
 8003e78:	2b03      	cmp	r3, #3
 8003e7a:	d83f      	bhi.n	8003efc <adcMultiChannel+0xdc>
 8003e7c:	a201      	add	r2, pc, #4	; (adr r2, 8003e84 <adcMultiChannel+0x64>)
 8003e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e82:	bf00      	nop
 8003e84:	08003e95 	.word	0x08003e95
 8003e88:	08003eaf 	.word	0x08003eaf
 8003e8c:	08003ec9 	.word	0x08003ec9
 8003e90:	08003ee3 	.word	0x08003ee3
	case ADC_RESOLUTION_12_BIT: {

		ADC1->CR1 &= ~ADC_CR1_RES_0;
 8003e94:	4b7b      	ldr	r3, [pc, #492]	; (8004084 <adcMultiChannel+0x264>)
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	4a7a      	ldr	r2, [pc, #488]	; (8004084 <adcMultiChannel+0x264>)
 8003e9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e9e:	6053      	str	r3, [r2, #4]
		ADC1->CR1 &= ~ADC_CR1_RES_1;
 8003ea0:	4b78      	ldr	r3, [pc, #480]	; (8004084 <adcMultiChannel+0x264>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	4a77      	ldr	r2, [pc, #476]	; (8004084 <adcMultiChannel+0x264>)
 8003ea6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003eaa:	6053      	str	r3, [r2, #4]
		break;
 8003eac:	e027      	b.n	8003efe <adcMultiChannel+0xde>
	}

	case ADC_RESOLUTION_10_BIT: {

		ADC1->CR1 |= ADC_CR1_RES_0;
 8003eae:	4b75      	ldr	r3, [pc, #468]	; (8004084 <adcMultiChannel+0x264>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	4a74      	ldr	r2, [pc, #464]	; (8004084 <adcMultiChannel+0x264>)
 8003eb4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003eb8:	6053      	str	r3, [r2, #4]
		ADC1->CR1 &= ~ADC_CR1_RES_1;
 8003eba:	4b72      	ldr	r3, [pc, #456]	; (8004084 <adcMultiChannel+0x264>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	4a71      	ldr	r2, [pc, #452]	; (8004084 <adcMultiChannel+0x264>)
 8003ec0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003ec4:	6053      	str	r3, [r2, #4]
		break;
 8003ec6:	e01a      	b.n	8003efe <adcMultiChannel+0xde>
	}

	case ADC_RESOLUTION_8_BIT: {

		ADC1->CR1 |= ADC_CR1_RES_1;
 8003ec8:	4b6e      	ldr	r3, [pc, #440]	; (8004084 <adcMultiChannel+0x264>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	4a6d      	ldr	r2, [pc, #436]	; (8004084 <adcMultiChannel+0x264>)
 8003ece:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003ed2:	6053      	str	r3, [r2, #4]
		ADC1->CR1 &= ~ADC_CR1_RES_0;
 8003ed4:	4b6b      	ldr	r3, [pc, #428]	; (8004084 <adcMultiChannel+0x264>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	4a6a      	ldr	r2, [pc, #424]	; (8004084 <adcMultiChannel+0x264>)
 8003eda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ede:	6053      	str	r3, [r2, #4]
		break;
 8003ee0:	e00d      	b.n	8003efe <adcMultiChannel+0xde>
	}

	case ADC_RESOLUTION_6_BIT: {
		ADC1->CR1 |= ADC_CR1_RES_0;
 8003ee2:	4b68      	ldr	r3, [pc, #416]	; (8004084 <adcMultiChannel+0x264>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	4a67      	ldr	r2, [pc, #412]	; (8004084 <adcMultiChannel+0x264>)
 8003ee8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003eec:	6053      	str	r3, [r2, #4]
		ADC1->CR1 |= ADC_CR1_RES_1;
 8003eee:	4b65      	ldr	r3, [pc, #404]	; (8004084 <adcMultiChannel+0x264>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	4a64      	ldr	r2, [pc, #400]	; (8004084 <adcMultiChannel+0x264>)
 8003ef4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003ef8:	6053      	str	r3, [r2, #4]
		break;
 8003efa:	e000      	b.n	8003efe <adcMultiChannel+0xde>
	}

	default: {
		break;
 8003efc:	bf00      	nop
	}
	}

	/* 4. Configuramos el modo Scan como ACTIVADO */
	ADC1->CR1 |= ADC_CR1_SCAN;
 8003efe:	4b61      	ldr	r3, [pc, #388]	; (8004084 <adcMultiChannel+0x264>)
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	4a60      	ldr	r2, [pc, #384]	; (8004084 <adcMultiChannel+0x264>)
 8003f04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f08:	6053      	str	r3, [r2, #4]
	// Se configura además el EOCS end of conversion.
	ADC1->CR2 |= ADC_CR2_EOCS;
 8003f0a:	4b5e      	ldr	r3, [pc, #376]	; (8004084 <adcMultiChannel+0x264>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	4a5d      	ldr	r2, [pc, #372]	; (8004084 <adcMultiChannel+0x264>)
 8003f10:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f14:	6093      	str	r3, [r2, #8]

	/* 5. Configuramos la alineación de los datos (derecha o izquierda) */
	if (adcConfig->dataAlignment == ADC_ALIGNMENT_RIGHT) {
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	791b      	ldrb	r3, [r3, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d106      	bne.n	8003f2c <adcMultiChannel+0x10c>
		// Alineación a la derecha (esta es la forma "natural")
		ADC1->CR2 &= ~ADC_CR2_ALIGN;
 8003f1e:	4b59      	ldr	r3, [pc, #356]	; (8004084 <adcMultiChannel+0x264>)
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	4a58      	ldr	r2, [pc, #352]	; (8004084 <adcMultiChannel+0x264>)
 8003f24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f28:	6093      	str	r3, [r2, #8]
 8003f2a:	e005      	b.n	8003f38 <adcMultiChannel+0x118>
	} else {
		// Alineación a la izquierda (para algunos cálculos matemáticos)
		ADC1->CR2 |= ADC_CR2_ALIGN;
 8003f2c:	4b55      	ldr	r3, [pc, #340]	; (8004084 <adcMultiChannel+0x264>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	4a54      	ldr	r2, [pc, #336]	; (8004084 <adcMultiChannel+0x264>)
 8003f32:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003f36:	6093      	str	r3, [r2, #8]
	}

	/* 6. Desactivamos el "continuos mode" */
	ADC1->CR2 &= ~ADC_CR2_CONT;
 8003f38:	4b52      	ldr	r3, [pc, #328]	; (8004084 <adcMultiChannel+0x264>)
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	4a51      	ldr	r2, [pc, #324]	; (8004084 <adcMultiChannel+0x264>)
 8003f3e:	f023 0302 	bic.w	r3, r3, #2
 8003f42:	6093      	str	r3, [r2, #8]

	/* 7. Acá se debería configurar el sampling...*/



	for(counter5 = 0; counter5 < numberOfConversion; counter5++){
 8003f44:	4b4d      	ldr	r3, [pc, #308]	; (800407c <adcMultiChannel+0x25c>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	701a      	strb	r2, [r3, #0]
 8003f4a:	e05e      	b.n	800400a <adcMultiChannel+0x1ea>
		if (adcConfig->adcMultiChannel[counter5] <= ADC_CHANNEL_9) {
 8003f4c:	4b4b      	ldr	r3, [pc, #300]	; (800407c <adcMultiChannel+0x25c>)
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	461a      	mov	r2, r3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4413      	add	r3, r2
 8003f56:	7a9b      	ldrb	r3, [r3, #10]
 8003f58:	2b09      	cmp	r3, #9
 8003f5a:	d827      	bhi.n	8003fac <adcMultiChannel+0x18c>
			ADC1->SMPR2 &= ~(0b111 << (3 * (adcConfig->adcMultiChannel[counter5])));
 8003f5c:	4b49      	ldr	r3, [pc, #292]	; (8004084 <adcMultiChannel+0x264>)
 8003f5e:	691a      	ldr	r2, [r3, #16]
 8003f60:	4b46      	ldr	r3, [pc, #280]	; (800407c <adcMultiChannel+0x25c>)
 8003f62:	781b      	ldrb	r3, [r3, #0]
 8003f64:	4619      	mov	r1, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	440b      	add	r3, r1
 8003f6a:	7a9b      	ldrb	r3, [r3, #10]
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	460b      	mov	r3, r1
 8003f70:	005b      	lsls	r3, r3, #1
 8003f72:	440b      	add	r3, r1
 8003f74:	2107      	movs	r1, #7
 8003f76:	fa01 f303 	lsl.w	r3, r1, r3
 8003f7a:	43db      	mvns	r3, r3
 8003f7c:	4941      	ldr	r1, [pc, #260]	; (8004084 <adcMultiChannel+0x264>)
 8003f7e:	4013      	ands	r3, r2
 8003f80:	610b      	str	r3, [r1, #16]
			// Acá se establecen la cantidad de ciclos para cada canal (0 al 9)
			ADC1->SMPR2 |= (adcConfig->samplingPeriod << (3 * (adcConfig->adcMultiChannel[counter5])));
 8003f82:	4b40      	ldr	r3, [pc, #256]	; (8004084 <adcMultiChannel+0x264>)
 8003f84:	691a      	ldr	r2, [r3, #16]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	885b      	ldrh	r3, [r3, #2]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	4b3b      	ldr	r3, [pc, #236]	; (800407c <adcMultiChannel+0x25c>)
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	4619      	mov	r1, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	440b      	add	r3, r1
 8003f96:	7a9b      	ldrb	r3, [r3, #10]
 8003f98:	4619      	mov	r1, r3
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	005b      	lsls	r3, r3, #1
 8003f9e:	440b      	add	r3, r1
 8003fa0:	fa00 f303 	lsl.w	r3, r0, r3
 8003fa4:	4937      	ldr	r1, [pc, #220]	; (8004084 <adcMultiChannel+0x264>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	610b      	str	r3, [r1, #16]
 8003faa:	e028      	b.n	8003ffe <adcMultiChannel+0x1de>

		} else {
			ADC1->SMPR1 &= ~(0b111 << (3 * (adcConfig->adcMultiChannel[counter5] - 10)));
 8003fac:	4b35      	ldr	r3, [pc, #212]	; (8004084 <adcMultiChannel+0x264>)
 8003fae:	68d9      	ldr	r1, [r3, #12]
 8003fb0:	4b32      	ldr	r3, [pc, #200]	; (800407c <adcMultiChannel+0x25c>)
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4413      	add	r3, r2
 8003fba:	7a9b      	ldrb	r3, [r3, #10]
 8003fbc:	f1a3 020a 	sub.w	r2, r3, #10
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	005b      	lsls	r3, r3, #1
 8003fc4:	4413      	add	r3, r2
 8003fc6:	2207      	movs	r2, #7
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	4a2d      	ldr	r2, [pc, #180]	; (8004084 <adcMultiChannel+0x264>)
 8003fd0:	400b      	ands	r3, r1
 8003fd2:	60d3      	str	r3, [r2, #12]
			// Acá se establecen la cantidad de ciclos para cada canal (10 al 18)
			ADC1->SMPR1 |= (adcConfig->samplingPeriod << (3 * (adcConfig->adcMultiChannel[counter5] - 10)));
 8003fd4:	4b2b      	ldr	r3, [pc, #172]	; (8004084 <adcMultiChannel+0x264>)
 8003fd6:	68d9      	ldr	r1, [r3, #12]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	885b      	ldrh	r3, [r3, #2]
 8003fdc:	4618      	mov	r0, r3
 8003fde:	4b27      	ldr	r3, [pc, #156]	; (800407c <adcMultiChannel+0x25c>)
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	7a9b      	ldrb	r3, [r3, #10]
 8003fea:	f1a3 020a 	sub.w	r2, r3, #10
 8003fee:	4613      	mov	r3, r2
 8003ff0:	005b      	lsls	r3, r3, #1
 8003ff2:	4413      	add	r3, r2
 8003ff4:	fa00 f303 	lsl.w	r3, r0, r3
 8003ff8:	4a22      	ldr	r2, [pc, #136]	; (8004084 <adcMultiChannel+0x264>)
 8003ffa:	430b      	orrs	r3, r1
 8003ffc:	60d3      	str	r3, [r2, #12]
	for(counter5 = 0; counter5 < numberOfConversion; counter5++){
 8003ffe:	4b1f      	ldr	r3, [pc, #124]	; (800407c <adcMultiChannel+0x25c>)
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	3301      	adds	r3, #1
 8004004:	b2da      	uxtb	r2, r3
 8004006:	4b1d      	ldr	r3, [pc, #116]	; (800407c <adcMultiChannel+0x25c>)
 8004008:	701a      	strb	r2, [r3, #0]
 800400a:	4b1c      	ldr	r3, [pc, #112]	; (800407c <adcMultiChannel+0x25c>)
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	78fa      	ldrb	r2, [r7, #3]
 8004010:	429a      	cmp	r2, r3
 8004012:	d89b      	bhi.n	8003f4c <adcMultiChannel+0x12c>

		}
	}
	ADC1->SQR1 = 0;
 8004014:	4b1b      	ldr	r3, [pc, #108]	; (8004084 <adcMultiChannel+0x264>)
 8004016:	2200      	movs	r2, #0
 8004018:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->SQR2 = 0;
 800401a:	4b1a      	ldr	r3, [pc, #104]	; (8004084 <adcMultiChannel+0x264>)
 800401c:	2200      	movs	r2, #0
 800401e:	631a      	str	r2, [r3, #48]	; 0x30
	ADC1->SQR3 = 0;
 8004020:	4b18      	ldr	r3, [pc, #96]	; (8004084 <adcMultiChannel+0x264>)
 8004022:	2200      	movs	r2, #0
 8004024:	635a      	str	r2, [r3, #52]	; 0x34

	/* 8. Configuramos la secuencia y cuantos elementos hay en la secuencia */
	// Al hacerlo todo 0, estamos seleccionando solo 1 elemento en el conteo de la secuencia
	ADC1->SQR1 |= (numberOfConversion - 1) << ADC_SQR1_L_Pos;
 8004026:	4b17      	ldr	r3, [pc, #92]	; (8004084 <adcMultiChannel+0x264>)
 8004028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402a:	78fa      	ldrb	r2, [r7, #3]
 800402c:	3a01      	subs	r2, #1
 800402e:	0512      	lsls	r2, r2, #20
 8004030:	4611      	mov	r1, r2
 8004032:	4a14      	ldr	r2, [pc, #80]	; (8004084 <adcMultiChannel+0x264>)
 8004034:	430b      	orrs	r3, r1
 8004036:	62d3      	str	r3, [r2, #44]	; 0x2c

	// Asignamos el orden de la conversión dependiendo del canal en que
	// se esté haciendo, de allí la variación en la agrupación de los
	// registros.
	for(counter5 = 0; counter5 < numberOfConversion; counter5++){
 8004038:	4b10      	ldr	r3, [pc, #64]	; (800407c <adcMultiChannel+0x25c>)
 800403a:	2200      	movs	r2, #0
 800403c:	701a      	strb	r2, [r3, #0]
 800403e:	e06b      	b.n	8004118 <adcMultiChannel+0x2f8>
		if(adcConfig->adcMultiChannel[counter5] <= 6){
 8004040:	4b0e      	ldr	r3, [pc, #56]	; (800407c <adcMultiChannel+0x25c>)
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	461a      	mov	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4413      	add	r3, r2
 800404a:	7a9b      	ldrb	r3, [r3, #10]
 800404c:	2b06      	cmp	r3, #6
 800404e:	d81b      	bhi.n	8004088 <adcMultiChannel+0x268>
			ADC1->SQR3 |= (adcConfig->adcMultiChannel[counter5] << (5 * counter5));
 8004050:	4b0c      	ldr	r3, [pc, #48]	; (8004084 <adcMultiChannel+0x264>)
 8004052:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004054:	4b09      	ldr	r3, [pc, #36]	; (800407c <adcMultiChannel+0x25c>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	4619      	mov	r1, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	440b      	add	r3, r1
 800405e:	7a9b      	ldrb	r3, [r3, #10]
 8004060:	4618      	mov	r0, r3
 8004062:	4b06      	ldr	r3, [pc, #24]	; (800407c <adcMultiChannel+0x25c>)
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	4619      	mov	r1, r3
 8004068:	460b      	mov	r3, r1
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	440b      	add	r3, r1
 800406e:	fa00 f303 	lsl.w	r3, r0, r3
 8004072:	4904      	ldr	r1, [pc, #16]	; (8004084 <adcMultiChannel+0x264>)
 8004074:	4313      	orrs	r3, r2
 8004076:	634b      	str	r3, [r1, #52]	; 0x34
 8004078:	e048      	b.n	800410c <adcMultiChannel+0x2ec>
 800407a:	bf00      	nop
 800407c:	20003cda 	.word	0x20003cda
 8004080:	40023800 	.word	0x40023800
 8004084:	40012000 	.word	0x40012000
		}
		else if(adcConfig->adcMultiChannel[counter5] > 6 && adcConfig->adcMultiChannel[counter5] <= 12){
 8004088:	4b36      	ldr	r3, [pc, #216]	; (8004164 <adcMultiChannel+0x344>)
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	461a      	mov	r2, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4413      	add	r3, r2
 8004092:	7a9b      	ldrb	r3, [r3, #10]
 8004094:	2b06      	cmp	r3, #6
 8004096:	d91c      	bls.n	80040d2 <adcMultiChannel+0x2b2>
 8004098:	4b32      	ldr	r3, [pc, #200]	; (8004164 <adcMultiChannel+0x344>)
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	461a      	mov	r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4413      	add	r3, r2
 80040a2:	7a9b      	ldrb	r3, [r3, #10]
 80040a4:	2b0c      	cmp	r3, #12
 80040a6:	d814      	bhi.n	80040d2 <adcMultiChannel+0x2b2>
			ADC1->SQR2 |= (adcConfig->adcMultiChannel[counter5] << (5 * (counter5 - 7)));
 80040a8:	4b2f      	ldr	r3, [pc, #188]	; (8004168 <adcMultiChannel+0x348>)
 80040aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040ac:	4b2d      	ldr	r3, [pc, #180]	; (8004164 <adcMultiChannel+0x344>)
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	461a      	mov	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4413      	add	r3, r2
 80040b6:	7a9b      	ldrb	r3, [r3, #10]
 80040b8:	4618      	mov	r0, r3
 80040ba:	4b2a      	ldr	r3, [pc, #168]	; (8004164 <adcMultiChannel+0x344>)
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	1fda      	subs	r2, r3, #7
 80040c0:	4613      	mov	r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	4413      	add	r3, r2
 80040c6:	fa00 f303 	lsl.w	r3, r0, r3
 80040ca:	4a27      	ldr	r2, [pc, #156]	; (8004168 <adcMultiChannel+0x348>)
 80040cc:	430b      	orrs	r3, r1
 80040ce:	6313      	str	r3, [r2, #48]	; 0x30
 80040d0:	e01c      	b.n	800410c <adcMultiChannel+0x2ec>
		}
		else if(adcConfig->adcMultiChannel[counter5] > 12){
 80040d2:	4b24      	ldr	r3, [pc, #144]	; (8004164 <adcMultiChannel+0x344>)
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	461a      	mov	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4413      	add	r3, r2
 80040dc:	7a9b      	ldrb	r3, [r3, #10]
 80040de:	2b0c      	cmp	r3, #12
 80040e0:	d914      	bls.n	800410c <adcMultiChannel+0x2ec>
			ADC1->SQR1 |= (adcConfig->adcMultiChannel[counter5] << (5 * (counter5 - 13)));
 80040e2:	4b21      	ldr	r3, [pc, #132]	; (8004168 <adcMultiChannel+0x348>)
 80040e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040e6:	4b1f      	ldr	r3, [pc, #124]	; (8004164 <adcMultiChannel+0x344>)
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	461a      	mov	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4413      	add	r3, r2
 80040f0:	7a9b      	ldrb	r3, [r3, #10]
 80040f2:	4618      	mov	r0, r3
 80040f4:	4b1b      	ldr	r3, [pc, #108]	; (8004164 <adcMultiChannel+0x344>)
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	f1a3 020d 	sub.w	r2, r3, #13
 80040fc:	4613      	mov	r3, r2
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	4413      	add	r3, r2
 8004102:	fa00 f303 	lsl.w	r3, r0, r3
 8004106:	4a18      	ldr	r2, [pc, #96]	; (8004168 <adcMultiChannel+0x348>)
 8004108:	430b      	orrs	r3, r1
 800410a:	62d3      	str	r3, [r2, #44]	; 0x2c
	for(counter5 = 0; counter5 < numberOfConversion; counter5++){
 800410c:	4b15      	ldr	r3, [pc, #84]	; (8004164 <adcMultiChannel+0x344>)
 800410e:	781b      	ldrb	r3, [r3, #0]
 8004110:	3301      	adds	r3, #1
 8004112:	b2da      	uxtb	r2, r3
 8004114:	4b13      	ldr	r3, [pc, #76]	; (8004164 <adcMultiChannel+0x344>)
 8004116:	701a      	strb	r2, [r3, #0]
 8004118:	4b12      	ldr	r3, [pc, #72]	; (8004164 <adcMultiChannel+0x344>)
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	78fa      	ldrb	r2, [r7, #3]
 800411e:	429a      	cmp	r2, r3
 8004120:	d88e      	bhi.n	8004040 <adcMultiChannel+0x220>
		}
	}

	/* 9. Configuramos el preescaler del ADC en 2:1 (el mas rápido que se puede tener */
	ADC->CCR &= ~ADC_CCR_ADCPRE;
 8004122:	4b12      	ldr	r3, [pc, #72]	; (800416c <adcMultiChannel+0x34c>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	4a11      	ldr	r2, [pc, #68]	; (800416c <adcMultiChannel+0x34c>)
 8004128:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800412c:	6053      	str	r3, [r2, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800412e:	b672      	cpsid	i
}
 8004130:	bf00      	nop

	/* 10. Desactivamos las interrupciones globales */
	__disable_irq();

	/* 11. Activamos la interrupción debida a la finalización de una conversión EOC (CR1)*/
	ADC1->CR1 |= ADC_CR1_EOCIE;
 8004132:	4b0d      	ldr	r3, [pc, #52]	; (8004168 <adcMultiChannel+0x348>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	4a0c      	ldr	r2, [pc, #48]	; (8004168 <adcMultiChannel+0x348>)
 8004138:	f043 0320 	orr.w	r3, r3, #32
 800413c:	6053      	str	r3, [r2, #4]

	/* 11a. Matriculamos la interrupción en el NVIC*/
	__NVIC_EnableIRQ(ADC_IRQn);
 800413e:	2012      	movs	r0, #18
 8004140:	f7ff fccc 	bl	8003adc <__NVIC_EnableIRQ>

	/* 11b. Configuramos la prioridad para la interrupción ADC */
	__NVIC_SetPriority(ADC_IRQn, 4);
 8004144:	2104      	movs	r1, #4
 8004146:	2012      	movs	r0, #18
 8004148:	f7ff fce4 	bl	8003b14 <__NVIC_SetPriority>

	/* 12. Activamos el modulo ADC */
	ADC1->CR2 |= ADC_CR2_ADON;
 800414c:	4b06      	ldr	r3, [pc, #24]	; (8004168 <adcMultiChannel+0x348>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	4a05      	ldr	r2, [pc, #20]	; (8004168 <adcMultiChannel+0x348>)
 8004152:	f043 0301 	orr.w	r3, r3, #1
 8004156:	6093      	str	r3, [r2, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8004158:	b662      	cpsie	i
}
 800415a:	bf00      	nop

	/* 13. Activamos las interrupciones globales */
	__enable_irq();

}
 800415c:	bf00      	nop
 800415e:	3708      	adds	r7, #8
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	20003cda 	.word	0x20003cda
 8004168:	40012000 	.word	0x40012000
 800416c:	40012300 	.word	0x40012300

08004170 <__libc_init_array>:
 8004170:	b570      	push	{r4, r5, r6, lr}
 8004172:	4d0d      	ldr	r5, [pc, #52]	; (80041a8 <__libc_init_array+0x38>)
 8004174:	4c0d      	ldr	r4, [pc, #52]	; (80041ac <__libc_init_array+0x3c>)
 8004176:	1b64      	subs	r4, r4, r5
 8004178:	10a4      	asrs	r4, r4, #2
 800417a:	2600      	movs	r6, #0
 800417c:	42a6      	cmp	r6, r4
 800417e:	d109      	bne.n	8004194 <__libc_init_array+0x24>
 8004180:	4d0b      	ldr	r5, [pc, #44]	; (80041b0 <__libc_init_array+0x40>)
 8004182:	4c0c      	ldr	r4, [pc, #48]	; (80041b4 <__libc_init_array+0x44>)
 8004184:	f005 f8be 	bl	8009304 <_init>
 8004188:	1b64      	subs	r4, r4, r5
 800418a:	10a4      	asrs	r4, r4, #2
 800418c:	2600      	movs	r6, #0
 800418e:	42a6      	cmp	r6, r4
 8004190:	d105      	bne.n	800419e <__libc_init_array+0x2e>
 8004192:	bd70      	pop	{r4, r5, r6, pc}
 8004194:	f855 3b04 	ldr.w	r3, [r5], #4
 8004198:	4798      	blx	r3
 800419a:	3601      	adds	r6, #1
 800419c:	e7ee      	b.n	800417c <__libc_init_array+0xc>
 800419e:	f855 3b04 	ldr.w	r3, [r5], #4
 80041a2:	4798      	blx	r3
 80041a4:	3601      	adds	r6, #1
 80041a6:	e7f2      	b.n	800418e <__libc_init_array+0x1e>
 80041a8:	0800afcc 	.word	0x0800afcc
 80041ac:	0800afcc 	.word	0x0800afcc
 80041b0:	0800afcc 	.word	0x0800afcc
 80041b4:	0800afd0 	.word	0x0800afd0

080041b8 <memset>:
 80041b8:	4402      	add	r2, r0
 80041ba:	4603      	mov	r3, r0
 80041bc:	4293      	cmp	r3, r2
 80041be:	d100      	bne.n	80041c2 <memset+0xa>
 80041c0:	4770      	bx	lr
 80041c2:	f803 1b01 	strb.w	r1, [r3], #1
 80041c6:	e7f9      	b.n	80041bc <memset+0x4>

080041c8 <__cvt>:
 80041c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041cc:	b088      	sub	sp, #32
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	461f      	mov	r7, r3
 80041d2:	4614      	mov	r4, r2
 80041d4:	bfb8      	it	lt
 80041d6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80041da:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80041dc:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80041de:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80041e2:	bfb6      	itet	lt
 80041e4:	461f      	movlt	r7, r3
 80041e6:	2300      	movge	r3, #0
 80041e8:	232d      	movlt	r3, #45	; 0x2d
 80041ea:	7013      	strb	r3, [r2, #0]
 80041ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80041ee:	f023 0820 	bic.w	r8, r3, #32
 80041f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80041f6:	d005      	beq.n	8004204 <__cvt+0x3c>
 80041f8:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80041fc:	d100      	bne.n	8004200 <__cvt+0x38>
 80041fe:	3501      	adds	r5, #1
 8004200:	2302      	movs	r3, #2
 8004202:	e000      	b.n	8004206 <__cvt+0x3e>
 8004204:	2303      	movs	r3, #3
 8004206:	aa07      	add	r2, sp, #28
 8004208:	9204      	str	r2, [sp, #16]
 800420a:	aa06      	add	r2, sp, #24
 800420c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004210:	e9cd 3500 	strd	r3, r5, [sp]
 8004214:	4622      	mov	r2, r4
 8004216:	463b      	mov	r3, r7
 8004218:	f001 fe0a 	bl	8005e30 <_dtoa_r>
 800421c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004220:	4606      	mov	r6, r0
 8004222:	d102      	bne.n	800422a <__cvt+0x62>
 8004224:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004226:	07db      	lsls	r3, r3, #31
 8004228:	d522      	bpl.n	8004270 <__cvt+0xa8>
 800422a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800422e:	eb06 0905 	add.w	r9, r6, r5
 8004232:	d110      	bne.n	8004256 <__cvt+0x8e>
 8004234:	7833      	ldrb	r3, [r6, #0]
 8004236:	2b30      	cmp	r3, #48	; 0x30
 8004238:	d10a      	bne.n	8004250 <__cvt+0x88>
 800423a:	2200      	movs	r2, #0
 800423c:	2300      	movs	r3, #0
 800423e:	4620      	mov	r0, r4
 8004240:	4639      	mov	r1, r7
 8004242:	f7fc fc59 	bl	8000af8 <__aeabi_dcmpeq>
 8004246:	b918      	cbnz	r0, 8004250 <__cvt+0x88>
 8004248:	f1c5 0501 	rsb	r5, r5, #1
 800424c:	f8ca 5000 	str.w	r5, [sl]
 8004250:	f8da 3000 	ldr.w	r3, [sl]
 8004254:	4499      	add	r9, r3
 8004256:	2200      	movs	r2, #0
 8004258:	2300      	movs	r3, #0
 800425a:	4620      	mov	r0, r4
 800425c:	4639      	mov	r1, r7
 800425e:	f7fc fc4b 	bl	8000af8 <__aeabi_dcmpeq>
 8004262:	b108      	cbz	r0, 8004268 <__cvt+0xa0>
 8004264:	f8cd 901c 	str.w	r9, [sp, #28]
 8004268:	2230      	movs	r2, #48	; 0x30
 800426a:	9b07      	ldr	r3, [sp, #28]
 800426c:	454b      	cmp	r3, r9
 800426e:	d307      	bcc.n	8004280 <__cvt+0xb8>
 8004270:	9b07      	ldr	r3, [sp, #28]
 8004272:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004274:	1b9b      	subs	r3, r3, r6
 8004276:	4630      	mov	r0, r6
 8004278:	6013      	str	r3, [r2, #0]
 800427a:	b008      	add	sp, #32
 800427c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004280:	1c59      	adds	r1, r3, #1
 8004282:	9107      	str	r1, [sp, #28]
 8004284:	701a      	strb	r2, [r3, #0]
 8004286:	e7f0      	b.n	800426a <__cvt+0xa2>

08004288 <__exponent>:
 8004288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800428a:	4603      	mov	r3, r0
 800428c:	2900      	cmp	r1, #0
 800428e:	bfb8      	it	lt
 8004290:	4249      	neglt	r1, r1
 8004292:	f803 2b02 	strb.w	r2, [r3], #2
 8004296:	bfb4      	ite	lt
 8004298:	222d      	movlt	r2, #45	; 0x2d
 800429a:	222b      	movge	r2, #43	; 0x2b
 800429c:	2909      	cmp	r1, #9
 800429e:	7042      	strb	r2, [r0, #1]
 80042a0:	dd2a      	ble.n	80042f8 <__exponent+0x70>
 80042a2:	f10d 0407 	add.w	r4, sp, #7
 80042a6:	46a4      	mov	ip, r4
 80042a8:	270a      	movs	r7, #10
 80042aa:	46a6      	mov	lr, r4
 80042ac:	460a      	mov	r2, r1
 80042ae:	fb91 f6f7 	sdiv	r6, r1, r7
 80042b2:	fb07 1516 	mls	r5, r7, r6, r1
 80042b6:	3530      	adds	r5, #48	; 0x30
 80042b8:	2a63      	cmp	r2, #99	; 0x63
 80042ba:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80042be:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80042c2:	4631      	mov	r1, r6
 80042c4:	dcf1      	bgt.n	80042aa <__exponent+0x22>
 80042c6:	3130      	adds	r1, #48	; 0x30
 80042c8:	f1ae 0502 	sub.w	r5, lr, #2
 80042cc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80042d0:	1c44      	adds	r4, r0, #1
 80042d2:	4629      	mov	r1, r5
 80042d4:	4561      	cmp	r1, ip
 80042d6:	d30a      	bcc.n	80042ee <__exponent+0x66>
 80042d8:	f10d 0209 	add.w	r2, sp, #9
 80042dc:	eba2 020e 	sub.w	r2, r2, lr
 80042e0:	4565      	cmp	r5, ip
 80042e2:	bf88      	it	hi
 80042e4:	2200      	movhi	r2, #0
 80042e6:	4413      	add	r3, r2
 80042e8:	1a18      	subs	r0, r3, r0
 80042ea:	b003      	add	sp, #12
 80042ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042f2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80042f6:	e7ed      	b.n	80042d4 <__exponent+0x4c>
 80042f8:	2330      	movs	r3, #48	; 0x30
 80042fa:	3130      	adds	r1, #48	; 0x30
 80042fc:	7083      	strb	r3, [r0, #2]
 80042fe:	70c1      	strb	r1, [r0, #3]
 8004300:	1d03      	adds	r3, r0, #4
 8004302:	e7f1      	b.n	80042e8 <__exponent+0x60>

08004304 <_printf_float>:
 8004304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004308:	b091      	sub	sp, #68	; 0x44
 800430a:	460c      	mov	r4, r1
 800430c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004310:	4616      	mov	r6, r2
 8004312:	461f      	mov	r7, r3
 8004314:	4605      	mov	r5, r0
 8004316:	f002 fee5 	bl	80070e4 <_localeconv_r>
 800431a:	6803      	ldr	r3, [r0, #0]
 800431c:	9309      	str	r3, [sp, #36]	; 0x24
 800431e:	4618      	mov	r0, r3
 8004320:	f7fb ff68 	bl	80001f4 <strlen>
 8004324:	2300      	movs	r3, #0
 8004326:	930e      	str	r3, [sp, #56]	; 0x38
 8004328:	f8d8 3000 	ldr.w	r3, [r8]
 800432c:	900a      	str	r0, [sp, #40]	; 0x28
 800432e:	3307      	adds	r3, #7
 8004330:	f023 0307 	bic.w	r3, r3, #7
 8004334:	f103 0208 	add.w	r2, r3, #8
 8004338:	f894 9018 	ldrb.w	r9, [r4, #24]
 800433c:	f8d4 b000 	ldr.w	fp, [r4]
 8004340:	f8c8 2000 	str.w	r2, [r8]
 8004344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004348:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800434c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8004350:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004354:	930b      	str	r3, [sp, #44]	; 0x2c
 8004356:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004358:	4b9c      	ldr	r3, [pc, #624]	; (80045cc <_printf_float+0x2c8>)
 800435a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800435e:	4640      	mov	r0, r8
 8004360:	f7fc fbfc 	bl	8000b5c <__aeabi_dcmpun>
 8004364:	bb70      	cbnz	r0, 80043c4 <_printf_float+0xc0>
 8004366:	4b99      	ldr	r3, [pc, #612]	; (80045cc <_printf_float+0x2c8>)
 8004368:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800436a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800436e:	4640      	mov	r0, r8
 8004370:	f7fc fbd6 	bl	8000b20 <__aeabi_dcmple>
 8004374:	bb30      	cbnz	r0, 80043c4 <_printf_float+0xc0>
 8004376:	2200      	movs	r2, #0
 8004378:	2300      	movs	r3, #0
 800437a:	4640      	mov	r0, r8
 800437c:	4651      	mov	r1, sl
 800437e:	f7fc fbc5 	bl	8000b0c <__aeabi_dcmplt>
 8004382:	b110      	cbz	r0, 800438a <_printf_float+0x86>
 8004384:	232d      	movs	r3, #45	; 0x2d
 8004386:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800438a:	4b91      	ldr	r3, [pc, #580]	; (80045d0 <_printf_float+0x2cc>)
 800438c:	4891      	ldr	r0, [pc, #580]	; (80045d4 <_printf_float+0x2d0>)
 800438e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004392:	bf94      	ite	ls
 8004394:	4698      	movls	r8, r3
 8004396:	4680      	movhi	r8, r0
 8004398:	2303      	movs	r3, #3
 800439a:	6123      	str	r3, [r4, #16]
 800439c:	f02b 0304 	bic.w	r3, fp, #4
 80043a0:	6023      	str	r3, [r4, #0]
 80043a2:	f04f 0a00 	mov.w	sl, #0
 80043a6:	9700      	str	r7, [sp, #0]
 80043a8:	4633      	mov	r3, r6
 80043aa:	aa0f      	add	r2, sp, #60	; 0x3c
 80043ac:	4621      	mov	r1, r4
 80043ae:	4628      	mov	r0, r5
 80043b0:	f000 f9d2 	bl	8004758 <_printf_common>
 80043b4:	3001      	adds	r0, #1
 80043b6:	f040 808f 	bne.w	80044d8 <_printf_float+0x1d4>
 80043ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80043be:	b011      	add	sp, #68	; 0x44
 80043c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043c4:	4642      	mov	r2, r8
 80043c6:	4653      	mov	r3, sl
 80043c8:	4640      	mov	r0, r8
 80043ca:	4651      	mov	r1, sl
 80043cc:	f7fc fbc6 	bl	8000b5c <__aeabi_dcmpun>
 80043d0:	b140      	cbz	r0, 80043e4 <_printf_float+0xe0>
 80043d2:	f1ba 0f00 	cmp.w	sl, #0
 80043d6:	bfbc      	itt	lt
 80043d8:	232d      	movlt	r3, #45	; 0x2d
 80043da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80043de:	487e      	ldr	r0, [pc, #504]	; (80045d8 <_printf_float+0x2d4>)
 80043e0:	4b7e      	ldr	r3, [pc, #504]	; (80045dc <_printf_float+0x2d8>)
 80043e2:	e7d4      	b.n	800438e <_printf_float+0x8a>
 80043e4:	6863      	ldr	r3, [r4, #4]
 80043e6:	1c5a      	adds	r2, r3, #1
 80043e8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80043ec:	d142      	bne.n	8004474 <_printf_float+0x170>
 80043ee:	2306      	movs	r3, #6
 80043f0:	6063      	str	r3, [r4, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	9206      	str	r2, [sp, #24]
 80043f6:	aa0e      	add	r2, sp, #56	; 0x38
 80043f8:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80043fc:	aa0d      	add	r2, sp, #52	; 0x34
 80043fe:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004402:	9203      	str	r2, [sp, #12]
 8004404:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004408:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800440c:	6023      	str	r3, [r4, #0]
 800440e:	6863      	ldr	r3, [r4, #4]
 8004410:	9300      	str	r3, [sp, #0]
 8004412:	4642      	mov	r2, r8
 8004414:	4653      	mov	r3, sl
 8004416:	4628      	mov	r0, r5
 8004418:	910b      	str	r1, [sp, #44]	; 0x2c
 800441a:	f7ff fed5 	bl	80041c8 <__cvt>
 800441e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004420:	2947      	cmp	r1, #71	; 0x47
 8004422:	4680      	mov	r8, r0
 8004424:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004426:	d108      	bne.n	800443a <_printf_float+0x136>
 8004428:	1cc8      	adds	r0, r1, #3
 800442a:	db02      	blt.n	8004432 <_printf_float+0x12e>
 800442c:	6863      	ldr	r3, [r4, #4]
 800442e:	4299      	cmp	r1, r3
 8004430:	dd40      	ble.n	80044b4 <_printf_float+0x1b0>
 8004432:	f1a9 0902 	sub.w	r9, r9, #2
 8004436:	fa5f f989 	uxtb.w	r9, r9
 800443a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800443e:	d81f      	bhi.n	8004480 <_printf_float+0x17c>
 8004440:	3901      	subs	r1, #1
 8004442:	464a      	mov	r2, r9
 8004444:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004448:	910d      	str	r1, [sp, #52]	; 0x34
 800444a:	f7ff ff1d 	bl	8004288 <__exponent>
 800444e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004450:	1813      	adds	r3, r2, r0
 8004452:	2a01      	cmp	r2, #1
 8004454:	4682      	mov	sl, r0
 8004456:	6123      	str	r3, [r4, #16]
 8004458:	dc02      	bgt.n	8004460 <_printf_float+0x15c>
 800445a:	6822      	ldr	r2, [r4, #0]
 800445c:	07d2      	lsls	r2, r2, #31
 800445e:	d501      	bpl.n	8004464 <_printf_float+0x160>
 8004460:	3301      	adds	r3, #1
 8004462:	6123      	str	r3, [r4, #16]
 8004464:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004468:	2b00      	cmp	r3, #0
 800446a:	d09c      	beq.n	80043a6 <_printf_float+0xa2>
 800446c:	232d      	movs	r3, #45	; 0x2d
 800446e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004472:	e798      	b.n	80043a6 <_printf_float+0xa2>
 8004474:	2947      	cmp	r1, #71	; 0x47
 8004476:	d1bc      	bne.n	80043f2 <_printf_float+0xee>
 8004478:	2b00      	cmp	r3, #0
 800447a:	d1ba      	bne.n	80043f2 <_printf_float+0xee>
 800447c:	2301      	movs	r3, #1
 800447e:	e7b7      	b.n	80043f0 <_printf_float+0xec>
 8004480:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004484:	d118      	bne.n	80044b8 <_printf_float+0x1b4>
 8004486:	2900      	cmp	r1, #0
 8004488:	6863      	ldr	r3, [r4, #4]
 800448a:	dd0b      	ble.n	80044a4 <_printf_float+0x1a0>
 800448c:	6121      	str	r1, [r4, #16]
 800448e:	b913      	cbnz	r3, 8004496 <_printf_float+0x192>
 8004490:	6822      	ldr	r2, [r4, #0]
 8004492:	07d0      	lsls	r0, r2, #31
 8004494:	d502      	bpl.n	800449c <_printf_float+0x198>
 8004496:	3301      	adds	r3, #1
 8004498:	440b      	add	r3, r1
 800449a:	6123      	str	r3, [r4, #16]
 800449c:	65a1      	str	r1, [r4, #88]	; 0x58
 800449e:	f04f 0a00 	mov.w	sl, #0
 80044a2:	e7df      	b.n	8004464 <_printf_float+0x160>
 80044a4:	b913      	cbnz	r3, 80044ac <_printf_float+0x1a8>
 80044a6:	6822      	ldr	r2, [r4, #0]
 80044a8:	07d2      	lsls	r2, r2, #31
 80044aa:	d501      	bpl.n	80044b0 <_printf_float+0x1ac>
 80044ac:	3302      	adds	r3, #2
 80044ae:	e7f4      	b.n	800449a <_printf_float+0x196>
 80044b0:	2301      	movs	r3, #1
 80044b2:	e7f2      	b.n	800449a <_printf_float+0x196>
 80044b4:	f04f 0967 	mov.w	r9, #103	; 0x67
 80044b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044ba:	4299      	cmp	r1, r3
 80044bc:	db05      	blt.n	80044ca <_printf_float+0x1c6>
 80044be:	6823      	ldr	r3, [r4, #0]
 80044c0:	6121      	str	r1, [r4, #16]
 80044c2:	07d8      	lsls	r0, r3, #31
 80044c4:	d5ea      	bpl.n	800449c <_printf_float+0x198>
 80044c6:	1c4b      	adds	r3, r1, #1
 80044c8:	e7e7      	b.n	800449a <_printf_float+0x196>
 80044ca:	2900      	cmp	r1, #0
 80044cc:	bfd4      	ite	le
 80044ce:	f1c1 0202 	rsble	r2, r1, #2
 80044d2:	2201      	movgt	r2, #1
 80044d4:	4413      	add	r3, r2
 80044d6:	e7e0      	b.n	800449a <_printf_float+0x196>
 80044d8:	6823      	ldr	r3, [r4, #0]
 80044da:	055a      	lsls	r2, r3, #21
 80044dc:	d407      	bmi.n	80044ee <_printf_float+0x1ea>
 80044de:	6923      	ldr	r3, [r4, #16]
 80044e0:	4642      	mov	r2, r8
 80044e2:	4631      	mov	r1, r6
 80044e4:	4628      	mov	r0, r5
 80044e6:	47b8      	blx	r7
 80044e8:	3001      	adds	r0, #1
 80044ea:	d12b      	bne.n	8004544 <_printf_float+0x240>
 80044ec:	e765      	b.n	80043ba <_printf_float+0xb6>
 80044ee:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80044f2:	f240 80dc 	bls.w	80046ae <_printf_float+0x3aa>
 80044f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80044fa:	2200      	movs	r2, #0
 80044fc:	2300      	movs	r3, #0
 80044fe:	f7fc fafb 	bl	8000af8 <__aeabi_dcmpeq>
 8004502:	2800      	cmp	r0, #0
 8004504:	d033      	beq.n	800456e <_printf_float+0x26a>
 8004506:	4a36      	ldr	r2, [pc, #216]	; (80045e0 <_printf_float+0x2dc>)
 8004508:	2301      	movs	r3, #1
 800450a:	4631      	mov	r1, r6
 800450c:	4628      	mov	r0, r5
 800450e:	47b8      	blx	r7
 8004510:	3001      	adds	r0, #1
 8004512:	f43f af52 	beq.w	80043ba <_printf_float+0xb6>
 8004516:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800451a:	429a      	cmp	r2, r3
 800451c:	db02      	blt.n	8004524 <_printf_float+0x220>
 800451e:	6823      	ldr	r3, [r4, #0]
 8004520:	07d8      	lsls	r0, r3, #31
 8004522:	d50f      	bpl.n	8004544 <_printf_float+0x240>
 8004524:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004528:	4631      	mov	r1, r6
 800452a:	4628      	mov	r0, r5
 800452c:	47b8      	blx	r7
 800452e:	3001      	adds	r0, #1
 8004530:	f43f af43 	beq.w	80043ba <_printf_float+0xb6>
 8004534:	f04f 0800 	mov.w	r8, #0
 8004538:	f104 091a 	add.w	r9, r4, #26
 800453c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800453e:	3b01      	subs	r3, #1
 8004540:	4543      	cmp	r3, r8
 8004542:	dc09      	bgt.n	8004558 <_printf_float+0x254>
 8004544:	6823      	ldr	r3, [r4, #0]
 8004546:	079b      	lsls	r3, r3, #30
 8004548:	f100 8101 	bmi.w	800474e <_printf_float+0x44a>
 800454c:	68e0      	ldr	r0, [r4, #12]
 800454e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004550:	4298      	cmp	r0, r3
 8004552:	bfb8      	it	lt
 8004554:	4618      	movlt	r0, r3
 8004556:	e732      	b.n	80043be <_printf_float+0xba>
 8004558:	2301      	movs	r3, #1
 800455a:	464a      	mov	r2, r9
 800455c:	4631      	mov	r1, r6
 800455e:	4628      	mov	r0, r5
 8004560:	47b8      	blx	r7
 8004562:	3001      	adds	r0, #1
 8004564:	f43f af29 	beq.w	80043ba <_printf_float+0xb6>
 8004568:	f108 0801 	add.w	r8, r8, #1
 800456c:	e7e6      	b.n	800453c <_printf_float+0x238>
 800456e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004570:	2b00      	cmp	r3, #0
 8004572:	dc37      	bgt.n	80045e4 <_printf_float+0x2e0>
 8004574:	4a1a      	ldr	r2, [pc, #104]	; (80045e0 <_printf_float+0x2dc>)
 8004576:	2301      	movs	r3, #1
 8004578:	4631      	mov	r1, r6
 800457a:	4628      	mov	r0, r5
 800457c:	47b8      	blx	r7
 800457e:	3001      	adds	r0, #1
 8004580:	f43f af1b 	beq.w	80043ba <_printf_float+0xb6>
 8004584:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004588:	4313      	orrs	r3, r2
 800458a:	d102      	bne.n	8004592 <_printf_float+0x28e>
 800458c:	6823      	ldr	r3, [r4, #0]
 800458e:	07d9      	lsls	r1, r3, #31
 8004590:	d5d8      	bpl.n	8004544 <_printf_float+0x240>
 8004592:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004596:	4631      	mov	r1, r6
 8004598:	4628      	mov	r0, r5
 800459a:	47b8      	blx	r7
 800459c:	3001      	adds	r0, #1
 800459e:	f43f af0c 	beq.w	80043ba <_printf_float+0xb6>
 80045a2:	f04f 0900 	mov.w	r9, #0
 80045a6:	f104 0a1a 	add.w	sl, r4, #26
 80045aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045ac:	425b      	negs	r3, r3
 80045ae:	454b      	cmp	r3, r9
 80045b0:	dc01      	bgt.n	80045b6 <_printf_float+0x2b2>
 80045b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045b4:	e794      	b.n	80044e0 <_printf_float+0x1dc>
 80045b6:	2301      	movs	r3, #1
 80045b8:	4652      	mov	r2, sl
 80045ba:	4631      	mov	r1, r6
 80045bc:	4628      	mov	r0, r5
 80045be:	47b8      	blx	r7
 80045c0:	3001      	adds	r0, #1
 80045c2:	f43f aefa 	beq.w	80043ba <_printf_float+0xb6>
 80045c6:	f109 0901 	add.w	r9, r9, #1
 80045ca:	e7ee      	b.n	80045aa <_printf_float+0x2a6>
 80045cc:	7fefffff 	.word	0x7fefffff
 80045d0:	0800ab14 	.word	0x0800ab14
 80045d4:	0800ab18 	.word	0x0800ab18
 80045d8:	0800ab20 	.word	0x0800ab20
 80045dc:	0800ab1c 	.word	0x0800ab1c
 80045e0:	0800af19 	.word	0x0800af19
 80045e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80045e8:	429a      	cmp	r2, r3
 80045ea:	bfa8      	it	ge
 80045ec:	461a      	movge	r2, r3
 80045ee:	2a00      	cmp	r2, #0
 80045f0:	4691      	mov	r9, r2
 80045f2:	dc37      	bgt.n	8004664 <_printf_float+0x360>
 80045f4:	f04f 0b00 	mov.w	fp, #0
 80045f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045fc:	f104 021a 	add.w	r2, r4, #26
 8004600:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004604:	ebaa 0309 	sub.w	r3, sl, r9
 8004608:	455b      	cmp	r3, fp
 800460a:	dc33      	bgt.n	8004674 <_printf_float+0x370>
 800460c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004610:	429a      	cmp	r2, r3
 8004612:	db3b      	blt.n	800468c <_printf_float+0x388>
 8004614:	6823      	ldr	r3, [r4, #0]
 8004616:	07da      	lsls	r2, r3, #31
 8004618:	d438      	bmi.n	800468c <_printf_float+0x388>
 800461a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800461c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800461e:	eba3 020a 	sub.w	r2, r3, sl
 8004622:	eba3 0901 	sub.w	r9, r3, r1
 8004626:	4591      	cmp	r9, r2
 8004628:	bfa8      	it	ge
 800462a:	4691      	movge	r9, r2
 800462c:	f1b9 0f00 	cmp.w	r9, #0
 8004630:	dc34      	bgt.n	800469c <_printf_float+0x398>
 8004632:	f04f 0800 	mov.w	r8, #0
 8004636:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800463a:	f104 0a1a 	add.w	sl, r4, #26
 800463e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004642:	1a9b      	subs	r3, r3, r2
 8004644:	eba3 0309 	sub.w	r3, r3, r9
 8004648:	4543      	cmp	r3, r8
 800464a:	f77f af7b 	ble.w	8004544 <_printf_float+0x240>
 800464e:	2301      	movs	r3, #1
 8004650:	4652      	mov	r2, sl
 8004652:	4631      	mov	r1, r6
 8004654:	4628      	mov	r0, r5
 8004656:	47b8      	blx	r7
 8004658:	3001      	adds	r0, #1
 800465a:	f43f aeae 	beq.w	80043ba <_printf_float+0xb6>
 800465e:	f108 0801 	add.w	r8, r8, #1
 8004662:	e7ec      	b.n	800463e <_printf_float+0x33a>
 8004664:	4613      	mov	r3, r2
 8004666:	4631      	mov	r1, r6
 8004668:	4642      	mov	r2, r8
 800466a:	4628      	mov	r0, r5
 800466c:	47b8      	blx	r7
 800466e:	3001      	adds	r0, #1
 8004670:	d1c0      	bne.n	80045f4 <_printf_float+0x2f0>
 8004672:	e6a2      	b.n	80043ba <_printf_float+0xb6>
 8004674:	2301      	movs	r3, #1
 8004676:	4631      	mov	r1, r6
 8004678:	4628      	mov	r0, r5
 800467a:	920b      	str	r2, [sp, #44]	; 0x2c
 800467c:	47b8      	blx	r7
 800467e:	3001      	adds	r0, #1
 8004680:	f43f ae9b 	beq.w	80043ba <_printf_float+0xb6>
 8004684:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004686:	f10b 0b01 	add.w	fp, fp, #1
 800468a:	e7b9      	b.n	8004600 <_printf_float+0x2fc>
 800468c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004690:	4631      	mov	r1, r6
 8004692:	4628      	mov	r0, r5
 8004694:	47b8      	blx	r7
 8004696:	3001      	adds	r0, #1
 8004698:	d1bf      	bne.n	800461a <_printf_float+0x316>
 800469a:	e68e      	b.n	80043ba <_printf_float+0xb6>
 800469c:	464b      	mov	r3, r9
 800469e:	eb08 020a 	add.w	r2, r8, sl
 80046a2:	4631      	mov	r1, r6
 80046a4:	4628      	mov	r0, r5
 80046a6:	47b8      	blx	r7
 80046a8:	3001      	adds	r0, #1
 80046aa:	d1c2      	bne.n	8004632 <_printf_float+0x32e>
 80046ac:	e685      	b.n	80043ba <_printf_float+0xb6>
 80046ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80046b0:	2a01      	cmp	r2, #1
 80046b2:	dc01      	bgt.n	80046b8 <_printf_float+0x3b4>
 80046b4:	07db      	lsls	r3, r3, #31
 80046b6:	d537      	bpl.n	8004728 <_printf_float+0x424>
 80046b8:	2301      	movs	r3, #1
 80046ba:	4642      	mov	r2, r8
 80046bc:	4631      	mov	r1, r6
 80046be:	4628      	mov	r0, r5
 80046c0:	47b8      	blx	r7
 80046c2:	3001      	adds	r0, #1
 80046c4:	f43f ae79 	beq.w	80043ba <_printf_float+0xb6>
 80046c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046cc:	4631      	mov	r1, r6
 80046ce:	4628      	mov	r0, r5
 80046d0:	47b8      	blx	r7
 80046d2:	3001      	adds	r0, #1
 80046d4:	f43f ae71 	beq.w	80043ba <_printf_float+0xb6>
 80046d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80046dc:	2200      	movs	r2, #0
 80046de:	2300      	movs	r3, #0
 80046e0:	f7fc fa0a 	bl	8000af8 <__aeabi_dcmpeq>
 80046e4:	b9d8      	cbnz	r0, 800471e <_printf_float+0x41a>
 80046e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80046e8:	f108 0201 	add.w	r2, r8, #1
 80046ec:	3b01      	subs	r3, #1
 80046ee:	4631      	mov	r1, r6
 80046f0:	4628      	mov	r0, r5
 80046f2:	47b8      	blx	r7
 80046f4:	3001      	adds	r0, #1
 80046f6:	d10e      	bne.n	8004716 <_printf_float+0x412>
 80046f8:	e65f      	b.n	80043ba <_printf_float+0xb6>
 80046fa:	2301      	movs	r3, #1
 80046fc:	464a      	mov	r2, r9
 80046fe:	4631      	mov	r1, r6
 8004700:	4628      	mov	r0, r5
 8004702:	47b8      	blx	r7
 8004704:	3001      	adds	r0, #1
 8004706:	f43f ae58 	beq.w	80043ba <_printf_float+0xb6>
 800470a:	f108 0801 	add.w	r8, r8, #1
 800470e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004710:	3b01      	subs	r3, #1
 8004712:	4543      	cmp	r3, r8
 8004714:	dcf1      	bgt.n	80046fa <_printf_float+0x3f6>
 8004716:	4653      	mov	r3, sl
 8004718:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800471c:	e6e1      	b.n	80044e2 <_printf_float+0x1de>
 800471e:	f04f 0800 	mov.w	r8, #0
 8004722:	f104 091a 	add.w	r9, r4, #26
 8004726:	e7f2      	b.n	800470e <_printf_float+0x40a>
 8004728:	2301      	movs	r3, #1
 800472a:	4642      	mov	r2, r8
 800472c:	e7df      	b.n	80046ee <_printf_float+0x3ea>
 800472e:	2301      	movs	r3, #1
 8004730:	464a      	mov	r2, r9
 8004732:	4631      	mov	r1, r6
 8004734:	4628      	mov	r0, r5
 8004736:	47b8      	blx	r7
 8004738:	3001      	adds	r0, #1
 800473a:	f43f ae3e 	beq.w	80043ba <_printf_float+0xb6>
 800473e:	f108 0801 	add.w	r8, r8, #1
 8004742:	68e3      	ldr	r3, [r4, #12]
 8004744:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004746:	1a5b      	subs	r3, r3, r1
 8004748:	4543      	cmp	r3, r8
 800474a:	dcf0      	bgt.n	800472e <_printf_float+0x42a>
 800474c:	e6fe      	b.n	800454c <_printf_float+0x248>
 800474e:	f04f 0800 	mov.w	r8, #0
 8004752:	f104 0919 	add.w	r9, r4, #25
 8004756:	e7f4      	b.n	8004742 <_printf_float+0x43e>

08004758 <_printf_common>:
 8004758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800475c:	4616      	mov	r6, r2
 800475e:	4699      	mov	r9, r3
 8004760:	688a      	ldr	r2, [r1, #8]
 8004762:	690b      	ldr	r3, [r1, #16]
 8004764:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004768:	4293      	cmp	r3, r2
 800476a:	bfb8      	it	lt
 800476c:	4613      	movlt	r3, r2
 800476e:	6033      	str	r3, [r6, #0]
 8004770:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004774:	4607      	mov	r7, r0
 8004776:	460c      	mov	r4, r1
 8004778:	b10a      	cbz	r2, 800477e <_printf_common+0x26>
 800477a:	3301      	adds	r3, #1
 800477c:	6033      	str	r3, [r6, #0]
 800477e:	6823      	ldr	r3, [r4, #0]
 8004780:	0699      	lsls	r1, r3, #26
 8004782:	bf42      	ittt	mi
 8004784:	6833      	ldrmi	r3, [r6, #0]
 8004786:	3302      	addmi	r3, #2
 8004788:	6033      	strmi	r3, [r6, #0]
 800478a:	6825      	ldr	r5, [r4, #0]
 800478c:	f015 0506 	ands.w	r5, r5, #6
 8004790:	d106      	bne.n	80047a0 <_printf_common+0x48>
 8004792:	f104 0a19 	add.w	sl, r4, #25
 8004796:	68e3      	ldr	r3, [r4, #12]
 8004798:	6832      	ldr	r2, [r6, #0]
 800479a:	1a9b      	subs	r3, r3, r2
 800479c:	42ab      	cmp	r3, r5
 800479e:	dc26      	bgt.n	80047ee <_printf_common+0x96>
 80047a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80047a4:	1e13      	subs	r3, r2, #0
 80047a6:	6822      	ldr	r2, [r4, #0]
 80047a8:	bf18      	it	ne
 80047aa:	2301      	movne	r3, #1
 80047ac:	0692      	lsls	r2, r2, #26
 80047ae:	d42b      	bmi.n	8004808 <_printf_common+0xb0>
 80047b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80047b4:	4649      	mov	r1, r9
 80047b6:	4638      	mov	r0, r7
 80047b8:	47c0      	blx	r8
 80047ba:	3001      	adds	r0, #1
 80047bc:	d01e      	beq.n	80047fc <_printf_common+0xa4>
 80047be:	6823      	ldr	r3, [r4, #0]
 80047c0:	68e5      	ldr	r5, [r4, #12]
 80047c2:	6832      	ldr	r2, [r6, #0]
 80047c4:	f003 0306 	and.w	r3, r3, #6
 80047c8:	2b04      	cmp	r3, #4
 80047ca:	bf08      	it	eq
 80047cc:	1aad      	subeq	r5, r5, r2
 80047ce:	68a3      	ldr	r3, [r4, #8]
 80047d0:	6922      	ldr	r2, [r4, #16]
 80047d2:	bf0c      	ite	eq
 80047d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047d8:	2500      	movne	r5, #0
 80047da:	4293      	cmp	r3, r2
 80047dc:	bfc4      	itt	gt
 80047de:	1a9b      	subgt	r3, r3, r2
 80047e0:	18ed      	addgt	r5, r5, r3
 80047e2:	2600      	movs	r6, #0
 80047e4:	341a      	adds	r4, #26
 80047e6:	42b5      	cmp	r5, r6
 80047e8:	d11a      	bne.n	8004820 <_printf_common+0xc8>
 80047ea:	2000      	movs	r0, #0
 80047ec:	e008      	b.n	8004800 <_printf_common+0xa8>
 80047ee:	2301      	movs	r3, #1
 80047f0:	4652      	mov	r2, sl
 80047f2:	4649      	mov	r1, r9
 80047f4:	4638      	mov	r0, r7
 80047f6:	47c0      	blx	r8
 80047f8:	3001      	adds	r0, #1
 80047fa:	d103      	bne.n	8004804 <_printf_common+0xac>
 80047fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004804:	3501      	adds	r5, #1
 8004806:	e7c6      	b.n	8004796 <_printf_common+0x3e>
 8004808:	18e1      	adds	r1, r4, r3
 800480a:	1c5a      	adds	r2, r3, #1
 800480c:	2030      	movs	r0, #48	; 0x30
 800480e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004812:	4422      	add	r2, r4
 8004814:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004818:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800481c:	3302      	adds	r3, #2
 800481e:	e7c7      	b.n	80047b0 <_printf_common+0x58>
 8004820:	2301      	movs	r3, #1
 8004822:	4622      	mov	r2, r4
 8004824:	4649      	mov	r1, r9
 8004826:	4638      	mov	r0, r7
 8004828:	47c0      	blx	r8
 800482a:	3001      	adds	r0, #1
 800482c:	d0e6      	beq.n	80047fc <_printf_common+0xa4>
 800482e:	3601      	adds	r6, #1
 8004830:	e7d9      	b.n	80047e6 <_printf_common+0x8e>
	...

08004834 <_printf_i>:
 8004834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004838:	7e0f      	ldrb	r7, [r1, #24]
 800483a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800483c:	2f78      	cmp	r7, #120	; 0x78
 800483e:	4691      	mov	r9, r2
 8004840:	4680      	mov	r8, r0
 8004842:	460c      	mov	r4, r1
 8004844:	469a      	mov	sl, r3
 8004846:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800484a:	d807      	bhi.n	800485c <_printf_i+0x28>
 800484c:	2f62      	cmp	r7, #98	; 0x62
 800484e:	d80a      	bhi.n	8004866 <_printf_i+0x32>
 8004850:	2f00      	cmp	r7, #0
 8004852:	f000 80d8 	beq.w	8004a06 <_printf_i+0x1d2>
 8004856:	2f58      	cmp	r7, #88	; 0x58
 8004858:	f000 80a3 	beq.w	80049a2 <_printf_i+0x16e>
 800485c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004860:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004864:	e03a      	b.n	80048dc <_printf_i+0xa8>
 8004866:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800486a:	2b15      	cmp	r3, #21
 800486c:	d8f6      	bhi.n	800485c <_printf_i+0x28>
 800486e:	a101      	add	r1, pc, #4	; (adr r1, 8004874 <_printf_i+0x40>)
 8004870:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004874:	080048cd 	.word	0x080048cd
 8004878:	080048e1 	.word	0x080048e1
 800487c:	0800485d 	.word	0x0800485d
 8004880:	0800485d 	.word	0x0800485d
 8004884:	0800485d 	.word	0x0800485d
 8004888:	0800485d 	.word	0x0800485d
 800488c:	080048e1 	.word	0x080048e1
 8004890:	0800485d 	.word	0x0800485d
 8004894:	0800485d 	.word	0x0800485d
 8004898:	0800485d 	.word	0x0800485d
 800489c:	0800485d 	.word	0x0800485d
 80048a0:	080049ed 	.word	0x080049ed
 80048a4:	08004911 	.word	0x08004911
 80048a8:	080049cf 	.word	0x080049cf
 80048ac:	0800485d 	.word	0x0800485d
 80048b0:	0800485d 	.word	0x0800485d
 80048b4:	08004a0f 	.word	0x08004a0f
 80048b8:	0800485d 	.word	0x0800485d
 80048bc:	08004911 	.word	0x08004911
 80048c0:	0800485d 	.word	0x0800485d
 80048c4:	0800485d 	.word	0x0800485d
 80048c8:	080049d7 	.word	0x080049d7
 80048cc:	682b      	ldr	r3, [r5, #0]
 80048ce:	1d1a      	adds	r2, r3, #4
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	602a      	str	r2, [r5, #0]
 80048d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048dc:	2301      	movs	r3, #1
 80048de:	e0a3      	b.n	8004a28 <_printf_i+0x1f4>
 80048e0:	6820      	ldr	r0, [r4, #0]
 80048e2:	6829      	ldr	r1, [r5, #0]
 80048e4:	0606      	lsls	r6, r0, #24
 80048e6:	f101 0304 	add.w	r3, r1, #4
 80048ea:	d50a      	bpl.n	8004902 <_printf_i+0xce>
 80048ec:	680e      	ldr	r6, [r1, #0]
 80048ee:	602b      	str	r3, [r5, #0]
 80048f0:	2e00      	cmp	r6, #0
 80048f2:	da03      	bge.n	80048fc <_printf_i+0xc8>
 80048f4:	232d      	movs	r3, #45	; 0x2d
 80048f6:	4276      	negs	r6, r6
 80048f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048fc:	485e      	ldr	r0, [pc, #376]	; (8004a78 <_printf_i+0x244>)
 80048fe:	230a      	movs	r3, #10
 8004900:	e019      	b.n	8004936 <_printf_i+0x102>
 8004902:	680e      	ldr	r6, [r1, #0]
 8004904:	602b      	str	r3, [r5, #0]
 8004906:	f010 0f40 	tst.w	r0, #64	; 0x40
 800490a:	bf18      	it	ne
 800490c:	b236      	sxthne	r6, r6
 800490e:	e7ef      	b.n	80048f0 <_printf_i+0xbc>
 8004910:	682b      	ldr	r3, [r5, #0]
 8004912:	6820      	ldr	r0, [r4, #0]
 8004914:	1d19      	adds	r1, r3, #4
 8004916:	6029      	str	r1, [r5, #0]
 8004918:	0601      	lsls	r1, r0, #24
 800491a:	d501      	bpl.n	8004920 <_printf_i+0xec>
 800491c:	681e      	ldr	r6, [r3, #0]
 800491e:	e002      	b.n	8004926 <_printf_i+0xf2>
 8004920:	0646      	lsls	r6, r0, #25
 8004922:	d5fb      	bpl.n	800491c <_printf_i+0xe8>
 8004924:	881e      	ldrh	r6, [r3, #0]
 8004926:	4854      	ldr	r0, [pc, #336]	; (8004a78 <_printf_i+0x244>)
 8004928:	2f6f      	cmp	r7, #111	; 0x6f
 800492a:	bf0c      	ite	eq
 800492c:	2308      	moveq	r3, #8
 800492e:	230a      	movne	r3, #10
 8004930:	2100      	movs	r1, #0
 8004932:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004936:	6865      	ldr	r5, [r4, #4]
 8004938:	60a5      	str	r5, [r4, #8]
 800493a:	2d00      	cmp	r5, #0
 800493c:	bfa2      	ittt	ge
 800493e:	6821      	ldrge	r1, [r4, #0]
 8004940:	f021 0104 	bicge.w	r1, r1, #4
 8004944:	6021      	strge	r1, [r4, #0]
 8004946:	b90e      	cbnz	r6, 800494c <_printf_i+0x118>
 8004948:	2d00      	cmp	r5, #0
 800494a:	d04d      	beq.n	80049e8 <_printf_i+0x1b4>
 800494c:	4615      	mov	r5, r2
 800494e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004952:	fb03 6711 	mls	r7, r3, r1, r6
 8004956:	5dc7      	ldrb	r7, [r0, r7]
 8004958:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800495c:	4637      	mov	r7, r6
 800495e:	42bb      	cmp	r3, r7
 8004960:	460e      	mov	r6, r1
 8004962:	d9f4      	bls.n	800494e <_printf_i+0x11a>
 8004964:	2b08      	cmp	r3, #8
 8004966:	d10b      	bne.n	8004980 <_printf_i+0x14c>
 8004968:	6823      	ldr	r3, [r4, #0]
 800496a:	07de      	lsls	r6, r3, #31
 800496c:	d508      	bpl.n	8004980 <_printf_i+0x14c>
 800496e:	6923      	ldr	r3, [r4, #16]
 8004970:	6861      	ldr	r1, [r4, #4]
 8004972:	4299      	cmp	r1, r3
 8004974:	bfde      	ittt	le
 8004976:	2330      	movle	r3, #48	; 0x30
 8004978:	f805 3c01 	strble.w	r3, [r5, #-1]
 800497c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004980:	1b52      	subs	r2, r2, r5
 8004982:	6122      	str	r2, [r4, #16]
 8004984:	f8cd a000 	str.w	sl, [sp]
 8004988:	464b      	mov	r3, r9
 800498a:	aa03      	add	r2, sp, #12
 800498c:	4621      	mov	r1, r4
 800498e:	4640      	mov	r0, r8
 8004990:	f7ff fee2 	bl	8004758 <_printf_common>
 8004994:	3001      	adds	r0, #1
 8004996:	d14c      	bne.n	8004a32 <_printf_i+0x1fe>
 8004998:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800499c:	b004      	add	sp, #16
 800499e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049a2:	4835      	ldr	r0, [pc, #212]	; (8004a78 <_printf_i+0x244>)
 80049a4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80049a8:	6829      	ldr	r1, [r5, #0]
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	f851 6b04 	ldr.w	r6, [r1], #4
 80049b0:	6029      	str	r1, [r5, #0]
 80049b2:	061d      	lsls	r5, r3, #24
 80049b4:	d514      	bpl.n	80049e0 <_printf_i+0x1ac>
 80049b6:	07df      	lsls	r7, r3, #31
 80049b8:	bf44      	itt	mi
 80049ba:	f043 0320 	orrmi.w	r3, r3, #32
 80049be:	6023      	strmi	r3, [r4, #0]
 80049c0:	b91e      	cbnz	r6, 80049ca <_printf_i+0x196>
 80049c2:	6823      	ldr	r3, [r4, #0]
 80049c4:	f023 0320 	bic.w	r3, r3, #32
 80049c8:	6023      	str	r3, [r4, #0]
 80049ca:	2310      	movs	r3, #16
 80049cc:	e7b0      	b.n	8004930 <_printf_i+0xfc>
 80049ce:	6823      	ldr	r3, [r4, #0]
 80049d0:	f043 0320 	orr.w	r3, r3, #32
 80049d4:	6023      	str	r3, [r4, #0]
 80049d6:	2378      	movs	r3, #120	; 0x78
 80049d8:	4828      	ldr	r0, [pc, #160]	; (8004a7c <_printf_i+0x248>)
 80049da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049de:	e7e3      	b.n	80049a8 <_printf_i+0x174>
 80049e0:	0659      	lsls	r1, r3, #25
 80049e2:	bf48      	it	mi
 80049e4:	b2b6      	uxthmi	r6, r6
 80049e6:	e7e6      	b.n	80049b6 <_printf_i+0x182>
 80049e8:	4615      	mov	r5, r2
 80049ea:	e7bb      	b.n	8004964 <_printf_i+0x130>
 80049ec:	682b      	ldr	r3, [r5, #0]
 80049ee:	6826      	ldr	r6, [r4, #0]
 80049f0:	6961      	ldr	r1, [r4, #20]
 80049f2:	1d18      	adds	r0, r3, #4
 80049f4:	6028      	str	r0, [r5, #0]
 80049f6:	0635      	lsls	r5, r6, #24
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	d501      	bpl.n	8004a00 <_printf_i+0x1cc>
 80049fc:	6019      	str	r1, [r3, #0]
 80049fe:	e002      	b.n	8004a06 <_printf_i+0x1d2>
 8004a00:	0670      	lsls	r0, r6, #25
 8004a02:	d5fb      	bpl.n	80049fc <_printf_i+0x1c8>
 8004a04:	8019      	strh	r1, [r3, #0]
 8004a06:	2300      	movs	r3, #0
 8004a08:	6123      	str	r3, [r4, #16]
 8004a0a:	4615      	mov	r5, r2
 8004a0c:	e7ba      	b.n	8004984 <_printf_i+0x150>
 8004a0e:	682b      	ldr	r3, [r5, #0]
 8004a10:	1d1a      	adds	r2, r3, #4
 8004a12:	602a      	str	r2, [r5, #0]
 8004a14:	681d      	ldr	r5, [r3, #0]
 8004a16:	6862      	ldr	r2, [r4, #4]
 8004a18:	2100      	movs	r1, #0
 8004a1a:	4628      	mov	r0, r5
 8004a1c:	f7fb fbf8 	bl	8000210 <memchr>
 8004a20:	b108      	cbz	r0, 8004a26 <_printf_i+0x1f2>
 8004a22:	1b40      	subs	r0, r0, r5
 8004a24:	6060      	str	r0, [r4, #4]
 8004a26:	6863      	ldr	r3, [r4, #4]
 8004a28:	6123      	str	r3, [r4, #16]
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a30:	e7a8      	b.n	8004984 <_printf_i+0x150>
 8004a32:	6923      	ldr	r3, [r4, #16]
 8004a34:	462a      	mov	r2, r5
 8004a36:	4649      	mov	r1, r9
 8004a38:	4640      	mov	r0, r8
 8004a3a:	47d0      	blx	sl
 8004a3c:	3001      	adds	r0, #1
 8004a3e:	d0ab      	beq.n	8004998 <_printf_i+0x164>
 8004a40:	6823      	ldr	r3, [r4, #0]
 8004a42:	079b      	lsls	r3, r3, #30
 8004a44:	d413      	bmi.n	8004a6e <_printf_i+0x23a>
 8004a46:	68e0      	ldr	r0, [r4, #12]
 8004a48:	9b03      	ldr	r3, [sp, #12]
 8004a4a:	4298      	cmp	r0, r3
 8004a4c:	bfb8      	it	lt
 8004a4e:	4618      	movlt	r0, r3
 8004a50:	e7a4      	b.n	800499c <_printf_i+0x168>
 8004a52:	2301      	movs	r3, #1
 8004a54:	4632      	mov	r2, r6
 8004a56:	4649      	mov	r1, r9
 8004a58:	4640      	mov	r0, r8
 8004a5a:	47d0      	blx	sl
 8004a5c:	3001      	adds	r0, #1
 8004a5e:	d09b      	beq.n	8004998 <_printf_i+0x164>
 8004a60:	3501      	adds	r5, #1
 8004a62:	68e3      	ldr	r3, [r4, #12]
 8004a64:	9903      	ldr	r1, [sp, #12]
 8004a66:	1a5b      	subs	r3, r3, r1
 8004a68:	42ab      	cmp	r3, r5
 8004a6a:	dcf2      	bgt.n	8004a52 <_printf_i+0x21e>
 8004a6c:	e7eb      	b.n	8004a46 <_printf_i+0x212>
 8004a6e:	2500      	movs	r5, #0
 8004a70:	f104 0619 	add.w	r6, r4, #25
 8004a74:	e7f5      	b.n	8004a62 <_printf_i+0x22e>
 8004a76:	bf00      	nop
 8004a78:	0800ab24 	.word	0x0800ab24
 8004a7c:	0800ab35 	.word	0x0800ab35

08004a80 <_scanf_float>:
 8004a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a84:	b087      	sub	sp, #28
 8004a86:	4617      	mov	r7, r2
 8004a88:	9303      	str	r3, [sp, #12]
 8004a8a:	688b      	ldr	r3, [r1, #8]
 8004a8c:	1e5a      	subs	r2, r3, #1
 8004a8e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004a92:	bf83      	ittte	hi
 8004a94:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004a98:	195b      	addhi	r3, r3, r5
 8004a9a:	9302      	strhi	r3, [sp, #8]
 8004a9c:	2300      	movls	r3, #0
 8004a9e:	bf86      	itte	hi
 8004aa0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004aa4:	608b      	strhi	r3, [r1, #8]
 8004aa6:	9302      	strls	r3, [sp, #8]
 8004aa8:	680b      	ldr	r3, [r1, #0]
 8004aaa:	468b      	mov	fp, r1
 8004aac:	2500      	movs	r5, #0
 8004aae:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004ab2:	f84b 3b1c 	str.w	r3, [fp], #28
 8004ab6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004aba:	4680      	mov	r8, r0
 8004abc:	460c      	mov	r4, r1
 8004abe:	465e      	mov	r6, fp
 8004ac0:	46aa      	mov	sl, r5
 8004ac2:	46a9      	mov	r9, r5
 8004ac4:	9501      	str	r5, [sp, #4]
 8004ac6:	68a2      	ldr	r2, [r4, #8]
 8004ac8:	b152      	cbz	r2, 8004ae0 <_scanf_float+0x60>
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	2b4e      	cmp	r3, #78	; 0x4e
 8004ad0:	d864      	bhi.n	8004b9c <_scanf_float+0x11c>
 8004ad2:	2b40      	cmp	r3, #64	; 0x40
 8004ad4:	d83c      	bhi.n	8004b50 <_scanf_float+0xd0>
 8004ad6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004ada:	b2c8      	uxtb	r0, r1
 8004adc:	280e      	cmp	r0, #14
 8004ade:	d93a      	bls.n	8004b56 <_scanf_float+0xd6>
 8004ae0:	f1b9 0f00 	cmp.w	r9, #0
 8004ae4:	d003      	beq.n	8004aee <_scanf_float+0x6e>
 8004ae6:	6823      	ldr	r3, [r4, #0]
 8004ae8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004aec:	6023      	str	r3, [r4, #0]
 8004aee:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004af2:	f1ba 0f01 	cmp.w	sl, #1
 8004af6:	f200 8113 	bhi.w	8004d20 <_scanf_float+0x2a0>
 8004afa:	455e      	cmp	r6, fp
 8004afc:	f200 8105 	bhi.w	8004d0a <_scanf_float+0x28a>
 8004b00:	2501      	movs	r5, #1
 8004b02:	4628      	mov	r0, r5
 8004b04:	b007      	add	sp, #28
 8004b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b0a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004b0e:	2a0d      	cmp	r2, #13
 8004b10:	d8e6      	bhi.n	8004ae0 <_scanf_float+0x60>
 8004b12:	a101      	add	r1, pc, #4	; (adr r1, 8004b18 <_scanf_float+0x98>)
 8004b14:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004b18:	08004c57 	.word	0x08004c57
 8004b1c:	08004ae1 	.word	0x08004ae1
 8004b20:	08004ae1 	.word	0x08004ae1
 8004b24:	08004ae1 	.word	0x08004ae1
 8004b28:	08004cb7 	.word	0x08004cb7
 8004b2c:	08004c8f 	.word	0x08004c8f
 8004b30:	08004ae1 	.word	0x08004ae1
 8004b34:	08004ae1 	.word	0x08004ae1
 8004b38:	08004c65 	.word	0x08004c65
 8004b3c:	08004ae1 	.word	0x08004ae1
 8004b40:	08004ae1 	.word	0x08004ae1
 8004b44:	08004ae1 	.word	0x08004ae1
 8004b48:	08004ae1 	.word	0x08004ae1
 8004b4c:	08004c1d 	.word	0x08004c1d
 8004b50:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004b54:	e7db      	b.n	8004b0e <_scanf_float+0x8e>
 8004b56:	290e      	cmp	r1, #14
 8004b58:	d8c2      	bhi.n	8004ae0 <_scanf_float+0x60>
 8004b5a:	a001      	add	r0, pc, #4	; (adr r0, 8004b60 <_scanf_float+0xe0>)
 8004b5c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004b60:	08004c0f 	.word	0x08004c0f
 8004b64:	08004ae1 	.word	0x08004ae1
 8004b68:	08004c0f 	.word	0x08004c0f
 8004b6c:	08004ca3 	.word	0x08004ca3
 8004b70:	08004ae1 	.word	0x08004ae1
 8004b74:	08004bbd 	.word	0x08004bbd
 8004b78:	08004bf9 	.word	0x08004bf9
 8004b7c:	08004bf9 	.word	0x08004bf9
 8004b80:	08004bf9 	.word	0x08004bf9
 8004b84:	08004bf9 	.word	0x08004bf9
 8004b88:	08004bf9 	.word	0x08004bf9
 8004b8c:	08004bf9 	.word	0x08004bf9
 8004b90:	08004bf9 	.word	0x08004bf9
 8004b94:	08004bf9 	.word	0x08004bf9
 8004b98:	08004bf9 	.word	0x08004bf9
 8004b9c:	2b6e      	cmp	r3, #110	; 0x6e
 8004b9e:	d809      	bhi.n	8004bb4 <_scanf_float+0x134>
 8004ba0:	2b60      	cmp	r3, #96	; 0x60
 8004ba2:	d8b2      	bhi.n	8004b0a <_scanf_float+0x8a>
 8004ba4:	2b54      	cmp	r3, #84	; 0x54
 8004ba6:	d077      	beq.n	8004c98 <_scanf_float+0x218>
 8004ba8:	2b59      	cmp	r3, #89	; 0x59
 8004baa:	d199      	bne.n	8004ae0 <_scanf_float+0x60>
 8004bac:	2d07      	cmp	r5, #7
 8004bae:	d197      	bne.n	8004ae0 <_scanf_float+0x60>
 8004bb0:	2508      	movs	r5, #8
 8004bb2:	e029      	b.n	8004c08 <_scanf_float+0x188>
 8004bb4:	2b74      	cmp	r3, #116	; 0x74
 8004bb6:	d06f      	beq.n	8004c98 <_scanf_float+0x218>
 8004bb8:	2b79      	cmp	r3, #121	; 0x79
 8004bba:	e7f6      	b.n	8004baa <_scanf_float+0x12a>
 8004bbc:	6821      	ldr	r1, [r4, #0]
 8004bbe:	05c8      	lsls	r0, r1, #23
 8004bc0:	d51a      	bpl.n	8004bf8 <_scanf_float+0x178>
 8004bc2:	9b02      	ldr	r3, [sp, #8]
 8004bc4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004bc8:	6021      	str	r1, [r4, #0]
 8004bca:	f109 0901 	add.w	r9, r9, #1
 8004bce:	b11b      	cbz	r3, 8004bd8 <_scanf_float+0x158>
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	3201      	adds	r2, #1
 8004bd4:	9302      	str	r3, [sp, #8]
 8004bd6:	60a2      	str	r2, [r4, #8]
 8004bd8:	68a3      	ldr	r3, [r4, #8]
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	60a3      	str	r3, [r4, #8]
 8004bde:	6923      	ldr	r3, [r4, #16]
 8004be0:	3301      	adds	r3, #1
 8004be2:	6123      	str	r3, [r4, #16]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	3b01      	subs	r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	607b      	str	r3, [r7, #4]
 8004bec:	f340 8084 	ble.w	8004cf8 <_scanf_float+0x278>
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	603b      	str	r3, [r7, #0]
 8004bf6:	e766      	b.n	8004ac6 <_scanf_float+0x46>
 8004bf8:	eb1a 0f05 	cmn.w	sl, r5
 8004bfc:	f47f af70 	bne.w	8004ae0 <_scanf_float+0x60>
 8004c00:	6822      	ldr	r2, [r4, #0]
 8004c02:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004c06:	6022      	str	r2, [r4, #0]
 8004c08:	f806 3b01 	strb.w	r3, [r6], #1
 8004c0c:	e7e4      	b.n	8004bd8 <_scanf_float+0x158>
 8004c0e:	6822      	ldr	r2, [r4, #0]
 8004c10:	0610      	lsls	r0, r2, #24
 8004c12:	f57f af65 	bpl.w	8004ae0 <_scanf_float+0x60>
 8004c16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c1a:	e7f4      	b.n	8004c06 <_scanf_float+0x186>
 8004c1c:	f1ba 0f00 	cmp.w	sl, #0
 8004c20:	d10e      	bne.n	8004c40 <_scanf_float+0x1c0>
 8004c22:	f1b9 0f00 	cmp.w	r9, #0
 8004c26:	d10e      	bne.n	8004c46 <_scanf_float+0x1c6>
 8004c28:	6822      	ldr	r2, [r4, #0]
 8004c2a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004c2e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004c32:	d108      	bne.n	8004c46 <_scanf_float+0x1c6>
 8004c34:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004c38:	6022      	str	r2, [r4, #0]
 8004c3a:	f04f 0a01 	mov.w	sl, #1
 8004c3e:	e7e3      	b.n	8004c08 <_scanf_float+0x188>
 8004c40:	f1ba 0f02 	cmp.w	sl, #2
 8004c44:	d055      	beq.n	8004cf2 <_scanf_float+0x272>
 8004c46:	2d01      	cmp	r5, #1
 8004c48:	d002      	beq.n	8004c50 <_scanf_float+0x1d0>
 8004c4a:	2d04      	cmp	r5, #4
 8004c4c:	f47f af48 	bne.w	8004ae0 <_scanf_float+0x60>
 8004c50:	3501      	adds	r5, #1
 8004c52:	b2ed      	uxtb	r5, r5
 8004c54:	e7d8      	b.n	8004c08 <_scanf_float+0x188>
 8004c56:	f1ba 0f01 	cmp.w	sl, #1
 8004c5a:	f47f af41 	bne.w	8004ae0 <_scanf_float+0x60>
 8004c5e:	f04f 0a02 	mov.w	sl, #2
 8004c62:	e7d1      	b.n	8004c08 <_scanf_float+0x188>
 8004c64:	b97d      	cbnz	r5, 8004c86 <_scanf_float+0x206>
 8004c66:	f1b9 0f00 	cmp.w	r9, #0
 8004c6a:	f47f af3c 	bne.w	8004ae6 <_scanf_float+0x66>
 8004c6e:	6822      	ldr	r2, [r4, #0]
 8004c70:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004c74:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004c78:	f47f af39 	bne.w	8004aee <_scanf_float+0x6e>
 8004c7c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004c80:	6022      	str	r2, [r4, #0]
 8004c82:	2501      	movs	r5, #1
 8004c84:	e7c0      	b.n	8004c08 <_scanf_float+0x188>
 8004c86:	2d03      	cmp	r5, #3
 8004c88:	d0e2      	beq.n	8004c50 <_scanf_float+0x1d0>
 8004c8a:	2d05      	cmp	r5, #5
 8004c8c:	e7de      	b.n	8004c4c <_scanf_float+0x1cc>
 8004c8e:	2d02      	cmp	r5, #2
 8004c90:	f47f af26 	bne.w	8004ae0 <_scanf_float+0x60>
 8004c94:	2503      	movs	r5, #3
 8004c96:	e7b7      	b.n	8004c08 <_scanf_float+0x188>
 8004c98:	2d06      	cmp	r5, #6
 8004c9a:	f47f af21 	bne.w	8004ae0 <_scanf_float+0x60>
 8004c9e:	2507      	movs	r5, #7
 8004ca0:	e7b2      	b.n	8004c08 <_scanf_float+0x188>
 8004ca2:	6822      	ldr	r2, [r4, #0]
 8004ca4:	0591      	lsls	r1, r2, #22
 8004ca6:	f57f af1b 	bpl.w	8004ae0 <_scanf_float+0x60>
 8004caa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004cae:	6022      	str	r2, [r4, #0]
 8004cb0:	f8cd 9004 	str.w	r9, [sp, #4]
 8004cb4:	e7a8      	b.n	8004c08 <_scanf_float+0x188>
 8004cb6:	6822      	ldr	r2, [r4, #0]
 8004cb8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004cbc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004cc0:	d006      	beq.n	8004cd0 <_scanf_float+0x250>
 8004cc2:	0550      	lsls	r0, r2, #21
 8004cc4:	f57f af0c 	bpl.w	8004ae0 <_scanf_float+0x60>
 8004cc8:	f1b9 0f00 	cmp.w	r9, #0
 8004ccc:	f43f af0f 	beq.w	8004aee <_scanf_float+0x6e>
 8004cd0:	0591      	lsls	r1, r2, #22
 8004cd2:	bf58      	it	pl
 8004cd4:	9901      	ldrpl	r1, [sp, #4]
 8004cd6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004cda:	bf58      	it	pl
 8004cdc:	eba9 0101 	subpl.w	r1, r9, r1
 8004ce0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004ce4:	bf58      	it	pl
 8004ce6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004cea:	6022      	str	r2, [r4, #0]
 8004cec:	f04f 0900 	mov.w	r9, #0
 8004cf0:	e78a      	b.n	8004c08 <_scanf_float+0x188>
 8004cf2:	f04f 0a03 	mov.w	sl, #3
 8004cf6:	e787      	b.n	8004c08 <_scanf_float+0x188>
 8004cf8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004cfc:	4639      	mov	r1, r7
 8004cfe:	4640      	mov	r0, r8
 8004d00:	4798      	blx	r3
 8004d02:	2800      	cmp	r0, #0
 8004d04:	f43f aedf 	beq.w	8004ac6 <_scanf_float+0x46>
 8004d08:	e6ea      	b.n	8004ae0 <_scanf_float+0x60>
 8004d0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004d0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004d12:	463a      	mov	r2, r7
 8004d14:	4640      	mov	r0, r8
 8004d16:	4798      	blx	r3
 8004d18:	6923      	ldr	r3, [r4, #16]
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	6123      	str	r3, [r4, #16]
 8004d1e:	e6ec      	b.n	8004afa <_scanf_float+0x7a>
 8004d20:	1e6b      	subs	r3, r5, #1
 8004d22:	2b06      	cmp	r3, #6
 8004d24:	d825      	bhi.n	8004d72 <_scanf_float+0x2f2>
 8004d26:	2d02      	cmp	r5, #2
 8004d28:	d836      	bhi.n	8004d98 <_scanf_float+0x318>
 8004d2a:	455e      	cmp	r6, fp
 8004d2c:	f67f aee8 	bls.w	8004b00 <_scanf_float+0x80>
 8004d30:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004d34:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004d38:	463a      	mov	r2, r7
 8004d3a:	4640      	mov	r0, r8
 8004d3c:	4798      	blx	r3
 8004d3e:	6923      	ldr	r3, [r4, #16]
 8004d40:	3b01      	subs	r3, #1
 8004d42:	6123      	str	r3, [r4, #16]
 8004d44:	e7f1      	b.n	8004d2a <_scanf_float+0x2aa>
 8004d46:	9802      	ldr	r0, [sp, #8]
 8004d48:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004d4c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004d50:	9002      	str	r0, [sp, #8]
 8004d52:	463a      	mov	r2, r7
 8004d54:	4640      	mov	r0, r8
 8004d56:	4798      	blx	r3
 8004d58:	6923      	ldr	r3, [r4, #16]
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	6123      	str	r3, [r4, #16]
 8004d5e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004d62:	fa5f fa8a 	uxtb.w	sl, sl
 8004d66:	f1ba 0f02 	cmp.w	sl, #2
 8004d6a:	d1ec      	bne.n	8004d46 <_scanf_float+0x2c6>
 8004d6c:	3d03      	subs	r5, #3
 8004d6e:	b2ed      	uxtb	r5, r5
 8004d70:	1b76      	subs	r6, r6, r5
 8004d72:	6823      	ldr	r3, [r4, #0]
 8004d74:	05da      	lsls	r2, r3, #23
 8004d76:	d52f      	bpl.n	8004dd8 <_scanf_float+0x358>
 8004d78:	055b      	lsls	r3, r3, #21
 8004d7a:	d510      	bpl.n	8004d9e <_scanf_float+0x31e>
 8004d7c:	455e      	cmp	r6, fp
 8004d7e:	f67f aebf 	bls.w	8004b00 <_scanf_float+0x80>
 8004d82:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004d86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004d8a:	463a      	mov	r2, r7
 8004d8c:	4640      	mov	r0, r8
 8004d8e:	4798      	blx	r3
 8004d90:	6923      	ldr	r3, [r4, #16]
 8004d92:	3b01      	subs	r3, #1
 8004d94:	6123      	str	r3, [r4, #16]
 8004d96:	e7f1      	b.n	8004d7c <_scanf_float+0x2fc>
 8004d98:	46aa      	mov	sl, r5
 8004d9a:	9602      	str	r6, [sp, #8]
 8004d9c:	e7df      	b.n	8004d5e <_scanf_float+0x2de>
 8004d9e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004da2:	6923      	ldr	r3, [r4, #16]
 8004da4:	2965      	cmp	r1, #101	; 0x65
 8004da6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8004daa:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8004dae:	6123      	str	r3, [r4, #16]
 8004db0:	d00c      	beq.n	8004dcc <_scanf_float+0x34c>
 8004db2:	2945      	cmp	r1, #69	; 0x45
 8004db4:	d00a      	beq.n	8004dcc <_scanf_float+0x34c>
 8004db6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004dba:	463a      	mov	r2, r7
 8004dbc:	4640      	mov	r0, r8
 8004dbe:	4798      	blx	r3
 8004dc0:	6923      	ldr	r3, [r4, #16]
 8004dc2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	1eb5      	subs	r5, r6, #2
 8004dca:	6123      	str	r3, [r4, #16]
 8004dcc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004dd0:	463a      	mov	r2, r7
 8004dd2:	4640      	mov	r0, r8
 8004dd4:	4798      	blx	r3
 8004dd6:	462e      	mov	r6, r5
 8004dd8:	6825      	ldr	r5, [r4, #0]
 8004dda:	f015 0510 	ands.w	r5, r5, #16
 8004dde:	d155      	bne.n	8004e8c <_scanf_float+0x40c>
 8004de0:	7035      	strb	r5, [r6, #0]
 8004de2:	6823      	ldr	r3, [r4, #0]
 8004de4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004de8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dec:	d11b      	bne.n	8004e26 <_scanf_float+0x3a6>
 8004dee:	9b01      	ldr	r3, [sp, #4]
 8004df0:	454b      	cmp	r3, r9
 8004df2:	eba3 0209 	sub.w	r2, r3, r9
 8004df6:	d123      	bne.n	8004e40 <_scanf_float+0x3c0>
 8004df8:	2200      	movs	r2, #0
 8004dfa:	4659      	mov	r1, fp
 8004dfc:	4640      	mov	r0, r8
 8004dfe:	f000 fee7 	bl	8005bd0 <_strtod_r>
 8004e02:	6822      	ldr	r2, [r4, #0]
 8004e04:	9b03      	ldr	r3, [sp, #12]
 8004e06:	f012 0f02 	tst.w	r2, #2
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4606      	mov	r6, r0
 8004e0e:	460f      	mov	r7, r1
 8004e10:	d021      	beq.n	8004e56 <_scanf_float+0x3d6>
 8004e12:	1d1a      	adds	r2, r3, #4
 8004e14:	9903      	ldr	r1, [sp, #12]
 8004e16:	600a      	str	r2, [r1, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	e9c3 6700 	strd	r6, r7, [r3]
 8004e1e:	68e3      	ldr	r3, [r4, #12]
 8004e20:	3301      	adds	r3, #1
 8004e22:	60e3      	str	r3, [r4, #12]
 8004e24:	e66d      	b.n	8004b02 <_scanf_float+0x82>
 8004e26:	9b04      	ldr	r3, [sp, #16]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d0e5      	beq.n	8004df8 <_scanf_float+0x378>
 8004e2c:	9905      	ldr	r1, [sp, #20]
 8004e2e:	230a      	movs	r3, #10
 8004e30:	462a      	mov	r2, r5
 8004e32:	3101      	adds	r1, #1
 8004e34:	4640      	mov	r0, r8
 8004e36:	f000 ff4d 	bl	8005cd4 <_strtol_r>
 8004e3a:	9b04      	ldr	r3, [sp, #16]
 8004e3c:	9e05      	ldr	r6, [sp, #20]
 8004e3e:	1ac2      	subs	r2, r0, r3
 8004e40:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004e44:	429e      	cmp	r6, r3
 8004e46:	bf28      	it	cs
 8004e48:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004e4c:	4910      	ldr	r1, [pc, #64]	; (8004e90 <_scanf_float+0x410>)
 8004e4e:	4630      	mov	r0, r6
 8004e50:	f000 f826 	bl	8004ea0 <siprintf>
 8004e54:	e7d0      	b.n	8004df8 <_scanf_float+0x378>
 8004e56:	f012 0f04 	tst.w	r2, #4
 8004e5a:	f103 0204 	add.w	r2, r3, #4
 8004e5e:	d1d9      	bne.n	8004e14 <_scanf_float+0x394>
 8004e60:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8004e64:	f8cc 2000 	str.w	r2, [ip]
 8004e68:	f8d3 8000 	ldr.w	r8, [r3]
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	460b      	mov	r3, r1
 8004e70:	f7fb fe74 	bl	8000b5c <__aeabi_dcmpun>
 8004e74:	b128      	cbz	r0, 8004e82 <_scanf_float+0x402>
 8004e76:	4807      	ldr	r0, [pc, #28]	; (8004e94 <_scanf_float+0x414>)
 8004e78:	f000 f80e 	bl	8004e98 <nanf>
 8004e7c:	f8c8 0000 	str.w	r0, [r8]
 8004e80:	e7cd      	b.n	8004e1e <_scanf_float+0x39e>
 8004e82:	4630      	mov	r0, r6
 8004e84:	4639      	mov	r1, r7
 8004e86:	f7fb fec7 	bl	8000c18 <__aeabi_d2f>
 8004e8a:	e7f7      	b.n	8004e7c <_scanf_float+0x3fc>
 8004e8c:	2500      	movs	r5, #0
 8004e8e:	e638      	b.n	8004b02 <_scanf_float+0x82>
 8004e90:	0800ab46 	.word	0x0800ab46
 8004e94:	0800af6b 	.word	0x0800af6b

08004e98 <nanf>:
 8004e98:	4800      	ldr	r0, [pc, #0]	; (8004e9c <nanf+0x4>)
 8004e9a:	4770      	bx	lr
 8004e9c:	7fc00000 	.word	0x7fc00000

08004ea0 <siprintf>:
 8004ea0:	b40e      	push	{r1, r2, r3}
 8004ea2:	b500      	push	{lr}
 8004ea4:	b09c      	sub	sp, #112	; 0x70
 8004ea6:	ab1d      	add	r3, sp, #116	; 0x74
 8004ea8:	9002      	str	r0, [sp, #8]
 8004eaa:	9006      	str	r0, [sp, #24]
 8004eac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004eb0:	4809      	ldr	r0, [pc, #36]	; (8004ed8 <siprintf+0x38>)
 8004eb2:	9107      	str	r1, [sp, #28]
 8004eb4:	9104      	str	r1, [sp, #16]
 8004eb6:	4909      	ldr	r1, [pc, #36]	; (8004edc <siprintf+0x3c>)
 8004eb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ebc:	9105      	str	r1, [sp, #20]
 8004ebe:	6800      	ldr	r0, [r0, #0]
 8004ec0:	9301      	str	r3, [sp, #4]
 8004ec2:	a902      	add	r1, sp, #8
 8004ec4:	f002 ff4e 	bl	8007d64 <_svfiprintf_r>
 8004ec8:	9b02      	ldr	r3, [sp, #8]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	701a      	strb	r2, [r3, #0]
 8004ece:	b01c      	add	sp, #112	; 0x70
 8004ed0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ed4:	b003      	add	sp, #12
 8004ed6:	4770      	bx	lr
 8004ed8:	20000044 	.word	0x20000044
 8004edc:	ffff0208 	.word	0xffff0208

08004ee0 <siscanf>:
 8004ee0:	b40e      	push	{r1, r2, r3}
 8004ee2:	b530      	push	{r4, r5, lr}
 8004ee4:	b09c      	sub	sp, #112	; 0x70
 8004ee6:	ac1f      	add	r4, sp, #124	; 0x7c
 8004ee8:	f44f 7201 	mov.w	r2, #516	; 0x204
 8004eec:	f854 5b04 	ldr.w	r5, [r4], #4
 8004ef0:	f8ad 2014 	strh.w	r2, [sp, #20]
 8004ef4:	9002      	str	r0, [sp, #8]
 8004ef6:	9006      	str	r0, [sp, #24]
 8004ef8:	f7fb f97c 	bl	80001f4 <strlen>
 8004efc:	4b0b      	ldr	r3, [pc, #44]	; (8004f2c <siscanf+0x4c>)
 8004efe:	9003      	str	r0, [sp, #12]
 8004f00:	9007      	str	r0, [sp, #28]
 8004f02:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f04:	480a      	ldr	r0, [pc, #40]	; (8004f30 <siscanf+0x50>)
 8004f06:	9401      	str	r4, [sp, #4]
 8004f08:	2300      	movs	r3, #0
 8004f0a:	930f      	str	r3, [sp, #60]	; 0x3c
 8004f0c:	9314      	str	r3, [sp, #80]	; 0x50
 8004f0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004f12:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004f16:	462a      	mov	r2, r5
 8004f18:	4623      	mov	r3, r4
 8004f1a:	a902      	add	r1, sp, #8
 8004f1c:	6800      	ldr	r0, [r0, #0]
 8004f1e:	f003 f87b 	bl	8008018 <__ssvfiscanf_r>
 8004f22:	b01c      	add	sp, #112	; 0x70
 8004f24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004f28:	b003      	add	sp, #12
 8004f2a:	4770      	bx	lr
 8004f2c:	08004f57 	.word	0x08004f57
 8004f30:	20000044 	.word	0x20000044

08004f34 <__sread>:
 8004f34:	b510      	push	{r4, lr}
 8004f36:	460c      	mov	r4, r1
 8004f38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f3c:	f003 fb36 	bl	80085ac <_read_r>
 8004f40:	2800      	cmp	r0, #0
 8004f42:	bfab      	itete	ge
 8004f44:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004f46:	89a3      	ldrhlt	r3, [r4, #12]
 8004f48:	181b      	addge	r3, r3, r0
 8004f4a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004f4e:	bfac      	ite	ge
 8004f50:	6563      	strge	r3, [r4, #84]	; 0x54
 8004f52:	81a3      	strhlt	r3, [r4, #12]
 8004f54:	bd10      	pop	{r4, pc}

08004f56 <__seofread>:
 8004f56:	2000      	movs	r0, #0
 8004f58:	4770      	bx	lr

08004f5a <__swrite>:
 8004f5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f5e:	461f      	mov	r7, r3
 8004f60:	898b      	ldrh	r3, [r1, #12]
 8004f62:	05db      	lsls	r3, r3, #23
 8004f64:	4605      	mov	r5, r0
 8004f66:	460c      	mov	r4, r1
 8004f68:	4616      	mov	r6, r2
 8004f6a:	d505      	bpl.n	8004f78 <__swrite+0x1e>
 8004f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f70:	2302      	movs	r3, #2
 8004f72:	2200      	movs	r2, #0
 8004f74:	f002 f8ba 	bl	80070ec <_lseek_r>
 8004f78:	89a3      	ldrh	r3, [r4, #12]
 8004f7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f82:	81a3      	strh	r3, [r4, #12]
 8004f84:	4632      	mov	r2, r6
 8004f86:	463b      	mov	r3, r7
 8004f88:	4628      	mov	r0, r5
 8004f8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f8e:	f000 bea3 	b.w	8005cd8 <_write_r>

08004f92 <__sseek>:
 8004f92:	b510      	push	{r4, lr}
 8004f94:	460c      	mov	r4, r1
 8004f96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f9a:	f002 f8a7 	bl	80070ec <_lseek_r>
 8004f9e:	1c43      	adds	r3, r0, #1
 8004fa0:	89a3      	ldrh	r3, [r4, #12]
 8004fa2:	bf15      	itete	ne
 8004fa4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004fa6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004faa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004fae:	81a3      	strheq	r3, [r4, #12]
 8004fb0:	bf18      	it	ne
 8004fb2:	81a3      	strhne	r3, [r4, #12]
 8004fb4:	bd10      	pop	{r4, pc}

08004fb6 <__sclose>:
 8004fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fba:	f000 be9f 	b.w	8005cfc <_close_r>

08004fbe <sulp>:
 8004fbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fc2:	460f      	mov	r7, r1
 8004fc4:	4690      	mov	r8, r2
 8004fc6:	f002 fc37 	bl	8007838 <__ulp>
 8004fca:	4604      	mov	r4, r0
 8004fcc:	460d      	mov	r5, r1
 8004fce:	f1b8 0f00 	cmp.w	r8, #0
 8004fd2:	d011      	beq.n	8004ff8 <sulp+0x3a>
 8004fd4:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004fd8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	dd0b      	ble.n	8004ff8 <sulp+0x3a>
 8004fe0:	051b      	lsls	r3, r3, #20
 8004fe2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004fe6:	2400      	movs	r4, #0
 8004fe8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004fec:	4622      	mov	r2, r4
 8004fee:	462b      	mov	r3, r5
 8004ff0:	f7fb fb1a 	bl	8000628 <__aeabi_dmul>
 8004ff4:	4604      	mov	r4, r0
 8004ff6:	460d      	mov	r5, r1
 8004ff8:	4620      	mov	r0, r4
 8004ffa:	4629      	mov	r1, r5
 8004ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005000 <_strtod_l>:
 8005000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005004:	b09f      	sub	sp, #124	; 0x7c
 8005006:	469b      	mov	fp, r3
 8005008:	2300      	movs	r3, #0
 800500a:	931a      	str	r3, [sp, #104]	; 0x68
 800500c:	4b9e      	ldr	r3, [pc, #632]	; (8005288 <_strtod_l+0x288>)
 800500e:	9215      	str	r2, [sp, #84]	; 0x54
 8005010:	681f      	ldr	r7, [r3, #0]
 8005012:	4682      	mov	sl, r0
 8005014:	4638      	mov	r0, r7
 8005016:	460e      	mov	r6, r1
 8005018:	f7fb f8ec 	bl	80001f4 <strlen>
 800501c:	f04f 0800 	mov.w	r8, #0
 8005020:	4604      	mov	r4, r0
 8005022:	f04f 0900 	mov.w	r9, #0
 8005026:	9619      	str	r6, [sp, #100]	; 0x64
 8005028:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800502a:	781a      	ldrb	r2, [r3, #0]
 800502c:	2a2b      	cmp	r2, #43	; 0x2b
 800502e:	d04c      	beq.n	80050ca <_strtod_l+0xca>
 8005030:	d83a      	bhi.n	80050a8 <_strtod_l+0xa8>
 8005032:	2a0d      	cmp	r2, #13
 8005034:	d833      	bhi.n	800509e <_strtod_l+0x9e>
 8005036:	2a08      	cmp	r2, #8
 8005038:	d833      	bhi.n	80050a2 <_strtod_l+0xa2>
 800503a:	2a00      	cmp	r2, #0
 800503c:	d03d      	beq.n	80050ba <_strtod_l+0xba>
 800503e:	2300      	movs	r3, #0
 8005040:	930a      	str	r3, [sp, #40]	; 0x28
 8005042:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005044:	782b      	ldrb	r3, [r5, #0]
 8005046:	2b30      	cmp	r3, #48	; 0x30
 8005048:	f040 80aa 	bne.w	80051a0 <_strtod_l+0x1a0>
 800504c:	786b      	ldrb	r3, [r5, #1]
 800504e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005052:	2b58      	cmp	r3, #88	; 0x58
 8005054:	d166      	bne.n	8005124 <_strtod_l+0x124>
 8005056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005058:	9301      	str	r3, [sp, #4]
 800505a:	ab1a      	add	r3, sp, #104	; 0x68
 800505c:	9300      	str	r3, [sp, #0]
 800505e:	4a8b      	ldr	r2, [pc, #556]	; (800528c <_strtod_l+0x28c>)
 8005060:	f8cd b008 	str.w	fp, [sp, #8]
 8005064:	ab1b      	add	r3, sp, #108	; 0x6c
 8005066:	a919      	add	r1, sp, #100	; 0x64
 8005068:	4650      	mov	r0, sl
 800506a:	f001 fd3d 	bl	8006ae8 <__gethex>
 800506e:	f010 0607 	ands.w	r6, r0, #7
 8005072:	4604      	mov	r4, r0
 8005074:	d005      	beq.n	8005082 <_strtod_l+0x82>
 8005076:	2e06      	cmp	r6, #6
 8005078:	d129      	bne.n	80050ce <_strtod_l+0xce>
 800507a:	3501      	adds	r5, #1
 800507c:	2300      	movs	r3, #0
 800507e:	9519      	str	r5, [sp, #100]	; 0x64
 8005080:	930a      	str	r3, [sp, #40]	; 0x28
 8005082:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005084:	2b00      	cmp	r3, #0
 8005086:	f040 858a 	bne.w	8005b9e <_strtod_l+0xb9e>
 800508a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800508c:	b1d3      	cbz	r3, 80050c4 <_strtod_l+0xc4>
 800508e:	4642      	mov	r2, r8
 8005090:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005094:	4610      	mov	r0, r2
 8005096:	4619      	mov	r1, r3
 8005098:	b01f      	add	sp, #124	; 0x7c
 800509a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800509e:	2a20      	cmp	r2, #32
 80050a0:	d1cd      	bne.n	800503e <_strtod_l+0x3e>
 80050a2:	3301      	adds	r3, #1
 80050a4:	9319      	str	r3, [sp, #100]	; 0x64
 80050a6:	e7bf      	b.n	8005028 <_strtod_l+0x28>
 80050a8:	2a2d      	cmp	r2, #45	; 0x2d
 80050aa:	d1c8      	bne.n	800503e <_strtod_l+0x3e>
 80050ac:	2201      	movs	r2, #1
 80050ae:	920a      	str	r2, [sp, #40]	; 0x28
 80050b0:	1c5a      	adds	r2, r3, #1
 80050b2:	9219      	str	r2, [sp, #100]	; 0x64
 80050b4:	785b      	ldrb	r3, [r3, #1]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d1c3      	bne.n	8005042 <_strtod_l+0x42>
 80050ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80050bc:	9619      	str	r6, [sp, #100]	; 0x64
 80050be:	2b00      	cmp	r3, #0
 80050c0:	f040 856b 	bne.w	8005b9a <_strtod_l+0xb9a>
 80050c4:	4642      	mov	r2, r8
 80050c6:	464b      	mov	r3, r9
 80050c8:	e7e4      	b.n	8005094 <_strtod_l+0x94>
 80050ca:	2200      	movs	r2, #0
 80050cc:	e7ef      	b.n	80050ae <_strtod_l+0xae>
 80050ce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80050d0:	b13a      	cbz	r2, 80050e2 <_strtod_l+0xe2>
 80050d2:	2135      	movs	r1, #53	; 0x35
 80050d4:	a81c      	add	r0, sp, #112	; 0x70
 80050d6:	f002 fcb3 	bl	8007a40 <__copybits>
 80050da:	991a      	ldr	r1, [sp, #104]	; 0x68
 80050dc:	4650      	mov	r0, sl
 80050de:	f002 f87f 	bl	80071e0 <_Bfree>
 80050e2:	3e01      	subs	r6, #1
 80050e4:	2e04      	cmp	r6, #4
 80050e6:	d806      	bhi.n	80050f6 <_strtod_l+0xf6>
 80050e8:	e8df f006 	tbb	[pc, r6]
 80050ec:	1714030a 	.word	0x1714030a
 80050f0:	0a          	.byte	0x0a
 80050f1:	00          	.byte	0x00
 80050f2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80050f6:	0721      	lsls	r1, r4, #28
 80050f8:	d5c3      	bpl.n	8005082 <_strtod_l+0x82>
 80050fa:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80050fe:	e7c0      	b.n	8005082 <_strtod_l+0x82>
 8005100:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8005104:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005106:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800510a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800510e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005112:	e7f0      	b.n	80050f6 <_strtod_l+0xf6>
 8005114:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005290 <_strtod_l+0x290>
 8005118:	e7ed      	b.n	80050f6 <_strtod_l+0xf6>
 800511a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800511e:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8005122:	e7e8      	b.n	80050f6 <_strtod_l+0xf6>
 8005124:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005126:	1c5a      	adds	r2, r3, #1
 8005128:	9219      	str	r2, [sp, #100]	; 0x64
 800512a:	785b      	ldrb	r3, [r3, #1]
 800512c:	2b30      	cmp	r3, #48	; 0x30
 800512e:	d0f9      	beq.n	8005124 <_strtod_l+0x124>
 8005130:	2b00      	cmp	r3, #0
 8005132:	d0a6      	beq.n	8005082 <_strtod_l+0x82>
 8005134:	2301      	movs	r3, #1
 8005136:	9307      	str	r3, [sp, #28]
 8005138:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800513a:	9308      	str	r3, [sp, #32]
 800513c:	2300      	movs	r3, #0
 800513e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8005142:	469b      	mov	fp, r3
 8005144:	220a      	movs	r2, #10
 8005146:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005148:	7805      	ldrb	r5, [r0, #0]
 800514a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800514e:	b2d9      	uxtb	r1, r3
 8005150:	2909      	cmp	r1, #9
 8005152:	d927      	bls.n	80051a4 <_strtod_l+0x1a4>
 8005154:	4622      	mov	r2, r4
 8005156:	4639      	mov	r1, r7
 8005158:	f003 fa88 	bl	800866c <strncmp>
 800515c:	2800      	cmp	r0, #0
 800515e:	d033      	beq.n	80051c8 <_strtod_l+0x1c8>
 8005160:	2000      	movs	r0, #0
 8005162:	462a      	mov	r2, r5
 8005164:	465c      	mov	r4, fp
 8005166:	9004      	str	r0, [sp, #16]
 8005168:	4603      	mov	r3, r0
 800516a:	2a65      	cmp	r2, #101	; 0x65
 800516c:	d001      	beq.n	8005172 <_strtod_l+0x172>
 800516e:	2a45      	cmp	r2, #69	; 0x45
 8005170:	d114      	bne.n	800519c <_strtod_l+0x19c>
 8005172:	b91c      	cbnz	r4, 800517c <_strtod_l+0x17c>
 8005174:	9a07      	ldr	r2, [sp, #28]
 8005176:	4302      	orrs	r2, r0
 8005178:	d09f      	beq.n	80050ba <_strtod_l+0xba>
 800517a:	2400      	movs	r4, #0
 800517c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800517e:	1c72      	adds	r2, r6, #1
 8005180:	9219      	str	r2, [sp, #100]	; 0x64
 8005182:	7872      	ldrb	r2, [r6, #1]
 8005184:	2a2b      	cmp	r2, #43	; 0x2b
 8005186:	d079      	beq.n	800527c <_strtod_l+0x27c>
 8005188:	2a2d      	cmp	r2, #45	; 0x2d
 800518a:	f000 8083 	beq.w	8005294 <_strtod_l+0x294>
 800518e:	2700      	movs	r7, #0
 8005190:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005194:	2909      	cmp	r1, #9
 8005196:	f240 8083 	bls.w	80052a0 <_strtod_l+0x2a0>
 800519a:	9619      	str	r6, [sp, #100]	; 0x64
 800519c:	2500      	movs	r5, #0
 800519e:	e09f      	b.n	80052e0 <_strtod_l+0x2e0>
 80051a0:	2300      	movs	r3, #0
 80051a2:	e7c8      	b.n	8005136 <_strtod_l+0x136>
 80051a4:	f1bb 0f08 	cmp.w	fp, #8
 80051a8:	bfd5      	itete	le
 80051aa:	9906      	ldrle	r1, [sp, #24]
 80051ac:	9905      	ldrgt	r1, [sp, #20]
 80051ae:	fb02 3301 	mlale	r3, r2, r1, r3
 80051b2:	fb02 3301 	mlagt	r3, r2, r1, r3
 80051b6:	f100 0001 	add.w	r0, r0, #1
 80051ba:	bfd4      	ite	le
 80051bc:	9306      	strle	r3, [sp, #24]
 80051be:	9305      	strgt	r3, [sp, #20]
 80051c0:	f10b 0b01 	add.w	fp, fp, #1
 80051c4:	9019      	str	r0, [sp, #100]	; 0x64
 80051c6:	e7be      	b.n	8005146 <_strtod_l+0x146>
 80051c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80051ca:	191a      	adds	r2, r3, r4
 80051cc:	9219      	str	r2, [sp, #100]	; 0x64
 80051ce:	5d1a      	ldrb	r2, [r3, r4]
 80051d0:	f1bb 0f00 	cmp.w	fp, #0
 80051d4:	d036      	beq.n	8005244 <_strtod_l+0x244>
 80051d6:	9004      	str	r0, [sp, #16]
 80051d8:	465c      	mov	r4, fp
 80051da:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80051de:	2b09      	cmp	r3, #9
 80051e0:	d912      	bls.n	8005208 <_strtod_l+0x208>
 80051e2:	2301      	movs	r3, #1
 80051e4:	e7c1      	b.n	800516a <_strtod_l+0x16a>
 80051e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80051e8:	1c5a      	adds	r2, r3, #1
 80051ea:	9219      	str	r2, [sp, #100]	; 0x64
 80051ec:	785a      	ldrb	r2, [r3, #1]
 80051ee:	3001      	adds	r0, #1
 80051f0:	2a30      	cmp	r2, #48	; 0x30
 80051f2:	d0f8      	beq.n	80051e6 <_strtod_l+0x1e6>
 80051f4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80051f8:	2b08      	cmp	r3, #8
 80051fa:	f200 84d5 	bhi.w	8005ba8 <_strtod_l+0xba8>
 80051fe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005200:	9004      	str	r0, [sp, #16]
 8005202:	2000      	movs	r0, #0
 8005204:	9308      	str	r3, [sp, #32]
 8005206:	4604      	mov	r4, r0
 8005208:	3a30      	subs	r2, #48	; 0x30
 800520a:	f100 0301 	add.w	r3, r0, #1
 800520e:	d013      	beq.n	8005238 <_strtod_l+0x238>
 8005210:	9904      	ldr	r1, [sp, #16]
 8005212:	4419      	add	r1, r3
 8005214:	9104      	str	r1, [sp, #16]
 8005216:	4623      	mov	r3, r4
 8005218:	1905      	adds	r5, r0, r4
 800521a:	210a      	movs	r1, #10
 800521c:	42ab      	cmp	r3, r5
 800521e:	d113      	bne.n	8005248 <_strtod_l+0x248>
 8005220:	1823      	adds	r3, r4, r0
 8005222:	2b08      	cmp	r3, #8
 8005224:	f104 0401 	add.w	r4, r4, #1
 8005228:	4404      	add	r4, r0
 800522a:	dc1b      	bgt.n	8005264 <_strtod_l+0x264>
 800522c:	9906      	ldr	r1, [sp, #24]
 800522e:	230a      	movs	r3, #10
 8005230:	fb03 2301 	mla	r3, r3, r1, r2
 8005234:	9306      	str	r3, [sp, #24]
 8005236:	2300      	movs	r3, #0
 8005238:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800523a:	1c51      	adds	r1, r2, #1
 800523c:	9119      	str	r1, [sp, #100]	; 0x64
 800523e:	7852      	ldrb	r2, [r2, #1]
 8005240:	4618      	mov	r0, r3
 8005242:	e7ca      	b.n	80051da <_strtod_l+0x1da>
 8005244:	4658      	mov	r0, fp
 8005246:	e7d3      	b.n	80051f0 <_strtod_l+0x1f0>
 8005248:	2b08      	cmp	r3, #8
 800524a:	dc04      	bgt.n	8005256 <_strtod_l+0x256>
 800524c:	9f06      	ldr	r7, [sp, #24]
 800524e:	434f      	muls	r7, r1
 8005250:	9706      	str	r7, [sp, #24]
 8005252:	3301      	adds	r3, #1
 8005254:	e7e2      	b.n	800521c <_strtod_l+0x21c>
 8005256:	1c5f      	adds	r7, r3, #1
 8005258:	2f10      	cmp	r7, #16
 800525a:	bfde      	ittt	le
 800525c:	9f05      	ldrle	r7, [sp, #20]
 800525e:	434f      	mulle	r7, r1
 8005260:	9705      	strle	r7, [sp, #20]
 8005262:	e7f6      	b.n	8005252 <_strtod_l+0x252>
 8005264:	2c10      	cmp	r4, #16
 8005266:	bfdf      	itttt	le
 8005268:	9905      	ldrle	r1, [sp, #20]
 800526a:	230a      	movle	r3, #10
 800526c:	fb03 2301 	mlale	r3, r3, r1, r2
 8005270:	9305      	strle	r3, [sp, #20]
 8005272:	e7e0      	b.n	8005236 <_strtod_l+0x236>
 8005274:	2300      	movs	r3, #0
 8005276:	9304      	str	r3, [sp, #16]
 8005278:	2301      	movs	r3, #1
 800527a:	e77b      	b.n	8005174 <_strtod_l+0x174>
 800527c:	2700      	movs	r7, #0
 800527e:	1cb2      	adds	r2, r6, #2
 8005280:	9219      	str	r2, [sp, #100]	; 0x64
 8005282:	78b2      	ldrb	r2, [r6, #2]
 8005284:	e784      	b.n	8005190 <_strtod_l+0x190>
 8005286:	bf00      	nop
 8005288:	0800ad98 	.word	0x0800ad98
 800528c:	0800ab4c 	.word	0x0800ab4c
 8005290:	7ff00000 	.word	0x7ff00000
 8005294:	2701      	movs	r7, #1
 8005296:	e7f2      	b.n	800527e <_strtod_l+0x27e>
 8005298:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800529a:	1c51      	adds	r1, r2, #1
 800529c:	9119      	str	r1, [sp, #100]	; 0x64
 800529e:	7852      	ldrb	r2, [r2, #1]
 80052a0:	2a30      	cmp	r2, #48	; 0x30
 80052a2:	d0f9      	beq.n	8005298 <_strtod_l+0x298>
 80052a4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80052a8:	2908      	cmp	r1, #8
 80052aa:	f63f af77 	bhi.w	800519c <_strtod_l+0x19c>
 80052ae:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80052b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80052b4:	9209      	str	r2, [sp, #36]	; 0x24
 80052b6:	f04f 0e0a 	mov.w	lr, #10
 80052ba:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80052bc:	1c51      	adds	r1, r2, #1
 80052be:	9119      	str	r1, [sp, #100]	; 0x64
 80052c0:	7852      	ldrb	r2, [r2, #1]
 80052c2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80052c6:	2d09      	cmp	r5, #9
 80052c8:	d935      	bls.n	8005336 <_strtod_l+0x336>
 80052ca:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80052cc:	1b49      	subs	r1, r1, r5
 80052ce:	2908      	cmp	r1, #8
 80052d0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80052d4:	dc02      	bgt.n	80052dc <_strtod_l+0x2dc>
 80052d6:	4565      	cmp	r5, ip
 80052d8:	bfa8      	it	ge
 80052da:	4665      	movge	r5, ip
 80052dc:	b107      	cbz	r7, 80052e0 <_strtod_l+0x2e0>
 80052de:	426d      	negs	r5, r5
 80052e0:	2c00      	cmp	r4, #0
 80052e2:	d14c      	bne.n	800537e <_strtod_l+0x37e>
 80052e4:	9907      	ldr	r1, [sp, #28]
 80052e6:	4301      	orrs	r1, r0
 80052e8:	f47f aecb 	bne.w	8005082 <_strtod_l+0x82>
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f47f aee4 	bne.w	80050ba <_strtod_l+0xba>
 80052f2:	2a69      	cmp	r2, #105	; 0x69
 80052f4:	d026      	beq.n	8005344 <_strtod_l+0x344>
 80052f6:	dc23      	bgt.n	8005340 <_strtod_l+0x340>
 80052f8:	2a49      	cmp	r2, #73	; 0x49
 80052fa:	d023      	beq.n	8005344 <_strtod_l+0x344>
 80052fc:	2a4e      	cmp	r2, #78	; 0x4e
 80052fe:	f47f aedc 	bne.w	80050ba <_strtod_l+0xba>
 8005302:	499d      	ldr	r1, [pc, #628]	; (8005578 <_strtod_l+0x578>)
 8005304:	a819      	add	r0, sp, #100	; 0x64
 8005306:	f001 fe3d 	bl	8006f84 <__match>
 800530a:	2800      	cmp	r0, #0
 800530c:	f43f aed5 	beq.w	80050ba <_strtod_l+0xba>
 8005310:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	2b28      	cmp	r3, #40	; 0x28
 8005316:	d12c      	bne.n	8005372 <_strtod_l+0x372>
 8005318:	4998      	ldr	r1, [pc, #608]	; (800557c <_strtod_l+0x57c>)
 800531a:	aa1c      	add	r2, sp, #112	; 0x70
 800531c:	a819      	add	r0, sp, #100	; 0x64
 800531e:	f001 fe45 	bl	8006fac <__hexnan>
 8005322:	2805      	cmp	r0, #5
 8005324:	d125      	bne.n	8005372 <_strtod_l+0x372>
 8005326:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005328:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800532c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8005330:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8005334:	e6a5      	b.n	8005082 <_strtod_l+0x82>
 8005336:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800533a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800533e:	e7bc      	b.n	80052ba <_strtod_l+0x2ba>
 8005340:	2a6e      	cmp	r2, #110	; 0x6e
 8005342:	e7dc      	b.n	80052fe <_strtod_l+0x2fe>
 8005344:	498e      	ldr	r1, [pc, #568]	; (8005580 <_strtod_l+0x580>)
 8005346:	a819      	add	r0, sp, #100	; 0x64
 8005348:	f001 fe1c 	bl	8006f84 <__match>
 800534c:	2800      	cmp	r0, #0
 800534e:	f43f aeb4 	beq.w	80050ba <_strtod_l+0xba>
 8005352:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005354:	498b      	ldr	r1, [pc, #556]	; (8005584 <_strtod_l+0x584>)
 8005356:	3b01      	subs	r3, #1
 8005358:	a819      	add	r0, sp, #100	; 0x64
 800535a:	9319      	str	r3, [sp, #100]	; 0x64
 800535c:	f001 fe12 	bl	8006f84 <__match>
 8005360:	b910      	cbnz	r0, 8005368 <_strtod_l+0x368>
 8005362:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005364:	3301      	adds	r3, #1
 8005366:	9319      	str	r3, [sp, #100]	; 0x64
 8005368:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8005588 <_strtod_l+0x588>
 800536c:	f04f 0800 	mov.w	r8, #0
 8005370:	e687      	b.n	8005082 <_strtod_l+0x82>
 8005372:	4886      	ldr	r0, [pc, #536]	; (800558c <_strtod_l+0x58c>)
 8005374:	f003 f92c 	bl	80085d0 <nan>
 8005378:	4680      	mov	r8, r0
 800537a:	4689      	mov	r9, r1
 800537c:	e681      	b.n	8005082 <_strtod_l+0x82>
 800537e:	9b04      	ldr	r3, [sp, #16]
 8005380:	9806      	ldr	r0, [sp, #24]
 8005382:	1aeb      	subs	r3, r5, r3
 8005384:	f1bb 0f00 	cmp.w	fp, #0
 8005388:	bf08      	it	eq
 800538a:	46a3      	moveq	fp, r4
 800538c:	2c10      	cmp	r4, #16
 800538e:	9307      	str	r3, [sp, #28]
 8005390:	4626      	mov	r6, r4
 8005392:	bfa8      	it	ge
 8005394:	2610      	movge	r6, #16
 8005396:	f7fb f8cd 	bl	8000534 <__aeabi_ui2d>
 800539a:	2c09      	cmp	r4, #9
 800539c:	4680      	mov	r8, r0
 800539e:	4689      	mov	r9, r1
 80053a0:	dd13      	ble.n	80053ca <_strtod_l+0x3ca>
 80053a2:	4b7b      	ldr	r3, [pc, #492]	; (8005590 <_strtod_l+0x590>)
 80053a4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80053a8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80053ac:	f7fb f93c 	bl	8000628 <__aeabi_dmul>
 80053b0:	4680      	mov	r8, r0
 80053b2:	9805      	ldr	r0, [sp, #20]
 80053b4:	4689      	mov	r9, r1
 80053b6:	f7fb f8bd 	bl	8000534 <__aeabi_ui2d>
 80053ba:	4602      	mov	r2, r0
 80053bc:	460b      	mov	r3, r1
 80053be:	4640      	mov	r0, r8
 80053c0:	4649      	mov	r1, r9
 80053c2:	f7fa ff7b 	bl	80002bc <__adddf3>
 80053c6:	4680      	mov	r8, r0
 80053c8:	4689      	mov	r9, r1
 80053ca:	2c0f      	cmp	r4, #15
 80053cc:	dc36      	bgt.n	800543c <_strtod_l+0x43c>
 80053ce:	9b07      	ldr	r3, [sp, #28]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f43f ae56 	beq.w	8005082 <_strtod_l+0x82>
 80053d6:	dd22      	ble.n	800541e <_strtod_l+0x41e>
 80053d8:	2b16      	cmp	r3, #22
 80053da:	dc09      	bgt.n	80053f0 <_strtod_l+0x3f0>
 80053dc:	496c      	ldr	r1, [pc, #432]	; (8005590 <_strtod_l+0x590>)
 80053de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80053e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053e6:	4642      	mov	r2, r8
 80053e8:	464b      	mov	r3, r9
 80053ea:	f7fb f91d 	bl	8000628 <__aeabi_dmul>
 80053ee:	e7c3      	b.n	8005378 <_strtod_l+0x378>
 80053f0:	9a07      	ldr	r2, [sp, #28]
 80053f2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80053f6:	4293      	cmp	r3, r2
 80053f8:	db20      	blt.n	800543c <_strtod_l+0x43c>
 80053fa:	4d65      	ldr	r5, [pc, #404]	; (8005590 <_strtod_l+0x590>)
 80053fc:	f1c4 040f 	rsb	r4, r4, #15
 8005400:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005404:	4642      	mov	r2, r8
 8005406:	464b      	mov	r3, r9
 8005408:	e9d1 0100 	ldrd	r0, r1, [r1]
 800540c:	f7fb f90c 	bl	8000628 <__aeabi_dmul>
 8005410:	9b07      	ldr	r3, [sp, #28]
 8005412:	1b1c      	subs	r4, r3, r4
 8005414:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005418:	e9d5 2300 	ldrd	r2, r3, [r5]
 800541c:	e7e5      	b.n	80053ea <_strtod_l+0x3ea>
 800541e:	9b07      	ldr	r3, [sp, #28]
 8005420:	3316      	adds	r3, #22
 8005422:	db0b      	blt.n	800543c <_strtod_l+0x43c>
 8005424:	9b04      	ldr	r3, [sp, #16]
 8005426:	1b5d      	subs	r5, r3, r5
 8005428:	4b59      	ldr	r3, [pc, #356]	; (8005590 <_strtod_l+0x590>)
 800542a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800542e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005432:	4640      	mov	r0, r8
 8005434:	4649      	mov	r1, r9
 8005436:	f7fb fa21 	bl	800087c <__aeabi_ddiv>
 800543a:	e79d      	b.n	8005378 <_strtod_l+0x378>
 800543c:	9b07      	ldr	r3, [sp, #28]
 800543e:	1ba6      	subs	r6, r4, r6
 8005440:	441e      	add	r6, r3
 8005442:	2e00      	cmp	r6, #0
 8005444:	dd74      	ble.n	8005530 <_strtod_l+0x530>
 8005446:	f016 030f 	ands.w	r3, r6, #15
 800544a:	d00a      	beq.n	8005462 <_strtod_l+0x462>
 800544c:	4950      	ldr	r1, [pc, #320]	; (8005590 <_strtod_l+0x590>)
 800544e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005452:	4642      	mov	r2, r8
 8005454:	464b      	mov	r3, r9
 8005456:	e9d1 0100 	ldrd	r0, r1, [r1]
 800545a:	f7fb f8e5 	bl	8000628 <__aeabi_dmul>
 800545e:	4680      	mov	r8, r0
 8005460:	4689      	mov	r9, r1
 8005462:	f036 060f 	bics.w	r6, r6, #15
 8005466:	d052      	beq.n	800550e <_strtod_l+0x50e>
 8005468:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800546c:	dd27      	ble.n	80054be <_strtod_l+0x4be>
 800546e:	f04f 0b00 	mov.w	fp, #0
 8005472:	f8cd b010 	str.w	fp, [sp, #16]
 8005476:	f8cd b020 	str.w	fp, [sp, #32]
 800547a:	f8cd b018 	str.w	fp, [sp, #24]
 800547e:	2322      	movs	r3, #34	; 0x22
 8005480:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8005588 <_strtod_l+0x588>
 8005484:	f8ca 3000 	str.w	r3, [sl]
 8005488:	f04f 0800 	mov.w	r8, #0
 800548c:	9b08      	ldr	r3, [sp, #32]
 800548e:	2b00      	cmp	r3, #0
 8005490:	f43f adf7 	beq.w	8005082 <_strtod_l+0x82>
 8005494:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005496:	4650      	mov	r0, sl
 8005498:	f001 fea2 	bl	80071e0 <_Bfree>
 800549c:	9906      	ldr	r1, [sp, #24]
 800549e:	4650      	mov	r0, sl
 80054a0:	f001 fe9e 	bl	80071e0 <_Bfree>
 80054a4:	9904      	ldr	r1, [sp, #16]
 80054a6:	4650      	mov	r0, sl
 80054a8:	f001 fe9a 	bl	80071e0 <_Bfree>
 80054ac:	9908      	ldr	r1, [sp, #32]
 80054ae:	4650      	mov	r0, sl
 80054b0:	f001 fe96 	bl	80071e0 <_Bfree>
 80054b4:	4659      	mov	r1, fp
 80054b6:	4650      	mov	r0, sl
 80054b8:	f001 fe92 	bl	80071e0 <_Bfree>
 80054bc:	e5e1      	b.n	8005082 <_strtod_l+0x82>
 80054be:	4b35      	ldr	r3, [pc, #212]	; (8005594 <_strtod_l+0x594>)
 80054c0:	9305      	str	r3, [sp, #20]
 80054c2:	2300      	movs	r3, #0
 80054c4:	1136      	asrs	r6, r6, #4
 80054c6:	4640      	mov	r0, r8
 80054c8:	4649      	mov	r1, r9
 80054ca:	461f      	mov	r7, r3
 80054cc:	2e01      	cmp	r6, #1
 80054ce:	dc21      	bgt.n	8005514 <_strtod_l+0x514>
 80054d0:	b10b      	cbz	r3, 80054d6 <_strtod_l+0x4d6>
 80054d2:	4680      	mov	r8, r0
 80054d4:	4689      	mov	r9, r1
 80054d6:	4b2f      	ldr	r3, [pc, #188]	; (8005594 <_strtod_l+0x594>)
 80054d8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80054dc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80054e0:	4642      	mov	r2, r8
 80054e2:	464b      	mov	r3, r9
 80054e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80054e8:	f7fb f89e 	bl	8000628 <__aeabi_dmul>
 80054ec:	4b26      	ldr	r3, [pc, #152]	; (8005588 <_strtod_l+0x588>)
 80054ee:	460a      	mov	r2, r1
 80054f0:	400b      	ands	r3, r1
 80054f2:	4929      	ldr	r1, [pc, #164]	; (8005598 <_strtod_l+0x598>)
 80054f4:	428b      	cmp	r3, r1
 80054f6:	4680      	mov	r8, r0
 80054f8:	d8b9      	bhi.n	800546e <_strtod_l+0x46e>
 80054fa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80054fe:	428b      	cmp	r3, r1
 8005500:	bf86      	itte	hi
 8005502:	f8df 9098 	ldrhi.w	r9, [pc, #152]	; 800559c <_strtod_l+0x59c>
 8005506:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 800550a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800550e:	2300      	movs	r3, #0
 8005510:	9305      	str	r3, [sp, #20]
 8005512:	e07f      	b.n	8005614 <_strtod_l+0x614>
 8005514:	07f2      	lsls	r2, r6, #31
 8005516:	d505      	bpl.n	8005524 <_strtod_l+0x524>
 8005518:	9b05      	ldr	r3, [sp, #20]
 800551a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551e:	f7fb f883 	bl	8000628 <__aeabi_dmul>
 8005522:	2301      	movs	r3, #1
 8005524:	9a05      	ldr	r2, [sp, #20]
 8005526:	3208      	adds	r2, #8
 8005528:	3701      	adds	r7, #1
 800552a:	1076      	asrs	r6, r6, #1
 800552c:	9205      	str	r2, [sp, #20]
 800552e:	e7cd      	b.n	80054cc <_strtod_l+0x4cc>
 8005530:	d0ed      	beq.n	800550e <_strtod_l+0x50e>
 8005532:	4276      	negs	r6, r6
 8005534:	f016 020f 	ands.w	r2, r6, #15
 8005538:	d00a      	beq.n	8005550 <_strtod_l+0x550>
 800553a:	4b15      	ldr	r3, [pc, #84]	; (8005590 <_strtod_l+0x590>)
 800553c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005540:	4640      	mov	r0, r8
 8005542:	4649      	mov	r1, r9
 8005544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005548:	f7fb f998 	bl	800087c <__aeabi_ddiv>
 800554c:	4680      	mov	r8, r0
 800554e:	4689      	mov	r9, r1
 8005550:	1136      	asrs	r6, r6, #4
 8005552:	d0dc      	beq.n	800550e <_strtod_l+0x50e>
 8005554:	2e1f      	cmp	r6, #31
 8005556:	dd23      	ble.n	80055a0 <_strtod_l+0x5a0>
 8005558:	f04f 0b00 	mov.w	fp, #0
 800555c:	f8cd b010 	str.w	fp, [sp, #16]
 8005560:	f8cd b020 	str.w	fp, [sp, #32]
 8005564:	f8cd b018 	str.w	fp, [sp, #24]
 8005568:	2322      	movs	r3, #34	; 0x22
 800556a:	f04f 0800 	mov.w	r8, #0
 800556e:	f04f 0900 	mov.w	r9, #0
 8005572:	f8ca 3000 	str.w	r3, [sl]
 8005576:	e789      	b.n	800548c <_strtod_l+0x48c>
 8005578:	0800ab21 	.word	0x0800ab21
 800557c:	0800ab60 	.word	0x0800ab60
 8005580:	0800ab19 	.word	0x0800ab19
 8005584:	0800aca4 	.word	0x0800aca4
 8005588:	7ff00000 	.word	0x7ff00000
 800558c:	0800af6b 	.word	0x0800af6b
 8005590:	0800ae30 	.word	0x0800ae30
 8005594:	0800ae08 	.word	0x0800ae08
 8005598:	7ca00000 	.word	0x7ca00000
 800559c:	7fefffff 	.word	0x7fefffff
 80055a0:	f016 0310 	ands.w	r3, r6, #16
 80055a4:	bf18      	it	ne
 80055a6:	236a      	movne	r3, #106	; 0x6a
 80055a8:	4fb1      	ldr	r7, [pc, #708]	; (8005870 <_strtod_l+0x870>)
 80055aa:	9305      	str	r3, [sp, #20]
 80055ac:	4640      	mov	r0, r8
 80055ae:	4649      	mov	r1, r9
 80055b0:	2300      	movs	r3, #0
 80055b2:	07f2      	lsls	r2, r6, #31
 80055b4:	d504      	bpl.n	80055c0 <_strtod_l+0x5c0>
 80055b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055ba:	f7fb f835 	bl	8000628 <__aeabi_dmul>
 80055be:	2301      	movs	r3, #1
 80055c0:	1076      	asrs	r6, r6, #1
 80055c2:	f107 0708 	add.w	r7, r7, #8
 80055c6:	d1f4      	bne.n	80055b2 <_strtod_l+0x5b2>
 80055c8:	b10b      	cbz	r3, 80055ce <_strtod_l+0x5ce>
 80055ca:	4680      	mov	r8, r0
 80055cc:	4689      	mov	r9, r1
 80055ce:	9b05      	ldr	r3, [sp, #20]
 80055d0:	b1c3      	cbz	r3, 8005604 <_strtod_l+0x604>
 80055d2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80055d6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80055da:	2b00      	cmp	r3, #0
 80055dc:	4649      	mov	r1, r9
 80055de:	dd11      	ble.n	8005604 <_strtod_l+0x604>
 80055e0:	2b1f      	cmp	r3, #31
 80055e2:	f340 8124 	ble.w	800582e <_strtod_l+0x82e>
 80055e6:	2b34      	cmp	r3, #52	; 0x34
 80055e8:	bfde      	ittt	le
 80055ea:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80055ee:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 80055f2:	fa03 f202 	lslle.w	r2, r3, r2
 80055f6:	f04f 0800 	mov.w	r8, #0
 80055fa:	bfcc      	ite	gt
 80055fc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005600:	ea02 0901 	andle.w	r9, r2, r1
 8005604:	2200      	movs	r2, #0
 8005606:	2300      	movs	r3, #0
 8005608:	4640      	mov	r0, r8
 800560a:	4649      	mov	r1, r9
 800560c:	f7fb fa74 	bl	8000af8 <__aeabi_dcmpeq>
 8005610:	2800      	cmp	r0, #0
 8005612:	d1a1      	bne.n	8005558 <_strtod_l+0x558>
 8005614:	9b06      	ldr	r3, [sp, #24]
 8005616:	9300      	str	r3, [sp, #0]
 8005618:	9908      	ldr	r1, [sp, #32]
 800561a:	4623      	mov	r3, r4
 800561c:	465a      	mov	r2, fp
 800561e:	4650      	mov	r0, sl
 8005620:	f001 fe46 	bl	80072b0 <__s2b>
 8005624:	9008      	str	r0, [sp, #32]
 8005626:	2800      	cmp	r0, #0
 8005628:	f43f af21 	beq.w	800546e <_strtod_l+0x46e>
 800562c:	9b04      	ldr	r3, [sp, #16]
 800562e:	1b5d      	subs	r5, r3, r5
 8005630:	9b07      	ldr	r3, [sp, #28]
 8005632:	2b00      	cmp	r3, #0
 8005634:	bfb4      	ite	lt
 8005636:	462b      	movlt	r3, r5
 8005638:	2300      	movge	r3, #0
 800563a:	930e      	str	r3, [sp, #56]	; 0x38
 800563c:	9b07      	ldr	r3, [sp, #28]
 800563e:	f04f 0b00 	mov.w	fp, #0
 8005642:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005646:	9314      	str	r3, [sp, #80]	; 0x50
 8005648:	f8cd b010 	str.w	fp, [sp, #16]
 800564c:	9b08      	ldr	r3, [sp, #32]
 800564e:	4650      	mov	r0, sl
 8005650:	6859      	ldr	r1, [r3, #4]
 8005652:	f001 fd85 	bl	8007160 <_Balloc>
 8005656:	9006      	str	r0, [sp, #24]
 8005658:	2800      	cmp	r0, #0
 800565a:	f43f af10 	beq.w	800547e <_strtod_l+0x47e>
 800565e:	9b08      	ldr	r3, [sp, #32]
 8005660:	691a      	ldr	r2, [r3, #16]
 8005662:	3202      	adds	r2, #2
 8005664:	f103 010c 	add.w	r1, r3, #12
 8005668:	0092      	lsls	r2, r2, #2
 800566a:	300c      	adds	r0, #12
 800566c:	f001 fd6a 	bl	8007144 <memcpy>
 8005670:	ab1c      	add	r3, sp, #112	; 0x70
 8005672:	9301      	str	r3, [sp, #4]
 8005674:	ab1b      	add	r3, sp, #108	; 0x6c
 8005676:	9300      	str	r3, [sp, #0]
 8005678:	4642      	mov	r2, r8
 800567a:	464b      	mov	r3, r9
 800567c:	4650      	mov	r0, sl
 800567e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8005682:	f002 f953 	bl	800792c <__d2b>
 8005686:	901a      	str	r0, [sp, #104]	; 0x68
 8005688:	2800      	cmp	r0, #0
 800568a:	f43f aef8 	beq.w	800547e <_strtod_l+0x47e>
 800568e:	2101      	movs	r1, #1
 8005690:	4650      	mov	r0, sl
 8005692:	f001 fea5 	bl	80073e0 <__i2b>
 8005696:	9004      	str	r0, [sp, #16]
 8005698:	4603      	mov	r3, r0
 800569a:	2800      	cmp	r0, #0
 800569c:	f43f aeef 	beq.w	800547e <_strtod_l+0x47e>
 80056a0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80056a2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80056a4:	2d00      	cmp	r5, #0
 80056a6:	bfab      	itete	ge
 80056a8:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80056aa:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 80056ac:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 80056ae:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80056b0:	bfac      	ite	ge
 80056b2:	18ee      	addge	r6, r5, r3
 80056b4:	1b5c      	sublt	r4, r3, r5
 80056b6:	9b05      	ldr	r3, [sp, #20]
 80056b8:	1aed      	subs	r5, r5, r3
 80056ba:	4415      	add	r5, r2
 80056bc:	4b6d      	ldr	r3, [pc, #436]	; (8005874 <_strtod_l+0x874>)
 80056be:	3d01      	subs	r5, #1
 80056c0:	429d      	cmp	r5, r3
 80056c2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80056c6:	f280 80c4 	bge.w	8005852 <_strtod_l+0x852>
 80056ca:	1b5b      	subs	r3, r3, r5
 80056cc:	2b1f      	cmp	r3, #31
 80056ce:	eba2 0203 	sub.w	r2, r2, r3
 80056d2:	f04f 0701 	mov.w	r7, #1
 80056d6:	f300 80b1 	bgt.w	800583c <_strtod_l+0x83c>
 80056da:	fa07 f303 	lsl.w	r3, r7, r3
 80056de:	930f      	str	r3, [sp, #60]	; 0x3c
 80056e0:	2500      	movs	r5, #0
 80056e2:	18b7      	adds	r7, r6, r2
 80056e4:	9b05      	ldr	r3, [sp, #20]
 80056e6:	42be      	cmp	r6, r7
 80056e8:	4414      	add	r4, r2
 80056ea:	441c      	add	r4, r3
 80056ec:	4633      	mov	r3, r6
 80056ee:	bfa8      	it	ge
 80056f0:	463b      	movge	r3, r7
 80056f2:	42a3      	cmp	r3, r4
 80056f4:	bfa8      	it	ge
 80056f6:	4623      	movge	r3, r4
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	bfc2      	ittt	gt
 80056fc:	1aff      	subgt	r7, r7, r3
 80056fe:	1ae4      	subgt	r4, r4, r3
 8005700:	1af6      	subgt	r6, r6, r3
 8005702:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005704:	2b00      	cmp	r3, #0
 8005706:	dd17      	ble.n	8005738 <_strtod_l+0x738>
 8005708:	9904      	ldr	r1, [sp, #16]
 800570a:	461a      	mov	r2, r3
 800570c:	4650      	mov	r0, sl
 800570e:	f001 ff25 	bl	800755c <__pow5mult>
 8005712:	9004      	str	r0, [sp, #16]
 8005714:	2800      	cmp	r0, #0
 8005716:	f43f aeb2 	beq.w	800547e <_strtod_l+0x47e>
 800571a:	4601      	mov	r1, r0
 800571c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800571e:	4650      	mov	r0, sl
 8005720:	f001 fe74 	bl	800740c <__multiply>
 8005724:	9009      	str	r0, [sp, #36]	; 0x24
 8005726:	2800      	cmp	r0, #0
 8005728:	f43f aea9 	beq.w	800547e <_strtod_l+0x47e>
 800572c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800572e:	4650      	mov	r0, sl
 8005730:	f001 fd56 	bl	80071e0 <_Bfree>
 8005734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005736:	931a      	str	r3, [sp, #104]	; 0x68
 8005738:	2f00      	cmp	r7, #0
 800573a:	f300 808e 	bgt.w	800585a <_strtod_l+0x85a>
 800573e:	9b07      	ldr	r3, [sp, #28]
 8005740:	2b00      	cmp	r3, #0
 8005742:	dd08      	ble.n	8005756 <_strtod_l+0x756>
 8005744:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005746:	9906      	ldr	r1, [sp, #24]
 8005748:	4650      	mov	r0, sl
 800574a:	f001 ff07 	bl	800755c <__pow5mult>
 800574e:	9006      	str	r0, [sp, #24]
 8005750:	2800      	cmp	r0, #0
 8005752:	f43f ae94 	beq.w	800547e <_strtod_l+0x47e>
 8005756:	2c00      	cmp	r4, #0
 8005758:	dd08      	ble.n	800576c <_strtod_l+0x76c>
 800575a:	9906      	ldr	r1, [sp, #24]
 800575c:	4622      	mov	r2, r4
 800575e:	4650      	mov	r0, sl
 8005760:	f001 ff56 	bl	8007610 <__lshift>
 8005764:	9006      	str	r0, [sp, #24]
 8005766:	2800      	cmp	r0, #0
 8005768:	f43f ae89 	beq.w	800547e <_strtod_l+0x47e>
 800576c:	2e00      	cmp	r6, #0
 800576e:	dd08      	ble.n	8005782 <_strtod_l+0x782>
 8005770:	9904      	ldr	r1, [sp, #16]
 8005772:	4632      	mov	r2, r6
 8005774:	4650      	mov	r0, sl
 8005776:	f001 ff4b 	bl	8007610 <__lshift>
 800577a:	9004      	str	r0, [sp, #16]
 800577c:	2800      	cmp	r0, #0
 800577e:	f43f ae7e 	beq.w	800547e <_strtod_l+0x47e>
 8005782:	9a06      	ldr	r2, [sp, #24]
 8005784:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005786:	4650      	mov	r0, sl
 8005788:	f001 ffce 	bl	8007728 <__mdiff>
 800578c:	4683      	mov	fp, r0
 800578e:	2800      	cmp	r0, #0
 8005790:	f43f ae75 	beq.w	800547e <_strtod_l+0x47e>
 8005794:	2400      	movs	r4, #0
 8005796:	68c3      	ldr	r3, [r0, #12]
 8005798:	9904      	ldr	r1, [sp, #16]
 800579a:	60c4      	str	r4, [r0, #12]
 800579c:	930b      	str	r3, [sp, #44]	; 0x2c
 800579e:	f001 ffa7 	bl	80076f0 <__mcmp>
 80057a2:	42a0      	cmp	r0, r4
 80057a4:	da6c      	bge.n	8005880 <_strtod_l+0x880>
 80057a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057a8:	ea53 0308 	orrs.w	r3, r3, r8
 80057ac:	f040 8092 	bne.w	80058d4 <_strtod_l+0x8d4>
 80057b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f040 808d 	bne.w	80058d4 <_strtod_l+0x8d4>
 80057ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80057be:	0d1b      	lsrs	r3, r3, #20
 80057c0:	051b      	lsls	r3, r3, #20
 80057c2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80057c6:	f240 8085 	bls.w	80058d4 <_strtod_l+0x8d4>
 80057ca:	f8db 3014 	ldr.w	r3, [fp, #20]
 80057ce:	b91b      	cbnz	r3, 80057d8 <_strtod_l+0x7d8>
 80057d0:	f8db 3010 	ldr.w	r3, [fp, #16]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	dd7d      	ble.n	80058d4 <_strtod_l+0x8d4>
 80057d8:	4659      	mov	r1, fp
 80057da:	2201      	movs	r2, #1
 80057dc:	4650      	mov	r0, sl
 80057de:	f001 ff17 	bl	8007610 <__lshift>
 80057e2:	9904      	ldr	r1, [sp, #16]
 80057e4:	4683      	mov	fp, r0
 80057e6:	f001 ff83 	bl	80076f0 <__mcmp>
 80057ea:	2800      	cmp	r0, #0
 80057ec:	dd72      	ble.n	80058d4 <_strtod_l+0x8d4>
 80057ee:	9905      	ldr	r1, [sp, #20]
 80057f0:	4a21      	ldr	r2, [pc, #132]	; (8005878 <_strtod_l+0x878>)
 80057f2:	464b      	mov	r3, r9
 80057f4:	2900      	cmp	r1, #0
 80057f6:	f000 808d 	beq.w	8005914 <_strtod_l+0x914>
 80057fa:	ea02 0109 	and.w	r1, r2, r9
 80057fe:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005802:	f300 8087 	bgt.w	8005914 <_strtod_l+0x914>
 8005806:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800580a:	f77f aead 	ble.w	8005568 <_strtod_l+0x568>
 800580e:	4b1b      	ldr	r3, [pc, #108]	; (800587c <_strtod_l+0x87c>)
 8005810:	4640      	mov	r0, r8
 8005812:	4649      	mov	r1, r9
 8005814:	2200      	movs	r2, #0
 8005816:	f7fa ff07 	bl	8000628 <__aeabi_dmul>
 800581a:	460b      	mov	r3, r1
 800581c:	4303      	orrs	r3, r0
 800581e:	bf08      	it	eq
 8005820:	2322      	moveq	r3, #34	; 0x22
 8005822:	4680      	mov	r8, r0
 8005824:	4689      	mov	r9, r1
 8005826:	bf08      	it	eq
 8005828:	f8ca 3000 	streq.w	r3, [sl]
 800582c:	e632      	b.n	8005494 <_strtod_l+0x494>
 800582e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005832:	fa02 f303 	lsl.w	r3, r2, r3
 8005836:	ea03 0808 	and.w	r8, r3, r8
 800583a:	e6e3      	b.n	8005604 <_strtod_l+0x604>
 800583c:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8005840:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8005844:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8005848:	35e2      	adds	r5, #226	; 0xe2
 800584a:	fa07 f505 	lsl.w	r5, r7, r5
 800584e:	970f      	str	r7, [sp, #60]	; 0x3c
 8005850:	e747      	b.n	80056e2 <_strtod_l+0x6e2>
 8005852:	2301      	movs	r3, #1
 8005854:	2500      	movs	r5, #0
 8005856:	930f      	str	r3, [sp, #60]	; 0x3c
 8005858:	e743      	b.n	80056e2 <_strtod_l+0x6e2>
 800585a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800585c:	463a      	mov	r2, r7
 800585e:	4650      	mov	r0, sl
 8005860:	f001 fed6 	bl	8007610 <__lshift>
 8005864:	901a      	str	r0, [sp, #104]	; 0x68
 8005866:	2800      	cmp	r0, #0
 8005868:	f47f af69 	bne.w	800573e <_strtod_l+0x73e>
 800586c:	e607      	b.n	800547e <_strtod_l+0x47e>
 800586e:	bf00      	nop
 8005870:	0800ab78 	.word	0x0800ab78
 8005874:	fffffc02 	.word	0xfffffc02
 8005878:	7ff00000 	.word	0x7ff00000
 800587c:	39500000 	.word	0x39500000
 8005880:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005884:	d165      	bne.n	8005952 <_strtod_l+0x952>
 8005886:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005888:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800588c:	b35a      	cbz	r2, 80058e6 <_strtod_l+0x8e6>
 800588e:	4a9a      	ldr	r2, [pc, #616]	; (8005af8 <_strtod_l+0xaf8>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d12b      	bne.n	80058ec <_strtod_l+0x8ec>
 8005894:	9b05      	ldr	r3, [sp, #20]
 8005896:	4641      	mov	r1, r8
 8005898:	b303      	cbz	r3, 80058dc <_strtod_l+0x8dc>
 800589a:	4b98      	ldr	r3, [pc, #608]	; (8005afc <_strtod_l+0xafc>)
 800589c:	464a      	mov	r2, r9
 800589e:	4013      	ands	r3, r2
 80058a0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80058a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80058a8:	d81b      	bhi.n	80058e2 <_strtod_l+0x8e2>
 80058aa:	0d1b      	lsrs	r3, r3, #20
 80058ac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80058b0:	fa02 f303 	lsl.w	r3, r2, r3
 80058b4:	4299      	cmp	r1, r3
 80058b6:	d119      	bne.n	80058ec <_strtod_l+0x8ec>
 80058b8:	4b91      	ldr	r3, [pc, #580]	; (8005b00 <_strtod_l+0xb00>)
 80058ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058bc:	429a      	cmp	r2, r3
 80058be:	d102      	bne.n	80058c6 <_strtod_l+0x8c6>
 80058c0:	3101      	adds	r1, #1
 80058c2:	f43f addc 	beq.w	800547e <_strtod_l+0x47e>
 80058c6:	4b8d      	ldr	r3, [pc, #564]	; (8005afc <_strtod_l+0xafc>)
 80058c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058ca:	401a      	ands	r2, r3
 80058cc:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80058d0:	f04f 0800 	mov.w	r8, #0
 80058d4:	9b05      	ldr	r3, [sp, #20]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d199      	bne.n	800580e <_strtod_l+0x80e>
 80058da:	e5db      	b.n	8005494 <_strtod_l+0x494>
 80058dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058e0:	e7e8      	b.n	80058b4 <_strtod_l+0x8b4>
 80058e2:	4613      	mov	r3, r2
 80058e4:	e7e6      	b.n	80058b4 <_strtod_l+0x8b4>
 80058e6:	ea53 0308 	orrs.w	r3, r3, r8
 80058ea:	d080      	beq.n	80057ee <_strtod_l+0x7ee>
 80058ec:	b1e5      	cbz	r5, 8005928 <_strtod_l+0x928>
 80058ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058f0:	421d      	tst	r5, r3
 80058f2:	d0ef      	beq.n	80058d4 <_strtod_l+0x8d4>
 80058f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058f6:	9a05      	ldr	r2, [sp, #20]
 80058f8:	4640      	mov	r0, r8
 80058fa:	4649      	mov	r1, r9
 80058fc:	b1c3      	cbz	r3, 8005930 <_strtod_l+0x930>
 80058fe:	f7ff fb5e 	bl	8004fbe <sulp>
 8005902:	4602      	mov	r2, r0
 8005904:	460b      	mov	r3, r1
 8005906:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800590a:	f7fa fcd7 	bl	80002bc <__adddf3>
 800590e:	4680      	mov	r8, r0
 8005910:	4689      	mov	r9, r1
 8005912:	e7df      	b.n	80058d4 <_strtod_l+0x8d4>
 8005914:	4013      	ands	r3, r2
 8005916:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800591a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800591e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005922:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8005926:	e7d5      	b.n	80058d4 <_strtod_l+0x8d4>
 8005928:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800592a:	ea13 0f08 	tst.w	r3, r8
 800592e:	e7e0      	b.n	80058f2 <_strtod_l+0x8f2>
 8005930:	f7ff fb45 	bl	8004fbe <sulp>
 8005934:	4602      	mov	r2, r0
 8005936:	460b      	mov	r3, r1
 8005938:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800593c:	f7fa fcbc 	bl	80002b8 <__aeabi_dsub>
 8005940:	2200      	movs	r2, #0
 8005942:	2300      	movs	r3, #0
 8005944:	4680      	mov	r8, r0
 8005946:	4689      	mov	r9, r1
 8005948:	f7fb f8d6 	bl	8000af8 <__aeabi_dcmpeq>
 800594c:	2800      	cmp	r0, #0
 800594e:	d0c1      	beq.n	80058d4 <_strtod_l+0x8d4>
 8005950:	e60a      	b.n	8005568 <_strtod_l+0x568>
 8005952:	9904      	ldr	r1, [sp, #16]
 8005954:	4658      	mov	r0, fp
 8005956:	f002 f845 	bl	80079e4 <__ratio>
 800595a:	2200      	movs	r2, #0
 800595c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005960:	4606      	mov	r6, r0
 8005962:	460f      	mov	r7, r1
 8005964:	f7fb f8dc 	bl	8000b20 <__aeabi_dcmple>
 8005968:	2800      	cmp	r0, #0
 800596a:	d070      	beq.n	8005a4e <_strtod_l+0xa4e>
 800596c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800596e:	2b00      	cmp	r3, #0
 8005970:	d042      	beq.n	80059f8 <_strtod_l+0x9f8>
 8005972:	4f64      	ldr	r7, [pc, #400]	; (8005b04 <_strtod_l+0xb04>)
 8005974:	2600      	movs	r6, #0
 8005976:	4d63      	ldr	r5, [pc, #396]	; (8005b04 <_strtod_l+0xb04>)
 8005978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800597a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800597e:	0d1b      	lsrs	r3, r3, #20
 8005980:	051b      	lsls	r3, r3, #20
 8005982:	930f      	str	r3, [sp, #60]	; 0x3c
 8005984:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005986:	4b60      	ldr	r3, [pc, #384]	; (8005b08 <_strtod_l+0xb08>)
 8005988:	429a      	cmp	r2, r3
 800598a:	f040 80c5 	bne.w	8005b18 <_strtod_l+0xb18>
 800598e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005990:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8005994:	4640      	mov	r0, r8
 8005996:	4649      	mov	r1, r9
 8005998:	f001 ff4e 	bl	8007838 <__ulp>
 800599c:	4602      	mov	r2, r0
 800599e:	460b      	mov	r3, r1
 80059a0:	4630      	mov	r0, r6
 80059a2:	4639      	mov	r1, r7
 80059a4:	f7fa fe40 	bl	8000628 <__aeabi_dmul>
 80059a8:	4642      	mov	r2, r8
 80059aa:	464b      	mov	r3, r9
 80059ac:	f7fa fc86 	bl	80002bc <__adddf3>
 80059b0:	460b      	mov	r3, r1
 80059b2:	4952      	ldr	r1, [pc, #328]	; (8005afc <_strtod_l+0xafc>)
 80059b4:	4a55      	ldr	r2, [pc, #340]	; (8005b0c <_strtod_l+0xb0c>)
 80059b6:	4019      	ands	r1, r3
 80059b8:	4291      	cmp	r1, r2
 80059ba:	4680      	mov	r8, r0
 80059bc:	d95d      	bls.n	8005a7a <_strtod_l+0xa7a>
 80059be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80059c0:	4b4f      	ldr	r3, [pc, #316]	; (8005b00 <_strtod_l+0xb00>)
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d103      	bne.n	80059ce <_strtod_l+0x9ce>
 80059c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059c8:	3301      	adds	r3, #1
 80059ca:	f43f ad58 	beq.w	800547e <_strtod_l+0x47e>
 80059ce:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8005b00 <_strtod_l+0xb00>
 80059d2:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80059d6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80059d8:	4650      	mov	r0, sl
 80059da:	f001 fc01 	bl	80071e0 <_Bfree>
 80059de:	9906      	ldr	r1, [sp, #24]
 80059e0:	4650      	mov	r0, sl
 80059e2:	f001 fbfd 	bl	80071e0 <_Bfree>
 80059e6:	9904      	ldr	r1, [sp, #16]
 80059e8:	4650      	mov	r0, sl
 80059ea:	f001 fbf9 	bl	80071e0 <_Bfree>
 80059ee:	4659      	mov	r1, fp
 80059f0:	4650      	mov	r0, sl
 80059f2:	f001 fbf5 	bl	80071e0 <_Bfree>
 80059f6:	e629      	b.n	800564c <_strtod_l+0x64c>
 80059f8:	f1b8 0f00 	cmp.w	r8, #0
 80059fc:	d119      	bne.n	8005a32 <_strtod_l+0xa32>
 80059fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a04:	b9e3      	cbnz	r3, 8005a40 <_strtod_l+0xa40>
 8005a06:	4b3f      	ldr	r3, [pc, #252]	; (8005b04 <_strtod_l+0xb04>)
 8005a08:	2200      	movs	r2, #0
 8005a0a:	4630      	mov	r0, r6
 8005a0c:	4639      	mov	r1, r7
 8005a0e:	f7fb f87d 	bl	8000b0c <__aeabi_dcmplt>
 8005a12:	b9c8      	cbnz	r0, 8005a48 <_strtod_l+0xa48>
 8005a14:	4b3e      	ldr	r3, [pc, #248]	; (8005b10 <_strtod_l+0xb10>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	4630      	mov	r0, r6
 8005a1a:	4639      	mov	r1, r7
 8005a1c:	f7fa fe04 	bl	8000628 <__aeabi_dmul>
 8005a20:	4604      	mov	r4, r0
 8005a22:	460d      	mov	r5, r1
 8005a24:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005a28:	9416      	str	r4, [sp, #88]	; 0x58
 8005a2a:	9317      	str	r3, [sp, #92]	; 0x5c
 8005a2c:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8005a30:	e7a2      	b.n	8005978 <_strtod_l+0x978>
 8005a32:	f1b8 0f01 	cmp.w	r8, #1
 8005a36:	d103      	bne.n	8005a40 <_strtod_l+0xa40>
 8005a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f43f ad94 	beq.w	8005568 <_strtod_l+0x568>
 8005a40:	4f34      	ldr	r7, [pc, #208]	; (8005b14 <_strtod_l+0xb14>)
 8005a42:	2600      	movs	r6, #0
 8005a44:	2400      	movs	r4, #0
 8005a46:	e796      	b.n	8005976 <_strtod_l+0x976>
 8005a48:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005a4a:	4d31      	ldr	r5, [pc, #196]	; (8005b10 <_strtod_l+0xb10>)
 8005a4c:	e7ea      	b.n	8005a24 <_strtod_l+0xa24>
 8005a4e:	4b30      	ldr	r3, [pc, #192]	; (8005b10 <_strtod_l+0xb10>)
 8005a50:	2200      	movs	r2, #0
 8005a52:	4630      	mov	r0, r6
 8005a54:	4639      	mov	r1, r7
 8005a56:	f7fa fde7 	bl	8000628 <__aeabi_dmul>
 8005a5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a5c:	4604      	mov	r4, r0
 8005a5e:	460d      	mov	r5, r1
 8005a60:	b933      	cbnz	r3, 8005a70 <_strtod_l+0xa70>
 8005a62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005a66:	9010      	str	r0, [sp, #64]	; 0x40
 8005a68:	9311      	str	r3, [sp, #68]	; 0x44
 8005a6a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005a6e:	e783      	b.n	8005978 <_strtod_l+0x978>
 8005a70:	4602      	mov	r2, r0
 8005a72:	460b      	mov	r3, r1
 8005a74:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005a78:	e7f7      	b.n	8005a6a <_strtod_l+0xa6a>
 8005a7a:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8005a7e:	9b05      	ldr	r3, [sp, #20]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1a8      	bne.n	80059d6 <_strtod_l+0x9d6>
 8005a84:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005a88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a8a:	0d1b      	lsrs	r3, r3, #20
 8005a8c:	051b      	lsls	r3, r3, #20
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d1a1      	bne.n	80059d6 <_strtod_l+0x9d6>
 8005a92:	4620      	mov	r0, r4
 8005a94:	4629      	mov	r1, r5
 8005a96:	f7fb fb6d 	bl	8001174 <__aeabi_d2lz>
 8005a9a:	f7fa fd97 	bl	80005cc <__aeabi_l2d>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	4629      	mov	r1, r5
 8005aa6:	f7fa fc07 	bl	80002b8 <__aeabi_dsub>
 8005aaa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005aac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ab0:	ea43 0308 	orr.w	r3, r3, r8
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	4604      	mov	r4, r0
 8005ab8:	460d      	mov	r5, r1
 8005aba:	d068      	beq.n	8005b8e <_strtod_l+0xb8e>
 8005abc:	a30a      	add	r3, pc, #40	; (adr r3, 8005ae8 <_strtod_l+0xae8>)
 8005abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac2:	f7fb f823 	bl	8000b0c <__aeabi_dcmplt>
 8005ac6:	2800      	cmp	r0, #0
 8005ac8:	f47f ace4 	bne.w	8005494 <_strtod_l+0x494>
 8005acc:	a308      	add	r3, pc, #32	; (adr r3, 8005af0 <_strtod_l+0xaf0>)
 8005ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	4629      	mov	r1, r5
 8005ad6:	f7fb f837 	bl	8000b48 <__aeabi_dcmpgt>
 8005ada:	2800      	cmp	r0, #0
 8005adc:	f43f af7b 	beq.w	80059d6 <_strtod_l+0x9d6>
 8005ae0:	e4d8      	b.n	8005494 <_strtod_l+0x494>
 8005ae2:	bf00      	nop
 8005ae4:	f3af 8000 	nop.w
 8005ae8:	94a03595 	.word	0x94a03595
 8005aec:	3fdfffff 	.word	0x3fdfffff
 8005af0:	35afe535 	.word	0x35afe535
 8005af4:	3fe00000 	.word	0x3fe00000
 8005af8:	000fffff 	.word	0x000fffff
 8005afc:	7ff00000 	.word	0x7ff00000
 8005b00:	7fefffff 	.word	0x7fefffff
 8005b04:	3ff00000 	.word	0x3ff00000
 8005b08:	7fe00000 	.word	0x7fe00000
 8005b0c:	7c9fffff 	.word	0x7c9fffff
 8005b10:	3fe00000 	.word	0x3fe00000
 8005b14:	bff00000 	.word	0xbff00000
 8005b18:	9b05      	ldr	r3, [sp, #20]
 8005b1a:	b313      	cbz	r3, 8005b62 <_strtod_l+0xb62>
 8005b1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b1e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005b22:	d81e      	bhi.n	8005b62 <_strtod_l+0xb62>
 8005b24:	a326      	add	r3, pc, #152	; (adr r3, 8005bc0 <_strtod_l+0xbc0>)
 8005b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	4629      	mov	r1, r5
 8005b2e:	f7fa fff7 	bl	8000b20 <__aeabi_dcmple>
 8005b32:	b190      	cbz	r0, 8005b5a <_strtod_l+0xb5a>
 8005b34:	4629      	mov	r1, r5
 8005b36:	4620      	mov	r0, r4
 8005b38:	f7fb f84e 	bl	8000bd8 <__aeabi_d2uiz>
 8005b3c:	2801      	cmp	r0, #1
 8005b3e:	bf38      	it	cc
 8005b40:	2001      	movcc	r0, #1
 8005b42:	f7fa fcf7 	bl	8000534 <__aeabi_ui2d>
 8005b46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b48:	4604      	mov	r4, r0
 8005b4a:	460d      	mov	r5, r1
 8005b4c:	b9d3      	cbnz	r3, 8005b84 <_strtod_l+0xb84>
 8005b4e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005b52:	9012      	str	r0, [sp, #72]	; 0x48
 8005b54:	9313      	str	r3, [sp, #76]	; 0x4c
 8005b56:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8005b5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b5c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005b60:	1a9f      	subs	r7, r3, r2
 8005b62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005b66:	f001 fe67 	bl	8007838 <__ulp>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	460b      	mov	r3, r1
 8005b6e:	4630      	mov	r0, r6
 8005b70:	4639      	mov	r1, r7
 8005b72:	f7fa fd59 	bl	8000628 <__aeabi_dmul>
 8005b76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005b7a:	f7fa fb9f 	bl	80002bc <__adddf3>
 8005b7e:	4680      	mov	r8, r0
 8005b80:	4689      	mov	r9, r1
 8005b82:	e77c      	b.n	8005a7e <_strtod_l+0xa7e>
 8005b84:	4602      	mov	r2, r0
 8005b86:	460b      	mov	r3, r1
 8005b88:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005b8c:	e7e3      	b.n	8005b56 <_strtod_l+0xb56>
 8005b8e:	a30e      	add	r3, pc, #56	; (adr r3, 8005bc8 <_strtod_l+0xbc8>)
 8005b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b94:	f7fa ffba 	bl	8000b0c <__aeabi_dcmplt>
 8005b98:	e79f      	b.n	8005ada <_strtod_l+0xada>
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	930a      	str	r3, [sp, #40]	; 0x28
 8005b9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005ba0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005ba2:	6013      	str	r3, [r2, #0]
 8005ba4:	f7ff ba71 	b.w	800508a <_strtod_l+0x8a>
 8005ba8:	2a65      	cmp	r2, #101	; 0x65
 8005baa:	f43f ab63 	beq.w	8005274 <_strtod_l+0x274>
 8005bae:	2a45      	cmp	r2, #69	; 0x45
 8005bb0:	f43f ab60 	beq.w	8005274 <_strtod_l+0x274>
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	f7ff bb95 	b.w	80052e4 <_strtod_l+0x2e4>
 8005bba:	bf00      	nop
 8005bbc:	f3af 8000 	nop.w
 8005bc0:	ffc00000 	.word	0xffc00000
 8005bc4:	41dfffff 	.word	0x41dfffff
 8005bc8:	94a03595 	.word	0x94a03595
 8005bcc:	3fcfffff 	.word	0x3fcfffff

08005bd0 <_strtod_r>:
 8005bd0:	4b01      	ldr	r3, [pc, #4]	; (8005bd8 <_strtod_r+0x8>)
 8005bd2:	f7ff ba15 	b.w	8005000 <_strtod_l>
 8005bd6:	bf00      	nop
 8005bd8:	200000ac 	.word	0x200000ac

08005bdc <_strtol_l.constprop.0>:
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005be2:	4680      	mov	r8, r0
 8005be4:	d001      	beq.n	8005bea <_strtol_l.constprop.0+0xe>
 8005be6:	2b24      	cmp	r3, #36	; 0x24
 8005be8:	d906      	bls.n	8005bf8 <_strtol_l.constprop.0+0x1c>
 8005bea:	f000 ff0f 	bl	8006a0c <__errno>
 8005bee:	2316      	movs	r3, #22
 8005bf0:	6003      	str	r3, [r0, #0]
 8005bf2:	2000      	movs	r0, #0
 8005bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bf8:	4f35      	ldr	r7, [pc, #212]	; (8005cd0 <_strtol_l.constprop.0+0xf4>)
 8005bfa:	460d      	mov	r5, r1
 8005bfc:	4628      	mov	r0, r5
 8005bfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005c02:	5de6      	ldrb	r6, [r4, r7]
 8005c04:	f016 0608 	ands.w	r6, r6, #8
 8005c08:	d1f8      	bne.n	8005bfc <_strtol_l.constprop.0+0x20>
 8005c0a:	2c2d      	cmp	r4, #45	; 0x2d
 8005c0c:	d12f      	bne.n	8005c6e <_strtol_l.constprop.0+0x92>
 8005c0e:	782c      	ldrb	r4, [r5, #0]
 8005c10:	2601      	movs	r6, #1
 8005c12:	1c85      	adds	r5, r0, #2
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d057      	beq.n	8005cc8 <_strtol_l.constprop.0+0xec>
 8005c18:	2b10      	cmp	r3, #16
 8005c1a:	d109      	bne.n	8005c30 <_strtol_l.constprop.0+0x54>
 8005c1c:	2c30      	cmp	r4, #48	; 0x30
 8005c1e:	d107      	bne.n	8005c30 <_strtol_l.constprop.0+0x54>
 8005c20:	7828      	ldrb	r0, [r5, #0]
 8005c22:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005c26:	2858      	cmp	r0, #88	; 0x58
 8005c28:	d149      	bne.n	8005cbe <_strtol_l.constprop.0+0xe2>
 8005c2a:	786c      	ldrb	r4, [r5, #1]
 8005c2c:	2310      	movs	r3, #16
 8005c2e:	3502      	adds	r5, #2
 8005c30:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8005c34:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8005c38:	2700      	movs	r7, #0
 8005c3a:	fbbe f9f3 	udiv	r9, lr, r3
 8005c3e:	4638      	mov	r0, r7
 8005c40:	fb03 ea19 	mls	sl, r3, r9, lr
 8005c44:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005c48:	f1bc 0f09 	cmp.w	ip, #9
 8005c4c:	d814      	bhi.n	8005c78 <_strtol_l.constprop.0+0x9c>
 8005c4e:	4664      	mov	r4, ip
 8005c50:	42a3      	cmp	r3, r4
 8005c52:	dd22      	ble.n	8005c9a <_strtol_l.constprop.0+0xbe>
 8005c54:	2f00      	cmp	r7, #0
 8005c56:	db1d      	blt.n	8005c94 <_strtol_l.constprop.0+0xb8>
 8005c58:	4581      	cmp	r9, r0
 8005c5a:	d31b      	bcc.n	8005c94 <_strtol_l.constprop.0+0xb8>
 8005c5c:	d101      	bne.n	8005c62 <_strtol_l.constprop.0+0x86>
 8005c5e:	45a2      	cmp	sl, r4
 8005c60:	db18      	blt.n	8005c94 <_strtol_l.constprop.0+0xb8>
 8005c62:	fb00 4003 	mla	r0, r0, r3, r4
 8005c66:	2701      	movs	r7, #1
 8005c68:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005c6c:	e7ea      	b.n	8005c44 <_strtol_l.constprop.0+0x68>
 8005c6e:	2c2b      	cmp	r4, #43	; 0x2b
 8005c70:	bf04      	itt	eq
 8005c72:	782c      	ldrbeq	r4, [r5, #0]
 8005c74:	1c85      	addeq	r5, r0, #2
 8005c76:	e7cd      	b.n	8005c14 <_strtol_l.constprop.0+0x38>
 8005c78:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005c7c:	f1bc 0f19 	cmp.w	ip, #25
 8005c80:	d801      	bhi.n	8005c86 <_strtol_l.constprop.0+0xaa>
 8005c82:	3c37      	subs	r4, #55	; 0x37
 8005c84:	e7e4      	b.n	8005c50 <_strtol_l.constprop.0+0x74>
 8005c86:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005c8a:	f1bc 0f19 	cmp.w	ip, #25
 8005c8e:	d804      	bhi.n	8005c9a <_strtol_l.constprop.0+0xbe>
 8005c90:	3c57      	subs	r4, #87	; 0x57
 8005c92:	e7dd      	b.n	8005c50 <_strtol_l.constprop.0+0x74>
 8005c94:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005c98:	e7e6      	b.n	8005c68 <_strtol_l.constprop.0+0x8c>
 8005c9a:	2f00      	cmp	r7, #0
 8005c9c:	da07      	bge.n	8005cae <_strtol_l.constprop.0+0xd2>
 8005c9e:	2322      	movs	r3, #34	; 0x22
 8005ca0:	f8c8 3000 	str.w	r3, [r8]
 8005ca4:	4670      	mov	r0, lr
 8005ca6:	2a00      	cmp	r2, #0
 8005ca8:	d0a4      	beq.n	8005bf4 <_strtol_l.constprop.0+0x18>
 8005caa:	1e69      	subs	r1, r5, #1
 8005cac:	e005      	b.n	8005cba <_strtol_l.constprop.0+0xde>
 8005cae:	b106      	cbz	r6, 8005cb2 <_strtol_l.constprop.0+0xd6>
 8005cb0:	4240      	negs	r0, r0
 8005cb2:	2a00      	cmp	r2, #0
 8005cb4:	d09e      	beq.n	8005bf4 <_strtol_l.constprop.0+0x18>
 8005cb6:	2f00      	cmp	r7, #0
 8005cb8:	d1f7      	bne.n	8005caa <_strtol_l.constprop.0+0xce>
 8005cba:	6011      	str	r1, [r2, #0]
 8005cbc:	e79a      	b.n	8005bf4 <_strtol_l.constprop.0+0x18>
 8005cbe:	2430      	movs	r4, #48	; 0x30
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d1b5      	bne.n	8005c30 <_strtol_l.constprop.0+0x54>
 8005cc4:	2308      	movs	r3, #8
 8005cc6:	e7b3      	b.n	8005c30 <_strtol_l.constprop.0+0x54>
 8005cc8:	2c30      	cmp	r4, #48	; 0x30
 8005cca:	d0a9      	beq.n	8005c20 <_strtol_l.constprop.0+0x44>
 8005ccc:	230a      	movs	r3, #10
 8005cce:	e7af      	b.n	8005c30 <_strtol_l.constprop.0+0x54>
 8005cd0:	0800aba1 	.word	0x0800aba1

08005cd4 <_strtol_r>:
 8005cd4:	f7ff bf82 	b.w	8005bdc <_strtol_l.constprop.0>

08005cd8 <_write_r>:
 8005cd8:	b538      	push	{r3, r4, r5, lr}
 8005cda:	4d07      	ldr	r5, [pc, #28]	; (8005cf8 <_write_r+0x20>)
 8005cdc:	4604      	mov	r4, r0
 8005cde:	4608      	mov	r0, r1
 8005ce0:	4611      	mov	r1, r2
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	602a      	str	r2, [r5, #0]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	f003 fb02 	bl	80092f0 <_write>
 8005cec:	1c43      	adds	r3, r0, #1
 8005cee:	d102      	bne.n	8005cf6 <_write_r+0x1e>
 8005cf0:	682b      	ldr	r3, [r5, #0]
 8005cf2:	b103      	cbz	r3, 8005cf6 <_write_r+0x1e>
 8005cf4:	6023      	str	r3, [r4, #0]
 8005cf6:	bd38      	pop	{r3, r4, r5, pc}
 8005cf8:	20003cf0 	.word	0x20003cf0

08005cfc <_close_r>:
 8005cfc:	b538      	push	{r3, r4, r5, lr}
 8005cfe:	4d06      	ldr	r5, [pc, #24]	; (8005d18 <_close_r+0x1c>)
 8005d00:	2300      	movs	r3, #0
 8005d02:	4604      	mov	r4, r0
 8005d04:	4608      	mov	r0, r1
 8005d06:	602b      	str	r3, [r5, #0]
 8005d08:	f003 faac 	bl	8009264 <_close>
 8005d0c:	1c43      	adds	r3, r0, #1
 8005d0e:	d102      	bne.n	8005d16 <_close_r+0x1a>
 8005d10:	682b      	ldr	r3, [r5, #0]
 8005d12:	b103      	cbz	r3, 8005d16 <_close_r+0x1a>
 8005d14:	6023      	str	r3, [r4, #0]
 8005d16:	bd38      	pop	{r3, r4, r5, pc}
 8005d18:	20003cf0 	.word	0x20003cf0

08005d1c <quorem>:
 8005d1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d20:	6903      	ldr	r3, [r0, #16]
 8005d22:	690c      	ldr	r4, [r1, #16]
 8005d24:	42a3      	cmp	r3, r4
 8005d26:	4607      	mov	r7, r0
 8005d28:	db7d      	blt.n	8005e26 <quorem+0x10a>
 8005d2a:	3c01      	subs	r4, #1
 8005d2c:	f101 0814 	add.w	r8, r1, #20
 8005d30:	f100 0514 	add.w	r5, r0, #20
 8005d34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d38:	9301      	str	r3, [sp, #4]
 8005d3a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d42:	3301      	adds	r3, #1
 8005d44:	429a      	cmp	r2, r3
 8005d46:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005d4a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d4e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d52:	d32e      	bcc.n	8005db2 <quorem+0x96>
 8005d54:	f04f 0e00 	mov.w	lr, #0
 8005d58:	4640      	mov	r0, r8
 8005d5a:	46ac      	mov	ip, r5
 8005d5c:	46f2      	mov	sl, lr
 8005d5e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005d62:	b293      	uxth	r3, r2
 8005d64:	fb06 e303 	mla	r3, r6, r3, lr
 8005d68:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005d6c:	0c12      	lsrs	r2, r2, #16
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	fb06 e202 	mla	r2, r6, r2, lr
 8005d74:	ebaa 0303 	sub.w	r3, sl, r3
 8005d78:	f8dc a000 	ldr.w	sl, [ip]
 8005d7c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d80:	b292      	uxth	r2, r2
 8005d82:	fa13 f38a 	uxtah	r3, r3, sl
 8005d86:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005d8a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d94:	4581      	cmp	r9, r0
 8005d96:	f84c 3b04 	str.w	r3, [ip], #4
 8005d9a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005d9e:	d2de      	bcs.n	8005d5e <quorem+0x42>
 8005da0:	f855 300b 	ldr.w	r3, [r5, fp]
 8005da4:	b92b      	cbnz	r3, 8005db2 <quorem+0x96>
 8005da6:	9b01      	ldr	r3, [sp, #4]
 8005da8:	3b04      	subs	r3, #4
 8005daa:	429d      	cmp	r5, r3
 8005dac:	461a      	mov	r2, r3
 8005dae:	d32e      	bcc.n	8005e0e <quorem+0xf2>
 8005db0:	613c      	str	r4, [r7, #16]
 8005db2:	4638      	mov	r0, r7
 8005db4:	f001 fc9c 	bl	80076f0 <__mcmp>
 8005db8:	2800      	cmp	r0, #0
 8005dba:	db24      	blt.n	8005e06 <quorem+0xea>
 8005dbc:	3601      	adds	r6, #1
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	f04f 0c00 	mov.w	ip, #0
 8005dc4:	f858 2b04 	ldr.w	r2, [r8], #4
 8005dc8:	f8d0 e000 	ldr.w	lr, [r0]
 8005dcc:	b293      	uxth	r3, r2
 8005dce:	ebac 0303 	sub.w	r3, ip, r3
 8005dd2:	0c12      	lsrs	r2, r2, #16
 8005dd4:	fa13 f38e 	uxtah	r3, r3, lr
 8005dd8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005ddc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005de6:	45c1      	cmp	r9, r8
 8005de8:	f840 3b04 	str.w	r3, [r0], #4
 8005dec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005df0:	d2e8      	bcs.n	8005dc4 <quorem+0xa8>
 8005df2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005df6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dfa:	b922      	cbnz	r2, 8005e06 <quorem+0xea>
 8005dfc:	3b04      	subs	r3, #4
 8005dfe:	429d      	cmp	r5, r3
 8005e00:	461a      	mov	r2, r3
 8005e02:	d30a      	bcc.n	8005e1a <quorem+0xfe>
 8005e04:	613c      	str	r4, [r7, #16]
 8005e06:	4630      	mov	r0, r6
 8005e08:	b003      	add	sp, #12
 8005e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e0e:	6812      	ldr	r2, [r2, #0]
 8005e10:	3b04      	subs	r3, #4
 8005e12:	2a00      	cmp	r2, #0
 8005e14:	d1cc      	bne.n	8005db0 <quorem+0x94>
 8005e16:	3c01      	subs	r4, #1
 8005e18:	e7c7      	b.n	8005daa <quorem+0x8e>
 8005e1a:	6812      	ldr	r2, [r2, #0]
 8005e1c:	3b04      	subs	r3, #4
 8005e1e:	2a00      	cmp	r2, #0
 8005e20:	d1f0      	bne.n	8005e04 <quorem+0xe8>
 8005e22:	3c01      	subs	r4, #1
 8005e24:	e7eb      	b.n	8005dfe <quorem+0xe2>
 8005e26:	2000      	movs	r0, #0
 8005e28:	e7ee      	b.n	8005e08 <quorem+0xec>
 8005e2a:	0000      	movs	r0, r0
 8005e2c:	0000      	movs	r0, r0
	...

08005e30 <_dtoa_r>:
 8005e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e34:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005e36:	b099      	sub	sp, #100	; 0x64
 8005e38:	4616      	mov	r6, r2
 8005e3a:	461f      	mov	r7, r3
 8005e3c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005e40:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005e44:	4605      	mov	r5, r0
 8005e46:	b974      	cbnz	r4, 8005e66 <_dtoa_r+0x36>
 8005e48:	2010      	movs	r0, #16
 8005e4a:	f001 f961 	bl	8007110 <malloc>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	6268      	str	r0, [r5, #36]	; 0x24
 8005e52:	b920      	cbnz	r0, 8005e5e <_dtoa_r+0x2e>
 8005e54:	4ba8      	ldr	r3, [pc, #672]	; (80060f8 <_dtoa_r+0x2c8>)
 8005e56:	21ea      	movs	r1, #234	; 0xea
 8005e58:	48a8      	ldr	r0, [pc, #672]	; (80060fc <_dtoa_r+0x2cc>)
 8005e5a:	f002 fcd7 	bl	800880c <__assert_func>
 8005e5e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e62:	6004      	str	r4, [r0, #0]
 8005e64:	60c4      	str	r4, [r0, #12]
 8005e66:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005e68:	6819      	ldr	r1, [r3, #0]
 8005e6a:	b151      	cbz	r1, 8005e82 <_dtoa_r+0x52>
 8005e6c:	685a      	ldr	r2, [r3, #4]
 8005e6e:	604a      	str	r2, [r1, #4]
 8005e70:	2301      	movs	r3, #1
 8005e72:	4093      	lsls	r3, r2
 8005e74:	608b      	str	r3, [r1, #8]
 8005e76:	4628      	mov	r0, r5
 8005e78:	f001 f9b2 	bl	80071e0 <_Bfree>
 8005e7c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005e7e:	2200      	movs	r2, #0
 8005e80:	601a      	str	r2, [r3, #0]
 8005e82:	1e3b      	subs	r3, r7, #0
 8005e84:	bfb9      	ittee	lt
 8005e86:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005e8a:	9305      	strlt	r3, [sp, #20]
 8005e8c:	2300      	movge	r3, #0
 8005e8e:	f8c8 3000 	strge.w	r3, [r8]
 8005e92:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005e96:	4b9a      	ldr	r3, [pc, #616]	; (8006100 <_dtoa_r+0x2d0>)
 8005e98:	bfbc      	itt	lt
 8005e9a:	2201      	movlt	r2, #1
 8005e9c:	f8c8 2000 	strlt.w	r2, [r8]
 8005ea0:	ea33 0309 	bics.w	r3, r3, r9
 8005ea4:	d119      	bne.n	8005eda <_dtoa_r+0xaa>
 8005ea6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005ea8:	f242 730f 	movw	r3, #9999	; 0x270f
 8005eac:	6013      	str	r3, [r2, #0]
 8005eae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005eb2:	4333      	orrs	r3, r6
 8005eb4:	f000 8580 	beq.w	80069b8 <_dtoa_r+0xb88>
 8005eb8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005eba:	b953      	cbnz	r3, 8005ed2 <_dtoa_r+0xa2>
 8005ebc:	4b91      	ldr	r3, [pc, #580]	; (8006104 <_dtoa_r+0x2d4>)
 8005ebe:	e022      	b.n	8005f06 <_dtoa_r+0xd6>
 8005ec0:	4b91      	ldr	r3, [pc, #580]	; (8006108 <_dtoa_r+0x2d8>)
 8005ec2:	9303      	str	r3, [sp, #12]
 8005ec4:	3308      	adds	r3, #8
 8005ec6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005ec8:	6013      	str	r3, [r2, #0]
 8005eca:	9803      	ldr	r0, [sp, #12]
 8005ecc:	b019      	add	sp, #100	; 0x64
 8005ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed2:	4b8c      	ldr	r3, [pc, #560]	; (8006104 <_dtoa_r+0x2d4>)
 8005ed4:	9303      	str	r3, [sp, #12]
 8005ed6:	3303      	adds	r3, #3
 8005ed8:	e7f5      	b.n	8005ec6 <_dtoa_r+0x96>
 8005eda:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005ede:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005ee2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	2300      	movs	r3, #0
 8005eea:	f7fa fe05 	bl	8000af8 <__aeabi_dcmpeq>
 8005eee:	4680      	mov	r8, r0
 8005ef0:	b158      	cbz	r0, 8005f0a <_dtoa_r+0xda>
 8005ef2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	6013      	str	r3, [r2, #0]
 8005ef8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	f000 8559 	beq.w	80069b2 <_dtoa_r+0xb82>
 8005f00:	4882      	ldr	r0, [pc, #520]	; (800610c <_dtoa_r+0x2dc>)
 8005f02:	6018      	str	r0, [r3, #0]
 8005f04:	1e43      	subs	r3, r0, #1
 8005f06:	9303      	str	r3, [sp, #12]
 8005f08:	e7df      	b.n	8005eca <_dtoa_r+0x9a>
 8005f0a:	ab16      	add	r3, sp, #88	; 0x58
 8005f0c:	9301      	str	r3, [sp, #4]
 8005f0e:	ab17      	add	r3, sp, #92	; 0x5c
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	4628      	mov	r0, r5
 8005f14:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005f18:	f001 fd08 	bl	800792c <__d2b>
 8005f1c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005f20:	4683      	mov	fp, r0
 8005f22:	2c00      	cmp	r4, #0
 8005f24:	d07e      	beq.n	8006024 <_dtoa_r+0x1f4>
 8005f26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f28:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005f2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f34:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005f38:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005f3c:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005f40:	4b73      	ldr	r3, [pc, #460]	; (8006110 <_dtoa_r+0x2e0>)
 8005f42:	2200      	movs	r2, #0
 8005f44:	f7fa f9b8 	bl	80002b8 <__aeabi_dsub>
 8005f48:	a365      	add	r3, pc, #404	; (adr r3, 80060e0 <_dtoa_r+0x2b0>)
 8005f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4e:	f7fa fb6b 	bl	8000628 <__aeabi_dmul>
 8005f52:	a365      	add	r3, pc, #404	; (adr r3, 80060e8 <_dtoa_r+0x2b8>)
 8005f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f58:	f7fa f9b0 	bl	80002bc <__adddf3>
 8005f5c:	4606      	mov	r6, r0
 8005f5e:	4620      	mov	r0, r4
 8005f60:	460f      	mov	r7, r1
 8005f62:	f7fa faf7 	bl	8000554 <__aeabi_i2d>
 8005f66:	a362      	add	r3, pc, #392	; (adr r3, 80060f0 <_dtoa_r+0x2c0>)
 8005f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f6c:	f7fa fb5c 	bl	8000628 <__aeabi_dmul>
 8005f70:	4602      	mov	r2, r0
 8005f72:	460b      	mov	r3, r1
 8005f74:	4630      	mov	r0, r6
 8005f76:	4639      	mov	r1, r7
 8005f78:	f7fa f9a0 	bl	80002bc <__adddf3>
 8005f7c:	4606      	mov	r6, r0
 8005f7e:	460f      	mov	r7, r1
 8005f80:	f7fa fe02 	bl	8000b88 <__aeabi_d2iz>
 8005f84:	2200      	movs	r2, #0
 8005f86:	4682      	mov	sl, r0
 8005f88:	2300      	movs	r3, #0
 8005f8a:	4630      	mov	r0, r6
 8005f8c:	4639      	mov	r1, r7
 8005f8e:	f7fa fdbd 	bl	8000b0c <__aeabi_dcmplt>
 8005f92:	b148      	cbz	r0, 8005fa8 <_dtoa_r+0x178>
 8005f94:	4650      	mov	r0, sl
 8005f96:	f7fa fadd 	bl	8000554 <__aeabi_i2d>
 8005f9a:	4632      	mov	r2, r6
 8005f9c:	463b      	mov	r3, r7
 8005f9e:	f7fa fdab 	bl	8000af8 <__aeabi_dcmpeq>
 8005fa2:	b908      	cbnz	r0, 8005fa8 <_dtoa_r+0x178>
 8005fa4:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005fa8:	f1ba 0f16 	cmp.w	sl, #22
 8005fac:	d857      	bhi.n	800605e <_dtoa_r+0x22e>
 8005fae:	4b59      	ldr	r3, [pc, #356]	; (8006114 <_dtoa_r+0x2e4>)
 8005fb0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005fbc:	f7fa fda6 	bl	8000b0c <__aeabi_dcmplt>
 8005fc0:	2800      	cmp	r0, #0
 8005fc2:	d04e      	beq.n	8006062 <_dtoa_r+0x232>
 8005fc4:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005fc8:	2300      	movs	r3, #0
 8005fca:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fcc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005fce:	1b1c      	subs	r4, r3, r4
 8005fd0:	1e63      	subs	r3, r4, #1
 8005fd2:	9309      	str	r3, [sp, #36]	; 0x24
 8005fd4:	bf45      	ittet	mi
 8005fd6:	f1c4 0301 	rsbmi	r3, r4, #1
 8005fda:	9306      	strmi	r3, [sp, #24]
 8005fdc:	2300      	movpl	r3, #0
 8005fde:	2300      	movmi	r3, #0
 8005fe0:	bf4c      	ite	mi
 8005fe2:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005fe4:	9306      	strpl	r3, [sp, #24]
 8005fe6:	f1ba 0f00 	cmp.w	sl, #0
 8005fea:	db3c      	blt.n	8006066 <_dtoa_r+0x236>
 8005fec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fee:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005ff2:	4453      	add	r3, sl
 8005ff4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	930a      	str	r3, [sp, #40]	; 0x28
 8005ffa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ffc:	2b09      	cmp	r3, #9
 8005ffe:	f200 808d 	bhi.w	800611c <_dtoa_r+0x2ec>
 8006002:	2b05      	cmp	r3, #5
 8006004:	bfc4      	itt	gt
 8006006:	3b04      	subgt	r3, #4
 8006008:	9322      	strgt	r3, [sp, #136]	; 0x88
 800600a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800600c:	f1a3 0302 	sub.w	r3, r3, #2
 8006010:	bfcc      	ite	gt
 8006012:	2400      	movgt	r4, #0
 8006014:	2401      	movle	r4, #1
 8006016:	2b03      	cmp	r3, #3
 8006018:	f200 808c 	bhi.w	8006134 <_dtoa_r+0x304>
 800601c:	e8df f003 	tbb	[pc, r3]
 8006020:	5b4d4f2d 	.word	0x5b4d4f2d
 8006024:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006028:	441c      	add	r4, r3
 800602a:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800602e:	2b20      	cmp	r3, #32
 8006030:	bfc3      	ittte	gt
 8006032:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006036:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800603a:	fa09 f303 	lslgt.w	r3, r9, r3
 800603e:	f1c3 0320 	rsble	r3, r3, #32
 8006042:	bfc6      	itte	gt
 8006044:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006048:	4318      	orrgt	r0, r3
 800604a:	fa06 f003 	lslle.w	r0, r6, r3
 800604e:	f7fa fa71 	bl	8000534 <__aeabi_ui2d>
 8006052:	2301      	movs	r3, #1
 8006054:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006058:	3c01      	subs	r4, #1
 800605a:	9313      	str	r3, [sp, #76]	; 0x4c
 800605c:	e770      	b.n	8005f40 <_dtoa_r+0x110>
 800605e:	2301      	movs	r3, #1
 8006060:	e7b3      	b.n	8005fca <_dtoa_r+0x19a>
 8006062:	900f      	str	r0, [sp, #60]	; 0x3c
 8006064:	e7b2      	b.n	8005fcc <_dtoa_r+0x19c>
 8006066:	9b06      	ldr	r3, [sp, #24]
 8006068:	eba3 030a 	sub.w	r3, r3, sl
 800606c:	9306      	str	r3, [sp, #24]
 800606e:	f1ca 0300 	rsb	r3, sl, #0
 8006072:	930a      	str	r3, [sp, #40]	; 0x28
 8006074:	2300      	movs	r3, #0
 8006076:	930e      	str	r3, [sp, #56]	; 0x38
 8006078:	e7bf      	b.n	8005ffa <_dtoa_r+0x1ca>
 800607a:	2300      	movs	r3, #0
 800607c:	930b      	str	r3, [sp, #44]	; 0x2c
 800607e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006080:	2b00      	cmp	r3, #0
 8006082:	dc5a      	bgt.n	800613a <_dtoa_r+0x30a>
 8006084:	f04f 0901 	mov.w	r9, #1
 8006088:	f8cd 9020 	str.w	r9, [sp, #32]
 800608c:	464b      	mov	r3, r9
 800608e:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006092:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006094:	2200      	movs	r2, #0
 8006096:	6042      	str	r2, [r0, #4]
 8006098:	2204      	movs	r2, #4
 800609a:	f102 0614 	add.w	r6, r2, #20
 800609e:	429e      	cmp	r6, r3
 80060a0:	6841      	ldr	r1, [r0, #4]
 80060a2:	d950      	bls.n	8006146 <_dtoa_r+0x316>
 80060a4:	4628      	mov	r0, r5
 80060a6:	f001 f85b 	bl	8007160 <_Balloc>
 80060aa:	9003      	str	r0, [sp, #12]
 80060ac:	2800      	cmp	r0, #0
 80060ae:	d14e      	bne.n	800614e <_dtoa_r+0x31e>
 80060b0:	4b19      	ldr	r3, [pc, #100]	; (8006118 <_dtoa_r+0x2e8>)
 80060b2:	4602      	mov	r2, r0
 80060b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80060b8:	e6ce      	b.n	8005e58 <_dtoa_r+0x28>
 80060ba:	2301      	movs	r3, #1
 80060bc:	e7de      	b.n	800607c <_dtoa_r+0x24c>
 80060be:	2300      	movs	r3, #0
 80060c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80060c2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80060c4:	eb0a 0903 	add.w	r9, sl, r3
 80060c8:	f109 0301 	add.w	r3, r9, #1
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	9308      	str	r3, [sp, #32]
 80060d0:	bfb8      	it	lt
 80060d2:	2301      	movlt	r3, #1
 80060d4:	e7dd      	b.n	8006092 <_dtoa_r+0x262>
 80060d6:	2301      	movs	r3, #1
 80060d8:	e7f2      	b.n	80060c0 <_dtoa_r+0x290>
 80060da:	bf00      	nop
 80060dc:	f3af 8000 	nop.w
 80060e0:	636f4361 	.word	0x636f4361
 80060e4:	3fd287a7 	.word	0x3fd287a7
 80060e8:	8b60c8b3 	.word	0x8b60c8b3
 80060ec:	3fc68a28 	.word	0x3fc68a28
 80060f0:	509f79fb 	.word	0x509f79fb
 80060f4:	3fd34413 	.word	0x3fd34413
 80060f8:	0800acae 	.word	0x0800acae
 80060fc:	0800acc5 	.word	0x0800acc5
 8006100:	7ff00000 	.word	0x7ff00000
 8006104:	0800acaa 	.word	0x0800acaa
 8006108:	0800aca1 	.word	0x0800aca1
 800610c:	0800af1a 	.word	0x0800af1a
 8006110:	3ff80000 	.word	0x3ff80000
 8006114:	0800ae30 	.word	0x0800ae30
 8006118:	0800ad20 	.word	0x0800ad20
 800611c:	2401      	movs	r4, #1
 800611e:	2300      	movs	r3, #0
 8006120:	9322      	str	r3, [sp, #136]	; 0x88
 8006122:	940b      	str	r4, [sp, #44]	; 0x2c
 8006124:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8006128:	2200      	movs	r2, #0
 800612a:	f8cd 9020 	str.w	r9, [sp, #32]
 800612e:	2312      	movs	r3, #18
 8006130:	9223      	str	r2, [sp, #140]	; 0x8c
 8006132:	e7ae      	b.n	8006092 <_dtoa_r+0x262>
 8006134:	2301      	movs	r3, #1
 8006136:	930b      	str	r3, [sp, #44]	; 0x2c
 8006138:	e7f4      	b.n	8006124 <_dtoa_r+0x2f4>
 800613a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800613e:	f8cd 9020 	str.w	r9, [sp, #32]
 8006142:	464b      	mov	r3, r9
 8006144:	e7a5      	b.n	8006092 <_dtoa_r+0x262>
 8006146:	3101      	adds	r1, #1
 8006148:	6041      	str	r1, [r0, #4]
 800614a:	0052      	lsls	r2, r2, #1
 800614c:	e7a5      	b.n	800609a <_dtoa_r+0x26a>
 800614e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006150:	9a03      	ldr	r2, [sp, #12]
 8006152:	601a      	str	r2, [r3, #0]
 8006154:	9b08      	ldr	r3, [sp, #32]
 8006156:	2b0e      	cmp	r3, #14
 8006158:	f200 80a8 	bhi.w	80062ac <_dtoa_r+0x47c>
 800615c:	2c00      	cmp	r4, #0
 800615e:	f000 80a5 	beq.w	80062ac <_dtoa_r+0x47c>
 8006162:	f1ba 0f00 	cmp.w	sl, #0
 8006166:	dd34      	ble.n	80061d2 <_dtoa_r+0x3a2>
 8006168:	4a9a      	ldr	r2, [pc, #616]	; (80063d4 <_dtoa_r+0x5a4>)
 800616a:	f00a 030f 	and.w	r3, sl, #15
 800616e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006172:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006176:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800617a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800617e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8006182:	d016      	beq.n	80061b2 <_dtoa_r+0x382>
 8006184:	4b94      	ldr	r3, [pc, #592]	; (80063d8 <_dtoa_r+0x5a8>)
 8006186:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800618a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800618e:	f7fa fb75 	bl	800087c <__aeabi_ddiv>
 8006192:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006196:	f004 040f 	and.w	r4, r4, #15
 800619a:	2703      	movs	r7, #3
 800619c:	4e8e      	ldr	r6, [pc, #568]	; (80063d8 <_dtoa_r+0x5a8>)
 800619e:	b954      	cbnz	r4, 80061b6 <_dtoa_r+0x386>
 80061a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80061a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061a8:	f7fa fb68 	bl	800087c <__aeabi_ddiv>
 80061ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80061b0:	e029      	b.n	8006206 <_dtoa_r+0x3d6>
 80061b2:	2702      	movs	r7, #2
 80061b4:	e7f2      	b.n	800619c <_dtoa_r+0x36c>
 80061b6:	07e1      	lsls	r1, r4, #31
 80061b8:	d508      	bpl.n	80061cc <_dtoa_r+0x39c>
 80061ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80061be:	e9d6 2300 	ldrd	r2, r3, [r6]
 80061c2:	f7fa fa31 	bl	8000628 <__aeabi_dmul>
 80061c6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80061ca:	3701      	adds	r7, #1
 80061cc:	1064      	asrs	r4, r4, #1
 80061ce:	3608      	adds	r6, #8
 80061d0:	e7e5      	b.n	800619e <_dtoa_r+0x36e>
 80061d2:	f000 80a5 	beq.w	8006320 <_dtoa_r+0x4f0>
 80061d6:	f1ca 0400 	rsb	r4, sl, #0
 80061da:	4b7e      	ldr	r3, [pc, #504]	; (80063d4 <_dtoa_r+0x5a4>)
 80061dc:	4e7e      	ldr	r6, [pc, #504]	; (80063d8 <_dtoa_r+0x5a8>)
 80061de:	f004 020f 	and.w	r2, r4, #15
 80061e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80061ee:	f7fa fa1b 	bl	8000628 <__aeabi_dmul>
 80061f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80061f6:	1124      	asrs	r4, r4, #4
 80061f8:	2300      	movs	r3, #0
 80061fa:	2702      	movs	r7, #2
 80061fc:	2c00      	cmp	r4, #0
 80061fe:	f040 8084 	bne.w	800630a <_dtoa_r+0x4da>
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1d2      	bne.n	80061ac <_dtoa_r+0x37c>
 8006206:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006208:	2b00      	cmp	r3, #0
 800620a:	f000 808b 	beq.w	8006324 <_dtoa_r+0x4f4>
 800620e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006212:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006216:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800621a:	4b70      	ldr	r3, [pc, #448]	; (80063dc <_dtoa_r+0x5ac>)
 800621c:	2200      	movs	r2, #0
 800621e:	f7fa fc75 	bl	8000b0c <__aeabi_dcmplt>
 8006222:	2800      	cmp	r0, #0
 8006224:	d07e      	beq.n	8006324 <_dtoa_r+0x4f4>
 8006226:	9b08      	ldr	r3, [sp, #32]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d07b      	beq.n	8006324 <_dtoa_r+0x4f4>
 800622c:	f1b9 0f00 	cmp.w	r9, #0
 8006230:	dd38      	ble.n	80062a4 <_dtoa_r+0x474>
 8006232:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006236:	4b6a      	ldr	r3, [pc, #424]	; (80063e0 <_dtoa_r+0x5b0>)
 8006238:	2200      	movs	r2, #0
 800623a:	f7fa f9f5 	bl	8000628 <__aeabi_dmul>
 800623e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006242:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 8006246:	3701      	adds	r7, #1
 8006248:	464c      	mov	r4, r9
 800624a:	4638      	mov	r0, r7
 800624c:	f7fa f982 	bl	8000554 <__aeabi_i2d>
 8006250:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006254:	f7fa f9e8 	bl	8000628 <__aeabi_dmul>
 8006258:	4b62      	ldr	r3, [pc, #392]	; (80063e4 <_dtoa_r+0x5b4>)
 800625a:	2200      	movs	r2, #0
 800625c:	f7fa f82e 	bl	80002bc <__adddf3>
 8006260:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006264:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006268:	9611      	str	r6, [sp, #68]	; 0x44
 800626a:	2c00      	cmp	r4, #0
 800626c:	d15d      	bne.n	800632a <_dtoa_r+0x4fa>
 800626e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006272:	4b5d      	ldr	r3, [pc, #372]	; (80063e8 <_dtoa_r+0x5b8>)
 8006274:	2200      	movs	r2, #0
 8006276:	f7fa f81f 	bl	80002b8 <__aeabi_dsub>
 800627a:	4602      	mov	r2, r0
 800627c:	460b      	mov	r3, r1
 800627e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006282:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006284:	4633      	mov	r3, r6
 8006286:	f7fa fc5f 	bl	8000b48 <__aeabi_dcmpgt>
 800628a:	2800      	cmp	r0, #0
 800628c:	f040 829c 	bne.w	80067c8 <_dtoa_r+0x998>
 8006290:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006294:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006296:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800629a:	f7fa fc37 	bl	8000b0c <__aeabi_dcmplt>
 800629e:	2800      	cmp	r0, #0
 80062a0:	f040 8290 	bne.w	80067c4 <_dtoa_r+0x994>
 80062a4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80062a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80062ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f2c0 8152 	blt.w	8006558 <_dtoa_r+0x728>
 80062b4:	f1ba 0f0e 	cmp.w	sl, #14
 80062b8:	f300 814e 	bgt.w	8006558 <_dtoa_r+0x728>
 80062bc:	4b45      	ldr	r3, [pc, #276]	; (80063d4 <_dtoa_r+0x5a4>)
 80062be:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80062c2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80062c6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80062ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f280 80db 	bge.w	8006488 <_dtoa_r+0x658>
 80062d2:	9b08      	ldr	r3, [sp, #32]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	f300 80d7 	bgt.w	8006488 <_dtoa_r+0x658>
 80062da:	f040 8272 	bne.w	80067c2 <_dtoa_r+0x992>
 80062de:	4b42      	ldr	r3, [pc, #264]	; (80063e8 <_dtoa_r+0x5b8>)
 80062e0:	2200      	movs	r2, #0
 80062e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062e6:	f7fa f99f 	bl	8000628 <__aeabi_dmul>
 80062ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062ee:	f7fa fc21 	bl	8000b34 <__aeabi_dcmpge>
 80062f2:	9c08      	ldr	r4, [sp, #32]
 80062f4:	4626      	mov	r6, r4
 80062f6:	2800      	cmp	r0, #0
 80062f8:	f040 8248 	bne.w	800678c <_dtoa_r+0x95c>
 80062fc:	9f03      	ldr	r7, [sp, #12]
 80062fe:	2331      	movs	r3, #49	; 0x31
 8006300:	f807 3b01 	strb.w	r3, [r7], #1
 8006304:	f10a 0a01 	add.w	sl, sl, #1
 8006308:	e244      	b.n	8006794 <_dtoa_r+0x964>
 800630a:	07e2      	lsls	r2, r4, #31
 800630c:	d505      	bpl.n	800631a <_dtoa_r+0x4ea>
 800630e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006312:	f7fa f989 	bl	8000628 <__aeabi_dmul>
 8006316:	3701      	adds	r7, #1
 8006318:	2301      	movs	r3, #1
 800631a:	1064      	asrs	r4, r4, #1
 800631c:	3608      	adds	r6, #8
 800631e:	e76d      	b.n	80061fc <_dtoa_r+0x3cc>
 8006320:	2702      	movs	r7, #2
 8006322:	e770      	b.n	8006206 <_dtoa_r+0x3d6>
 8006324:	9c08      	ldr	r4, [sp, #32]
 8006326:	46d0      	mov	r8, sl
 8006328:	e78f      	b.n	800624a <_dtoa_r+0x41a>
 800632a:	9903      	ldr	r1, [sp, #12]
 800632c:	4b29      	ldr	r3, [pc, #164]	; (80063d4 <_dtoa_r+0x5a4>)
 800632e:	4421      	add	r1, r4
 8006330:	9112      	str	r1, [sp, #72]	; 0x48
 8006332:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006334:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006338:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800633c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006340:	2900      	cmp	r1, #0
 8006342:	d055      	beq.n	80063f0 <_dtoa_r+0x5c0>
 8006344:	4929      	ldr	r1, [pc, #164]	; (80063ec <_dtoa_r+0x5bc>)
 8006346:	2000      	movs	r0, #0
 8006348:	f7fa fa98 	bl	800087c <__aeabi_ddiv>
 800634c:	463b      	mov	r3, r7
 800634e:	4632      	mov	r2, r6
 8006350:	f7f9 ffb2 	bl	80002b8 <__aeabi_dsub>
 8006354:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006358:	9f03      	ldr	r7, [sp, #12]
 800635a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800635e:	f7fa fc13 	bl	8000b88 <__aeabi_d2iz>
 8006362:	4604      	mov	r4, r0
 8006364:	f7fa f8f6 	bl	8000554 <__aeabi_i2d>
 8006368:	4602      	mov	r2, r0
 800636a:	460b      	mov	r3, r1
 800636c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006370:	f7f9 ffa2 	bl	80002b8 <__aeabi_dsub>
 8006374:	3430      	adds	r4, #48	; 0x30
 8006376:	4602      	mov	r2, r0
 8006378:	460b      	mov	r3, r1
 800637a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800637e:	f807 4b01 	strb.w	r4, [r7], #1
 8006382:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006386:	f7fa fbc1 	bl	8000b0c <__aeabi_dcmplt>
 800638a:	2800      	cmp	r0, #0
 800638c:	d174      	bne.n	8006478 <_dtoa_r+0x648>
 800638e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006392:	4912      	ldr	r1, [pc, #72]	; (80063dc <_dtoa_r+0x5ac>)
 8006394:	2000      	movs	r0, #0
 8006396:	f7f9 ff8f 	bl	80002b8 <__aeabi_dsub>
 800639a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800639e:	f7fa fbb5 	bl	8000b0c <__aeabi_dcmplt>
 80063a2:	2800      	cmp	r0, #0
 80063a4:	f040 80b7 	bne.w	8006516 <_dtoa_r+0x6e6>
 80063a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80063aa:	429f      	cmp	r7, r3
 80063ac:	f43f af7a 	beq.w	80062a4 <_dtoa_r+0x474>
 80063b0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80063b4:	4b0a      	ldr	r3, [pc, #40]	; (80063e0 <_dtoa_r+0x5b0>)
 80063b6:	2200      	movs	r2, #0
 80063b8:	f7fa f936 	bl	8000628 <__aeabi_dmul>
 80063bc:	4b08      	ldr	r3, [pc, #32]	; (80063e0 <_dtoa_r+0x5b0>)
 80063be:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80063c2:	2200      	movs	r2, #0
 80063c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063c8:	f7fa f92e 	bl	8000628 <__aeabi_dmul>
 80063cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063d0:	e7c3      	b.n	800635a <_dtoa_r+0x52a>
 80063d2:	bf00      	nop
 80063d4:	0800ae30 	.word	0x0800ae30
 80063d8:	0800ae08 	.word	0x0800ae08
 80063dc:	3ff00000 	.word	0x3ff00000
 80063e0:	40240000 	.word	0x40240000
 80063e4:	401c0000 	.word	0x401c0000
 80063e8:	40140000 	.word	0x40140000
 80063ec:	3fe00000 	.word	0x3fe00000
 80063f0:	4630      	mov	r0, r6
 80063f2:	4639      	mov	r1, r7
 80063f4:	f7fa f918 	bl	8000628 <__aeabi_dmul>
 80063f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80063fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80063fe:	9c03      	ldr	r4, [sp, #12]
 8006400:	9314      	str	r3, [sp, #80]	; 0x50
 8006402:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006406:	f7fa fbbf 	bl	8000b88 <__aeabi_d2iz>
 800640a:	9015      	str	r0, [sp, #84]	; 0x54
 800640c:	f7fa f8a2 	bl	8000554 <__aeabi_i2d>
 8006410:	4602      	mov	r2, r0
 8006412:	460b      	mov	r3, r1
 8006414:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006418:	f7f9 ff4e 	bl	80002b8 <__aeabi_dsub>
 800641c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800641e:	3330      	adds	r3, #48	; 0x30
 8006420:	f804 3b01 	strb.w	r3, [r4], #1
 8006424:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006426:	429c      	cmp	r4, r3
 8006428:	4606      	mov	r6, r0
 800642a:	460f      	mov	r7, r1
 800642c:	f04f 0200 	mov.w	r2, #0
 8006430:	d124      	bne.n	800647c <_dtoa_r+0x64c>
 8006432:	4ba4      	ldr	r3, [pc, #656]	; (80066c4 <_dtoa_r+0x894>)
 8006434:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006438:	f7f9 ff40 	bl	80002bc <__adddf3>
 800643c:	4602      	mov	r2, r0
 800643e:	460b      	mov	r3, r1
 8006440:	4630      	mov	r0, r6
 8006442:	4639      	mov	r1, r7
 8006444:	f7fa fb80 	bl	8000b48 <__aeabi_dcmpgt>
 8006448:	2800      	cmp	r0, #0
 800644a:	d163      	bne.n	8006514 <_dtoa_r+0x6e4>
 800644c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006450:	499c      	ldr	r1, [pc, #624]	; (80066c4 <_dtoa_r+0x894>)
 8006452:	2000      	movs	r0, #0
 8006454:	f7f9 ff30 	bl	80002b8 <__aeabi_dsub>
 8006458:	4602      	mov	r2, r0
 800645a:	460b      	mov	r3, r1
 800645c:	4630      	mov	r0, r6
 800645e:	4639      	mov	r1, r7
 8006460:	f7fa fb54 	bl	8000b0c <__aeabi_dcmplt>
 8006464:	2800      	cmp	r0, #0
 8006466:	f43f af1d 	beq.w	80062a4 <_dtoa_r+0x474>
 800646a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800646c:	1e7b      	subs	r3, r7, #1
 800646e:	9314      	str	r3, [sp, #80]	; 0x50
 8006470:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006474:	2b30      	cmp	r3, #48	; 0x30
 8006476:	d0f8      	beq.n	800646a <_dtoa_r+0x63a>
 8006478:	46c2      	mov	sl, r8
 800647a:	e03b      	b.n	80064f4 <_dtoa_r+0x6c4>
 800647c:	4b92      	ldr	r3, [pc, #584]	; (80066c8 <_dtoa_r+0x898>)
 800647e:	f7fa f8d3 	bl	8000628 <__aeabi_dmul>
 8006482:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006486:	e7bc      	b.n	8006402 <_dtoa_r+0x5d2>
 8006488:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800648c:	9f03      	ldr	r7, [sp, #12]
 800648e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006492:	4640      	mov	r0, r8
 8006494:	4649      	mov	r1, r9
 8006496:	f7fa f9f1 	bl	800087c <__aeabi_ddiv>
 800649a:	f7fa fb75 	bl	8000b88 <__aeabi_d2iz>
 800649e:	4604      	mov	r4, r0
 80064a0:	f7fa f858 	bl	8000554 <__aeabi_i2d>
 80064a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064a8:	f7fa f8be 	bl	8000628 <__aeabi_dmul>
 80064ac:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80064b0:	4602      	mov	r2, r0
 80064b2:	460b      	mov	r3, r1
 80064b4:	4640      	mov	r0, r8
 80064b6:	4649      	mov	r1, r9
 80064b8:	f7f9 fefe 	bl	80002b8 <__aeabi_dsub>
 80064bc:	f807 6b01 	strb.w	r6, [r7], #1
 80064c0:	9e03      	ldr	r6, [sp, #12]
 80064c2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80064c6:	1bbe      	subs	r6, r7, r6
 80064c8:	45b4      	cmp	ip, r6
 80064ca:	4602      	mov	r2, r0
 80064cc:	460b      	mov	r3, r1
 80064ce:	d136      	bne.n	800653e <_dtoa_r+0x70e>
 80064d0:	f7f9 fef4 	bl	80002bc <__adddf3>
 80064d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064d8:	4680      	mov	r8, r0
 80064da:	4689      	mov	r9, r1
 80064dc:	f7fa fb34 	bl	8000b48 <__aeabi_dcmpgt>
 80064e0:	bb58      	cbnz	r0, 800653a <_dtoa_r+0x70a>
 80064e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064e6:	4640      	mov	r0, r8
 80064e8:	4649      	mov	r1, r9
 80064ea:	f7fa fb05 	bl	8000af8 <__aeabi_dcmpeq>
 80064ee:	b108      	cbz	r0, 80064f4 <_dtoa_r+0x6c4>
 80064f0:	07e1      	lsls	r1, r4, #31
 80064f2:	d422      	bmi.n	800653a <_dtoa_r+0x70a>
 80064f4:	4628      	mov	r0, r5
 80064f6:	4659      	mov	r1, fp
 80064f8:	f000 fe72 	bl	80071e0 <_Bfree>
 80064fc:	2300      	movs	r3, #0
 80064fe:	703b      	strb	r3, [r7, #0]
 8006500:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006502:	f10a 0001 	add.w	r0, sl, #1
 8006506:	6018      	str	r0, [r3, #0]
 8006508:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800650a:	2b00      	cmp	r3, #0
 800650c:	f43f acdd 	beq.w	8005eca <_dtoa_r+0x9a>
 8006510:	601f      	str	r7, [r3, #0]
 8006512:	e4da      	b.n	8005eca <_dtoa_r+0x9a>
 8006514:	4627      	mov	r7, r4
 8006516:	463b      	mov	r3, r7
 8006518:	461f      	mov	r7, r3
 800651a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800651e:	2a39      	cmp	r2, #57	; 0x39
 8006520:	d107      	bne.n	8006532 <_dtoa_r+0x702>
 8006522:	9a03      	ldr	r2, [sp, #12]
 8006524:	429a      	cmp	r2, r3
 8006526:	d1f7      	bne.n	8006518 <_dtoa_r+0x6e8>
 8006528:	9903      	ldr	r1, [sp, #12]
 800652a:	2230      	movs	r2, #48	; 0x30
 800652c:	f108 0801 	add.w	r8, r8, #1
 8006530:	700a      	strb	r2, [r1, #0]
 8006532:	781a      	ldrb	r2, [r3, #0]
 8006534:	3201      	adds	r2, #1
 8006536:	701a      	strb	r2, [r3, #0]
 8006538:	e79e      	b.n	8006478 <_dtoa_r+0x648>
 800653a:	46d0      	mov	r8, sl
 800653c:	e7eb      	b.n	8006516 <_dtoa_r+0x6e6>
 800653e:	4b62      	ldr	r3, [pc, #392]	; (80066c8 <_dtoa_r+0x898>)
 8006540:	2200      	movs	r2, #0
 8006542:	f7fa f871 	bl	8000628 <__aeabi_dmul>
 8006546:	2200      	movs	r2, #0
 8006548:	2300      	movs	r3, #0
 800654a:	4680      	mov	r8, r0
 800654c:	4689      	mov	r9, r1
 800654e:	f7fa fad3 	bl	8000af8 <__aeabi_dcmpeq>
 8006552:	2800      	cmp	r0, #0
 8006554:	d09b      	beq.n	800648e <_dtoa_r+0x65e>
 8006556:	e7cd      	b.n	80064f4 <_dtoa_r+0x6c4>
 8006558:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800655a:	2a00      	cmp	r2, #0
 800655c:	f000 80d0 	beq.w	8006700 <_dtoa_r+0x8d0>
 8006560:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006562:	2a01      	cmp	r2, #1
 8006564:	f300 80b2 	bgt.w	80066cc <_dtoa_r+0x89c>
 8006568:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800656a:	2a00      	cmp	r2, #0
 800656c:	f000 80a6 	beq.w	80066bc <_dtoa_r+0x88c>
 8006570:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006574:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006576:	9f06      	ldr	r7, [sp, #24]
 8006578:	9a06      	ldr	r2, [sp, #24]
 800657a:	441a      	add	r2, r3
 800657c:	9206      	str	r2, [sp, #24]
 800657e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006580:	2101      	movs	r1, #1
 8006582:	441a      	add	r2, r3
 8006584:	4628      	mov	r0, r5
 8006586:	9209      	str	r2, [sp, #36]	; 0x24
 8006588:	f000 ff2a 	bl	80073e0 <__i2b>
 800658c:	4606      	mov	r6, r0
 800658e:	2f00      	cmp	r7, #0
 8006590:	dd0c      	ble.n	80065ac <_dtoa_r+0x77c>
 8006592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006594:	2b00      	cmp	r3, #0
 8006596:	dd09      	ble.n	80065ac <_dtoa_r+0x77c>
 8006598:	42bb      	cmp	r3, r7
 800659a:	9a06      	ldr	r2, [sp, #24]
 800659c:	bfa8      	it	ge
 800659e:	463b      	movge	r3, r7
 80065a0:	1ad2      	subs	r2, r2, r3
 80065a2:	9206      	str	r2, [sp, #24]
 80065a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065a6:	1aff      	subs	r7, r7, r3
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	9309      	str	r3, [sp, #36]	; 0x24
 80065ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065ae:	b1f3      	cbz	r3, 80065ee <_dtoa_r+0x7be>
 80065b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f000 80a8 	beq.w	8006708 <_dtoa_r+0x8d8>
 80065b8:	2c00      	cmp	r4, #0
 80065ba:	dd10      	ble.n	80065de <_dtoa_r+0x7ae>
 80065bc:	4631      	mov	r1, r6
 80065be:	4622      	mov	r2, r4
 80065c0:	4628      	mov	r0, r5
 80065c2:	f000 ffcb 	bl	800755c <__pow5mult>
 80065c6:	465a      	mov	r2, fp
 80065c8:	4601      	mov	r1, r0
 80065ca:	4606      	mov	r6, r0
 80065cc:	4628      	mov	r0, r5
 80065ce:	f000 ff1d 	bl	800740c <__multiply>
 80065d2:	4659      	mov	r1, fp
 80065d4:	4680      	mov	r8, r0
 80065d6:	4628      	mov	r0, r5
 80065d8:	f000 fe02 	bl	80071e0 <_Bfree>
 80065dc:	46c3      	mov	fp, r8
 80065de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065e0:	1b1a      	subs	r2, r3, r4
 80065e2:	d004      	beq.n	80065ee <_dtoa_r+0x7be>
 80065e4:	4659      	mov	r1, fp
 80065e6:	4628      	mov	r0, r5
 80065e8:	f000 ffb8 	bl	800755c <__pow5mult>
 80065ec:	4683      	mov	fp, r0
 80065ee:	2101      	movs	r1, #1
 80065f0:	4628      	mov	r0, r5
 80065f2:	f000 fef5 	bl	80073e0 <__i2b>
 80065f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	4604      	mov	r4, r0
 80065fc:	f340 8086 	ble.w	800670c <_dtoa_r+0x8dc>
 8006600:	461a      	mov	r2, r3
 8006602:	4601      	mov	r1, r0
 8006604:	4628      	mov	r0, r5
 8006606:	f000 ffa9 	bl	800755c <__pow5mult>
 800660a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800660c:	2b01      	cmp	r3, #1
 800660e:	4604      	mov	r4, r0
 8006610:	dd7f      	ble.n	8006712 <_dtoa_r+0x8e2>
 8006612:	f04f 0800 	mov.w	r8, #0
 8006616:	6923      	ldr	r3, [r4, #16]
 8006618:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800661c:	6918      	ldr	r0, [r3, #16]
 800661e:	f000 fe91 	bl	8007344 <__hi0bits>
 8006622:	f1c0 0020 	rsb	r0, r0, #32
 8006626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006628:	4418      	add	r0, r3
 800662a:	f010 001f 	ands.w	r0, r0, #31
 800662e:	f000 8092 	beq.w	8006756 <_dtoa_r+0x926>
 8006632:	f1c0 0320 	rsb	r3, r0, #32
 8006636:	2b04      	cmp	r3, #4
 8006638:	f340 808a 	ble.w	8006750 <_dtoa_r+0x920>
 800663c:	f1c0 001c 	rsb	r0, r0, #28
 8006640:	9b06      	ldr	r3, [sp, #24]
 8006642:	4403      	add	r3, r0
 8006644:	9306      	str	r3, [sp, #24]
 8006646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006648:	4403      	add	r3, r0
 800664a:	4407      	add	r7, r0
 800664c:	9309      	str	r3, [sp, #36]	; 0x24
 800664e:	9b06      	ldr	r3, [sp, #24]
 8006650:	2b00      	cmp	r3, #0
 8006652:	dd05      	ble.n	8006660 <_dtoa_r+0x830>
 8006654:	4659      	mov	r1, fp
 8006656:	461a      	mov	r2, r3
 8006658:	4628      	mov	r0, r5
 800665a:	f000 ffd9 	bl	8007610 <__lshift>
 800665e:	4683      	mov	fp, r0
 8006660:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006662:	2b00      	cmp	r3, #0
 8006664:	dd05      	ble.n	8006672 <_dtoa_r+0x842>
 8006666:	4621      	mov	r1, r4
 8006668:	461a      	mov	r2, r3
 800666a:	4628      	mov	r0, r5
 800666c:	f000 ffd0 	bl	8007610 <__lshift>
 8006670:	4604      	mov	r4, r0
 8006672:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006674:	2b00      	cmp	r3, #0
 8006676:	d070      	beq.n	800675a <_dtoa_r+0x92a>
 8006678:	4621      	mov	r1, r4
 800667a:	4658      	mov	r0, fp
 800667c:	f001 f838 	bl	80076f0 <__mcmp>
 8006680:	2800      	cmp	r0, #0
 8006682:	da6a      	bge.n	800675a <_dtoa_r+0x92a>
 8006684:	2300      	movs	r3, #0
 8006686:	4659      	mov	r1, fp
 8006688:	220a      	movs	r2, #10
 800668a:	4628      	mov	r0, r5
 800668c:	f000 fdca 	bl	8007224 <__multadd>
 8006690:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006692:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006696:	4683      	mov	fp, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	f000 8194 	beq.w	80069c6 <_dtoa_r+0xb96>
 800669e:	4631      	mov	r1, r6
 80066a0:	2300      	movs	r3, #0
 80066a2:	220a      	movs	r2, #10
 80066a4:	4628      	mov	r0, r5
 80066a6:	f000 fdbd 	bl	8007224 <__multadd>
 80066aa:	f1b9 0f00 	cmp.w	r9, #0
 80066ae:	4606      	mov	r6, r0
 80066b0:	f300 8093 	bgt.w	80067da <_dtoa_r+0x9aa>
 80066b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066b6:	2b02      	cmp	r3, #2
 80066b8:	dc57      	bgt.n	800676a <_dtoa_r+0x93a>
 80066ba:	e08e      	b.n	80067da <_dtoa_r+0x9aa>
 80066bc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80066be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80066c2:	e757      	b.n	8006574 <_dtoa_r+0x744>
 80066c4:	3fe00000 	.word	0x3fe00000
 80066c8:	40240000 	.word	0x40240000
 80066cc:	9b08      	ldr	r3, [sp, #32]
 80066ce:	1e5c      	subs	r4, r3, #1
 80066d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066d2:	42a3      	cmp	r3, r4
 80066d4:	bfbf      	itttt	lt
 80066d6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80066d8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80066da:	1ae2      	sublt	r2, r4, r3
 80066dc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80066de:	bfb6      	itet	lt
 80066e0:	189b      	addlt	r3, r3, r2
 80066e2:	1b1c      	subge	r4, r3, r4
 80066e4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80066e6:	9b08      	ldr	r3, [sp, #32]
 80066e8:	bfb8      	it	lt
 80066ea:	2400      	movlt	r4, #0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	bfb9      	ittee	lt
 80066f0:	9b06      	ldrlt	r3, [sp, #24]
 80066f2:	9a08      	ldrlt	r2, [sp, #32]
 80066f4:	9f06      	ldrge	r7, [sp, #24]
 80066f6:	9b08      	ldrge	r3, [sp, #32]
 80066f8:	bfbc      	itt	lt
 80066fa:	1a9f      	sublt	r7, r3, r2
 80066fc:	2300      	movlt	r3, #0
 80066fe:	e73b      	b.n	8006578 <_dtoa_r+0x748>
 8006700:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006702:	9f06      	ldr	r7, [sp, #24]
 8006704:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006706:	e742      	b.n	800658e <_dtoa_r+0x75e>
 8006708:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800670a:	e76b      	b.n	80065e4 <_dtoa_r+0x7b4>
 800670c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800670e:	2b01      	cmp	r3, #1
 8006710:	dc19      	bgt.n	8006746 <_dtoa_r+0x916>
 8006712:	9b04      	ldr	r3, [sp, #16]
 8006714:	b9bb      	cbnz	r3, 8006746 <_dtoa_r+0x916>
 8006716:	9b05      	ldr	r3, [sp, #20]
 8006718:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800671c:	b99b      	cbnz	r3, 8006746 <_dtoa_r+0x916>
 800671e:	9b05      	ldr	r3, [sp, #20]
 8006720:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006724:	0d1b      	lsrs	r3, r3, #20
 8006726:	051b      	lsls	r3, r3, #20
 8006728:	b183      	cbz	r3, 800674c <_dtoa_r+0x91c>
 800672a:	9b06      	ldr	r3, [sp, #24]
 800672c:	3301      	adds	r3, #1
 800672e:	9306      	str	r3, [sp, #24]
 8006730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006732:	3301      	adds	r3, #1
 8006734:	9309      	str	r3, [sp, #36]	; 0x24
 8006736:	f04f 0801 	mov.w	r8, #1
 800673a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800673c:	2b00      	cmp	r3, #0
 800673e:	f47f af6a 	bne.w	8006616 <_dtoa_r+0x7e6>
 8006742:	2001      	movs	r0, #1
 8006744:	e76f      	b.n	8006626 <_dtoa_r+0x7f6>
 8006746:	f04f 0800 	mov.w	r8, #0
 800674a:	e7f6      	b.n	800673a <_dtoa_r+0x90a>
 800674c:	4698      	mov	r8, r3
 800674e:	e7f4      	b.n	800673a <_dtoa_r+0x90a>
 8006750:	f43f af7d 	beq.w	800664e <_dtoa_r+0x81e>
 8006754:	4618      	mov	r0, r3
 8006756:	301c      	adds	r0, #28
 8006758:	e772      	b.n	8006640 <_dtoa_r+0x810>
 800675a:	9b08      	ldr	r3, [sp, #32]
 800675c:	2b00      	cmp	r3, #0
 800675e:	dc36      	bgt.n	80067ce <_dtoa_r+0x99e>
 8006760:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006762:	2b02      	cmp	r3, #2
 8006764:	dd33      	ble.n	80067ce <_dtoa_r+0x99e>
 8006766:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800676a:	f1b9 0f00 	cmp.w	r9, #0
 800676e:	d10d      	bne.n	800678c <_dtoa_r+0x95c>
 8006770:	4621      	mov	r1, r4
 8006772:	464b      	mov	r3, r9
 8006774:	2205      	movs	r2, #5
 8006776:	4628      	mov	r0, r5
 8006778:	f000 fd54 	bl	8007224 <__multadd>
 800677c:	4601      	mov	r1, r0
 800677e:	4604      	mov	r4, r0
 8006780:	4658      	mov	r0, fp
 8006782:	f000 ffb5 	bl	80076f0 <__mcmp>
 8006786:	2800      	cmp	r0, #0
 8006788:	f73f adb8 	bgt.w	80062fc <_dtoa_r+0x4cc>
 800678c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800678e:	9f03      	ldr	r7, [sp, #12]
 8006790:	ea6f 0a03 	mvn.w	sl, r3
 8006794:	f04f 0800 	mov.w	r8, #0
 8006798:	4621      	mov	r1, r4
 800679a:	4628      	mov	r0, r5
 800679c:	f000 fd20 	bl	80071e0 <_Bfree>
 80067a0:	2e00      	cmp	r6, #0
 80067a2:	f43f aea7 	beq.w	80064f4 <_dtoa_r+0x6c4>
 80067a6:	f1b8 0f00 	cmp.w	r8, #0
 80067aa:	d005      	beq.n	80067b8 <_dtoa_r+0x988>
 80067ac:	45b0      	cmp	r8, r6
 80067ae:	d003      	beq.n	80067b8 <_dtoa_r+0x988>
 80067b0:	4641      	mov	r1, r8
 80067b2:	4628      	mov	r0, r5
 80067b4:	f000 fd14 	bl	80071e0 <_Bfree>
 80067b8:	4631      	mov	r1, r6
 80067ba:	4628      	mov	r0, r5
 80067bc:	f000 fd10 	bl	80071e0 <_Bfree>
 80067c0:	e698      	b.n	80064f4 <_dtoa_r+0x6c4>
 80067c2:	2400      	movs	r4, #0
 80067c4:	4626      	mov	r6, r4
 80067c6:	e7e1      	b.n	800678c <_dtoa_r+0x95c>
 80067c8:	46c2      	mov	sl, r8
 80067ca:	4626      	mov	r6, r4
 80067cc:	e596      	b.n	80062fc <_dtoa_r+0x4cc>
 80067ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f000 80fd 	beq.w	80069d4 <_dtoa_r+0xba4>
 80067da:	2f00      	cmp	r7, #0
 80067dc:	dd05      	ble.n	80067ea <_dtoa_r+0x9ba>
 80067de:	4631      	mov	r1, r6
 80067e0:	463a      	mov	r2, r7
 80067e2:	4628      	mov	r0, r5
 80067e4:	f000 ff14 	bl	8007610 <__lshift>
 80067e8:	4606      	mov	r6, r0
 80067ea:	f1b8 0f00 	cmp.w	r8, #0
 80067ee:	d05c      	beq.n	80068aa <_dtoa_r+0xa7a>
 80067f0:	6871      	ldr	r1, [r6, #4]
 80067f2:	4628      	mov	r0, r5
 80067f4:	f000 fcb4 	bl	8007160 <_Balloc>
 80067f8:	4607      	mov	r7, r0
 80067fa:	b928      	cbnz	r0, 8006808 <_dtoa_r+0x9d8>
 80067fc:	4b80      	ldr	r3, [pc, #512]	; (8006a00 <_dtoa_r+0xbd0>)
 80067fe:	4602      	mov	r2, r0
 8006800:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006804:	f7ff bb28 	b.w	8005e58 <_dtoa_r+0x28>
 8006808:	6932      	ldr	r2, [r6, #16]
 800680a:	3202      	adds	r2, #2
 800680c:	0092      	lsls	r2, r2, #2
 800680e:	f106 010c 	add.w	r1, r6, #12
 8006812:	300c      	adds	r0, #12
 8006814:	f000 fc96 	bl	8007144 <memcpy>
 8006818:	2201      	movs	r2, #1
 800681a:	4639      	mov	r1, r7
 800681c:	4628      	mov	r0, r5
 800681e:	f000 fef7 	bl	8007610 <__lshift>
 8006822:	9b03      	ldr	r3, [sp, #12]
 8006824:	3301      	adds	r3, #1
 8006826:	9308      	str	r3, [sp, #32]
 8006828:	9b03      	ldr	r3, [sp, #12]
 800682a:	444b      	add	r3, r9
 800682c:	930a      	str	r3, [sp, #40]	; 0x28
 800682e:	9b04      	ldr	r3, [sp, #16]
 8006830:	f003 0301 	and.w	r3, r3, #1
 8006834:	46b0      	mov	r8, r6
 8006836:	9309      	str	r3, [sp, #36]	; 0x24
 8006838:	4606      	mov	r6, r0
 800683a:	9b08      	ldr	r3, [sp, #32]
 800683c:	4621      	mov	r1, r4
 800683e:	3b01      	subs	r3, #1
 8006840:	4658      	mov	r0, fp
 8006842:	9304      	str	r3, [sp, #16]
 8006844:	f7ff fa6a 	bl	8005d1c <quorem>
 8006848:	4603      	mov	r3, r0
 800684a:	3330      	adds	r3, #48	; 0x30
 800684c:	9006      	str	r0, [sp, #24]
 800684e:	4641      	mov	r1, r8
 8006850:	4658      	mov	r0, fp
 8006852:	930b      	str	r3, [sp, #44]	; 0x2c
 8006854:	f000 ff4c 	bl	80076f0 <__mcmp>
 8006858:	4632      	mov	r2, r6
 800685a:	4681      	mov	r9, r0
 800685c:	4621      	mov	r1, r4
 800685e:	4628      	mov	r0, r5
 8006860:	f000 ff62 	bl	8007728 <__mdiff>
 8006864:	68c2      	ldr	r2, [r0, #12]
 8006866:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006868:	4607      	mov	r7, r0
 800686a:	bb02      	cbnz	r2, 80068ae <_dtoa_r+0xa7e>
 800686c:	4601      	mov	r1, r0
 800686e:	4658      	mov	r0, fp
 8006870:	f000 ff3e 	bl	80076f0 <__mcmp>
 8006874:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006876:	4602      	mov	r2, r0
 8006878:	4639      	mov	r1, r7
 800687a:	4628      	mov	r0, r5
 800687c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006880:	f000 fcae 	bl	80071e0 <_Bfree>
 8006884:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006886:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006888:	9f08      	ldr	r7, [sp, #32]
 800688a:	ea43 0102 	orr.w	r1, r3, r2
 800688e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006890:	430b      	orrs	r3, r1
 8006892:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006894:	d10d      	bne.n	80068b2 <_dtoa_r+0xa82>
 8006896:	2b39      	cmp	r3, #57	; 0x39
 8006898:	d029      	beq.n	80068ee <_dtoa_r+0xabe>
 800689a:	f1b9 0f00 	cmp.w	r9, #0
 800689e:	dd01      	ble.n	80068a4 <_dtoa_r+0xa74>
 80068a0:	9b06      	ldr	r3, [sp, #24]
 80068a2:	3331      	adds	r3, #49	; 0x31
 80068a4:	9a04      	ldr	r2, [sp, #16]
 80068a6:	7013      	strb	r3, [r2, #0]
 80068a8:	e776      	b.n	8006798 <_dtoa_r+0x968>
 80068aa:	4630      	mov	r0, r6
 80068ac:	e7b9      	b.n	8006822 <_dtoa_r+0x9f2>
 80068ae:	2201      	movs	r2, #1
 80068b0:	e7e2      	b.n	8006878 <_dtoa_r+0xa48>
 80068b2:	f1b9 0f00 	cmp.w	r9, #0
 80068b6:	db06      	blt.n	80068c6 <_dtoa_r+0xa96>
 80068b8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80068ba:	ea41 0909 	orr.w	r9, r1, r9
 80068be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068c0:	ea59 0101 	orrs.w	r1, r9, r1
 80068c4:	d120      	bne.n	8006908 <_dtoa_r+0xad8>
 80068c6:	2a00      	cmp	r2, #0
 80068c8:	ddec      	ble.n	80068a4 <_dtoa_r+0xa74>
 80068ca:	4659      	mov	r1, fp
 80068cc:	2201      	movs	r2, #1
 80068ce:	4628      	mov	r0, r5
 80068d0:	9308      	str	r3, [sp, #32]
 80068d2:	f000 fe9d 	bl	8007610 <__lshift>
 80068d6:	4621      	mov	r1, r4
 80068d8:	4683      	mov	fp, r0
 80068da:	f000 ff09 	bl	80076f0 <__mcmp>
 80068de:	2800      	cmp	r0, #0
 80068e0:	9b08      	ldr	r3, [sp, #32]
 80068e2:	dc02      	bgt.n	80068ea <_dtoa_r+0xaba>
 80068e4:	d1de      	bne.n	80068a4 <_dtoa_r+0xa74>
 80068e6:	07da      	lsls	r2, r3, #31
 80068e8:	d5dc      	bpl.n	80068a4 <_dtoa_r+0xa74>
 80068ea:	2b39      	cmp	r3, #57	; 0x39
 80068ec:	d1d8      	bne.n	80068a0 <_dtoa_r+0xa70>
 80068ee:	9a04      	ldr	r2, [sp, #16]
 80068f0:	2339      	movs	r3, #57	; 0x39
 80068f2:	7013      	strb	r3, [r2, #0]
 80068f4:	463b      	mov	r3, r7
 80068f6:	461f      	mov	r7, r3
 80068f8:	3b01      	subs	r3, #1
 80068fa:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80068fe:	2a39      	cmp	r2, #57	; 0x39
 8006900:	d050      	beq.n	80069a4 <_dtoa_r+0xb74>
 8006902:	3201      	adds	r2, #1
 8006904:	701a      	strb	r2, [r3, #0]
 8006906:	e747      	b.n	8006798 <_dtoa_r+0x968>
 8006908:	2a00      	cmp	r2, #0
 800690a:	dd03      	ble.n	8006914 <_dtoa_r+0xae4>
 800690c:	2b39      	cmp	r3, #57	; 0x39
 800690e:	d0ee      	beq.n	80068ee <_dtoa_r+0xabe>
 8006910:	3301      	adds	r3, #1
 8006912:	e7c7      	b.n	80068a4 <_dtoa_r+0xa74>
 8006914:	9a08      	ldr	r2, [sp, #32]
 8006916:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006918:	f802 3c01 	strb.w	r3, [r2, #-1]
 800691c:	428a      	cmp	r2, r1
 800691e:	d02a      	beq.n	8006976 <_dtoa_r+0xb46>
 8006920:	4659      	mov	r1, fp
 8006922:	2300      	movs	r3, #0
 8006924:	220a      	movs	r2, #10
 8006926:	4628      	mov	r0, r5
 8006928:	f000 fc7c 	bl	8007224 <__multadd>
 800692c:	45b0      	cmp	r8, r6
 800692e:	4683      	mov	fp, r0
 8006930:	f04f 0300 	mov.w	r3, #0
 8006934:	f04f 020a 	mov.w	r2, #10
 8006938:	4641      	mov	r1, r8
 800693a:	4628      	mov	r0, r5
 800693c:	d107      	bne.n	800694e <_dtoa_r+0xb1e>
 800693e:	f000 fc71 	bl	8007224 <__multadd>
 8006942:	4680      	mov	r8, r0
 8006944:	4606      	mov	r6, r0
 8006946:	9b08      	ldr	r3, [sp, #32]
 8006948:	3301      	adds	r3, #1
 800694a:	9308      	str	r3, [sp, #32]
 800694c:	e775      	b.n	800683a <_dtoa_r+0xa0a>
 800694e:	f000 fc69 	bl	8007224 <__multadd>
 8006952:	4631      	mov	r1, r6
 8006954:	4680      	mov	r8, r0
 8006956:	2300      	movs	r3, #0
 8006958:	220a      	movs	r2, #10
 800695a:	4628      	mov	r0, r5
 800695c:	f000 fc62 	bl	8007224 <__multadd>
 8006960:	4606      	mov	r6, r0
 8006962:	e7f0      	b.n	8006946 <_dtoa_r+0xb16>
 8006964:	f1b9 0f00 	cmp.w	r9, #0
 8006968:	9a03      	ldr	r2, [sp, #12]
 800696a:	bfcc      	ite	gt
 800696c:	464f      	movgt	r7, r9
 800696e:	2701      	movle	r7, #1
 8006970:	4417      	add	r7, r2
 8006972:	f04f 0800 	mov.w	r8, #0
 8006976:	4659      	mov	r1, fp
 8006978:	2201      	movs	r2, #1
 800697a:	4628      	mov	r0, r5
 800697c:	9308      	str	r3, [sp, #32]
 800697e:	f000 fe47 	bl	8007610 <__lshift>
 8006982:	4621      	mov	r1, r4
 8006984:	4683      	mov	fp, r0
 8006986:	f000 feb3 	bl	80076f0 <__mcmp>
 800698a:	2800      	cmp	r0, #0
 800698c:	dcb2      	bgt.n	80068f4 <_dtoa_r+0xac4>
 800698e:	d102      	bne.n	8006996 <_dtoa_r+0xb66>
 8006990:	9b08      	ldr	r3, [sp, #32]
 8006992:	07db      	lsls	r3, r3, #31
 8006994:	d4ae      	bmi.n	80068f4 <_dtoa_r+0xac4>
 8006996:	463b      	mov	r3, r7
 8006998:	461f      	mov	r7, r3
 800699a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800699e:	2a30      	cmp	r2, #48	; 0x30
 80069a0:	d0fa      	beq.n	8006998 <_dtoa_r+0xb68>
 80069a2:	e6f9      	b.n	8006798 <_dtoa_r+0x968>
 80069a4:	9a03      	ldr	r2, [sp, #12]
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d1a5      	bne.n	80068f6 <_dtoa_r+0xac6>
 80069aa:	f10a 0a01 	add.w	sl, sl, #1
 80069ae:	2331      	movs	r3, #49	; 0x31
 80069b0:	e779      	b.n	80068a6 <_dtoa_r+0xa76>
 80069b2:	4b14      	ldr	r3, [pc, #80]	; (8006a04 <_dtoa_r+0xbd4>)
 80069b4:	f7ff baa7 	b.w	8005f06 <_dtoa_r+0xd6>
 80069b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	f47f aa80 	bne.w	8005ec0 <_dtoa_r+0x90>
 80069c0:	4b11      	ldr	r3, [pc, #68]	; (8006a08 <_dtoa_r+0xbd8>)
 80069c2:	f7ff baa0 	b.w	8005f06 <_dtoa_r+0xd6>
 80069c6:	f1b9 0f00 	cmp.w	r9, #0
 80069ca:	dc03      	bgt.n	80069d4 <_dtoa_r+0xba4>
 80069cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	f73f aecb 	bgt.w	800676a <_dtoa_r+0x93a>
 80069d4:	9f03      	ldr	r7, [sp, #12]
 80069d6:	4621      	mov	r1, r4
 80069d8:	4658      	mov	r0, fp
 80069da:	f7ff f99f 	bl	8005d1c <quorem>
 80069de:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80069e2:	f807 3b01 	strb.w	r3, [r7], #1
 80069e6:	9a03      	ldr	r2, [sp, #12]
 80069e8:	1aba      	subs	r2, r7, r2
 80069ea:	4591      	cmp	r9, r2
 80069ec:	ddba      	ble.n	8006964 <_dtoa_r+0xb34>
 80069ee:	4659      	mov	r1, fp
 80069f0:	2300      	movs	r3, #0
 80069f2:	220a      	movs	r2, #10
 80069f4:	4628      	mov	r0, r5
 80069f6:	f000 fc15 	bl	8007224 <__multadd>
 80069fa:	4683      	mov	fp, r0
 80069fc:	e7eb      	b.n	80069d6 <_dtoa_r+0xba6>
 80069fe:	bf00      	nop
 8006a00:	0800ad20 	.word	0x0800ad20
 8006a04:	0800af19 	.word	0x0800af19
 8006a08:	0800aca1 	.word	0x0800aca1

08006a0c <__errno>:
 8006a0c:	4b01      	ldr	r3, [pc, #4]	; (8006a14 <__errno+0x8>)
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	20000044 	.word	0x20000044

08006a18 <rshift>:
 8006a18:	6903      	ldr	r3, [r0, #16]
 8006a1a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006a1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a22:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006a26:	f100 0414 	add.w	r4, r0, #20
 8006a2a:	dd45      	ble.n	8006ab8 <rshift+0xa0>
 8006a2c:	f011 011f 	ands.w	r1, r1, #31
 8006a30:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006a34:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006a38:	d10c      	bne.n	8006a54 <rshift+0x3c>
 8006a3a:	f100 0710 	add.w	r7, r0, #16
 8006a3e:	4629      	mov	r1, r5
 8006a40:	42b1      	cmp	r1, r6
 8006a42:	d334      	bcc.n	8006aae <rshift+0x96>
 8006a44:	1a9b      	subs	r3, r3, r2
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	1eea      	subs	r2, r5, #3
 8006a4a:	4296      	cmp	r6, r2
 8006a4c:	bf38      	it	cc
 8006a4e:	2300      	movcc	r3, #0
 8006a50:	4423      	add	r3, r4
 8006a52:	e015      	b.n	8006a80 <rshift+0x68>
 8006a54:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006a58:	f1c1 0820 	rsb	r8, r1, #32
 8006a5c:	40cf      	lsrs	r7, r1
 8006a5e:	f105 0e04 	add.w	lr, r5, #4
 8006a62:	46a1      	mov	r9, r4
 8006a64:	4576      	cmp	r6, lr
 8006a66:	46f4      	mov	ip, lr
 8006a68:	d815      	bhi.n	8006a96 <rshift+0x7e>
 8006a6a:	1a9a      	subs	r2, r3, r2
 8006a6c:	0092      	lsls	r2, r2, #2
 8006a6e:	3a04      	subs	r2, #4
 8006a70:	3501      	adds	r5, #1
 8006a72:	42ae      	cmp	r6, r5
 8006a74:	bf38      	it	cc
 8006a76:	2200      	movcc	r2, #0
 8006a78:	18a3      	adds	r3, r4, r2
 8006a7a:	50a7      	str	r7, [r4, r2]
 8006a7c:	b107      	cbz	r7, 8006a80 <rshift+0x68>
 8006a7e:	3304      	adds	r3, #4
 8006a80:	1b1a      	subs	r2, r3, r4
 8006a82:	42a3      	cmp	r3, r4
 8006a84:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006a88:	bf08      	it	eq
 8006a8a:	2300      	moveq	r3, #0
 8006a8c:	6102      	str	r2, [r0, #16]
 8006a8e:	bf08      	it	eq
 8006a90:	6143      	streq	r3, [r0, #20]
 8006a92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a96:	f8dc c000 	ldr.w	ip, [ip]
 8006a9a:	fa0c fc08 	lsl.w	ip, ip, r8
 8006a9e:	ea4c 0707 	orr.w	r7, ip, r7
 8006aa2:	f849 7b04 	str.w	r7, [r9], #4
 8006aa6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006aaa:	40cf      	lsrs	r7, r1
 8006aac:	e7da      	b.n	8006a64 <rshift+0x4c>
 8006aae:	f851 cb04 	ldr.w	ip, [r1], #4
 8006ab2:	f847 cf04 	str.w	ip, [r7, #4]!
 8006ab6:	e7c3      	b.n	8006a40 <rshift+0x28>
 8006ab8:	4623      	mov	r3, r4
 8006aba:	e7e1      	b.n	8006a80 <rshift+0x68>

08006abc <__hexdig_fun>:
 8006abc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006ac0:	2b09      	cmp	r3, #9
 8006ac2:	d802      	bhi.n	8006aca <__hexdig_fun+0xe>
 8006ac4:	3820      	subs	r0, #32
 8006ac6:	b2c0      	uxtb	r0, r0
 8006ac8:	4770      	bx	lr
 8006aca:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006ace:	2b05      	cmp	r3, #5
 8006ad0:	d801      	bhi.n	8006ad6 <__hexdig_fun+0x1a>
 8006ad2:	3847      	subs	r0, #71	; 0x47
 8006ad4:	e7f7      	b.n	8006ac6 <__hexdig_fun+0xa>
 8006ad6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006ada:	2b05      	cmp	r3, #5
 8006adc:	d801      	bhi.n	8006ae2 <__hexdig_fun+0x26>
 8006ade:	3827      	subs	r0, #39	; 0x27
 8006ae0:	e7f1      	b.n	8006ac6 <__hexdig_fun+0xa>
 8006ae2:	2000      	movs	r0, #0
 8006ae4:	4770      	bx	lr
	...

08006ae8 <__gethex>:
 8006ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aec:	b08b      	sub	sp, #44	; 0x2c
 8006aee:	468b      	mov	fp, r1
 8006af0:	9305      	str	r3, [sp, #20]
 8006af2:	4bb2      	ldr	r3, [pc, #712]	; (8006dbc <__gethex+0x2d4>)
 8006af4:	9002      	str	r0, [sp, #8]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	9303      	str	r3, [sp, #12]
 8006afa:	4618      	mov	r0, r3
 8006afc:	4690      	mov	r8, r2
 8006afe:	f7f9 fb79 	bl	80001f4 <strlen>
 8006b02:	9b03      	ldr	r3, [sp, #12]
 8006b04:	f8db 2000 	ldr.w	r2, [fp]
 8006b08:	4403      	add	r3, r0
 8006b0a:	4682      	mov	sl, r0
 8006b0c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006b10:	9306      	str	r3, [sp, #24]
 8006b12:	1c93      	adds	r3, r2, #2
 8006b14:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006b18:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006b1c:	32fe      	adds	r2, #254	; 0xfe
 8006b1e:	18d1      	adds	r1, r2, r3
 8006b20:	461f      	mov	r7, r3
 8006b22:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006b26:	9101      	str	r1, [sp, #4]
 8006b28:	2830      	cmp	r0, #48	; 0x30
 8006b2a:	d0f8      	beq.n	8006b1e <__gethex+0x36>
 8006b2c:	f7ff ffc6 	bl	8006abc <__hexdig_fun>
 8006b30:	4604      	mov	r4, r0
 8006b32:	2800      	cmp	r0, #0
 8006b34:	d13a      	bne.n	8006bac <__gethex+0xc4>
 8006b36:	9903      	ldr	r1, [sp, #12]
 8006b38:	4652      	mov	r2, sl
 8006b3a:	4638      	mov	r0, r7
 8006b3c:	f001 fd96 	bl	800866c <strncmp>
 8006b40:	4605      	mov	r5, r0
 8006b42:	2800      	cmp	r0, #0
 8006b44:	d166      	bne.n	8006c14 <__gethex+0x12c>
 8006b46:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006b4a:	eb07 060a 	add.w	r6, r7, sl
 8006b4e:	f7ff ffb5 	bl	8006abc <__hexdig_fun>
 8006b52:	2800      	cmp	r0, #0
 8006b54:	d060      	beq.n	8006c18 <__gethex+0x130>
 8006b56:	4633      	mov	r3, r6
 8006b58:	7818      	ldrb	r0, [r3, #0]
 8006b5a:	2830      	cmp	r0, #48	; 0x30
 8006b5c:	461f      	mov	r7, r3
 8006b5e:	f103 0301 	add.w	r3, r3, #1
 8006b62:	d0f9      	beq.n	8006b58 <__gethex+0x70>
 8006b64:	f7ff ffaa 	bl	8006abc <__hexdig_fun>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	fab0 f480 	clz	r4, r0
 8006b6e:	0964      	lsrs	r4, r4, #5
 8006b70:	4635      	mov	r5, r6
 8006b72:	9301      	str	r3, [sp, #4]
 8006b74:	463a      	mov	r2, r7
 8006b76:	4616      	mov	r6, r2
 8006b78:	3201      	adds	r2, #1
 8006b7a:	7830      	ldrb	r0, [r6, #0]
 8006b7c:	f7ff ff9e 	bl	8006abc <__hexdig_fun>
 8006b80:	2800      	cmp	r0, #0
 8006b82:	d1f8      	bne.n	8006b76 <__gethex+0x8e>
 8006b84:	9903      	ldr	r1, [sp, #12]
 8006b86:	4652      	mov	r2, sl
 8006b88:	4630      	mov	r0, r6
 8006b8a:	f001 fd6f 	bl	800866c <strncmp>
 8006b8e:	b980      	cbnz	r0, 8006bb2 <__gethex+0xca>
 8006b90:	b94d      	cbnz	r5, 8006ba6 <__gethex+0xbe>
 8006b92:	eb06 050a 	add.w	r5, r6, sl
 8006b96:	462a      	mov	r2, r5
 8006b98:	4616      	mov	r6, r2
 8006b9a:	3201      	adds	r2, #1
 8006b9c:	7830      	ldrb	r0, [r6, #0]
 8006b9e:	f7ff ff8d 	bl	8006abc <__hexdig_fun>
 8006ba2:	2800      	cmp	r0, #0
 8006ba4:	d1f8      	bne.n	8006b98 <__gethex+0xb0>
 8006ba6:	1bad      	subs	r5, r5, r6
 8006ba8:	00ad      	lsls	r5, r5, #2
 8006baa:	e004      	b.n	8006bb6 <__gethex+0xce>
 8006bac:	2400      	movs	r4, #0
 8006bae:	4625      	mov	r5, r4
 8006bb0:	e7e0      	b.n	8006b74 <__gethex+0x8c>
 8006bb2:	2d00      	cmp	r5, #0
 8006bb4:	d1f7      	bne.n	8006ba6 <__gethex+0xbe>
 8006bb6:	7833      	ldrb	r3, [r6, #0]
 8006bb8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006bbc:	2b50      	cmp	r3, #80	; 0x50
 8006bbe:	d139      	bne.n	8006c34 <__gethex+0x14c>
 8006bc0:	7873      	ldrb	r3, [r6, #1]
 8006bc2:	2b2b      	cmp	r3, #43	; 0x2b
 8006bc4:	d02a      	beq.n	8006c1c <__gethex+0x134>
 8006bc6:	2b2d      	cmp	r3, #45	; 0x2d
 8006bc8:	d02c      	beq.n	8006c24 <__gethex+0x13c>
 8006bca:	1c71      	adds	r1, r6, #1
 8006bcc:	f04f 0900 	mov.w	r9, #0
 8006bd0:	7808      	ldrb	r0, [r1, #0]
 8006bd2:	f7ff ff73 	bl	8006abc <__hexdig_fun>
 8006bd6:	1e43      	subs	r3, r0, #1
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	2b18      	cmp	r3, #24
 8006bdc:	d82a      	bhi.n	8006c34 <__gethex+0x14c>
 8006bde:	f1a0 0210 	sub.w	r2, r0, #16
 8006be2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006be6:	f7ff ff69 	bl	8006abc <__hexdig_fun>
 8006bea:	1e43      	subs	r3, r0, #1
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b18      	cmp	r3, #24
 8006bf0:	d91b      	bls.n	8006c2a <__gethex+0x142>
 8006bf2:	f1b9 0f00 	cmp.w	r9, #0
 8006bf6:	d000      	beq.n	8006bfa <__gethex+0x112>
 8006bf8:	4252      	negs	r2, r2
 8006bfa:	4415      	add	r5, r2
 8006bfc:	f8cb 1000 	str.w	r1, [fp]
 8006c00:	b1d4      	cbz	r4, 8006c38 <__gethex+0x150>
 8006c02:	9b01      	ldr	r3, [sp, #4]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	bf14      	ite	ne
 8006c08:	2700      	movne	r7, #0
 8006c0a:	2706      	moveq	r7, #6
 8006c0c:	4638      	mov	r0, r7
 8006c0e:	b00b      	add	sp, #44	; 0x2c
 8006c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c14:	463e      	mov	r6, r7
 8006c16:	4625      	mov	r5, r4
 8006c18:	2401      	movs	r4, #1
 8006c1a:	e7cc      	b.n	8006bb6 <__gethex+0xce>
 8006c1c:	f04f 0900 	mov.w	r9, #0
 8006c20:	1cb1      	adds	r1, r6, #2
 8006c22:	e7d5      	b.n	8006bd0 <__gethex+0xe8>
 8006c24:	f04f 0901 	mov.w	r9, #1
 8006c28:	e7fa      	b.n	8006c20 <__gethex+0x138>
 8006c2a:	230a      	movs	r3, #10
 8006c2c:	fb03 0202 	mla	r2, r3, r2, r0
 8006c30:	3a10      	subs	r2, #16
 8006c32:	e7d6      	b.n	8006be2 <__gethex+0xfa>
 8006c34:	4631      	mov	r1, r6
 8006c36:	e7e1      	b.n	8006bfc <__gethex+0x114>
 8006c38:	1bf3      	subs	r3, r6, r7
 8006c3a:	3b01      	subs	r3, #1
 8006c3c:	4621      	mov	r1, r4
 8006c3e:	2b07      	cmp	r3, #7
 8006c40:	dc0a      	bgt.n	8006c58 <__gethex+0x170>
 8006c42:	9802      	ldr	r0, [sp, #8]
 8006c44:	f000 fa8c 	bl	8007160 <_Balloc>
 8006c48:	4604      	mov	r4, r0
 8006c4a:	b940      	cbnz	r0, 8006c5e <__gethex+0x176>
 8006c4c:	4b5c      	ldr	r3, [pc, #368]	; (8006dc0 <__gethex+0x2d8>)
 8006c4e:	4602      	mov	r2, r0
 8006c50:	21de      	movs	r1, #222	; 0xde
 8006c52:	485c      	ldr	r0, [pc, #368]	; (8006dc4 <__gethex+0x2dc>)
 8006c54:	f001 fdda 	bl	800880c <__assert_func>
 8006c58:	3101      	adds	r1, #1
 8006c5a:	105b      	asrs	r3, r3, #1
 8006c5c:	e7ef      	b.n	8006c3e <__gethex+0x156>
 8006c5e:	f100 0914 	add.w	r9, r0, #20
 8006c62:	f04f 0b00 	mov.w	fp, #0
 8006c66:	f1ca 0301 	rsb	r3, sl, #1
 8006c6a:	f8cd 9010 	str.w	r9, [sp, #16]
 8006c6e:	f8cd b004 	str.w	fp, [sp, #4]
 8006c72:	9308      	str	r3, [sp, #32]
 8006c74:	42b7      	cmp	r7, r6
 8006c76:	d33f      	bcc.n	8006cf8 <__gethex+0x210>
 8006c78:	9f04      	ldr	r7, [sp, #16]
 8006c7a:	9b01      	ldr	r3, [sp, #4]
 8006c7c:	f847 3b04 	str.w	r3, [r7], #4
 8006c80:	eba7 0709 	sub.w	r7, r7, r9
 8006c84:	10bf      	asrs	r7, r7, #2
 8006c86:	6127      	str	r7, [r4, #16]
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f000 fb5b 	bl	8007344 <__hi0bits>
 8006c8e:	017f      	lsls	r7, r7, #5
 8006c90:	f8d8 6000 	ldr.w	r6, [r8]
 8006c94:	1a3f      	subs	r7, r7, r0
 8006c96:	42b7      	cmp	r7, r6
 8006c98:	dd62      	ble.n	8006d60 <__gethex+0x278>
 8006c9a:	1bbf      	subs	r7, r7, r6
 8006c9c:	4639      	mov	r1, r7
 8006c9e:	4620      	mov	r0, r4
 8006ca0:	f000 fef1 	bl	8007a86 <__any_on>
 8006ca4:	4682      	mov	sl, r0
 8006ca6:	b1a8      	cbz	r0, 8006cd4 <__gethex+0x1ec>
 8006ca8:	1e7b      	subs	r3, r7, #1
 8006caa:	1159      	asrs	r1, r3, #5
 8006cac:	f003 021f 	and.w	r2, r3, #31
 8006cb0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006cb4:	f04f 0a01 	mov.w	sl, #1
 8006cb8:	fa0a f202 	lsl.w	r2, sl, r2
 8006cbc:	420a      	tst	r2, r1
 8006cbe:	d009      	beq.n	8006cd4 <__gethex+0x1ec>
 8006cc0:	4553      	cmp	r3, sl
 8006cc2:	dd05      	ble.n	8006cd0 <__gethex+0x1e8>
 8006cc4:	1eb9      	subs	r1, r7, #2
 8006cc6:	4620      	mov	r0, r4
 8006cc8:	f000 fedd 	bl	8007a86 <__any_on>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	d144      	bne.n	8006d5a <__gethex+0x272>
 8006cd0:	f04f 0a02 	mov.w	sl, #2
 8006cd4:	4639      	mov	r1, r7
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	f7ff fe9e 	bl	8006a18 <rshift>
 8006cdc:	443d      	add	r5, r7
 8006cde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006ce2:	42ab      	cmp	r3, r5
 8006ce4:	da4a      	bge.n	8006d7c <__gethex+0x294>
 8006ce6:	9802      	ldr	r0, [sp, #8]
 8006ce8:	4621      	mov	r1, r4
 8006cea:	f000 fa79 	bl	80071e0 <_Bfree>
 8006cee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	6013      	str	r3, [r2, #0]
 8006cf4:	27a3      	movs	r7, #163	; 0xa3
 8006cf6:	e789      	b.n	8006c0c <__gethex+0x124>
 8006cf8:	1e73      	subs	r3, r6, #1
 8006cfa:	9a06      	ldr	r2, [sp, #24]
 8006cfc:	9307      	str	r3, [sp, #28]
 8006cfe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d019      	beq.n	8006d3a <__gethex+0x252>
 8006d06:	f1bb 0f20 	cmp.w	fp, #32
 8006d0a:	d107      	bne.n	8006d1c <__gethex+0x234>
 8006d0c:	9b04      	ldr	r3, [sp, #16]
 8006d0e:	9a01      	ldr	r2, [sp, #4]
 8006d10:	f843 2b04 	str.w	r2, [r3], #4
 8006d14:	9304      	str	r3, [sp, #16]
 8006d16:	2300      	movs	r3, #0
 8006d18:	9301      	str	r3, [sp, #4]
 8006d1a:	469b      	mov	fp, r3
 8006d1c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006d20:	f7ff fecc 	bl	8006abc <__hexdig_fun>
 8006d24:	9b01      	ldr	r3, [sp, #4]
 8006d26:	f000 000f 	and.w	r0, r0, #15
 8006d2a:	fa00 f00b 	lsl.w	r0, r0, fp
 8006d2e:	4303      	orrs	r3, r0
 8006d30:	9301      	str	r3, [sp, #4]
 8006d32:	f10b 0b04 	add.w	fp, fp, #4
 8006d36:	9b07      	ldr	r3, [sp, #28]
 8006d38:	e00d      	b.n	8006d56 <__gethex+0x26e>
 8006d3a:	9a08      	ldr	r2, [sp, #32]
 8006d3c:	1e73      	subs	r3, r6, #1
 8006d3e:	4413      	add	r3, r2
 8006d40:	42bb      	cmp	r3, r7
 8006d42:	d3e0      	bcc.n	8006d06 <__gethex+0x21e>
 8006d44:	4618      	mov	r0, r3
 8006d46:	9903      	ldr	r1, [sp, #12]
 8006d48:	9309      	str	r3, [sp, #36]	; 0x24
 8006d4a:	4652      	mov	r2, sl
 8006d4c:	f001 fc8e 	bl	800866c <strncmp>
 8006d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d52:	2800      	cmp	r0, #0
 8006d54:	d1d7      	bne.n	8006d06 <__gethex+0x21e>
 8006d56:	461e      	mov	r6, r3
 8006d58:	e78c      	b.n	8006c74 <__gethex+0x18c>
 8006d5a:	f04f 0a03 	mov.w	sl, #3
 8006d5e:	e7b9      	b.n	8006cd4 <__gethex+0x1ec>
 8006d60:	da09      	bge.n	8006d76 <__gethex+0x28e>
 8006d62:	1bf7      	subs	r7, r6, r7
 8006d64:	4621      	mov	r1, r4
 8006d66:	9802      	ldr	r0, [sp, #8]
 8006d68:	463a      	mov	r2, r7
 8006d6a:	f000 fc51 	bl	8007610 <__lshift>
 8006d6e:	1bed      	subs	r5, r5, r7
 8006d70:	4604      	mov	r4, r0
 8006d72:	f100 0914 	add.w	r9, r0, #20
 8006d76:	f04f 0a00 	mov.w	sl, #0
 8006d7a:	e7b0      	b.n	8006cde <__gethex+0x1f6>
 8006d7c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006d80:	42a8      	cmp	r0, r5
 8006d82:	dd71      	ble.n	8006e68 <__gethex+0x380>
 8006d84:	1b45      	subs	r5, r0, r5
 8006d86:	42ae      	cmp	r6, r5
 8006d88:	dc35      	bgt.n	8006df6 <__gethex+0x30e>
 8006d8a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006d8e:	2b02      	cmp	r3, #2
 8006d90:	d029      	beq.n	8006de6 <__gethex+0x2fe>
 8006d92:	2b03      	cmp	r3, #3
 8006d94:	d02b      	beq.n	8006dee <__gethex+0x306>
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d11c      	bne.n	8006dd4 <__gethex+0x2ec>
 8006d9a:	42ae      	cmp	r6, r5
 8006d9c:	d11a      	bne.n	8006dd4 <__gethex+0x2ec>
 8006d9e:	2e01      	cmp	r6, #1
 8006da0:	d112      	bne.n	8006dc8 <__gethex+0x2e0>
 8006da2:	9a05      	ldr	r2, [sp, #20]
 8006da4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006da8:	6013      	str	r3, [r2, #0]
 8006daa:	2301      	movs	r3, #1
 8006dac:	6123      	str	r3, [r4, #16]
 8006dae:	f8c9 3000 	str.w	r3, [r9]
 8006db2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006db4:	2762      	movs	r7, #98	; 0x62
 8006db6:	601c      	str	r4, [r3, #0]
 8006db8:	e728      	b.n	8006c0c <__gethex+0x124>
 8006dba:	bf00      	nop
 8006dbc:	0800ad98 	.word	0x0800ad98
 8006dc0:	0800ad20 	.word	0x0800ad20
 8006dc4:	0800ad31 	.word	0x0800ad31
 8006dc8:	1e71      	subs	r1, r6, #1
 8006dca:	4620      	mov	r0, r4
 8006dcc:	f000 fe5b 	bl	8007a86 <__any_on>
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	d1e6      	bne.n	8006da2 <__gethex+0x2ba>
 8006dd4:	9802      	ldr	r0, [sp, #8]
 8006dd6:	4621      	mov	r1, r4
 8006dd8:	f000 fa02 	bl	80071e0 <_Bfree>
 8006ddc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006dde:	2300      	movs	r3, #0
 8006de0:	6013      	str	r3, [r2, #0]
 8006de2:	2750      	movs	r7, #80	; 0x50
 8006de4:	e712      	b.n	8006c0c <__gethex+0x124>
 8006de6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d1f3      	bne.n	8006dd4 <__gethex+0x2ec>
 8006dec:	e7d9      	b.n	8006da2 <__gethex+0x2ba>
 8006dee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d1d6      	bne.n	8006da2 <__gethex+0x2ba>
 8006df4:	e7ee      	b.n	8006dd4 <__gethex+0x2ec>
 8006df6:	1e6f      	subs	r7, r5, #1
 8006df8:	f1ba 0f00 	cmp.w	sl, #0
 8006dfc:	d131      	bne.n	8006e62 <__gethex+0x37a>
 8006dfe:	b127      	cbz	r7, 8006e0a <__gethex+0x322>
 8006e00:	4639      	mov	r1, r7
 8006e02:	4620      	mov	r0, r4
 8006e04:	f000 fe3f 	bl	8007a86 <__any_on>
 8006e08:	4682      	mov	sl, r0
 8006e0a:	117b      	asrs	r3, r7, #5
 8006e0c:	2101      	movs	r1, #1
 8006e0e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006e12:	f007 071f 	and.w	r7, r7, #31
 8006e16:	fa01 f707 	lsl.w	r7, r1, r7
 8006e1a:	421f      	tst	r7, r3
 8006e1c:	4629      	mov	r1, r5
 8006e1e:	4620      	mov	r0, r4
 8006e20:	bf18      	it	ne
 8006e22:	f04a 0a02 	orrne.w	sl, sl, #2
 8006e26:	1b76      	subs	r6, r6, r5
 8006e28:	f7ff fdf6 	bl	8006a18 <rshift>
 8006e2c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006e30:	2702      	movs	r7, #2
 8006e32:	f1ba 0f00 	cmp.w	sl, #0
 8006e36:	d048      	beq.n	8006eca <__gethex+0x3e2>
 8006e38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006e3c:	2b02      	cmp	r3, #2
 8006e3e:	d015      	beq.n	8006e6c <__gethex+0x384>
 8006e40:	2b03      	cmp	r3, #3
 8006e42:	d017      	beq.n	8006e74 <__gethex+0x38c>
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d109      	bne.n	8006e5c <__gethex+0x374>
 8006e48:	f01a 0f02 	tst.w	sl, #2
 8006e4c:	d006      	beq.n	8006e5c <__gethex+0x374>
 8006e4e:	f8d9 0000 	ldr.w	r0, [r9]
 8006e52:	ea4a 0a00 	orr.w	sl, sl, r0
 8006e56:	f01a 0f01 	tst.w	sl, #1
 8006e5a:	d10e      	bne.n	8006e7a <__gethex+0x392>
 8006e5c:	f047 0710 	orr.w	r7, r7, #16
 8006e60:	e033      	b.n	8006eca <__gethex+0x3e2>
 8006e62:	f04f 0a01 	mov.w	sl, #1
 8006e66:	e7d0      	b.n	8006e0a <__gethex+0x322>
 8006e68:	2701      	movs	r7, #1
 8006e6a:	e7e2      	b.n	8006e32 <__gethex+0x34a>
 8006e6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e6e:	f1c3 0301 	rsb	r3, r3, #1
 8006e72:	9315      	str	r3, [sp, #84]	; 0x54
 8006e74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d0f0      	beq.n	8006e5c <__gethex+0x374>
 8006e7a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006e7e:	f104 0314 	add.w	r3, r4, #20
 8006e82:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006e86:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006e8a:	f04f 0c00 	mov.w	ip, #0
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e94:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8006e98:	d01c      	beq.n	8006ed4 <__gethex+0x3ec>
 8006e9a:	3201      	adds	r2, #1
 8006e9c:	6002      	str	r2, [r0, #0]
 8006e9e:	2f02      	cmp	r7, #2
 8006ea0:	f104 0314 	add.w	r3, r4, #20
 8006ea4:	d13d      	bne.n	8006f22 <__gethex+0x43a>
 8006ea6:	f8d8 2000 	ldr.w	r2, [r8]
 8006eaa:	3a01      	subs	r2, #1
 8006eac:	42b2      	cmp	r2, r6
 8006eae:	d10a      	bne.n	8006ec6 <__gethex+0x3de>
 8006eb0:	1171      	asrs	r1, r6, #5
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006eb8:	f006 061f 	and.w	r6, r6, #31
 8006ebc:	fa02 f606 	lsl.w	r6, r2, r6
 8006ec0:	421e      	tst	r6, r3
 8006ec2:	bf18      	it	ne
 8006ec4:	4617      	movne	r7, r2
 8006ec6:	f047 0720 	orr.w	r7, r7, #32
 8006eca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ecc:	601c      	str	r4, [r3, #0]
 8006ece:	9b05      	ldr	r3, [sp, #20]
 8006ed0:	601d      	str	r5, [r3, #0]
 8006ed2:	e69b      	b.n	8006c0c <__gethex+0x124>
 8006ed4:	4299      	cmp	r1, r3
 8006ed6:	f843 cc04 	str.w	ip, [r3, #-4]
 8006eda:	d8d8      	bhi.n	8006e8e <__gethex+0x3a6>
 8006edc:	68a3      	ldr	r3, [r4, #8]
 8006ede:	459b      	cmp	fp, r3
 8006ee0:	db17      	blt.n	8006f12 <__gethex+0x42a>
 8006ee2:	6861      	ldr	r1, [r4, #4]
 8006ee4:	9802      	ldr	r0, [sp, #8]
 8006ee6:	3101      	adds	r1, #1
 8006ee8:	f000 f93a 	bl	8007160 <_Balloc>
 8006eec:	4681      	mov	r9, r0
 8006eee:	b918      	cbnz	r0, 8006ef8 <__gethex+0x410>
 8006ef0:	4b1a      	ldr	r3, [pc, #104]	; (8006f5c <__gethex+0x474>)
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	2184      	movs	r1, #132	; 0x84
 8006ef6:	e6ac      	b.n	8006c52 <__gethex+0x16a>
 8006ef8:	6922      	ldr	r2, [r4, #16]
 8006efa:	3202      	adds	r2, #2
 8006efc:	f104 010c 	add.w	r1, r4, #12
 8006f00:	0092      	lsls	r2, r2, #2
 8006f02:	300c      	adds	r0, #12
 8006f04:	f000 f91e 	bl	8007144 <memcpy>
 8006f08:	4621      	mov	r1, r4
 8006f0a:	9802      	ldr	r0, [sp, #8]
 8006f0c:	f000 f968 	bl	80071e0 <_Bfree>
 8006f10:	464c      	mov	r4, r9
 8006f12:	6923      	ldr	r3, [r4, #16]
 8006f14:	1c5a      	adds	r2, r3, #1
 8006f16:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f1a:	6122      	str	r2, [r4, #16]
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	615a      	str	r2, [r3, #20]
 8006f20:	e7bd      	b.n	8006e9e <__gethex+0x3b6>
 8006f22:	6922      	ldr	r2, [r4, #16]
 8006f24:	455a      	cmp	r2, fp
 8006f26:	dd0b      	ble.n	8006f40 <__gethex+0x458>
 8006f28:	2101      	movs	r1, #1
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	f7ff fd74 	bl	8006a18 <rshift>
 8006f30:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f34:	3501      	adds	r5, #1
 8006f36:	42ab      	cmp	r3, r5
 8006f38:	f6ff aed5 	blt.w	8006ce6 <__gethex+0x1fe>
 8006f3c:	2701      	movs	r7, #1
 8006f3e:	e7c2      	b.n	8006ec6 <__gethex+0x3de>
 8006f40:	f016 061f 	ands.w	r6, r6, #31
 8006f44:	d0fa      	beq.n	8006f3c <__gethex+0x454>
 8006f46:	4453      	add	r3, sl
 8006f48:	f1c6 0620 	rsb	r6, r6, #32
 8006f4c:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006f50:	f000 f9f8 	bl	8007344 <__hi0bits>
 8006f54:	42b0      	cmp	r0, r6
 8006f56:	dbe7      	blt.n	8006f28 <__gethex+0x440>
 8006f58:	e7f0      	b.n	8006f3c <__gethex+0x454>
 8006f5a:	bf00      	nop
 8006f5c:	0800ad20 	.word	0x0800ad20

08006f60 <L_shift>:
 8006f60:	f1c2 0208 	rsb	r2, r2, #8
 8006f64:	0092      	lsls	r2, r2, #2
 8006f66:	b570      	push	{r4, r5, r6, lr}
 8006f68:	f1c2 0620 	rsb	r6, r2, #32
 8006f6c:	6843      	ldr	r3, [r0, #4]
 8006f6e:	6804      	ldr	r4, [r0, #0]
 8006f70:	fa03 f506 	lsl.w	r5, r3, r6
 8006f74:	432c      	orrs	r4, r5
 8006f76:	40d3      	lsrs	r3, r2
 8006f78:	6004      	str	r4, [r0, #0]
 8006f7a:	f840 3f04 	str.w	r3, [r0, #4]!
 8006f7e:	4288      	cmp	r0, r1
 8006f80:	d3f4      	bcc.n	8006f6c <L_shift+0xc>
 8006f82:	bd70      	pop	{r4, r5, r6, pc}

08006f84 <__match>:
 8006f84:	b530      	push	{r4, r5, lr}
 8006f86:	6803      	ldr	r3, [r0, #0]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f8e:	b914      	cbnz	r4, 8006f96 <__match+0x12>
 8006f90:	6003      	str	r3, [r0, #0]
 8006f92:	2001      	movs	r0, #1
 8006f94:	bd30      	pop	{r4, r5, pc}
 8006f96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f9a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006f9e:	2d19      	cmp	r5, #25
 8006fa0:	bf98      	it	ls
 8006fa2:	3220      	addls	r2, #32
 8006fa4:	42a2      	cmp	r2, r4
 8006fa6:	d0f0      	beq.n	8006f8a <__match+0x6>
 8006fa8:	2000      	movs	r0, #0
 8006faa:	e7f3      	b.n	8006f94 <__match+0x10>

08006fac <__hexnan>:
 8006fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb0:	680b      	ldr	r3, [r1, #0]
 8006fb2:	115e      	asrs	r6, r3, #5
 8006fb4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006fb8:	f013 031f 	ands.w	r3, r3, #31
 8006fbc:	b087      	sub	sp, #28
 8006fbe:	bf18      	it	ne
 8006fc0:	3604      	addne	r6, #4
 8006fc2:	2500      	movs	r5, #0
 8006fc4:	1f37      	subs	r7, r6, #4
 8006fc6:	4690      	mov	r8, r2
 8006fc8:	6802      	ldr	r2, [r0, #0]
 8006fca:	9301      	str	r3, [sp, #4]
 8006fcc:	4682      	mov	sl, r0
 8006fce:	f846 5c04 	str.w	r5, [r6, #-4]
 8006fd2:	46b9      	mov	r9, r7
 8006fd4:	463c      	mov	r4, r7
 8006fd6:	9502      	str	r5, [sp, #8]
 8006fd8:	46ab      	mov	fp, r5
 8006fda:	7851      	ldrb	r1, [r2, #1]
 8006fdc:	1c53      	adds	r3, r2, #1
 8006fde:	9303      	str	r3, [sp, #12]
 8006fe0:	b341      	cbz	r1, 8007034 <__hexnan+0x88>
 8006fe2:	4608      	mov	r0, r1
 8006fe4:	9205      	str	r2, [sp, #20]
 8006fe6:	9104      	str	r1, [sp, #16]
 8006fe8:	f7ff fd68 	bl	8006abc <__hexdig_fun>
 8006fec:	2800      	cmp	r0, #0
 8006fee:	d14f      	bne.n	8007090 <__hexnan+0xe4>
 8006ff0:	9904      	ldr	r1, [sp, #16]
 8006ff2:	9a05      	ldr	r2, [sp, #20]
 8006ff4:	2920      	cmp	r1, #32
 8006ff6:	d818      	bhi.n	800702a <__hexnan+0x7e>
 8006ff8:	9b02      	ldr	r3, [sp, #8]
 8006ffa:	459b      	cmp	fp, r3
 8006ffc:	dd13      	ble.n	8007026 <__hexnan+0x7a>
 8006ffe:	454c      	cmp	r4, r9
 8007000:	d206      	bcs.n	8007010 <__hexnan+0x64>
 8007002:	2d07      	cmp	r5, #7
 8007004:	dc04      	bgt.n	8007010 <__hexnan+0x64>
 8007006:	462a      	mov	r2, r5
 8007008:	4649      	mov	r1, r9
 800700a:	4620      	mov	r0, r4
 800700c:	f7ff ffa8 	bl	8006f60 <L_shift>
 8007010:	4544      	cmp	r4, r8
 8007012:	d950      	bls.n	80070b6 <__hexnan+0x10a>
 8007014:	2300      	movs	r3, #0
 8007016:	f1a4 0904 	sub.w	r9, r4, #4
 800701a:	f844 3c04 	str.w	r3, [r4, #-4]
 800701e:	f8cd b008 	str.w	fp, [sp, #8]
 8007022:	464c      	mov	r4, r9
 8007024:	461d      	mov	r5, r3
 8007026:	9a03      	ldr	r2, [sp, #12]
 8007028:	e7d7      	b.n	8006fda <__hexnan+0x2e>
 800702a:	2929      	cmp	r1, #41	; 0x29
 800702c:	d156      	bne.n	80070dc <__hexnan+0x130>
 800702e:	3202      	adds	r2, #2
 8007030:	f8ca 2000 	str.w	r2, [sl]
 8007034:	f1bb 0f00 	cmp.w	fp, #0
 8007038:	d050      	beq.n	80070dc <__hexnan+0x130>
 800703a:	454c      	cmp	r4, r9
 800703c:	d206      	bcs.n	800704c <__hexnan+0xa0>
 800703e:	2d07      	cmp	r5, #7
 8007040:	dc04      	bgt.n	800704c <__hexnan+0xa0>
 8007042:	462a      	mov	r2, r5
 8007044:	4649      	mov	r1, r9
 8007046:	4620      	mov	r0, r4
 8007048:	f7ff ff8a 	bl	8006f60 <L_shift>
 800704c:	4544      	cmp	r4, r8
 800704e:	d934      	bls.n	80070ba <__hexnan+0x10e>
 8007050:	f1a8 0204 	sub.w	r2, r8, #4
 8007054:	4623      	mov	r3, r4
 8007056:	f853 1b04 	ldr.w	r1, [r3], #4
 800705a:	f842 1f04 	str.w	r1, [r2, #4]!
 800705e:	429f      	cmp	r7, r3
 8007060:	d2f9      	bcs.n	8007056 <__hexnan+0xaa>
 8007062:	1b3b      	subs	r3, r7, r4
 8007064:	f023 0303 	bic.w	r3, r3, #3
 8007068:	3304      	adds	r3, #4
 800706a:	3401      	adds	r4, #1
 800706c:	3e03      	subs	r6, #3
 800706e:	42b4      	cmp	r4, r6
 8007070:	bf88      	it	hi
 8007072:	2304      	movhi	r3, #4
 8007074:	4443      	add	r3, r8
 8007076:	2200      	movs	r2, #0
 8007078:	f843 2b04 	str.w	r2, [r3], #4
 800707c:	429f      	cmp	r7, r3
 800707e:	d2fb      	bcs.n	8007078 <__hexnan+0xcc>
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	b91b      	cbnz	r3, 800708c <__hexnan+0xe0>
 8007084:	4547      	cmp	r7, r8
 8007086:	d127      	bne.n	80070d8 <__hexnan+0x12c>
 8007088:	2301      	movs	r3, #1
 800708a:	603b      	str	r3, [r7, #0]
 800708c:	2005      	movs	r0, #5
 800708e:	e026      	b.n	80070de <__hexnan+0x132>
 8007090:	3501      	adds	r5, #1
 8007092:	2d08      	cmp	r5, #8
 8007094:	f10b 0b01 	add.w	fp, fp, #1
 8007098:	dd06      	ble.n	80070a8 <__hexnan+0xfc>
 800709a:	4544      	cmp	r4, r8
 800709c:	d9c3      	bls.n	8007026 <__hexnan+0x7a>
 800709e:	2300      	movs	r3, #0
 80070a0:	f844 3c04 	str.w	r3, [r4, #-4]
 80070a4:	2501      	movs	r5, #1
 80070a6:	3c04      	subs	r4, #4
 80070a8:	6822      	ldr	r2, [r4, #0]
 80070aa:	f000 000f 	and.w	r0, r0, #15
 80070ae:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80070b2:	6022      	str	r2, [r4, #0]
 80070b4:	e7b7      	b.n	8007026 <__hexnan+0x7a>
 80070b6:	2508      	movs	r5, #8
 80070b8:	e7b5      	b.n	8007026 <__hexnan+0x7a>
 80070ba:	9b01      	ldr	r3, [sp, #4]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d0df      	beq.n	8007080 <__hexnan+0xd4>
 80070c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80070c4:	f1c3 0320 	rsb	r3, r3, #32
 80070c8:	fa22 f303 	lsr.w	r3, r2, r3
 80070cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80070d0:	401a      	ands	r2, r3
 80070d2:	f846 2c04 	str.w	r2, [r6, #-4]
 80070d6:	e7d3      	b.n	8007080 <__hexnan+0xd4>
 80070d8:	3f04      	subs	r7, #4
 80070da:	e7d1      	b.n	8007080 <__hexnan+0xd4>
 80070dc:	2004      	movs	r0, #4
 80070de:	b007      	add	sp, #28
 80070e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080070e4 <_localeconv_r>:
 80070e4:	4800      	ldr	r0, [pc, #0]	; (80070e8 <_localeconv_r+0x4>)
 80070e6:	4770      	bx	lr
 80070e8:	2000019c 	.word	0x2000019c

080070ec <_lseek_r>:
 80070ec:	b538      	push	{r3, r4, r5, lr}
 80070ee:	4d07      	ldr	r5, [pc, #28]	; (800710c <_lseek_r+0x20>)
 80070f0:	4604      	mov	r4, r0
 80070f2:	4608      	mov	r0, r1
 80070f4:	4611      	mov	r1, r2
 80070f6:	2200      	movs	r2, #0
 80070f8:	602a      	str	r2, [r5, #0]
 80070fa:	461a      	mov	r2, r3
 80070fc:	f002 f8da 	bl	80092b4 <_lseek>
 8007100:	1c43      	adds	r3, r0, #1
 8007102:	d102      	bne.n	800710a <_lseek_r+0x1e>
 8007104:	682b      	ldr	r3, [r5, #0]
 8007106:	b103      	cbz	r3, 800710a <_lseek_r+0x1e>
 8007108:	6023      	str	r3, [r4, #0]
 800710a:	bd38      	pop	{r3, r4, r5, pc}
 800710c:	20003cf0 	.word	0x20003cf0

08007110 <malloc>:
 8007110:	4b02      	ldr	r3, [pc, #8]	; (800711c <malloc+0xc>)
 8007112:	4601      	mov	r1, r0
 8007114:	6818      	ldr	r0, [r3, #0]
 8007116:	f000 bd55 	b.w	8007bc4 <_malloc_r>
 800711a:	bf00      	nop
 800711c:	20000044 	.word	0x20000044

08007120 <__ascii_mbtowc>:
 8007120:	b082      	sub	sp, #8
 8007122:	b901      	cbnz	r1, 8007126 <__ascii_mbtowc+0x6>
 8007124:	a901      	add	r1, sp, #4
 8007126:	b142      	cbz	r2, 800713a <__ascii_mbtowc+0x1a>
 8007128:	b14b      	cbz	r3, 800713e <__ascii_mbtowc+0x1e>
 800712a:	7813      	ldrb	r3, [r2, #0]
 800712c:	600b      	str	r3, [r1, #0]
 800712e:	7812      	ldrb	r2, [r2, #0]
 8007130:	1e10      	subs	r0, r2, #0
 8007132:	bf18      	it	ne
 8007134:	2001      	movne	r0, #1
 8007136:	b002      	add	sp, #8
 8007138:	4770      	bx	lr
 800713a:	4610      	mov	r0, r2
 800713c:	e7fb      	b.n	8007136 <__ascii_mbtowc+0x16>
 800713e:	f06f 0001 	mvn.w	r0, #1
 8007142:	e7f8      	b.n	8007136 <__ascii_mbtowc+0x16>

08007144 <memcpy>:
 8007144:	440a      	add	r2, r1
 8007146:	4291      	cmp	r1, r2
 8007148:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800714c:	d100      	bne.n	8007150 <memcpy+0xc>
 800714e:	4770      	bx	lr
 8007150:	b510      	push	{r4, lr}
 8007152:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007156:	f803 4f01 	strb.w	r4, [r3, #1]!
 800715a:	4291      	cmp	r1, r2
 800715c:	d1f9      	bne.n	8007152 <memcpy+0xe>
 800715e:	bd10      	pop	{r4, pc}

08007160 <_Balloc>:
 8007160:	b570      	push	{r4, r5, r6, lr}
 8007162:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007164:	4604      	mov	r4, r0
 8007166:	460d      	mov	r5, r1
 8007168:	b976      	cbnz	r6, 8007188 <_Balloc+0x28>
 800716a:	2010      	movs	r0, #16
 800716c:	f7ff ffd0 	bl	8007110 <malloc>
 8007170:	4602      	mov	r2, r0
 8007172:	6260      	str	r0, [r4, #36]	; 0x24
 8007174:	b920      	cbnz	r0, 8007180 <_Balloc+0x20>
 8007176:	4b18      	ldr	r3, [pc, #96]	; (80071d8 <_Balloc+0x78>)
 8007178:	4818      	ldr	r0, [pc, #96]	; (80071dc <_Balloc+0x7c>)
 800717a:	2166      	movs	r1, #102	; 0x66
 800717c:	f001 fb46 	bl	800880c <__assert_func>
 8007180:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007184:	6006      	str	r6, [r0, #0]
 8007186:	60c6      	str	r6, [r0, #12]
 8007188:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800718a:	68f3      	ldr	r3, [r6, #12]
 800718c:	b183      	cbz	r3, 80071b0 <_Balloc+0x50>
 800718e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007190:	68db      	ldr	r3, [r3, #12]
 8007192:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007196:	b9b8      	cbnz	r0, 80071c8 <_Balloc+0x68>
 8007198:	2101      	movs	r1, #1
 800719a:	fa01 f605 	lsl.w	r6, r1, r5
 800719e:	1d72      	adds	r2, r6, #5
 80071a0:	0092      	lsls	r2, r2, #2
 80071a2:	4620      	mov	r0, r4
 80071a4:	f000 fc90 	bl	8007ac8 <_calloc_r>
 80071a8:	b160      	cbz	r0, 80071c4 <_Balloc+0x64>
 80071aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80071ae:	e00e      	b.n	80071ce <_Balloc+0x6e>
 80071b0:	2221      	movs	r2, #33	; 0x21
 80071b2:	2104      	movs	r1, #4
 80071b4:	4620      	mov	r0, r4
 80071b6:	f000 fc87 	bl	8007ac8 <_calloc_r>
 80071ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071bc:	60f0      	str	r0, [r6, #12]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d1e4      	bne.n	800718e <_Balloc+0x2e>
 80071c4:	2000      	movs	r0, #0
 80071c6:	bd70      	pop	{r4, r5, r6, pc}
 80071c8:	6802      	ldr	r2, [r0, #0]
 80071ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071ce:	2300      	movs	r3, #0
 80071d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071d4:	e7f7      	b.n	80071c6 <_Balloc+0x66>
 80071d6:	bf00      	nop
 80071d8:	0800acae 	.word	0x0800acae
 80071dc:	0800adac 	.word	0x0800adac

080071e0 <_Bfree>:
 80071e0:	b570      	push	{r4, r5, r6, lr}
 80071e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80071e4:	4605      	mov	r5, r0
 80071e6:	460c      	mov	r4, r1
 80071e8:	b976      	cbnz	r6, 8007208 <_Bfree+0x28>
 80071ea:	2010      	movs	r0, #16
 80071ec:	f7ff ff90 	bl	8007110 <malloc>
 80071f0:	4602      	mov	r2, r0
 80071f2:	6268      	str	r0, [r5, #36]	; 0x24
 80071f4:	b920      	cbnz	r0, 8007200 <_Bfree+0x20>
 80071f6:	4b09      	ldr	r3, [pc, #36]	; (800721c <_Bfree+0x3c>)
 80071f8:	4809      	ldr	r0, [pc, #36]	; (8007220 <_Bfree+0x40>)
 80071fa:	218a      	movs	r1, #138	; 0x8a
 80071fc:	f001 fb06 	bl	800880c <__assert_func>
 8007200:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007204:	6006      	str	r6, [r0, #0]
 8007206:	60c6      	str	r6, [r0, #12]
 8007208:	b13c      	cbz	r4, 800721a <_Bfree+0x3a>
 800720a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800720c:	6862      	ldr	r2, [r4, #4]
 800720e:	68db      	ldr	r3, [r3, #12]
 8007210:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007214:	6021      	str	r1, [r4, #0]
 8007216:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800721a:	bd70      	pop	{r4, r5, r6, pc}
 800721c:	0800acae 	.word	0x0800acae
 8007220:	0800adac 	.word	0x0800adac

08007224 <__multadd>:
 8007224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007228:	690d      	ldr	r5, [r1, #16]
 800722a:	4607      	mov	r7, r0
 800722c:	460c      	mov	r4, r1
 800722e:	461e      	mov	r6, r3
 8007230:	f101 0c14 	add.w	ip, r1, #20
 8007234:	2000      	movs	r0, #0
 8007236:	f8dc 3000 	ldr.w	r3, [ip]
 800723a:	b299      	uxth	r1, r3
 800723c:	fb02 6101 	mla	r1, r2, r1, r6
 8007240:	0c1e      	lsrs	r6, r3, #16
 8007242:	0c0b      	lsrs	r3, r1, #16
 8007244:	fb02 3306 	mla	r3, r2, r6, r3
 8007248:	b289      	uxth	r1, r1
 800724a:	3001      	adds	r0, #1
 800724c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007250:	4285      	cmp	r5, r0
 8007252:	f84c 1b04 	str.w	r1, [ip], #4
 8007256:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800725a:	dcec      	bgt.n	8007236 <__multadd+0x12>
 800725c:	b30e      	cbz	r6, 80072a2 <__multadd+0x7e>
 800725e:	68a3      	ldr	r3, [r4, #8]
 8007260:	42ab      	cmp	r3, r5
 8007262:	dc19      	bgt.n	8007298 <__multadd+0x74>
 8007264:	6861      	ldr	r1, [r4, #4]
 8007266:	4638      	mov	r0, r7
 8007268:	3101      	adds	r1, #1
 800726a:	f7ff ff79 	bl	8007160 <_Balloc>
 800726e:	4680      	mov	r8, r0
 8007270:	b928      	cbnz	r0, 800727e <__multadd+0x5a>
 8007272:	4602      	mov	r2, r0
 8007274:	4b0c      	ldr	r3, [pc, #48]	; (80072a8 <__multadd+0x84>)
 8007276:	480d      	ldr	r0, [pc, #52]	; (80072ac <__multadd+0x88>)
 8007278:	21b5      	movs	r1, #181	; 0xb5
 800727a:	f001 fac7 	bl	800880c <__assert_func>
 800727e:	6922      	ldr	r2, [r4, #16]
 8007280:	3202      	adds	r2, #2
 8007282:	f104 010c 	add.w	r1, r4, #12
 8007286:	0092      	lsls	r2, r2, #2
 8007288:	300c      	adds	r0, #12
 800728a:	f7ff ff5b 	bl	8007144 <memcpy>
 800728e:	4621      	mov	r1, r4
 8007290:	4638      	mov	r0, r7
 8007292:	f7ff ffa5 	bl	80071e0 <_Bfree>
 8007296:	4644      	mov	r4, r8
 8007298:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800729c:	3501      	adds	r5, #1
 800729e:	615e      	str	r6, [r3, #20]
 80072a0:	6125      	str	r5, [r4, #16]
 80072a2:	4620      	mov	r0, r4
 80072a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072a8:	0800ad20 	.word	0x0800ad20
 80072ac:	0800adac 	.word	0x0800adac

080072b0 <__s2b>:
 80072b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072b4:	460c      	mov	r4, r1
 80072b6:	4615      	mov	r5, r2
 80072b8:	461f      	mov	r7, r3
 80072ba:	2209      	movs	r2, #9
 80072bc:	3308      	adds	r3, #8
 80072be:	4606      	mov	r6, r0
 80072c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80072c4:	2100      	movs	r1, #0
 80072c6:	2201      	movs	r2, #1
 80072c8:	429a      	cmp	r2, r3
 80072ca:	db09      	blt.n	80072e0 <__s2b+0x30>
 80072cc:	4630      	mov	r0, r6
 80072ce:	f7ff ff47 	bl	8007160 <_Balloc>
 80072d2:	b940      	cbnz	r0, 80072e6 <__s2b+0x36>
 80072d4:	4602      	mov	r2, r0
 80072d6:	4b19      	ldr	r3, [pc, #100]	; (800733c <__s2b+0x8c>)
 80072d8:	4819      	ldr	r0, [pc, #100]	; (8007340 <__s2b+0x90>)
 80072da:	21ce      	movs	r1, #206	; 0xce
 80072dc:	f001 fa96 	bl	800880c <__assert_func>
 80072e0:	0052      	lsls	r2, r2, #1
 80072e2:	3101      	adds	r1, #1
 80072e4:	e7f0      	b.n	80072c8 <__s2b+0x18>
 80072e6:	9b08      	ldr	r3, [sp, #32]
 80072e8:	6143      	str	r3, [r0, #20]
 80072ea:	2d09      	cmp	r5, #9
 80072ec:	f04f 0301 	mov.w	r3, #1
 80072f0:	6103      	str	r3, [r0, #16]
 80072f2:	dd16      	ble.n	8007322 <__s2b+0x72>
 80072f4:	f104 0909 	add.w	r9, r4, #9
 80072f8:	46c8      	mov	r8, r9
 80072fa:	442c      	add	r4, r5
 80072fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007300:	4601      	mov	r1, r0
 8007302:	3b30      	subs	r3, #48	; 0x30
 8007304:	220a      	movs	r2, #10
 8007306:	4630      	mov	r0, r6
 8007308:	f7ff ff8c 	bl	8007224 <__multadd>
 800730c:	45a0      	cmp	r8, r4
 800730e:	d1f5      	bne.n	80072fc <__s2b+0x4c>
 8007310:	f1a5 0408 	sub.w	r4, r5, #8
 8007314:	444c      	add	r4, r9
 8007316:	1b2d      	subs	r5, r5, r4
 8007318:	1963      	adds	r3, r4, r5
 800731a:	42bb      	cmp	r3, r7
 800731c:	db04      	blt.n	8007328 <__s2b+0x78>
 800731e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007322:	340a      	adds	r4, #10
 8007324:	2509      	movs	r5, #9
 8007326:	e7f6      	b.n	8007316 <__s2b+0x66>
 8007328:	f814 3b01 	ldrb.w	r3, [r4], #1
 800732c:	4601      	mov	r1, r0
 800732e:	3b30      	subs	r3, #48	; 0x30
 8007330:	220a      	movs	r2, #10
 8007332:	4630      	mov	r0, r6
 8007334:	f7ff ff76 	bl	8007224 <__multadd>
 8007338:	e7ee      	b.n	8007318 <__s2b+0x68>
 800733a:	bf00      	nop
 800733c:	0800ad20 	.word	0x0800ad20
 8007340:	0800adac 	.word	0x0800adac

08007344 <__hi0bits>:
 8007344:	0c02      	lsrs	r2, r0, #16
 8007346:	0412      	lsls	r2, r2, #16
 8007348:	4603      	mov	r3, r0
 800734a:	b9ca      	cbnz	r2, 8007380 <__hi0bits+0x3c>
 800734c:	0403      	lsls	r3, r0, #16
 800734e:	2010      	movs	r0, #16
 8007350:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007354:	bf04      	itt	eq
 8007356:	021b      	lsleq	r3, r3, #8
 8007358:	3008      	addeq	r0, #8
 800735a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800735e:	bf04      	itt	eq
 8007360:	011b      	lsleq	r3, r3, #4
 8007362:	3004      	addeq	r0, #4
 8007364:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007368:	bf04      	itt	eq
 800736a:	009b      	lsleq	r3, r3, #2
 800736c:	3002      	addeq	r0, #2
 800736e:	2b00      	cmp	r3, #0
 8007370:	db05      	blt.n	800737e <__hi0bits+0x3a>
 8007372:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007376:	f100 0001 	add.w	r0, r0, #1
 800737a:	bf08      	it	eq
 800737c:	2020      	moveq	r0, #32
 800737e:	4770      	bx	lr
 8007380:	2000      	movs	r0, #0
 8007382:	e7e5      	b.n	8007350 <__hi0bits+0xc>

08007384 <__lo0bits>:
 8007384:	6803      	ldr	r3, [r0, #0]
 8007386:	4602      	mov	r2, r0
 8007388:	f013 0007 	ands.w	r0, r3, #7
 800738c:	d00b      	beq.n	80073a6 <__lo0bits+0x22>
 800738e:	07d9      	lsls	r1, r3, #31
 8007390:	d421      	bmi.n	80073d6 <__lo0bits+0x52>
 8007392:	0798      	lsls	r0, r3, #30
 8007394:	bf49      	itett	mi
 8007396:	085b      	lsrmi	r3, r3, #1
 8007398:	089b      	lsrpl	r3, r3, #2
 800739a:	2001      	movmi	r0, #1
 800739c:	6013      	strmi	r3, [r2, #0]
 800739e:	bf5c      	itt	pl
 80073a0:	6013      	strpl	r3, [r2, #0]
 80073a2:	2002      	movpl	r0, #2
 80073a4:	4770      	bx	lr
 80073a6:	b299      	uxth	r1, r3
 80073a8:	b909      	cbnz	r1, 80073ae <__lo0bits+0x2a>
 80073aa:	0c1b      	lsrs	r3, r3, #16
 80073ac:	2010      	movs	r0, #16
 80073ae:	b2d9      	uxtb	r1, r3
 80073b0:	b909      	cbnz	r1, 80073b6 <__lo0bits+0x32>
 80073b2:	3008      	adds	r0, #8
 80073b4:	0a1b      	lsrs	r3, r3, #8
 80073b6:	0719      	lsls	r1, r3, #28
 80073b8:	bf04      	itt	eq
 80073ba:	091b      	lsreq	r3, r3, #4
 80073bc:	3004      	addeq	r0, #4
 80073be:	0799      	lsls	r1, r3, #30
 80073c0:	bf04      	itt	eq
 80073c2:	089b      	lsreq	r3, r3, #2
 80073c4:	3002      	addeq	r0, #2
 80073c6:	07d9      	lsls	r1, r3, #31
 80073c8:	d403      	bmi.n	80073d2 <__lo0bits+0x4e>
 80073ca:	085b      	lsrs	r3, r3, #1
 80073cc:	f100 0001 	add.w	r0, r0, #1
 80073d0:	d003      	beq.n	80073da <__lo0bits+0x56>
 80073d2:	6013      	str	r3, [r2, #0]
 80073d4:	4770      	bx	lr
 80073d6:	2000      	movs	r0, #0
 80073d8:	4770      	bx	lr
 80073da:	2020      	movs	r0, #32
 80073dc:	4770      	bx	lr
	...

080073e0 <__i2b>:
 80073e0:	b510      	push	{r4, lr}
 80073e2:	460c      	mov	r4, r1
 80073e4:	2101      	movs	r1, #1
 80073e6:	f7ff febb 	bl	8007160 <_Balloc>
 80073ea:	4602      	mov	r2, r0
 80073ec:	b928      	cbnz	r0, 80073fa <__i2b+0x1a>
 80073ee:	4b05      	ldr	r3, [pc, #20]	; (8007404 <__i2b+0x24>)
 80073f0:	4805      	ldr	r0, [pc, #20]	; (8007408 <__i2b+0x28>)
 80073f2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80073f6:	f001 fa09 	bl	800880c <__assert_func>
 80073fa:	2301      	movs	r3, #1
 80073fc:	6144      	str	r4, [r0, #20]
 80073fe:	6103      	str	r3, [r0, #16]
 8007400:	bd10      	pop	{r4, pc}
 8007402:	bf00      	nop
 8007404:	0800ad20 	.word	0x0800ad20
 8007408:	0800adac 	.word	0x0800adac

0800740c <__multiply>:
 800740c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007410:	4691      	mov	r9, r2
 8007412:	690a      	ldr	r2, [r1, #16]
 8007414:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007418:	429a      	cmp	r2, r3
 800741a:	bfb8      	it	lt
 800741c:	460b      	movlt	r3, r1
 800741e:	460c      	mov	r4, r1
 8007420:	bfbc      	itt	lt
 8007422:	464c      	movlt	r4, r9
 8007424:	4699      	movlt	r9, r3
 8007426:	6927      	ldr	r7, [r4, #16]
 8007428:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800742c:	68a3      	ldr	r3, [r4, #8]
 800742e:	6861      	ldr	r1, [r4, #4]
 8007430:	eb07 060a 	add.w	r6, r7, sl
 8007434:	42b3      	cmp	r3, r6
 8007436:	b085      	sub	sp, #20
 8007438:	bfb8      	it	lt
 800743a:	3101      	addlt	r1, #1
 800743c:	f7ff fe90 	bl	8007160 <_Balloc>
 8007440:	b930      	cbnz	r0, 8007450 <__multiply+0x44>
 8007442:	4602      	mov	r2, r0
 8007444:	4b43      	ldr	r3, [pc, #268]	; (8007554 <__multiply+0x148>)
 8007446:	4844      	ldr	r0, [pc, #272]	; (8007558 <__multiply+0x14c>)
 8007448:	f240 115d 	movw	r1, #349	; 0x15d
 800744c:	f001 f9de 	bl	800880c <__assert_func>
 8007450:	f100 0514 	add.w	r5, r0, #20
 8007454:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007458:	462b      	mov	r3, r5
 800745a:	2200      	movs	r2, #0
 800745c:	4543      	cmp	r3, r8
 800745e:	d321      	bcc.n	80074a4 <__multiply+0x98>
 8007460:	f104 0314 	add.w	r3, r4, #20
 8007464:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007468:	f109 0314 	add.w	r3, r9, #20
 800746c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007470:	9202      	str	r2, [sp, #8]
 8007472:	1b3a      	subs	r2, r7, r4
 8007474:	3a15      	subs	r2, #21
 8007476:	f022 0203 	bic.w	r2, r2, #3
 800747a:	3204      	adds	r2, #4
 800747c:	f104 0115 	add.w	r1, r4, #21
 8007480:	428f      	cmp	r7, r1
 8007482:	bf38      	it	cc
 8007484:	2204      	movcc	r2, #4
 8007486:	9201      	str	r2, [sp, #4]
 8007488:	9a02      	ldr	r2, [sp, #8]
 800748a:	9303      	str	r3, [sp, #12]
 800748c:	429a      	cmp	r2, r3
 800748e:	d80c      	bhi.n	80074aa <__multiply+0x9e>
 8007490:	2e00      	cmp	r6, #0
 8007492:	dd03      	ble.n	800749c <__multiply+0x90>
 8007494:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007498:	2b00      	cmp	r3, #0
 800749a:	d059      	beq.n	8007550 <__multiply+0x144>
 800749c:	6106      	str	r6, [r0, #16]
 800749e:	b005      	add	sp, #20
 80074a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a4:	f843 2b04 	str.w	r2, [r3], #4
 80074a8:	e7d8      	b.n	800745c <__multiply+0x50>
 80074aa:	f8b3 a000 	ldrh.w	sl, [r3]
 80074ae:	f1ba 0f00 	cmp.w	sl, #0
 80074b2:	d023      	beq.n	80074fc <__multiply+0xf0>
 80074b4:	f104 0e14 	add.w	lr, r4, #20
 80074b8:	46a9      	mov	r9, r5
 80074ba:	f04f 0c00 	mov.w	ip, #0
 80074be:	f85e 2b04 	ldr.w	r2, [lr], #4
 80074c2:	f8d9 1000 	ldr.w	r1, [r9]
 80074c6:	fa1f fb82 	uxth.w	fp, r2
 80074ca:	b289      	uxth	r1, r1
 80074cc:	fb0a 110b 	mla	r1, sl, fp, r1
 80074d0:	4461      	add	r1, ip
 80074d2:	f8d9 c000 	ldr.w	ip, [r9]
 80074d6:	0c12      	lsrs	r2, r2, #16
 80074d8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80074dc:	fb0a c202 	mla	r2, sl, r2, ip
 80074e0:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80074e4:	b289      	uxth	r1, r1
 80074e6:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80074ea:	4577      	cmp	r7, lr
 80074ec:	f849 1b04 	str.w	r1, [r9], #4
 80074f0:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80074f4:	d8e3      	bhi.n	80074be <__multiply+0xb2>
 80074f6:	9a01      	ldr	r2, [sp, #4]
 80074f8:	f845 c002 	str.w	ip, [r5, r2]
 80074fc:	9a03      	ldr	r2, [sp, #12]
 80074fe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007502:	3304      	adds	r3, #4
 8007504:	f1b9 0f00 	cmp.w	r9, #0
 8007508:	d020      	beq.n	800754c <__multiply+0x140>
 800750a:	6829      	ldr	r1, [r5, #0]
 800750c:	f104 0c14 	add.w	ip, r4, #20
 8007510:	46ae      	mov	lr, r5
 8007512:	f04f 0a00 	mov.w	sl, #0
 8007516:	f8bc b000 	ldrh.w	fp, [ip]
 800751a:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800751e:	fb09 220b 	mla	r2, r9, fp, r2
 8007522:	4492      	add	sl, r2
 8007524:	b289      	uxth	r1, r1
 8007526:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800752a:	f84e 1b04 	str.w	r1, [lr], #4
 800752e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007532:	f8be 1000 	ldrh.w	r1, [lr]
 8007536:	0c12      	lsrs	r2, r2, #16
 8007538:	fb09 1102 	mla	r1, r9, r2, r1
 800753c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007540:	4567      	cmp	r7, ip
 8007542:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007546:	d8e6      	bhi.n	8007516 <__multiply+0x10a>
 8007548:	9a01      	ldr	r2, [sp, #4]
 800754a:	50a9      	str	r1, [r5, r2]
 800754c:	3504      	adds	r5, #4
 800754e:	e79b      	b.n	8007488 <__multiply+0x7c>
 8007550:	3e01      	subs	r6, #1
 8007552:	e79d      	b.n	8007490 <__multiply+0x84>
 8007554:	0800ad20 	.word	0x0800ad20
 8007558:	0800adac 	.word	0x0800adac

0800755c <__pow5mult>:
 800755c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007560:	4615      	mov	r5, r2
 8007562:	f012 0203 	ands.w	r2, r2, #3
 8007566:	4606      	mov	r6, r0
 8007568:	460f      	mov	r7, r1
 800756a:	d007      	beq.n	800757c <__pow5mult+0x20>
 800756c:	4c25      	ldr	r4, [pc, #148]	; (8007604 <__pow5mult+0xa8>)
 800756e:	3a01      	subs	r2, #1
 8007570:	2300      	movs	r3, #0
 8007572:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007576:	f7ff fe55 	bl	8007224 <__multadd>
 800757a:	4607      	mov	r7, r0
 800757c:	10ad      	asrs	r5, r5, #2
 800757e:	d03d      	beq.n	80075fc <__pow5mult+0xa0>
 8007580:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007582:	b97c      	cbnz	r4, 80075a4 <__pow5mult+0x48>
 8007584:	2010      	movs	r0, #16
 8007586:	f7ff fdc3 	bl	8007110 <malloc>
 800758a:	4602      	mov	r2, r0
 800758c:	6270      	str	r0, [r6, #36]	; 0x24
 800758e:	b928      	cbnz	r0, 800759c <__pow5mult+0x40>
 8007590:	4b1d      	ldr	r3, [pc, #116]	; (8007608 <__pow5mult+0xac>)
 8007592:	481e      	ldr	r0, [pc, #120]	; (800760c <__pow5mult+0xb0>)
 8007594:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007598:	f001 f938 	bl	800880c <__assert_func>
 800759c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075a0:	6004      	str	r4, [r0, #0]
 80075a2:	60c4      	str	r4, [r0, #12]
 80075a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80075a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075ac:	b94c      	cbnz	r4, 80075c2 <__pow5mult+0x66>
 80075ae:	f240 2171 	movw	r1, #625	; 0x271
 80075b2:	4630      	mov	r0, r6
 80075b4:	f7ff ff14 	bl	80073e0 <__i2b>
 80075b8:	2300      	movs	r3, #0
 80075ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80075be:	4604      	mov	r4, r0
 80075c0:	6003      	str	r3, [r0, #0]
 80075c2:	f04f 0900 	mov.w	r9, #0
 80075c6:	07eb      	lsls	r3, r5, #31
 80075c8:	d50a      	bpl.n	80075e0 <__pow5mult+0x84>
 80075ca:	4639      	mov	r1, r7
 80075cc:	4622      	mov	r2, r4
 80075ce:	4630      	mov	r0, r6
 80075d0:	f7ff ff1c 	bl	800740c <__multiply>
 80075d4:	4639      	mov	r1, r7
 80075d6:	4680      	mov	r8, r0
 80075d8:	4630      	mov	r0, r6
 80075da:	f7ff fe01 	bl	80071e0 <_Bfree>
 80075de:	4647      	mov	r7, r8
 80075e0:	106d      	asrs	r5, r5, #1
 80075e2:	d00b      	beq.n	80075fc <__pow5mult+0xa0>
 80075e4:	6820      	ldr	r0, [r4, #0]
 80075e6:	b938      	cbnz	r0, 80075f8 <__pow5mult+0x9c>
 80075e8:	4622      	mov	r2, r4
 80075ea:	4621      	mov	r1, r4
 80075ec:	4630      	mov	r0, r6
 80075ee:	f7ff ff0d 	bl	800740c <__multiply>
 80075f2:	6020      	str	r0, [r4, #0]
 80075f4:	f8c0 9000 	str.w	r9, [r0]
 80075f8:	4604      	mov	r4, r0
 80075fa:	e7e4      	b.n	80075c6 <__pow5mult+0x6a>
 80075fc:	4638      	mov	r0, r7
 80075fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007602:	bf00      	nop
 8007604:	0800aef8 	.word	0x0800aef8
 8007608:	0800acae 	.word	0x0800acae
 800760c:	0800adac 	.word	0x0800adac

08007610 <__lshift>:
 8007610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007614:	460c      	mov	r4, r1
 8007616:	6849      	ldr	r1, [r1, #4]
 8007618:	6923      	ldr	r3, [r4, #16]
 800761a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800761e:	68a3      	ldr	r3, [r4, #8]
 8007620:	4607      	mov	r7, r0
 8007622:	4691      	mov	r9, r2
 8007624:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007628:	f108 0601 	add.w	r6, r8, #1
 800762c:	42b3      	cmp	r3, r6
 800762e:	db0b      	blt.n	8007648 <__lshift+0x38>
 8007630:	4638      	mov	r0, r7
 8007632:	f7ff fd95 	bl	8007160 <_Balloc>
 8007636:	4605      	mov	r5, r0
 8007638:	b948      	cbnz	r0, 800764e <__lshift+0x3e>
 800763a:	4602      	mov	r2, r0
 800763c:	4b2a      	ldr	r3, [pc, #168]	; (80076e8 <__lshift+0xd8>)
 800763e:	482b      	ldr	r0, [pc, #172]	; (80076ec <__lshift+0xdc>)
 8007640:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007644:	f001 f8e2 	bl	800880c <__assert_func>
 8007648:	3101      	adds	r1, #1
 800764a:	005b      	lsls	r3, r3, #1
 800764c:	e7ee      	b.n	800762c <__lshift+0x1c>
 800764e:	2300      	movs	r3, #0
 8007650:	f100 0114 	add.w	r1, r0, #20
 8007654:	f100 0210 	add.w	r2, r0, #16
 8007658:	4618      	mov	r0, r3
 800765a:	4553      	cmp	r3, sl
 800765c:	db37      	blt.n	80076ce <__lshift+0xbe>
 800765e:	6920      	ldr	r0, [r4, #16]
 8007660:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007664:	f104 0314 	add.w	r3, r4, #20
 8007668:	f019 091f 	ands.w	r9, r9, #31
 800766c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007670:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007674:	d02f      	beq.n	80076d6 <__lshift+0xc6>
 8007676:	f1c9 0e20 	rsb	lr, r9, #32
 800767a:	468a      	mov	sl, r1
 800767c:	f04f 0c00 	mov.w	ip, #0
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	fa02 f209 	lsl.w	r2, r2, r9
 8007686:	ea42 020c 	orr.w	r2, r2, ip
 800768a:	f84a 2b04 	str.w	r2, [sl], #4
 800768e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007692:	4298      	cmp	r0, r3
 8007694:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007698:	d8f2      	bhi.n	8007680 <__lshift+0x70>
 800769a:	1b03      	subs	r3, r0, r4
 800769c:	3b15      	subs	r3, #21
 800769e:	f023 0303 	bic.w	r3, r3, #3
 80076a2:	3304      	adds	r3, #4
 80076a4:	f104 0215 	add.w	r2, r4, #21
 80076a8:	4290      	cmp	r0, r2
 80076aa:	bf38      	it	cc
 80076ac:	2304      	movcc	r3, #4
 80076ae:	f841 c003 	str.w	ip, [r1, r3]
 80076b2:	f1bc 0f00 	cmp.w	ip, #0
 80076b6:	d001      	beq.n	80076bc <__lshift+0xac>
 80076b8:	f108 0602 	add.w	r6, r8, #2
 80076bc:	3e01      	subs	r6, #1
 80076be:	4638      	mov	r0, r7
 80076c0:	612e      	str	r6, [r5, #16]
 80076c2:	4621      	mov	r1, r4
 80076c4:	f7ff fd8c 	bl	80071e0 <_Bfree>
 80076c8:	4628      	mov	r0, r5
 80076ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80076d2:	3301      	adds	r3, #1
 80076d4:	e7c1      	b.n	800765a <__lshift+0x4a>
 80076d6:	3904      	subs	r1, #4
 80076d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80076dc:	f841 2f04 	str.w	r2, [r1, #4]!
 80076e0:	4298      	cmp	r0, r3
 80076e2:	d8f9      	bhi.n	80076d8 <__lshift+0xc8>
 80076e4:	e7ea      	b.n	80076bc <__lshift+0xac>
 80076e6:	bf00      	nop
 80076e8:	0800ad20 	.word	0x0800ad20
 80076ec:	0800adac 	.word	0x0800adac

080076f0 <__mcmp>:
 80076f0:	690a      	ldr	r2, [r1, #16]
 80076f2:	4603      	mov	r3, r0
 80076f4:	6900      	ldr	r0, [r0, #16]
 80076f6:	1a80      	subs	r0, r0, r2
 80076f8:	b530      	push	{r4, r5, lr}
 80076fa:	d10d      	bne.n	8007718 <__mcmp+0x28>
 80076fc:	3314      	adds	r3, #20
 80076fe:	3114      	adds	r1, #20
 8007700:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007704:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007708:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800770c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007710:	4295      	cmp	r5, r2
 8007712:	d002      	beq.n	800771a <__mcmp+0x2a>
 8007714:	d304      	bcc.n	8007720 <__mcmp+0x30>
 8007716:	2001      	movs	r0, #1
 8007718:	bd30      	pop	{r4, r5, pc}
 800771a:	42a3      	cmp	r3, r4
 800771c:	d3f4      	bcc.n	8007708 <__mcmp+0x18>
 800771e:	e7fb      	b.n	8007718 <__mcmp+0x28>
 8007720:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007724:	e7f8      	b.n	8007718 <__mcmp+0x28>
	...

08007728 <__mdiff>:
 8007728:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800772c:	460d      	mov	r5, r1
 800772e:	4607      	mov	r7, r0
 8007730:	4611      	mov	r1, r2
 8007732:	4628      	mov	r0, r5
 8007734:	4614      	mov	r4, r2
 8007736:	f7ff ffdb 	bl	80076f0 <__mcmp>
 800773a:	1e06      	subs	r6, r0, #0
 800773c:	d111      	bne.n	8007762 <__mdiff+0x3a>
 800773e:	4631      	mov	r1, r6
 8007740:	4638      	mov	r0, r7
 8007742:	f7ff fd0d 	bl	8007160 <_Balloc>
 8007746:	4602      	mov	r2, r0
 8007748:	b928      	cbnz	r0, 8007756 <__mdiff+0x2e>
 800774a:	4b39      	ldr	r3, [pc, #228]	; (8007830 <__mdiff+0x108>)
 800774c:	f240 2132 	movw	r1, #562	; 0x232
 8007750:	4838      	ldr	r0, [pc, #224]	; (8007834 <__mdiff+0x10c>)
 8007752:	f001 f85b 	bl	800880c <__assert_func>
 8007756:	2301      	movs	r3, #1
 8007758:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800775c:	4610      	mov	r0, r2
 800775e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007762:	bfa4      	itt	ge
 8007764:	4623      	movge	r3, r4
 8007766:	462c      	movge	r4, r5
 8007768:	4638      	mov	r0, r7
 800776a:	6861      	ldr	r1, [r4, #4]
 800776c:	bfa6      	itte	ge
 800776e:	461d      	movge	r5, r3
 8007770:	2600      	movge	r6, #0
 8007772:	2601      	movlt	r6, #1
 8007774:	f7ff fcf4 	bl	8007160 <_Balloc>
 8007778:	4602      	mov	r2, r0
 800777a:	b918      	cbnz	r0, 8007784 <__mdiff+0x5c>
 800777c:	4b2c      	ldr	r3, [pc, #176]	; (8007830 <__mdiff+0x108>)
 800777e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007782:	e7e5      	b.n	8007750 <__mdiff+0x28>
 8007784:	6927      	ldr	r7, [r4, #16]
 8007786:	60c6      	str	r6, [r0, #12]
 8007788:	692e      	ldr	r6, [r5, #16]
 800778a:	f104 0014 	add.w	r0, r4, #20
 800778e:	f105 0914 	add.w	r9, r5, #20
 8007792:	f102 0e14 	add.w	lr, r2, #20
 8007796:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 800779a:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800779e:	3410      	adds	r4, #16
 80077a0:	46f2      	mov	sl, lr
 80077a2:	2100      	movs	r1, #0
 80077a4:	f859 3b04 	ldr.w	r3, [r9], #4
 80077a8:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80077ac:	fa1f f883 	uxth.w	r8, r3
 80077b0:	fa11 f18b 	uxtah	r1, r1, fp
 80077b4:	0c1b      	lsrs	r3, r3, #16
 80077b6:	eba1 0808 	sub.w	r8, r1, r8
 80077ba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80077be:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80077c2:	fa1f f888 	uxth.w	r8, r8
 80077c6:	1419      	asrs	r1, r3, #16
 80077c8:	454e      	cmp	r6, r9
 80077ca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80077ce:	f84a 3b04 	str.w	r3, [sl], #4
 80077d2:	d8e7      	bhi.n	80077a4 <__mdiff+0x7c>
 80077d4:	1b73      	subs	r3, r6, r5
 80077d6:	3b15      	subs	r3, #21
 80077d8:	f023 0303 	bic.w	r3, r3, #3
 80077dc:	3304      	adds	r3, #4
 80077de:	3515      	adds	r5, #21
 80077e0:	42ae      	cmp	r6, r5
 80077e2:	bf38      	it	cc
 80077e4:	2304      	movcc	r3, #4
 80077e6:	4418      	add	r0, r3
 80077e8:	4473      	add	r3, lr
 80077ea:	469e      	mov	lr, r3
 80077ec:	4606      	mov	r6, r0
 80077ee:	4566      	cmp	r6, ip
 80077f0:	d30e      	bcc.n	8007810 <__mdiff+0xe8>
 80077f2:	f10c 0103 	add.w	r1, ip, #3
 80077f6:	1a09      	subs	r1, r1, r0
 80077f8:	f021 0103 	bic.w	r1, r1, #3
 80077fc:	3803      	subs	r0, #3
 80077fe:	4584      	cmp	ip, r0
 8007800:	bf38      	it	cc
 8007802:	2100      	movcc	r1, #0
 8007804:	4419      	add	r1, r3
 8007806:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800780a:	b17b      	cbz	r3, 800782c <__mdiff+0x104>
 800780c:	6117      	str	r7, [r2, #16]
 800780e:	e7a5      	b.n	800775c <__mdiff+0x34>
 8007810:	f856 8b04 	ldr.w	r8, [r6], #4
 8007814:	fa11 f488 	uxtah	r4, r1, r8
 8007818:	1425      	asrs	r5, r4, #16
 800781a:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 800781e:	b2a4      	uxth	r4, r4
 8007820:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8007824:	f84e 4b04 	str.w	r4, [lr], #4
 8007828:	1429      	asrs	r1, r5, #16
 800782a:	e7e0      	b.n	80077ee <__mdiff+0xc6>
 800782c:	3f01      	subs	r7, #1
 800782e:	e7ea      	b.n	8007806 <__mdiff+0xde>
 8007830:	0800ad20 	.word	0x0800ad20
 8007834:	0800adac 	.word	0x0800adac

08007838 <__ulp>:
 8007838:	4b11      	ldr	r3, [pc, #68]	; (8007880 <__ulp+0x48>)
 800783a:	400b      	ands	r3, r1
 800783c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007840:	2b00      	cmp	r3, #0
 8007842:	dd02      	ble.n	800784a <__ulp+0x12>
 8007844:	2000      	movs	r0, #0
 8007846:	4619      	mov	r1, r3
 8007848:	4770      	bx	lr
 800784a:	425b      	negs	r3, r3
 800784c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007850:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007854:	f04f 0000 	mov.w	r0, #0
 8007858:	f04f 0100 	mov.w	r1, #0
 800785c:	da04      	bge.n	8007868 <__ulp+0x30>
 800785e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007862:	fa43 f102 	asr.w	r1, r3, r2
 8007866:	4770      	bx	lr
 8007868:	f1a2 0314 	sub.w	r3, r2, #20
 800786c:	2b1e      	cmp	r3, #30
 800786e:	bfda      	itte	le
 8007870:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007874:	fa22 f303 	lsrle.w	r3, r2, r3
 8007878:	2301      	movgt	r3, #1
 800787a:	4618      	mov	r0, r3
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	7ff00000 	.word	0x7ff00000

08007884 <__b2d>:
 8007884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007888:	6907      	ldr	r7, [r0, #16]
 800788a:	f100 0914 	add.w	r9, r0, #20
 800788e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007892:	f1a7 0804 	sub.w	r8, r7, #4
 8007896:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800789a:	4630      	mov	r0, r6
 800789c:	f7ff fd52 	bl	8007344 <__hi0bits>
 80078a0:	f1c0 0320 	rsb	r3, r0, #32
 80078a4:	280a      	cmp	r0, #10
 80078a6:	600b      	str	r3, [r1, #0]
 80078a8:	491f      	ldr	r1, [pc, #124]	; (8007928 <__b2d+0xa4>)
 80078aa:	dc17      	bgt.n	80078dc <__b2d+0x58>
 80078ac:	f1c0 0c0b 	rsb	ip, r0, #11
 80078b0:	45c1      	cmp	r9, r8
 80078b2:	fa26 f30c 	lsr.w	r3, r6, ip
 80078b6:	bf38      	it	cc
 80078b8:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80078bc:	ea43 0501 	orr.w	r5, r3, r1
 80078c0:	bf28      	it	cs
 80078c2:	2200      	movcs	r2, #0
 80078c4:	f100 0315 	add.w	r3, r0, #21
 80078c8:	fa06 f303 	lsl.w	r3, r6, r3
 80078cc:	fa22 f20c 	lsr.w	r2, r2, ip
 80078d0:	ea43 0402 	orr.w	r4, r3, r2
 80078d4:	4620      	mov	r0, r4
 80078d6:	4629      	mov	r1, r5
 80078d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078dc:	45c1      	cmp	r9, r8
 80078de:	bf3a      	itte	cc
 80078e0:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80078e4:	f1a7 0808 	subcc.w	r8, r7, #8
 80078e8:	2200      	movcs	r2, #0
 80078ea:	f1b0 030b 	subs.w	r3, r0, #11
 80078ee:	d016      	beq.n	800791e <__b2d+0x9a>
 80078f0:	f1c3 0720 	rsb	r7, r3, #32
 80078f4:	fa22 f107 	lsr.w	r1, r2, r7
 80078f8:	45c8      	cmp	r8, r9
 80078fa:	fa06 f603 	lsl.w	r6, r6, r3
 80078fe:	ea46 0601 	orr.w	r6, r6, r1
 8007902:	bf8c      	ite	hi
 8007904:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007908:	2100      	movls	r1, #0
 800790a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800790e:	fa02 f003 	lsl.w	r0, r2, r3
 8007912:	40f9      	lsrs	r1, r7
 8007914:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007918:	ea40 0401 	orr.w	r4, r0, r1
 800791c:	e7da      	b.n	80078d4 <__b2d+0x50>
 800791e:	ea46 0501 	orr.w	r5, r6, r1
 8007922:	4614      	mov	r4, r2
 8007924:	e7d6      	b.n	80078d4 <__b2d+0x50>
 8007926:	bf00      	nop
 8007928:	3ff00000 	.word	0x3ff00000

0800792c <__d2b>:
 800792c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007930:	2101      	movs	r1, #1
 8007932:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007936:	4690      	mov	r8, r2
 8007938:	461d      	mov	r5, r3
 800793a:	f7ff fc11 	bl	8007160 <_Balloc>
 800793e:	4604      	mov	r4, r0
 8007940:	b930      	cbnz	r0, 8007950 <__d2b+0x24>
 8007942:	4602      	mov	r2, r0
 8007944:	4b25      	ldr	r3, [pc, #148]	; (80079dc <__d2b+0xb0>)
 8007946:	4826      	ldr	r0, [pc, #152]	; (80079e0 <__d2b+0xb4>)
 8007948:	f240 310a 	movw	r1, #778	; 0x30a
 800794c:	f000 ff5e 	bl	800880c <__assert_func>
 8007950:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007954:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007958:	bb2d      	cbnz	r5, 80079a6 <__d2b+0x7a>
 800795a:	9301      	str	r3, [sp, #4]
 800795c:	f1b8 0300 	subs.w	r3, r8, #0
 8007960:	d026      	beq.n	80079b0 <__d2b+0x84>
 8007962:	4668      	mov	r0, sp
 8007964:	9300      	str	r3, [sp, #0]
 8007966:	f7ff fd0d 	bl	8007384 <__lo0bits>
 800796a:	9900      	ldr	r1, [sp, #0]
 800796c:	b1f0      	cbz	r0, 80079ac <__d2b+0x80>
 800796e:	9a01      	ldr	r2, [sp, #4]
 8007970:	f1c0 0320 	rsb	r3, r0, #32
 8007974:	fa02 f303 	lsl.w	r3, r2, r3
 8007978:	430b      	orrs	r3, r1
 800797a:	40c2      	lsrs	r2, r0
 800797c:	6163      	str	r3, [r4, #20]
 800797e:	9201      	str	r2, [sp, #4]
 8007980:	9b01      	ldr	r3, [sp, #4]
 8007982:	61a3      	str	r3, [r4, #24]
 8007984:	2b00      	cmp	r3, #0
 8007986:	bf14      	ite	ne
 8007988:	2102      	movne	r1, #2
 800798a:	2101      	moveq	r1, #1
 800798c:	6121      	str	r1, [r4, #16]
 800798e:	b1c5      	cbz	r5, 80079c2 <__d2b+0x96>
 8007990:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007994:	4405      	add	r5, r0
 8007996:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800799a:	603d      	str	r5, [r7, #0]
 800799c:	6030      	str	r0, [r6, #0]
 800799e:	4620      	mov	r0, r4
 80079a0:	b002      	add	sp, #8
 80079a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079aa:	e7d6      	b.n	800795a <__d2b+0x2e>
 80079ac:	6161      	str	r1, [r4, #20]
 80079ae:	e7e7      	b.n	8007980 <__d2b+0x54>
 80079b0:	a801      	add	r0, sp, #4
 80079b2:	f7ff fce7 	bl	8007384 <__lo0bits>
 80079b6:	9b01      	ldr	r3, [sp, #4]
 80079b8:	6163      	str	r3, [r4, #20]
 80079ba:	2101      	movs	r1, #1
 80079bc:	6121      	str	r1, [r4, #16]
 80079be:	3020      	adds	r0, #32
 80079c0:	e7e5      	b.n	800798e <__d2b+0x62>
 80079c2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80079c6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80079ca:	6038      	str	r0, [r7, #0]
 80079cc:	6918      	ldr	r0, [r3, #16]
 80079ce:	f7ff fcb9 	bl	8007344 <__hi0bits>
 80079d2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80079d6:	6031      	str	r1, [r6, #0]
 80079d8:	e7e1      	b.n	800799e <__d2b+0x72>
 80079da:	bf00      	nop
 80079dc:	0800ad20 	.word	0x0800ad20
 80079e0:	0800adac 	.word	0x0800adac

080079e4 <__ratio>:
 80079e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079e8:	4688      	mov	r8, r1
 80079ea:	4669      	mov	r1, sp
 80079ec:	4681      	mov	r9, r0
 80079ee:	f7ff ff49 	bl	8007884 <__b2d>
 80079f2:	460f      	mov	r7, r1
 80079f4:	4604      	mov	r4, r0
 80079f6:	460d      	mov	r5, r1
 80079f8:	4640      	mov	r0, r8
 80079fa:	a901      	add	r1, sp, #4
 80079fc:	f7ff ff42 	bl	8007884 <__b2d>
 8007a00:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007a04:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007a08:	eba3 0c02 	sub.w	ip, r3, r2
 8007a0c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007a10:	1a9b      	subs	r3, r3, r2
 8007a12:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	bfd5      	itete	le
 8007a1a:	460a      	movle	r2, r1
 8007a1c:	462a      	movgt	r2, r5
 8007a1e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007a22:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007a26:	468b      	mov	fp, r1
 8007a28:	bfd8      	it	le
 8007a2a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007a2e:	465b      	mov	r3, fp
 8007a30:	4602      	mov	r2, r0
 8007a32:	4639      	mov	r1, r7
 8007a34:	4620      	mov	r0, r4
 8007a36:	f7f8 ff21 	bl	800087c <__aeabi_ddiv>
 8007a3a:	b003      	add	sp, #12
 8007a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007a40 <__copybits>:
 8007a40:	3901      	subs	r1, #1
 8007a42:	b570      	push	{r4, r5, r6, lr}
 8007a44:	1149      	asrs	r1, r1, #5
 8007a46:	6914      	ldr	r4, [r2, #16]
 8007a48:	3101      	adds	r1, #1
 8007a4a:	f102 0314 	add.w	r3, r2, #20
 8007a4e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007a52:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007a56:	1f05      	subs	r5, r0, #4
 8007a58:	42a3      	cmp	r3, r4
 8007a5a:	d30c      	bcc.n	8007a76 <__copybits+0x36>
 8007a5c:	1aa3      	subs	r3, r4, r2
 8007a5e:	3b11      	subs	r3, #17
 8007a60:	f023 0303 	bic.w	r3, r3, #3
 8007a64:	3211      	adds	r2, #17
 8007a66:	42a2      	cmp	r2, r4
 8007a68:	bf88      	it	hi
 8007a6a:	2300      	movhi	r3, #0
 8007a6c:	4418      	add	r0, r3
 8007a6e:	2300      	movs	r3, #0
 8007a70:	4288      	cmp	r0, r1
 8007a72:	d305      	bcc.n	8007a80 <__copybits+0x40>
 8007a74:	bd70      	pop	{r4, r5, r6, pc}
 8007a76:	f853 6b04 	ldr.w	r6, [r3], #4
 8007a7a:	f845 6f04 	str.w	r6, [r5, #4]!
 8007a7e:	e7eb      	b.n	8007a58 <__copybits+0x18>
 8007a80:	f840 3b04 	str.w	r3, [r0], #4
 8007a84:	e7f4      	b.n	8007a70 <__copybits+0x30>

08007a86 <__any_on>:
 8007a86:	f100 0214 	add.w	r2, r0, #20
 8007a8a:	6900      	ldr	r0, [r0, #16]
 8007a8c:	114b      	asrs	r3, r1, #5
 8007a8e:	4298      	cmp	r0, r3
 8007a90:	b510      	push	{r4, lr}
 8007a92:	db11      	blt.n	8007ab8 <__any_on+0x32>
 8007a94:	dd0a      	ble.n	8007aac <__any_on+0x26>
 8007a96:	f011 011f 	ands.w	r1, r1, #31
 8007a9a:	d007      	beq.n	8007aac <__any_on+0x26>
 8007a9c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007aa0:	fa24 f001 	lsr.w	r0, r4, r1
 8007aa4:	fa00 f101 	lsl.w	r1, r0, r1
 8007aa8:	428c      	cmp	r4, r1
 8007aaa:	d10b      	bne.n	8007ac4 <__any_on+0x3e>
 8007aac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d803      	bhi.n	8007abc <__any_on+0x36>
 8007ab4:	2000      	movs	r0, #0
 8007ab6:	bd10      	pop	{r4, pc}
 8007ab8:	4603      	mov	r3, r0
 8007aba:	e7f7      	b.n	8007aac <__any_on+0x26>
 8007abc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ac0:	2900      	cmp	r1, #0
 8007ac2:	d0f5      	beq.n	8007ab0 <__any_on+0x2a>
 8007ac4:	2001      	movs	r0, #1
 8007ac6:	e7f6      	b.n	8007ab6 <__any_on+0x30>

08007ac8 <_calloc_r>:
 8007ac8:	b570      	push	{r4, r5, r6, lr}
 8007aca:	fba1 5402 	umull	r5, r4, r1, r2
 8007ace:	b934      	cbnz	r4, 8007ade <_calloc_r+0x16>
 8007ad0:	4629      	mov	r1, r5
 8007ad2:	f000 f877 	bl	8007bc4 <_malloc_r>
 8007ad6:	4606      	mov	r6, r0
 8007ad8:	b928      	cbnz	r0, 8007ae6 <_calloc_r+0x1e>
 8007ada:	4630      	mov	r0, r6
 8007adc:	bd70      	pop	{r4, r5, r6, pc}
 8007ade:	220c      	movs	r2, #12
 8007ae0:	6002      	str	r2, [r0, #0]
 8007ae2:	2600      	movs	r6, #0
 8007ae4:	e7f9      	b.n	8007ada <_calloc_r+0x12>
 8007ae6:	462a      	mov	r2, r5
 8007ae8:	4621      	mov	r1, r4
 8007aea:	f7fc fb65 	bl	80041b8 <memset>
 8007aee:	e7f4      	b.n	8007ada <_calloc_r+0x12>

08007af0 <_free_r>:
 8007af0:	b538      	push	{r3, r4, r5, lr}
 8007af2:	4605      	mov	r5, r0
 8007af4:	2900      	cmp	r1, #0
 8007af6:	d041      	beq.n	8007b7c <_free_r+0x8c>
 8007af8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007afc:	1f0c      	subs	r4, r1, #4
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	bfb8      	it	lt
 8007b02:	18e4      	addlt	r4, r4, r3
 8007b04:	f001 f882 	bl	8008c0c <__malloc_lock>
 8007b08:	4a1d      	ldr	r2, [pc, #116]	; (8007b80 <_free_r+0x90>)
 8007b0a:	6813      	ldr	r3, [r2, #0]
 8007b0c:	b933      	cbnz	r3, 8007b1c <_free_r+0x2c>
 8007b0e:	6063      	str	r3, [r4, #4]
 8007b10:	6014      	str	r4, [r2, #0]
 8007b12:	4628      	mov	r0, r5
 8007b14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b18:	f001 b87e 	b.w	8008c18 <__malloc_unlock>
 8007b1c:	42a3      	cmp	r3, r4
 8007b1e:	d908      	bls.n	8007b32 <_free_r+0x42>
 8007b20:	6820      	ldr	r0, [r4, #0]
 8007b22:	1821      	adds	r1, r4, r0
 8007b24:	428b      	cmp	r3, r1
 8007b26:	bf01      	itttt	eq
 8007b28:	6819      	ldreq	r1, [r3, #0]
 8007b2a:	685b      	ldreq	r3, [r3, #4]
 8007b2c:	1809      	addeq	r1, r1, r0
 8007b2e:	6021      	streq	r1, [r4, #0]
 8007b30:	e7ed      	b.n	8007b0e <_free_r+0x1e>
 8007b32:	461a      	mov	r2, r3
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	b10b      	cbz	r3, 8007b3c <_free_r+0x4c>
 8007b38:	42a3      	cmp	r3, r4
 8007b3a:	d9fa      	bls.n	8007b32 <_free_r+0x42>
 8007b3c:	6811      	ldr	r1, [r2, #0]
 8007b3e:	1850      	adds	r0, r2, r1
 8007b40:	42a0      	cmp	r0, r4
 8007b42:	d10b      	bne.n	8007b5c <_free_r+0x6c>
 8007b44:	6820      	ldr	r0, [r4, #0]
 8007b46:	4401      	add	r1, r0
 8007b48:	1850      	adds	r0, r2, r1
 8007b4a:	4283      	cmp	r3, r0
 8007b4c:	6011      	str	r1, [r2, #0]
 8007b4e:	d1e0      	bne.n	8007b12 <_free_r+0x22>
 8007b50:	6818      	ldr	r0, [r3, #0]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	6053      	str	r3, [r2, #4]
 8007b56:	4401      	add	r1, r0
 8007b58:	6011      	str	r1, [r2, #0]
 8007b5a:	e7da      	b.n	8007b12 <_free_r+0x22>
 8007b5c:	d902      	bls.n	8007b64 <_free_r+0x74>
 8007b5e:	230c      	movs	r3, #12
 8007b60:	602b      	str	r3, [r5, #0]
 8007b62:	e7d6      	b.n	8007b12 <_free_r+0x22>
 8007b64:	6820      	ldr	r0, [r4, #0]
 8007b66:	1821      	adds	r1, r4, r0
 8007b68:	428b      	cmp	r3, r1
 8007b6a:	bf04      	itt	eq
 8007b6c:	6819      	ldreq	r1, [r3, #0]
 8007b6e:	685b      	ldreq	r3, [r3, #4]
 8007b70:	6063      	str	r3, [r4, #4]
 8007b72:	bf04      	itt	eq
 8007b74:	1809      	addeq	r1, r1, r0
 8007b76:	6021      	streq	r1, [r4, #0]
 8007b78:	6054      	str	r4, [r2, #4]
 8007b7a:	e7ca      	b.n	8007b12 <_free_r+0x22>
 8007b7c:	bd38      	pop	{r3, r4, r5, pc}
 8007b7e:	bf00      	nop
 8007b80:	20003ce8 	.word	0x20003ce8

08007b84 <sbrk_aligned>:
 8007b84:	b570      	push	{r4, r5, r6, lr}
 8007b86:	4e0e      	ldr	r6, [pc, #56]	; (8007bc0 <sbrk_aligned+0x3c>)
 8007b88:	460c      	mov	r4, r1
 8007b8a:	6831      	ldr	r1, [r6, #0]
 8007b8c:	4605      	mov	r5, r0
 8007b8e:	b911      	cbnz	r1, 8007b96 <sbrk_aligned+0x12>
 8007b90:	f000 fd24 	bl	80085dc <_sbrk_r>
 8007b94:	6030      	str	r0, [r6, #0]
 8007b96:	4621      	mov	r1, r4
 8007b98:	4628      	mov	r0, r5
 8007b9a:	f000 fd1f 	bl	80085dc <_sbrk_r>
 8007b9e:	1c43      	adds	r3, r0, #1
 8007ba0:	d00a      	beq.n	8007bb8 <sbrk_aligned+0x34>
 8007ba2:	1cc4      	adds	r4, r0, #3
 8007ba4:	f024 0403 	bic.w	r4, r4, #3
 8007ba8:	42a0      	cmp	r0, r4
 8007baa:	d007      	beq.n	8007bbc <sbrk_aligned+0x38>
 8007bac:	1a21      	subs	r1, r4, r0
 8007bae:	4628      	mov	r0, r5
 8007bb0:	f000 fd14 	bl	80085dc <_sbrk_r>
 8007bb4:	3001      	adds	r0, #1
 8007bb6:	d101      	bne.n	8007bbc <sbrk_aligned+0x38>
 8007bb8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007bbc:	4620      	mov	r0, r4
 8007bbe:	bd70      	pop	{r4, r5, r6, pc}
 8007bc0:	20003cec 	.word	0x20003cec

08007bc4 <_malloc_r>:
 8007bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bc8:	1ccd      	adds	r5, r1, #3
 8007bca:	f025 0503 	bic.w	r5, r5, #3
 8007bce:	3508      	adds	r5, #8
 8007bd0:	2d0c      	cmp	r5, #12
 8007bd2:	bf38      	it	cc
 8007bd4:	250c      	movcc	r5, #12
 8007bd6:	2d00      	cmp	r5, #0
 8007bd8:	4607      	mov	r7, r0
 8007bda:	db01      	blt.n	8007be0 <_malloc_r+0x1c>
 8007bdc:	42a9      	cmp	r1, r5
 8007bde:	d905      	bls.n	8007bec <_malloc_r+0x28>
 8007be0:	230c      	movs	r3, #12
 8007be2:	603b      	str	r3, [r7, #0]
 8007be4:	2600      	movs	r6, #0
 8007be6:	4630      	mov	r0, r6
 8007be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bec:	4e2e      	ldr	r6, [pc, #184]	; (8007ca8 <_malloc_r+0xe4>)
 8007bee:	f001 f80d 	bl	8008c0c <__malloc_lock>
 8007bf2:	6833      	ldr	r3, [r6, #0]
 8007bf4:	461c      	mov	r4, r3
 8007bf6:	bb34      	cbnz	r4, 8007c46 <_malloc_r+0x82>
 8007bf8:	4629      	mov	r1, r5
 8007bfa:	4638      	mov	r0, r7
 8007bfc:	f7ff ffc2 	bl	8007b84 <sbrk_aligned>
 8007c00:	1c43      	adds	r3, r0, #1
 8007c02:	4604      	mov	r4, r0
 8007c04:	d14d      	bne.n	8007ca2 <_malloc_r+0xde>
 8007c06:	6834      	ldr	r4, [r6, #0]
 8007c08:	4626      	mov	r6, r4
 8007c0a:	2e00      	cmp	r6, #0
 8007c0c:	d140      	bne.n	8007c90 <_malloc_r+0xcc>
 8007c0e:	6823      	ldr	r3, [r4, #0]
 8007c10:	4631      	mov	r1, r6
 8007c12:	4638      	mov	r0, r7
 8007c14:	eb04 0803 	add.w	r8, r4, r3
 8007c18:	f000 fce0 	bl	80085dc <_sbrk_r>
 8007c1c:	4580      	cmp	r8, r0
 8007c1e:	d13a      	bne.n	8007c96 <_malloc_r+0xd2>
 8007c20:	6821      	ldr	r1, [r4, #0]
 8007c22:	3503      	adds	r5, #3
 8007c24:	1a6d      	subs	r5, r5, r1
 8007c26:	f025 0503 	bic.w	r5, r5, #3
 8007c2a:	3508      	adds	r5, #8
 8007c2c:	2d0c      	cmp	r5, #12
 8007c2e:	bf38      	it	cc
 8007c30:	250c      	movcc	r5, #12
 8007c32:	4629      	mov	r1, r5
 8007c34:	4638      	mov	r0, r7
 8007c36:	f7ff ffa5 	bl	8007b84 <sbrk_aligned>
 8007c3a:	3001      	adds	r0, #1
 8007c3c:	d02b      	beq.n	8007c96 <_malloc_r+0xd2>
 8007c3e:	6823      	ldr	r3, [r4, #0]
 8007c40:	442b      	add	r3, r5
 8007c42:	6023      	str	r3, [r4, #0]
 8007c44:	e00e      	b.n	8007c64 <_malloc_r+0xa0>
 8007c46:	6822      	ldr	r2, [r4, #0]
 8007c48:	1b52      	subs	r2, r2, r5
 8007c4a:	d41e      	bmi.n	8007c8a <_malloc_r+0xc6>
 8007c4c:	2a0b      	cmp	r2, #11
 8007c4e:	d916      	bls.n	8007c7e <_malloc_r+0xba>
 8007c50:	1961      	adds	r1, r4, r5
 8007c52:	42a3      	cmp	r3, r4
 8007c54:	6025      	str	r5, [r4, #0]
 8007c56:	bf18      	it	ne
 8007c58:	6059      	strne	r1, [r3, #4]
 8007c5a:	6863      	ldr	r3, [r4, #4]
 8007c5c:	bf08      	it	eq
 8007c5e:	6031      	streq	r1, [r6, #0]
 8007c60:	5162      	str	r2, [r4, r5]
 8007c62:	604b      	str	r3, [r1, #4]
 8007c64:	4638      	mov	r0, r7
 8007c66:	f104 060b 	add.w	r6, r4, #11
 8007c6a:	f000 ffd5 	bl	8008c18 <__malloc_unlock>
 8007c6e:	f026 0607 	bic.w	r6, r6, #7
 8007c72:	1d23      	adds	r3, r4, #4
 8007c74:	1af2      	subs	r2, r6, r3
 8007c76:	d0b6      	beq.n	8007be6 <_malloc_r+0x22>
 8007c78:	1b9b      	subs	r3, r3, r6
 8007c7a:	50a3      	str	r3, [r4, r2]
 8007c7c:	e7b3      	b.n	8007be6 <_malloc_r+0x22>
 8007c7e:	6862      	ldr	r2, [r4, #4]
 8007c80:	42a3      	cmp	r3, r4
 8007c82:	bf0c      	ite	eq
 8007c84:	6032      	streq	r2, [r6, #0]
 8007c86:	605a      	strne	r2, [r3, #4]
 8007c88:	e7ec      	b.n	8007c64 <_malloc_r+0xa0>
 8007c8a:	4623      	mov	r3, r4
 8007c8c:	6864      	ldr	r4, [r4, #4]
 8007c8e:	e7b2      	b.n	8007bf6 <_malloc_r+0x32>
 8007c90:	4634      	mov	r4, r6
 8007c92:	6876      	ldr	r6, [r6, #4]
 8007c94:	e7b9      	b.n	8007c0a <_malloc_r+0x46>
 8007c96:	230c      	movs	r3, #12
 8007c98:	603b      	str	r3, [r7, #0]
 8007c9a:	4638      	mov	r0, r7
 8007c9c:	f000 ffbc 	bl	8008c18 <__malloc_unlock>
 8007ca0:	e7a1      	b.n	8007be6 <_malloc_r+0x22>
 8007ca2:	6025      	str	r5, [r4, #0]
 8007ca4:	e7de      	b.n	8007c64 <_malloc_r+0xa0>
 8007ca6:	bf00      	nop
 8007ca8:	20003ce8 	.word	0x20003ce8

08007cac <__ssputs_r>:
 8007cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cb0:	688e      	ldr	r6, [r1, #8]
 8007cb2:	429e      	cmp	r6, r3
 8007cb4:	4682      	mov	sl, r0
 8007cb6:	460c      	mov	r4, r1
 8007cb8:	4690      	mov	r8, r2
 8007cba:	461f      	mov	r7, r3
 8007cbc:	d838      	bhi.n	8007d30 <__ssputs_r+0x84>
 8007cbe:	898a      	ldrh	r2, [r1, #12]
 8007cc0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007cc4:	d032      	beq.n	8007d2c <__ssputs_r+0x80>
 8007cc6:	6825      	ldr	r5, [r4, #0]
 8007cc8:	6909      	ldr	r1, [r1, #16]
 8007cca:	eba5 0901 	sub.w	r9, r5, r1
 8007cce:	6965      	ldr	r5, [r4, #20]
 8007cd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007cd4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007cd8:	3301      	adds	r3, #1
 8007cda:	444b      	add	r3, r9
 8007cdc:	106d      	asrs	r5, r5, #1
 8007cde:	429d      	cmp	r5, r3
 8007ce0:	bf38      	it	cc
 8007ce2:	461d      	movcc	r5, r3
 8007ce4:	0553      	lsls	r3, r2, #21
 8007ce6:	d531      	bpl.n	8007d4c <__ssputs_r+0xa0>
 8007ce8:	4629      	mov	r1, r5
 8007cea:	f7ff ff6b 	bl	8007bc4 <_malloc_r>
 8007cee:	4606      	mov	r6, r0
 8007cf0:	b950      	cbnz	r0, 8007d08 <__ssputs_r+0x5c>
 8007cf2:	230c      	movs	r3, #12
 8007cf4:	f8ca 3000 	str.w	r3, [sl]
 8007cf8:	89a3      	ldrh	r3, [r4, #12]
 8007cfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cfe:	81a3      	strh	r3, [r4, #12]
 8007d00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d08:	6921      	ldr	r1, [r4, #16]
 8007d0a:	464a      	mov	r2, r9
 8007d0c:	f7ff fa1a 	bl	8007144 <memcpy>
 8007d10:	89a3      	ldrh	r3, [r4, #12]
 8007d12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007d16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d1a:	81a3      	strh	r3, [r4, #12]
 8007d1c:	6126      	str	r6, [r4, #16]
 8007d1e:	6165      	str	r5, [r4, #20]
 8007d20:	444e      	add	r6, r9
 8007d22:	eba5 0509 	sub.w	r5, r5, r9
 8007d26:	6026      	str	r6, [r4, #0]
 8007d28:	60a5      	str	r5, [r4, #8]
 8007d2a:	463e      	mov	r6, r7
 8007d2c:	42be      	cmp	r6, r7
 8007d2e:	d900      	bls.n	8007d32 <__ssputs_r+0x86>
 8007d30:	463e      	mov	r6, r7
 8007d32:	6820      	ldr	r0, [r4, #0]
 8007d34:	4632      	mov	r2, r6
 8007d36:	4641      	mov	r1, r8
 8007d38:	f000 ff4e 	bl	8008bd8 <memmove>
 8007d3c:	68a3      	ldr	r3, [r4, #8]
 8007d3e:	1b9b      	subs	r3, r3, r6
 8007d40:	60a3      	str	r3, [r4, #8]
 8007d42:	6823      	ldr	r3, [r4, #0]
 8007d44:	4433      	add	r3, r6
 8007d46:	6023      	str	r3, [r4, #0]
 8007d48:	2000      	movs	r0, #0
 8007d4a:	e7db      	b.n	8007d04 <__ssputs_r+0x58>
 8007d4c:	462a      	mov	r2, r5
 8007d4e:	f000 ff69 	bl	8008c24 <_realloc_r>
 8007d52:	4606      	mov	r6, r0
 8007d54:	2800      	cmp	r0, #0
 8007d56:	d1e1      	bne.n	8007d1c <__ssputs_r+0x70>
 8007d58:	6921      	ldr	r1, [r4, #16]
 8007d5a:	4650      	mov	r0, sl
 8007d5c:	f7ff fec8 	bl	8007af0 <_free_r>
 8007d60:	e7c7      	b.n	8007cf2 <__ssputs_r+0x46>
	...

08007d64 <_svfiprintf_r>:
 8007d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d68:	4698      	mov	r8, r3
 8007d6a:	898b      	ldrh	r3, [r1, #12]
 8007d6c:	061b      	lsls	r3, r3, #24
 8007d6e:	b09d      	sub	sp, #116	; 0x74
 8007d70:	4607      	mov	r7, r0
 8007d72:	460d      	mov	r5, r1
 8007d74:	4614      	mov	r4, r2
 8007d76:	d50e      	bpl.n	8007d96 <_svfiprintf_r+0x32>
 8007d78:	690b      	ldr	r3, [r1, #16]
 8007d7a:	b963      	cbnz	r3, 8007d96 <_svfiprintf_r+0x32>
 8007d7c:	2140      	movs	r1, #64	; 0x40
 8007d7e:	f7ff ff21 	bl	8007bc4 <_malloc_r>
 8007d82:	6028      	str	r0, [r5, #0]
 8007d84:	6128      	str	r0, [r5, #16]
 8007d86:	b920      	cbnz	r0, 8007d92 <_svfiprintf_r+0x2e>
 8007d88:	230c      	movs	r3, #12
 8007d8a:	603b      	str	r3, [r7, #0]
 8007d8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d90:	e0d1      	b.n	8007f36 <_svfiprintf_r+0x1d2>
 8007d92:	2340      	movs	r3, #64	; 0x40
 8007d94:	616b      	str	r3, [r5, #20]
 8007d96:	2300      	movs	r3, #0
 8007d98:	9309      	str	r3, [sp, #36]	; 0x24
 8007d9a:	2320      	movs	r3, #32
 8007d9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007da0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007da4:	2330      	movs	r3, #48	; 0x30
 8007da6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007f50 <_svfiprintf_r+0x1ec>
 8007daa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007dae:	f04f 0901 	mov.w	r9, #1
 8007db2:	4623      	mov	r3, r4
 8007db4:	469a      	mov	sl, r3
 8007db6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dba:	b10a      	cbz	r2, 8007dc0 <_svfiprintf_r+0x5c>
 8007dbc:	2a25      	cmp	r2, #37	; 0x25
 8007dbe:	d1f9      	bne.n	8007db4 <_svfiprintf_r+0x50>
 8007dc0:	ebba 0b04 	subs.w	fp, sl, r4
 8007dc4:	d00b      	beq.n	8007dde <_svfiprintf_r+0x7a>
 8007dc6:	465b      	mov	r3, fp
 8007dc8:	4622      	mov	r2, r4
 8007dca:	4629      	mov	r1, r5
 8007dcc:	4638      	mov	r0, r7
 8007dce:	f7ff ff6d 	bl	8007cac <__ssputs_r>
 8007dd2:	3001      	adds	r0, #1
 8007dd4:	f000 80aa 	beq.w	8007f2c <_svfiprintf_r+0x1c8>
 8007dd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007dda:	445a      	add	r2, fp
 8007ddc:	9209      	str	r2, [sp, #36]	; 0x24
 8007dde:	f89a 3000 	ldrb.w	r3, [sl]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	f000 80a2 	beq.w	8007f2c <_svfiprintf_r+0x1c8>
 8007de8:	2300      	movs	r3, #0
 8007dea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007dee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007df2:	f10a 0a01 	add.w	sl, sl, #1
 8007df6:	9304      	str	r3, [sp, #16]
 8007df8:	9307      	str	r3, [sp, #28]
 8007dfa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007dfe:	931a      	str	r3, [sp, #104]	; 0x68
 8007e00:	4654      	mov	r4, sl
 8007e02:	2205      	movs	r2, #5
 8007e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e08:	4851      	ldr	r0, [pc, #324]	; (8007f50 <_svfiprintf_r+0x1ec>)
 8007e0a:	f7f8 fa01 	bl	8000210 <memchr>
 8007e0e:	9a04      	ldr	r2, [sp, #16]
 8007e10:	b9d8      	cbnz	r0, 8007e4a <_svfiprintf_r+0xe6>
 8007e12:	06d0      	lsls	r0, r2, #27
 8007e14:	bf44      	itt	mi
 8007e16:	2320      	movmi	r3, #32
 8007e18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e1c:	0711      	lsls	r1, r2, #28
 8007e1e:	bf44      	itt	mi
 8007e20:	232b      	movmi	r3, #43	; 0x2b
 8007e22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e26:	f89a 3000 	ldrb.w	r3, [sl]
 8007e2a:	2b2a      	cmp	r3, #42	; 0x2a
 8007e2c:	d015      	beq.n	8007e5a <_svfiprintf_r+0xf6>
 8007e2e:	9a07      	ldr	r2, [sp, #28]
 8007e30:	4654      	mov	r4, sl
 8007e32:	2000      	movs	r0, #0
 8007e34:	f04f 0c0a 	mov.w	ip, #10
 8007e38:	4621      	mov	r1, r4
 8007e3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e3e:	3b30      	subs	r3, #48	; 0x30
 8007e40:	2b09      	cmp	r3, #9
 8007e42:	d94e      	bls.n	8007ee2 <_svfiprintf_r+0x17e>
 8007e44:	b1b0      	cbz	r0, 8007e74 <_svfiprintf_r+0x110>
 8007e46:	9207      	str	r2, [sp, #28]
 8007e48:	e014      	b.n	8007e74 <_svfiprintf_r+0x110>
 8007e4a:	eba0 0308 	sub.w	r3, r0, r8
 8007e4e:	fa09 f303 	lsl.w	r3, r9, r3
 8007e52:	4313      	orrs	r3, r2
 8007e54:	9304      	str	r3, [sp, #16]
 8007e56:	46a2      	mov	sl, r4
 8007e58:	e7d2      	b.n	8007e00 <_svfiprintf_r+0x9c>
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	1d19      	adds	r1, r3, #4
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	9103      	str	r1, [sp, #12]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	bfbb      	ittet	lt
 8007e66:	425b      	neglt	r3, r3
 8007e68:	f042 0202 	orrlt.w	r2, r2, #2
 8007e6c:	9307      	strge	r3, [sp, #28]
 8007e6e:	9307      	strlt	r3, [sp, #28]
 8007e70:	bfb8      	it	lt
 8007e72:	9204      	strlt	r2, [sp, #16]
 8007e74:	7823      	ldrb	r3, [r4, #0]
 8007e76:	2b2e      	cmp	r3, #46	; 0x2e
 8007e78:	d10c      	bne.n	8007e94 <_svfiprintf_r+0x130>
 8007e7a:	7863      	ldrb	r3, [r4, #1]
 8007e7c:	2b2a      	cmp	r3, #42	; 0x2a
 8007e7e:	d135      	bne.n	8007eec <_svfiprintf_r+0x188>
 8007e80:	9b03      	ldr	r3, [sp, #12]
 8007e82:	1d1a      	adds	r2, r3, #4
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	9203      	str	r2, [sp, #12]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	bfb8      	it	lt
 8007e8c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007e90:	3402      	adds	r4, #2
 8007e92:	9305      	str	r3, [sp, #20]
 8007e94:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007f54 <_svfiprintf_r+0x1f0>
 8007e98:	7821      	ldrb	r1, [r4, #0]
 8007e9a:	2203      	movs	r2, #3
 8007e9c:	4650      	mov	r0, sl
 8007e9e:	f7f8 f9b7 	bl	8000210 <memchr>
 8007ea2:	b140      	cbz	r0, 8007eb6 <_svfiprintf_r+0x152>
 8007ea4:	2340      	movs	r3, #64	; 0x40
 8007ea6:	eba0 000a 	sub.w	r0, r0, sl
 8007eaa:	fa03 f000 	lsl.w	r0, r3, r0
 8007eae:	9b04      	ldr	r3, [sp, #16]
 8007eb0:	4303      	orrs	r3, r0
 8007eb2:	3401      	adds	r4, #1
 8007eb4:	9304      	str	r3, [sp, #16]
 8007eb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eba:	4827      	ldr	r0, [pc, #156]	; (8007f58 <_svfiprintf_r+0x1f4>)
 8007ebc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ec0:	2206      	movs	r2, #6
 8007ec2:	f7f8 f9a5 	bl	8000210 <memchr>
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	d038      	beq.n	8007f3c <_svfiprintf_r+0x1d8>
 8007eca:	4b24      	ldr	r3, [pc, #144]	; (8007f5c <_svfiprintf_r+0x1f8>)
 8007ecc:	bb1b      	cbnz	r3, 8007f16 <_svfiprintf_r+0x1b2>
 8007ece:	9b03      	ldr	r3, [sp, #12]
 8007ed0:	3307      	adds	r3, #7
 8007ed2:	f023 0307 	bic.w	r3, r3, #7
 8007ed6:	3308      	adds	r3, #8
 8007ed8:	9303      	str	r3, [sp, #12]
 8007eda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007edc:	4433      	add	r3, r6
 8007ede:	9309      	str	r3, [sp, #36]	; 0x24
 8007ee0:	e767      	b.n	8007db2 <_svfiprintf_r+0x4e>
 8007ee2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ee6:	460c      	mov	r4, r1
 8007ee8:	2001      	movs	r0, #1
 8007eea:	e7a5      	b.n	8007e38 <_svfiprintf_r+0xd4>
 8007eec:	2300      	movs	r3, #0
 8007eee:	3401      	adds	r4, #1
 8007ef0:	9305      	str	r3, [sp, #20]
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	f04f 0c0a 	mov.w	ip, #10
 8007ef8:	4620      	mov	r0, r4
 8007efa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007efe:	3a30      	subs	r2, #48	; 0x30
 8007f00:	2a09      	cmp	r2, #9
 8007f02:	d903      	bls.n	8007f0c <_svfiprintf_r+0x1a8>
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d0c5      	beq.n	8007e94 <_svfiprintf_r+0x130>
 8007f08:	9105      	str	r1, [sp, #20]
 8007f0a:	e7c3      	b.n	8007e94 <_svfiprintf_r+0x130>
 8007f0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f10:	4604      	mov	r4, r0
 8007f12:	2301      	movs	r3, #1
 8007f14:	e7f0      	b.n	8007ef8 <_svfiprintf_r+0x194>
 8007f16:	ab03      	add	r3, sp, #12
 8007f18:	9300      	str	r3, [sp, #0]
 8007f1a:	462a      	mov	r2, r5
 8007f1c:	4b10      	ldr	r3, [pc, #64]	; (8007f60 <_svfiprintf_r+0x1fc>)
 8007f1e:	a904      	add	r1, sp, #16
 8007f20:	4638      	mov	r0, r7
 8007f22:	f7fc f9ef 	bl	8004304 <_printf_float>
 8007f26:	1c42      	adds	r2, r0, #1
 8007f28:	4606      	mov	r6, r0
 8007f2a:	d1d6      	bne.n	8007eda <_svfiprintf_r+0x176>
 8007f2c:	89ab      	ldrh	r3, [r5, #12]
 8007f2e:	065b      	lsls	r3, r3, #25
 8007f30:	f53f af2c 	bmi.w	8007d8c <_svfiprintf_r+0x28>
 8007f34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f36:	b01d      	add	sp, #116	; 0x74
 8007f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f3c:	ab03      	add	r3, sp, #12
 8007f3e:	9300      	str	r3, [sp, #0]
 8007f40:	462a      	mov	r2, r5
 8007f42:	4b07      	ldr	r3, [pc, #28]	; (8007f60 <_svfiprintf_r+0x1fc>)
 8007f44:	a904      	add	r1, sp, #16
 8007f46:	4638      	mov	r0, r7
 8007f48:	f7fc fc74 	bl	8004834 <_printf_i>
 8007f4c:	e7eb      	b.n	8007f26 <_svfiprintf_r+0x1c2>
 8007f4e:	bf00      	nop
 8007f50:	0800af04 	.word	0x0800af04
 8007f54:	0800af0a 	.word	0x0800af0a
 8007f58:	0800af0e 	.word	0x0800af0e
 8007f5c:	08004305 	.word	0x08004305
 8007f60:	08007cad 	.word	0x08007cad

08007f64 <_sungetc_r>:
 8007f64:	b538      	push	{r3, r4, r5, lr}
 8007f66:	1c4b      	adds	r3, r1, #1
 8007f68:	4614      	mov	r4, r2
 8007f6a:	d103      	bne.n	8007f74 <_sungetc_r+0x10>
 8007f6c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007f70:	4628      	mov	r0, r5
 8007f72:	bd38      	pop	{r3, r4, r5, pc}
 8007f74:	8993      	ldrh	r3, [r2, #12]
 8007f76:	f023 0320 	bic.w	r3, r3, #32
 8007f7a:	8193      	strh	r3, [r2, #12]
 8007f7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f7e:	6852      	ldr	r2, [r2, #4]
 8007f80:	b2cd      	uxtb	r5, r1
 8007f82:	b18b      	cbz	r3, 8007fa8 <_sungetc_r+0x44>
 8007f84:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007f86:	4293      	cmp	r3, r2
 8007f88:	dd08      	ble.n	8007f9c <_sungetc_r+0x38>
 8007f8a:	6823      	ldr	r3, [r4, #0]
 8007f8c:	1e5a      	subs	r2, r3, #1
 8007f8e:	6022      	str	r2, [r4, #0]
 8007f90:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007f94:	6863      	ldr	r3, [r4, #4]
 8007f96:	3301      	adds	r3, #1
 8007f98:	6063      	str	r3, [r4, #4]
 8007f9a:	e7e9      	b.n	8007f70 <_sungetc_r+0xc>
 8007f9c:	4621      	mov	r1, r4
 8007f9e:	f000 fbed 	bl	800877c <__submore>
 8007fa2:	2800      	cmp	r0, #0
 8007fa4:	d0f1      	beq.n	8007f8a <_sungetc_r+0x26>
 8007fa6:	e7e1      	b.n	8007f6c <_sungetc_r+0x8>
 8007fa8:	6921      	ldr	r1, [r4, #16]
 8007faa:	6823      	ldr	r3, [r4, #0]
 8007fac:	b151      	cbz	r1, 8007fc4 <_sungetc_r+0x60>
 8007fae:	4299      	cmp	r1, r3
 8007fb0:	d208      	bcs.n	8007fc4 <_sungetc_r+0x60>
 8007fb2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8007fb6:	42a9      	cmp	r1, r5
 8007fb8:	d104      	bne.n	8007fc4 <_sungetc_r+0x60>
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	3201      	adds	r2, #1
 8007fbe:	6023      	str	r3, [r4, #0]
 8007fc0:	6062      	str	r2, [r4, #4]
 8007fc2:	e7d5      	b.n	8007f70 <_sungetc_r+0xc>
 8007fc4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8007fc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fcc:	6363      	str	r3, [r4, #52]	; 0x34
 8007fce:	2303      	movs	r3, #3
 8007fd0:	63a3      	str	r3, [r4, #56]	; 0x38
 8007fd2:	4623      	mov	r3, r4
 8007fd4:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007fd8:	6023      	str	r3, [r4, #0]
 8007fda:	2301      	movs	r3, #1
 8007fdc:	e7dc      	b.n	8007f98 <_sungetc_r+0x34>

08007fde <__ssrefill_r>:
 8007fde:	b510      	push	{r4, lr}
 8007fe0:	460c      	mov	r4, r1
 8007fe2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007fe4:	b169      	cbz	r1, 8008002 <__ssrefill_r+0x24>
 8007fe6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fea:	4299      	cmp	r1, r3
 8007fec:	d001      	beq.n	8007ff2 <__ssrefill_r+0x14>
 8007fee:	f7ff fd7f 	bl	8007af0 <_free_r>
 8007ff2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007ff4:	6063      	str	r3, [r4, #4]
 8007ff6:	2000      	movs	r0, #0
 8007ff8:	6360      	str	r0, [r4, #52]	; 0x34
 8007ffa:	b113      	cbz	r3, 8008002 <__ssrefill_r+0x24>
 8007ffc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007ffe:	6023      	str	r3, [r4, #0]
 8008000:	bd10      	pop	{r4, pc}
 8008002:	6923      	ldr	r3, [r4, #16]
 8008004:	6023      	str	r3, [r4, #0]
 8008006:	2300      	movs	r3, #0
 8008008:	6063      	str	r3, [r4, #4]
 800800a:	89a3      	ldrh	r3, [r4, #12]
 800800c:	f043 0320 	orr.w	r3, r3, #32
 8008010:	81a3      	strh	r3, [r4, #12]
 8008012:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008016:	e7f3      	b.n	8008000 <__ssrefill_r+0x22>

08008018 <__ssvfiscanf_r>:
 8008018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800801c:	460c      	mov	r4, r1
 800801e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8008022:	2100      	movs	r1, #0
 8008024:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8008028:	49a6      	ldr	r1, [pc, #664]	; (80082c4 <__ssvfiscanf_r+0x2ac>)
 800802a:	91a0      	str	r1, [sp, #640]	; 0x280
 800802c:	f10d 0804 	add.w	r8, sp, #4
 8008030:	49a5      	ldr	r1, [pc, #660]	; (80082c8 <__ssvfiscanf_r+0x2b0>)
 8008032:	4fa6      	ldr	r7, [pc, #664]	; (80082cc <__ssvfiscanf_r+0x2b4>)
 8008034:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80082d0 <__ssvfiscanf_r+0x2b8>
 8008038:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800803c:	4606      	mov	r6, r0
 800803e:	91a1      	str	r1, [sp, #644]	; 0x284
 8008040:	9300      	str	r3, [sp, #0]
 8008042:	7813      	ldrb	r3, [r2, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	f000 815a 	beq.w	80082fe <__ssvfiscanf_r+0x2e6>
 800804a:	5dd9      	ldrb	r1, [r3, r7]
 800804c:	f011 0108 	ands.w	r1, r1, #8
 8008050:	f102 0501 	add.w	r5, r2, #1
 8008054:	d019      	beq.n	800808a <__ssvfiscanf_r+0x72>
 8008056:	6863      	ldr	r3, [r4, #4]
 8008058:	2b00      	cmp	r3, #0
 800805a:	dd0f      	ble.n	800807c <__ssvfiscanf_r+0x64>
 800805c:	6823      	ldr	r3, [r4, #0]
 800805e:	781a      	ldrb	r2, [r3, #0]
 8008060:	5cba      	ldrb	r2, [r7, r2]
 8008062:	0712      	lsls	r2, r2, #28
 8008064:	d401      	bmi.n	800806a <__ssvfiscanf_r+0x52>
 8008066:	462a      	mov	r2, r5
 8008068:	e7eb      	b.n	8008042 <__ssvfiscanf_r+0x2a>
 800806a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800806c:	3201      	adds	r2, #1
 800806e:	9245      	str	r2, [sp, #276]	; 0x114
 8008070:	6862      	ldr	r2, [r4, #4]
 8008072:	3301      	adds	r3, #1
 8008074:	3a01      	subs	r2, #1
 8008076:	6062      	str	r2, [r4, #4]
 8008078:	6023      	str	r3, [r4, #0]
 800807a:	e7ec      	b.n	8008056 <__ssvfiscanf_r+0x3e>
 800807c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800807e:	4621      	mov	r1, r4
 8008080:	4630      	mov	r0, r6
 8008082:	4798      	blx	r3
 8008084:	2800      	cmp	r0, #0
 8008086:	d0e9      	beq.n	800805c <__ssvfiscanf_r+0x44>
 8008088:	e7ed      	b.n	8008066 <__ssvfiscanf_r+0x4e>
 800808a:	2b25      	cmp	r3, #37	; 0x25
 800808c:	d012      	beq.n	80080b4 <__ssvfiscanf_r+0x9c>
 800808e:	469a      	mov	sl, r3
 8008090:	6863      	ldr	r3, [r4, #4]
 8008092:	2b00      	cmp	r3, #0
 8008094:	f340 8091 	ble.w	80081ba <__ssvfiscanf_r+0x1a2>
 8008098:	6822      	ldr	r2, [r4, #0]
 800809a:	7813      	ldrb	r3, [r2, #0]
 800809c:	4553      	cmp	r3, sl
 800809e:	f040 812e 	bne.w	80082fe <__ssvfiscanf_r+0x2e6>
 80080a2:	6863      	ldr	r3, [r4, #4]
 80080a4:	3b01      	subs	r3, #1
 80080a6:	6063      	str	r3, [r4, #4]
 80080a8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80080aa:	3201      	adds	r2, #1
 80080ac:	3301      	adds	r3, #1
 80080ae:	6022      	str	r2, [r4, #0]
 80080b0:	9345      	str	r3, [sp, #276]	; 0x114
 80080b2:	e7d8      	b.n	8008066 <__ssvfiscanf_r+0x4e>
 80080b4:	9141      	str	r1, [sp, #260]	; 0x104
 80080b6:	9143      	str	r1, [sp, #268]	; 0x10c
 80080b8:	7853      	ldrb	r3, [r2, #1]
 80080ba:	2b2a      	cmp	r3, #42	; 0x2a
 80080bc:	bf02      	ittt	eq
 80080be:	2310      	moveq	r3, #16
 80080c0:	1c95      	addeq	r5, r2, #2
 80080c2:	9341      	streq	r3, [sp, #260]	; 0x104
 80080c4:	220a      	movs	r2, #10
 80080c6:	46aa      	mov	sl, r5
 80080c8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80080cc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80080d0:	2b09      	cmp	r3, #9
 80080d2:	d91d      	bls.n	8008110 <__ssvfiscanf_r+0xf8>
 80080d4:	487e      	ldr	r0, [pc, #504]	; (80082d0 <__ssvfiscanf_r+0x2b8>)
 80080d6:	2203      	movs	r2, #3
 80080d8:	f7f8 f89a 	bl	8000210 <memchr>
 80080dc:	b140      	cbz	r0, 80080f0 <__ssvfiscanf_r+0xd8>
 80080de:	2301      	movs	r3, #1
 80080e0:	eba0 0009 	sub.w	r0, r0, r9
 80080e4:	fa03 f000 	lsl.w	r0, r3, r0
 80080e8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80080ea:	4318      	orrs	r0, r3
 80080ec:	9041      	str	r0, [sp, #260]	; 0x104
 80080ee:	4655      	mov	r5, sl
 80080f0:	f815 3b01 	ldrb.w	r3, [r5], #1
 80080f4:	2b78      	cmp	r3, #120	; 0x78
 80080f6:	d806      	bhi.n	8008106 <__ssvfiscanf_r+0xee>
 80080f8:	2b57      	cmp	r3, #87	; 0x57
 80080fa:	d810      	bhi.n	800811e <__ssvfiscanf_r+0x106>
 80080fc:	2b25      	cmp	r3, #37	; 0x25
 80080fe:	d0c6      	beq.n	800808e <__ssvfiscanf_r+0x76>
 8008100:	d856      	bhi.n	80081b0 <__ssvfiscanf_r+0x198>
 8008102:	2b00      	cmp	r3, #0
 8008104:	d064      	beq.n	80081d0 <__ssvfiscanf_r+0x1b8>
 8008106:	2303      	movs	r3, #3
 8008108:	9347      	str	r3, [sp, #284]	; 0x11c
 800810a:	230a      	movs	r3, #10
 800810c:	9342      	str	r3, [sp, #264]	; 0x108
 800810e:	e071      	b.n	80081f4 <__ssvfiscanf_r+0x1dc>
 8008110:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8008112:	fb02 1103 	mla	r1, r2, r3, r1
 8008116:	3930      	subs	r1, #48	; 0x30
 8008118:	9143      	str	r1, [sp, #268]	; 0x10c
 800811a:	4655      	mov	r5, sl
 800811c:	e7d3      	b.n	80080c6 <__ssvfiscanf_r+0xae>
 800811e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8008122:	2a20      	cmp	r2, #32
 8008124:	d8ef      	bhi.n	8008106 <__ssvfiscanf_r+0xee>
 8008126:	a101      	add	r1, pc, #4	; (adr r1, 800812c <__ssvfiscanf_r+0x114>)
 8008128:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800812c:	080081df 	.word	0x080081df
 8008130:	08008107 	.word	0x08008107
 8008134:	08008107 	.word	0x08008107
 8008138:	0800823d 	.word	0x0800823d
 800813c:	08008107 	.word	0x08008107
 8008140:	08008107 	.word	0x08008107
 8008144:	08008107 	.word	0x08008107
 8008148:	08008107 	.word	0x08008107
 800814c:	08008107 	.word	0x08008107
 8008150:	08008107 	.word	0x08008107
 8008154:	08008107 	.word	0x08008107
 8008158:	08008253 	.word	0x08008253
 800815c:	08008229 	.word	0x08008229
 8008160:	080081b7 	.word	0x080081b7
 8008164:	080081b7 	.word	0x080081b7
 8008168:	080081b7 	.word	0x080081b7
 800816c:	08008107 	.word	0x08008107
 8008170:	0800822d 	.word	0x0800822d
 8008174:	08008107 	.word	0x08008107
 8008178:	08008107 	.word	0x08008107
 800817c:	08008107 	.word	0x08008107
 8008180:	08008107 	.word	0x08008107
 8008184:	08008263 	.word	0x08008263
 8008188:	08008235 	.word	0x08008235
 800818c:	080081d7 	.word	0x080081d7
 8008190:	08008107 	.word	0x08008107
 8008194:	08008107 	.word	0x08008107
 8008198:	0800825f 	.word	0x0800825f
 800819c:	08008107 	.word	0x08008107
 80081a0:	08008229 	.word	0x08008229
 80081a4:	08008107 	.word	0x08008107
 80081a8:	08008107 	.word	0x08008107
 80081ac:	080081df 	.word	0x080081df
 80081b0:	3b45      	subs	r3, #69	; 0x45
 80081b2:	2b02      	cmp	r3, #2
 80081b4:	d8a7      	bhi.n	8008106 <__ssvfiscanf_r+0xee>
 80081b6:	2305      	movs	r3, #5
 80081b8:	e01b      	b.n	80081f2 <__ssvfiscanf_r+0x1da>
 80081ba:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80081bc:	4621      	mov	r1, r4
 80081be:	4630      	mov	r0, r6
 80081c0:	4798      	blx	r3
 80081c2:	2800      	cmp	r0, #0
 80081c4:	f43f af68 	beq.w	8008098 <__ssvfiscanf_r+0x80>
 80081c8:	9844      	ldr	r0, [sp, #272]	; 0x110
 80081ca:	2800      	cmp	r0, #0
 80081cc:	f040 808d 	bne.w	80082ea <__ssvfiscanf_r+0x2d2>
 80081d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081d4:	e08f      	b.n	80082f6 <__ssvfiscanf_r+0x2de>
 80081d6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80081d8:	f042 0220 	orr.w	r2, r2, #32
 80081dc:	9241      	str	r2, [sp, #260]	; 0x104
 80081de:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80081e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80081e4:	9241      	str	r2, [sp, #260]	; 0x104
 80081e6:	2210      	movs	r2, #16
 80081e8:	2b6f      	cmp	r3, #111	; 0x6f
 80081ea:	9242      	str	r2, [sp, #264]	; 0x108
 80081ec:	bf34      	ite	cc
 80081ee:	2303      	movcc	r3, #3
 80081f0:	2304      	movcs	r3, #4
 80081f2:	9347      	str	r3, [sp, #284]	; 0x11c
 80081f4:	6863      	ldr	r3, [r4, #4]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	dd42      	ble.n	8008280 <__ssvfiscanf_r+0x268>
 80081fa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80081fc:	0659      	lsls	r1, r3, #25
 80081fe:	d404      	bmi.n	800820a <__ssvfiscanf_r+0x1f2>
 8008200:	6823      	ldr	r3, [r4, #0]
 8008202:	781a      	ldrb	r2, [r3, #0]
 8008204:	5cba      	ldrb	r2, [r7, r2]
 8008206:	0712      	lsls	r2, r2, #28
 8008208:	d441      	bmi.n	800828e <__ssvfiscanf_r+0x276>
 800820a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800820c:	2b02      	cmp	r3, #2
 800820e:	dc50      	bgt.n	80082b2 <__ssvfiscanf_r+0x29a>
 8008210:	466b      	mov	r3, sp
 8008212:	4622      	mov	r2, r4
 8008214:	a941      	add	r1, sp, #260	; 0x104
 8008216:	4630      	mov	r0, r6
 8008218:	f000 f876 	bl	8008308 <_scanf_chars>
 800821c:	2801      	cmp	r0, #1
 800821e:	d06e      	beq.n	80082fe <__ssvfiscanf_r+0x2e6>
 8008220:	2802      	cmp	r0, #2
 8008222:	f47f af20 	bne.w	8008066 <__ssvfiscanf_r+0x4e>
 8008226:	e7cf      	b.n	80081c8 <__ssvfiscanf_r+0x1b0>
 8008228:	220a      	movs	r2, #10
 800822a:	e7dd      	b.n	80081e8 <__ssvfiscanf_r+0x1d0>
 800822c:	2300      	movs	r3, #0
 800822e:	9342      	str	r3, [sp, #264]	; 0x108
 8008230:	2303      	movs	r3, #3
 8008232:	e7de      	b.n	80081f2 <__ssvfiscanf_r+0x1da>
 8008234:	2308      	movs	r3, #8
 8008236:	9342      	str	r3, [sp, #264]	; 0x108
 8008238:	2304      	movs	r3, #4
 800823a:	e7da      	b.n	80081f2 <__ssvfiscanf_r+0x1da>
 800823c:	4629      	mov	r1, r5
 800823e:	4640      	mov	r0, r8
 8008240:	f000 f9dc 	bl	80085fc <__sccl>
 8008244:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008246:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800824a:	9341      	str	r3, [sp, #260]	; 0x104
 800824c:	4605      	mov	r5, r0
 800824e:	2301      	movs	r3, #1
 8008250:	e7cf      	b.n	80081f2 <__ssvfiscanf_r+0x1da>
 8008252:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008254:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008258:	9341      	str	r3, [sp, #260]	; 0x104
 800825a:	2300      	movs	r3, #0
 800825c:	e7c9      	b.n	80081f2 <__ssvfiscanf_r+0x1da>
 800825e:	2302      	movs	r3, #2
 8008260:	e7c7      	b.n	80081f2 <__ssvfiscanf_r+0x1da>
 8008262:	9841      	ldr	r0, [sp, #260]	; 0x104
 8008264:	06c3      	lsls	r3, r0, #27
 8008266:	f53f aefe 	bmi.w	8008066 <__ssvfiscanf_r+0x4e>
 800826a:	9b00      	ldr	r3, [sp, #0]
 800826c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800826e:	1d19      	adds	r1, r3, #4
 8008270:	9100      	str	r1, [sp, #0]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f010 0f01 	tst.w	r0, #1
 8008278:	bf14      	ite	ne
 800827a:	801a      	strhne	r2, [r3, #0]
 800827c:	601a      	streq	r2, [r3, #0]
 800827e:	e6f2      	b.n	8008066 <__ssvfiscanf_r+0x4e>
 8008280:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008282:	4621      	mov	r1, r4
 8008284:	4630      	mov	r0, r6
 8008286:	4798      	blx	r3
 8008288:	2800      	cmp	r0, #0
 800828a:	d0b6      	beq.n	80081fa <__ssvfiscanf_r+0x1e2>
 800828c:	e79c      	b.n	80081c8 <__ssvfiscanf_r+0x1b0>
 800828e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008290:	3201      	adds	r2, #1
 8008292:	9245      	str	r2, [sp, #276]	; 0x114
 8008294:	6862      	ldr	r2, [r4, #4]
 8008296:	3a01      	subs	r2, #1
 8008298:	2a00      	cmp	r2, #0
 800829a:	6062      	str	r2, [r4, #4]
 800829c:	dd02      	ble.n	80082a4 <__ssvfiscanf_r+0x28c>
 800829e:	3301      	adds	r3, #1
 80082a0:	6023      	str	r3, [r4, #0]
 80082a2:	e7ad      	b.n	8008200 <__ssvfiscanf_r+0x1e8>
 80082a4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80082a6:	4621      	mov	r1, r4
 80082a8:	4630      	mov	r0, r6
 80082aa:	4798      	blx	r3
 80082ac:	2800      	cmp	r0, #0
 80082ae:	d0a7      	beq.n	8008200 <__ssvfiscanf_r+0x1e8>
 80082b0:	e78a      	b.n	80081c8 <__ssvfiscanf_r+0x1b0>
 80082b2:	2b04      	cmp	r3, #4
 80082b4:	dc0e      	bgt.n	80082d4 <__ssvfiscanf_r+0x2bc>
 80082b6:	466b      	mov	r3, sp
 80082b8:	4622      	mov	r2, r4
 80082ba:	a941      	add	r1, sp, #260	; 0x104
 80082bc:	4630      	mov	r0, r6
 80082be:	f000 f87d 	bl	80083bc <_scanf_i>
 80082c2:	e7ab      	b.n	800821c <__ssvfiscanf_r+0x204>
 80082c4:	08007f65 	.word	0x08007f65
 80082c8:	08007fdf 	.word	0x08007fdf
 80082cc:	0800aba1 	.word	0x0800aba1
 80082d0:	0800af0a 	.word	0x0800af0a
 80082d4:	4b0b      	ldr	r3, [pc, #44]	; (8008304 <__ssvfiscanf_r+0x2ec>)
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	f43f aec5 	beq.w	8008066 <__ssvfiscanf_r+0x4e>
 80082dc:	466b      	mov	r3, sp
 80082de:	4622      	mov	r2, r4
 80082e0:	a941      	add	r1, sp, #260	; 0x104
 80082e2:	4630      	mov	r0, r6
 80082e4:	f7fc fbcc 	bl	8004a80 <_scanf_float>
 80082e8:	e798      	b.n	800821c <__ssvfiscanf_r+0x204>
 80082ea:	89a3      	ldrh	r3, [r4, #12]
 80082ec:	f013 0f40 	tst.w	r3, #64	; 0x40
 80082f0:	bf18      	it	ne
 80082f2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80082f6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80082fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082fe:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008300:	e7f9      	b.n	80082f6 <__ssvfiscanf_r+0x2de>
 8008302:	bf00      	nop
 8008304:	08004a81 	.word	0x08004a81

08008308 <_scanf_chars>:
 8008308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800830c:	4615      	mov	r5, r2
 800830e:	688a      	ldr	r2, [r1, #8]
 8008310:	4680      	mov	r8, r0
 8008312:	460c      	mov	r4, r1
 8008314:	b932      	cbnz	r2, 8008324 <_scanf_chars+0x1c>
 8008316:	698a      	ldr	r2, [r1, #24]
 8008318:	2a00      	cmp	r2, #0
 800831a:	bf0c      	ite	eq
 800831c:	2201      	moveq	r2, #1
 800831e:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 8008322:	608a      	str	r2, [r1, #8]
 8008324:	6822      	ldr	r2, [r4, #0]
 8008326:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80083b8 <_scanf_chars+0xb0>
 800832a:	06d1      	lsls	r1, r2, #27
 800832c:	bf5f      	itttt	pl
 800832e:	681a      	ldrpl	r2, [r3, #0]
 8008330:	1d11      	addpl	r1, r2, #4
 8008332:	6019      	strpl	r1, [r3, #0]
 8008334:	6816      	ldrpl	r6, [r2, #0]
 8008336:	2700      	movs	r7, #0
 8008338:	69a0      	ldr	r0, [r4, #24]
 800833a:	b188      	cbz	r0, 8008360 <_scanf_chars+0x58>
 800833c:	2801      	cmp	r0, #1
 800833e:	d107      	bne.n	8008350 <_scanf_chars+0x48>
 8008340:	682b      	ldr	r3, [r5, #0]
 8008342:	781a      	ldrb	r2, [r3, #0]
 8008344:	6963      	ldr	r3, [r4, #20]
 8008346:	5c9b      	ldrb	r3, [r3, r2]
 8008348:	b953      	cbnz	r3, 8008360 <_scanf_chars+0x58>
 800834a:	2f00      	cmp	r7, #0
 800834c:	d031      	beq.n	80083b2 <_scanf_chars+0xaa>
 800834e:	e022      	b.n	8008396 <_scanf_chars+0x8e>
 8008350:	2802      	cmp	r0, #2
 8008352:	d120      	bne.n	8008396 <_scanf_chars+0x8e>
 8008354:	682b      	ldr	r3, [r5, #0]
 8008356:	781b      	ldrb	r3, [r3, #0]
 8008358:	f813 3009 	ldrb.w	r3, [r3, r9]
 800835c:	071b      	lsls	r3, r3, #28
 800835e:	d41a      	bmi.n	8008396 <_scanf_chars+0x8e>
 8008360:	6823      	ldr	r3, [r4, #0]
 8008362:	06da      	lsls	r2, r3, #27
 8008364:	bf5e      	ittt	pl
 8008366:	682b      	ldrpl	r3, [r5, #0]
 8008368:	781b      	ldrbpl	r3, [r3, #0]
 800836a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800836e:	682a      	ldr	r2, [r5, #0]
 8008370:	686b      	ldr	r3, [r5, #4]
 8008372:	3201      	adds	r2, #1
 8008374:	602a      	str	r2, [r5, #0]
 8008376:	68a2      	ldr	r2, [r4, #8]
 8008378:	3b01      	subs	r3, #1
 800837a:	3a01      	subs	r2, #1
 800837c:	606b      	str	r3, [r5, #4]
 800837e:	3701      	adds	r7, #1
 8008380:	60a2      	str	r2, [r4, #8]
 8008382:	b142      	cbz	r2, 8008396 <_scanf_chars+0x8e>
 8008384:	2b00      	cmp	r3, #0
 8008386:	dcd7      	bgt.n	8008338 <_scanf_chars+0x30>
 8008388:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800838c:	4629      	mov	r1, r5
 800838e:	4640      	mov	r0, r8
 8008390:	4798      	blx	r3
 8008392:	2800      	cmp	r0, #0
 8008394:	d0d0      	beq.n	8008338 <_scanf_chars+0x30>
 8008396:	6823      	ldr	r3, [r4, #0]
 8008398:	f013 0310 	ands.w	r3, r3, #16
 800839c:	d105      	bne.n	80083aa <_scanf_chars+0xa2>
 800839e:	68e2      	ldr	r2, [r4, #12]
 80083a0:	3201      	adds	r2, #1
 80083a2:	60e2      	str	r2, [r4, #12]
 80083a4:	69a2      	ldr	r2, [r4, #24]
 80083a6:	b102      	cbz	r2, 80083aa <_scanf_chars+0xa2>
 80083a8:	7033      	strb	r3, [r6, #0]
 80083aa:	6923      	ldr	r3, [r4, #16]
 80083ac:	443b      	add	r3, r7
 80083ae:	6123      	str	r3, [r4, #16]
 80083b0:	2000      	movs	r0, #0
 80083b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083b6:	bf00      	nop
 80083b8:	0800aba1 	.word	0x0800aba1

080083bc <_scanf_i>:
 80083bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c0:	4698      	mov	r8, r3
 80083c2:	4b76      	ldr	r3, [pc, #472]	; (800859c <_scanf_i+0x1e0>)
 80083c4:	460c      	mov	r4, r1
 80083c6:	4682      	mov	sl, r0
 80083c8:	4616      	mov	r6, r2
 80083ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80083ce:	b087      	sub	sp, #28
 80083d0:	ab03      	add	r3, sp, #12
 80083d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80083d6:	4b72      	ldr	r3, [pc, #456]	; (80085a0 <_scanf_i+0x1e4>)
 80083d8:	69a1      	ldr	r1, [r4, #24]
 80083da:	4a72      	ldr	r2, [pc, #456]	; (80085a4 <_scanf_i+0x1e8>)
 80083dc:	2903      	cmp	r1, #3
 80083de:	bf18      	it	ne
 80083e0:	461a      	movne	r2, r3
 80083e2:	68a3      	ldr	r3, [r4, #8]
 80083e4:	9201      	str	r2, [sp, #4]
 80083e6:	1e5a      	subs	r2, r3, #1
 80083e8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80083ec:	bf88      	it	hi
 80083ee:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80083f2:	4627      	mov	r7, r4
 80083f4:	bf82      	ittt	hi
 80083f6:	eb03 0905 	addhi.w	r9, r3, r5
 80083fa:	f240 135d 	movwhi	r3, #349	; 0x15d
 80083fe:	60a3      	strhi	r3, [r4, #8]
 8008400:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008404:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8008408:	bf98      	it	ls
 800840a:	f04f 0900 	movls.w	r9, #0
 800840e:	6023      	str	r3, [r4, #0]
 8008410:	463d      	mov	r5, r7
 8008412:	f04f 0b00 	mov.w	fp, #0
 8008416:	6831      	ldr	r1, [r6, #0]
 8008418:	ab03      	add	r3, sp, #12
 800841a:	7809      	ldrb	r1, [r1, #0]
 800841c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008420:	2202      	movs	r2, #2
 8008422:	f7f7 fef5 	bl	8000210 <memchr>
 8008426:	b328      	cbz	r0, 8008474 <_scanf_i+0xb8>
 8008428:	f1bb 0f01 	cmp.w	fp, #1
 800842c:	d159      	bne.n	80084e2 <_scanf_i+0x126>
 800842e:	6862      	ldr	r2, [r4, #4]
 8008430:	b92a      	cbnz	r2, 800843e <_scanf_i+0x82>
 8008432:	6822      	ldr	r2, [r4, #0]
 8008434:	2308      	movs	r3, #8
 8008436:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800843a:	6063      	str	r3, [r4, #4]
 800843c:	6022      	str	r2, [r4, #0]
 800843e:	6822      	ldr	r2, [r4, #0]
 8008440:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8008444:	6022      	str	r2, [r4, #0]
 8008446:	68a2      	ldr	r2, [r4, #8]
 8008448:	1e51      	subs	r1, r2, #1
 800844a:	60a1      	str	r1, [r4, #8]
 800844c:	b192      	cbz	r2, 8008474 <_scanf_i+0xb8>
 800844e:	6832      	ldr	r2, [r6, #0]
 8008450:	1c51      	adds	r1, r2, #1
 8008452:	6031      	str	r1, [r6, #0]
 8008454:	7812      	ldrb	r2, [r2, #0]
 8008456:	f805 2b01 	strb.w	r2, [r5], #1
 800845a:	6872      	ldr	r2, [r6, #4]
 800845c:	3a01      	subs	r2, #1
 800845e:	2a00      	cmp	r2, #0
 8008460:	6072      	str	r2, [r6, #4]
 8008462:	dc07      	bgt.n	8008474 <_scanf_i+0xb8>
 8008464:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8008468:	4631      	mov	r1, r6
 800846a:	4650      	mov	r0, sl
 800846c:	4790      	blx	r2
 800846e:	2800      	cmp	r0, #0
 8008470:	f040 8085 	bne.w	800857e <_scanf_i+0x1c2>
 8008474:	f10b 0b01 	add.w	fp, fp, #1
 8008478:	f1bb 0f03 	cmp.w	fp, #3
 800847c:	d1cb      	bne.n	8008416 <_scanf_i+0x5a>
 800847e:	6863      	ldr	r3, [r4, #4]
 8008480:	b90b      	cbnz	r3, 8008486 <_scanf_i+0xca>
 8008482:	230a      	movs	r3, #10
 8008484:	6063      	str	r3, [r4, #4]
 8008486:	6863      	ldr	r3, [r4, #4]
 8008488:	4947      	ldr	r1, [pc, #284]	; (80085a8 <_scanf_i+0x1ec>)
 800848a:	6960      	ldr	r0, [r4, #20]
 800848c:	1ac9      	subs	r1, r1, r3
 800848e:	f000 f8b5 	bl	80085fc <__sccl>
 8008492:	f04f 0b00 	mov.w	fp, #0
 8008496:	68a3      	ldr	r3, [r4, #8]
 8008498:	6822      	ldr	r2, [r4, #0]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d03d      	beq.n	800851a <_scanf_i+0x15e>
 800849e:	6831      	ldr	r1, [r6, #0]
 80084a0:	6960      	ldr	r0, [r4, #20]
 80084a2:	f891 c000 	ldrb.w	ip, [r1]
 80084a6:	f810 000c 	ldrb.w	r0, [r0, ip]
 80084aa:	2800      	cmp	r0, #0
 80084ac:	d035      	beq.n	800851a <_scanf_i+0x15e>
 80084ae:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80084b2:	d124      	bne.n	80084fe <_scanf_i+0x142>
 80084b4:	0510      	lsls	r0, r2, #20
 80084b6:	d522      	bpl.n	80084fe <_scanf_i+0x142>
 80084b8:	f10b 0b01 	add.w	fp, fp, #1
 80084bc:	f1b9 0f00 	cmp.w	r9, #0
 80084c0:	d003      	beq.n	80084ca <_scanf_i+0x10e>
 80084c2:	3301      	adds	r3, #1
 80084c4:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80084c8:	60a3      	str	r3, [r4, #8]
 80084ca:	6873      	ldr	r3, [r6, #4]
 80084cc:	3b01      	subs	r3, #1
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	6073      	str	r3, [r6, #4]
 80084d2:	dd1b      	ble.n	800850c <_scanf_i+0x150>
 80084d4:	6833      	ldr	r3, [r6, #0]
 80084d6:	3301      	adds	r3, #1
 80084d8:	6033      	str	r3, [r6, #0]
 80084da:	68a3      	ldr	r3, [r4, #8]
 80084dc:	3b01      	subs	r3, #1
 80084de:	60a3      	str	r3, [r4, #8]
 80084e0:	e7d9      	b.n	8008496 <_scanf_i+0xda>
 80084e2:	f1bb 0f02 	cmp.w	fp, #2
 80084e6:	d1ae      	bne.n	8008446 <_scanf_i+0x8a>
 80084e8:	6822      	ldr	r2, [r4, #0]
 80084ea:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80084ee:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80084f2:	d1bf      	bne.n	8008474 <_scanf_i+0xb8>
 80084f4:	2310      	movs	r3, #16
 80084f6:	6063      	str	r3, [r4, #4]
 80084f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80084fc:	e7a2      	b.n	8008444 <_scanf_i+0x88>
 80084fe:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8008502:	6022      	str	r2, [r4, #0]
 8008504:	780b      	ldrb	r3, [r1, #0]
 8008506:	f805 3b01 	strb.w	r3, [r5], #1
 800850a:	e7de      	b.n	80084ca <_scanf_i+0x10e>
 800850c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008510:	4631      	mov	r1, r6
 8008512:	4650      	mov	r0, sl
 8008514:	4798      	blx	r3
 8008516:	2800      	cmp	r0, #0
 8008518:	d0df      	beq.n	80084da <_scanf_i+0x11e>
 800851a:	6823      	ldr	r3, [r4, #0]
 800851c:	05db      	lsls	r3, r3, #23
 800851e:	d50d      	bpl.n	800853c <_scanf_i+0x180>
 8008520:	42bd      	cmp	r5, r7
 8008522:	d909      	bls.n	8008538 <_scanf_i+0x17c>
 8008524:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008528:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800852c:	4632      	mov	r2, r6
 800852e:	4650      	mov	r0, sl
 8008530:	4798      	blx	r3
 8008532:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8008536:	464d      	mov	r5, r9
 8008538:	42bd      	cmp	r5, r7
 800853a:	d02d      	beq.n	8008598 <_scanf_i+0x1dc>
 800853c:	6822      	ldr	r2, [r4, #0]
 800853e:	f012 0210 	ands.w	r2, r2, #16
 8008542:	d113      	bne.n	800856c <_scanf_i+0x1b0>
 8008544:	702a      	strb	r2, [r5, #0]
 8008546:	6863      	ldr	r3, [r4, #4]
 8008548:	9e01      	ldr	r6, [sp, #4]
 800854a:	4639      	mov	r1, r7
 800854c:	4650      	mov	r0, sl
 800854e:	47b0      	blx	r6
 8008550:	6821      	ldr	r1, [r4, #0]
 8008552:	f8d8 3000 	ldr.w	r3, [r8]
 8008556:	f011 0f20 	tst.w	r1, #32
 800855a:	d013      	beq.n	8008584 <_scanf_i+0x1c8>
 800855c:	1d1a      	adds	r2, r3, #4
 800855e:	f8c8 2000 	str.w	r2, [r8]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	6018      	str	r0, [r3, #0]
 8008566:	68e3      	ldr	r3, [r4, #12]
 8008568:	3301      	adds	r3, #1
 800856a:	60e3      	str	r3, [r4, #12]
 800856c:	1bed      	subs	r5, r5, r7
 800856e:	44ab      	add	fp, r5
 8008570:	6925      	ldr	r5, [r4, #16]
 8008572:	445d      	add	r5, fp
 8008574:	6125      	str	r5, [r4, #16]
 8008576:	2000      	movs	r0, #0
 8008578:	b007      	add	sp, #28
 800857a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800857e:	f04f 0b00 	mov.w	fp, #0
 8008582:	e7ca      	b.n	800851a <_scanf_i+0x15e>
 8008584:	1d1a      	adds	r2, r3, #4
 8008586:	f8c8 2000 	str.w	r2, [r8]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f011 0f01 	tst.w	r1, #1
 8008590:	bf14      	ite	ne
 8008592:	8018      	strhne	r0, [r3, #0]
 8008594:	6018      	streq	r0, [r3, #0]
 8008596:	e7e6      	b.n	8008566 <_scanf_i+0x1aa>
 8008598:	2001      	movs	r0, #1
 800859a:	e7ed      	b.n	8008578 <_scanf_i+0x1bc>
 800859c:	0800ab04 	.word	0x0800ab04
 80085a0:	08008779 	.word	0x08008779
 80085a4:	08005cd5 	.word	0x08005cd5
 80085a8:	0800af2e 	.word	0x0800af2e

080085ac <_read_r>:
 80085ac:	b538      	push	{r3, r4, r5, lr}
 80085ae:	4d07      	ldr	r5, [pc, #28]	; (80085cc <_read_r+0x20>)
 80085b0:	4604      	mov	r4, r0
 80085b2:	4608      	mov	r0, r1
 80085b4:	4611      	mov	r1, r2
 80085b6:	2200      	movs	r2, #0
 80085b8:	602a      	str	r2, [r5, #0]
 80085ba:	461a      	mov	r2, r3
 80085bc:	f000 fe82 	bl	80092c4 <_read>
 80085c0:	1c43      	adds	r3, r0, #1
 80085c2:	d102      	bne.n	80085ca <_read_r+0x1e>
 80085c4:	682b      	ldr	r3, [r5, #0]
 80085c6:	b103      	cbz	r3, 80085ca <_read_r+0x1e>
 80085c8:	6023      	str	r3, [r4, #0]
 80085ca:	bd38      	pop	{r3, r4, r5, pc}
 80085cc:	20003cf0 	.word	0x20003cf0

080085d0 <nan>:
 80085d0:	4901      	ldr	r1, [pc, #4]	; (80085d8 <nan+0x8>)
 80085d2:	2000      	movs	r0, #0
 80085d4:	4770      	bx	lr
 80085d6:	bf00      	nop
 80085d8:	7ff80000 	.word	0x7ff80000

080085dc <_sbrk_r>:
 80085dc:	b538      	push	{r3, r4, r5, lr}
 80085de:	4d06      	ldr	r5, [pc, #24]	; (80085f8 <_sbrk_r+0x1c>)
 80085e0:	2300      	movs	r3, #0
 80085e2:	4604      	mov	r4, r0
 80085e4:	4608      	mov	r0, r1
 80085e6:	602b      	str	r3, [r5, #0]
 80085e8:	f000 fe74 	bl	80092d4 <_sbrk>
 80085ec:	1c43      	adds	r3, r0, #1
 80085ee:	d102      	bne.n	80085f6 <_sbrk_r+0x1a>
 80085f0:	682b      	ldr	r3, [r5, #0]
 80085f2:	b103      	cbz	r3, 80085f6 <_sbrk_r+0x1a>
 80085f4:	6023      	str	r3, [r4, #0]
 80085f6:	bd38      	pop	{r3, r4, r5, pc}
 80085f8:	20003cf0 	.word	0x20003cf0

080085fc <__sccl>:
 80085fc:	b570      	push	{r4, r5, r6, lr}
 80085fe:	780b      	ldrb	r3, [r1, #0]
 8008600:	4604      	mov	r4, r0
 8008602:	2b5e      	cmp	r3, #94	; 0x5e
 8008604:	bf0b      	itete	eq
 8008606:	784b      	ldrbeq	r3, [r1, #1]
 8008608:	1c48      	addne	r0, r1, #1
 800860a:	1c88      	addeq	r0, r1, #2
 800860c:	2200      	movne	r2, #0
 800860e:	bf08      	it	eq
 8008610:	2201      	moveq	r2, #1
 8008612:	1e61      	subs	r1, r4, #1
 8008614:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8008618:	f801 2f01 	strb.w	r2, [r1, #1]!
 800861c:	42a9      	cmp	r1, r5
 800861e:	d1fb      	bne.n	8008618 <__sccl+0x1c>
 8008620:	b90b      	cbnz	r3, 8008626 <__sccl+0x2a>
 8008622:	3801      	subs	r0, #1
 8008624:	bd70      	pop	{r4, r5, r6, pc}
 8008626:	f082 0201 	eor.w	r2, r2, #1
 800862a:	54e2      	strb	r2, [r4, r3]
 800862c:	4605      	mov	r5, r0
 800862e:	4628      	mov	r0, r5
 8008630:	f810 1b01 	ldrb.w	r1, [r0], #1
 8008634:	292d      	cmp	r1, #45	; 0x2d
 8008636:	d006      	beq.n	8008646 <__sccl+0x4a>
 8008638:	295d      	cmp	r1, #93	; 0x5d
 800863a:	d0f3      	beq.n	8008624 <__sccl+0x28>
 800863c:	b909      	cbnz	r1, 8008642 <__sccl+0x46>
 800863e:	4628      	mov	r0, r5
 8008640:	e7f0      	b.n	8008624 <__sccl+0x28>
 8008642:	460b      	mov	r3, r1
 8008644:	e7f1      	b.n	800862a <__sccl+0x2e>
 8008646:	786e      	ldrb	r6, [r5, #1]
 8008648:	2e5d      	cmp	r6, #93	; 0x5d
 800864a:	d0fa      	beq.n	8008642 <__sccl+0x46>
 800864c:	42b3      	cmp	r3, r6
 800864e:	dcf8      	bgt.n	8008642 <__sccl+0x46>
 8008650:	3502      	adds	r5, #2
 8008652:	4619      	mov	r1, r3
 8008654:	3101      	adds	r1, #1
 8008656:	428e      	cmp	r6, r1
 8008658:	5462      	strb	r2, [r4, r1]
 800865a:	dcfb      	bgt.n	8008654 <__sccl+0x58>
 800865c:	1af1      	subs	r1, r6, r3
 800865e:	3901      	subs	r1, #1
 8008660:	1c58      	adds	r0, r3, #1
 8008662:	42b3      	cmp	r3, r6
 8008664:	bfa8      	it	ge
 8008666:	2100      	movge	r1, #0
 8008668:	1843      	adds	r3, r0, r1
 800866a:	e7e0      	b.n	800862e <__sccl+0x32>

0800866c <strncmp>:
 800866c:	b510      	push	{r4, lr}
 800866e:	4603      	mov	r3, r0
 8008670:	b172      	cbz	r2, 8008690 <strncmp+0x24>
 8008672:	3901      	subs	r1, #1
 8008674:	1884      	adds	r4, r0, r2
 8008676:	f813 0b01 	ldrb.w	r0, [r3], #1
 800867a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800867e:	4290      	cmp	r0, r2
 8008680:	d101      	bne.n	8008686 <strncmp+0x1a>
 8008682:	42a3      	cmp	r3, r4
 8008684:	d101      	bne.n	800868a <strncmp+0x1e>
 8008686:	1a80      	subs	r0, r0, r2
 8008688:	bd10      	pop	{r4, pc}
 800868a:	2800      	cmp	r0, #0
 800868c:	d1f3      	bne.n	8008676 <strncmp+0xa>
 800868e:	e7fa      	b.n	8008686 <strncmp+0x1a>
 8008690:	4610      	mov	r0, r2
 8008692:	e7f9      	b.n	8008688 <strncmp+0x1c>

08008694 <_strtoul_l.constprop.0>:
 8008694:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008698:	4f36      	ldr	r7, [pc, #216]	; (8008774 <_strtoul_l.constprop.0+0xe0>)
 800869a:	4686      	mov	lr, r0
 800869c:	460d      	mov	r5, r1
 800869e:	4628      	mov	r0, r5
 80086a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80086a4:	5de6      	ldrb	r6, [r4, r7]
 80086a6:	f016 0608 	ands.w	r6, r6, #8
 80086aa:	d1f8      	bne.n	800869e <_strtoul_l.constprop.0+0xa>
 80086ac:	2c2d      	cmp	r4, #45	; 0x2d
 80086ae:	d12f      	bne.n	8008710 <_strtoul_l.constprop.0+0x7c>
 80086b0:	782c      	ldrb	r4, [r5, #0]
 80086b2:	2601      	movs	r6, #1
 80086b4:	1c85      	adds	r5, r0, #2
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d057      	beq.n	800876a <_strtoul_l.constprop.0+0xd6>
 80086ba:	2b10      	cmp	r3, #16
 80086bc:	d109      	bne.n	80086d2 <_strtoul_l.constprop.0+0x3e>
 80086be:	2c30      	cmp	r4, #48	; 0x30
 80086c0:	d107      	bne.n	80086d2 <_strtoul_l.constprop.0+0x3e>
 80086c2:	7828      	ldrb	r0, [r5, #0]
 80086c4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80086c8:	2858      	cmp	r0, #88	; 0x58
 80086ca:	d149      	bne.n	8008760 <_strtoul_l.constprop.0+0xcc>
 80086cc:	786c      	ldrb	r4, [r5, #1]
 80086ce:	2310      	movs	r3, #16
 80086d0:	3502      	adds	r5, #2
 80086d2:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80086d6:	2700      	movs	r7, #0
 80086d8:	fbb8 f8f3 	udiv	r8, r8, r3
 80086dc:	fb03 f908 	mul.w	r9, r3, r8
 80086e0:	ea6f 0909 	mvn.w	r9, r9
 80086e4:	4638      	mov	r0, r7
 80086e6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80086ea:	f1bc 0f09 	cmp.w	ip, #9
 80086ee:	d814      	bhi.n	800871a <_strtoul_l.constprop.0+0x86>
 80086f0:	4664      	mov	r4, ip
 80086f2:	42a3      	cmp	r3, r4
 80086f4:	dd22      	ble.n	800873c <_strtoul_l.constprop.0+0xa8>
 80086f6:	2f00      	cmp	r7, #0
 80086f8:	db1d      	blt.n	8008736 <_strtoul_l.constprop.0+0xa2>
 80086fa:	4580      	cmp	r8, r0
 80086fc:	d31b      	bcc.n	8008736 <_strtoul_l.constprop.0+0xa2>
 80086fe:	d101      	bne.n	8008704 <_strtoul_l.constprop.0+0x70>
 8008700:	45a1      	cmp	r9, r4
 8008702:	db18      	blt.n	8008736 <_strtoul_l.constprop.0+0xa2>
 8008704:	fb00 4003 	mla	r0, r0, r3, r4
 8008708:	2701      	movs	r7, #1
 800870a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800870e:	e7ea      	b.n	80086e6 <_strtoul_l.constprop.0+0x52>
 8008710:	2c2b      	cmp	r4, #43	; 0x2b
 8008712:	bf04      	itt	eq
 8008714:	782c      	ldrbeq	r4, [r5, #0]
 8008716:	1c85      	addeq	r5, r0, #2
 8008718:	e7cd      	b.n	80086b6 <_strtoul_l.constprop.0+0x22>
 800871a:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800871e:	f1bc 0f19 	cmp.w	ip, #25
 8008722:	d801      	bhi.n	8008728 <_strtoul_l.constprop.0+0x94>
 8008724:	3c37      	subs	r4, #55	; 0x37
 8008726:	e7e4      	b.n	80086f2 <_strtoul_l.constprop.0+0x5e>
 8008728:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800872c:	f1bc 0f19 	cmp.w	ip, #25
 8008730:	d804      	bhi.n	800873c <_strtoul_l.constprop.0+0xa8>
 8008732:	3c57      	subs	r4, #87	; 0x57
 8008734:	e7dd      	b.n	80086f2 <_strtoul_l.constprop.0+0x5e>
 8008736:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800873a:	e7e6      	b.n	800870a <_strtoul_l.constprop.0+0x76>
 800873c:	2f00      	cmp	r7, #0
 800873e:	da07      	bge.n	8008750 <_strtoul_l.constprop.0+0xbc>
 8008740:	2322      	movs	r3, #34	; 0x22
 8008742:	f8ce 3000 	str.w	r3, [lr]
 8008746:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800874a:	b932      	cbnz	r2, 800875a <_strtoul_l.constprop.0+0xc6>
 800874c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008750:	b106      	cbz	r6, 8008754 <_strtoul_l.constprop.0+0xc0>
 8008752:	4240      	negs	r0, r0
 8008754:	2a00      	cmp	r2, #0
 8008756:	d0f9      	beq.n	800874c <_strtoul_l.constprop.0+0xb8>
 8008758:	b107      	cbz	r7, 800875c <_strtoul_l.constprop.0+0xc8>
 800875a:	1e69      	subs	r1, r5, #1
 800875c:	6011      	str	r1, [r2, #0]
 800875e:	e7f5      	b.n	800874c <_strtoul_l.constprop.0+0xb8>
 8008760:	2430      	movs	r4, #48	; 0x30
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1b5      	bne.n	80086d2 <_strtoul_l.constprop.0+0x3e>
 8008766:	2308      	movs	r3, #8
 8008768:	e7b3      	b.n	80086d2 <_strtoul_l.constprop.0+0x3e>
 800876a:	2c30      	cmp	r4, #48	; 0x30
 800876c:	d0a9      	beq.n	80086c2 <_strtoul_l.constprop.0+0x2e>
 800876e:	230a      	movs	r3, #10
 8008770:	e7af      	b.n	80086d2 <_strtoul_l.constprop.0+0x3e>
 8008772:	bf00      	nop
 8008774:	0800aba1 	.word	0x0800aba1

08008778 <_strtoul_r>:
 8008778:	f7ff bf8c 	b.w	8008694 <_strtoul_l.constprop.0>

0800877c <__submore>:
 800877c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008780:	460c      	mov	r4, r1
 8008782:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008784:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008788:	4299      	cmp	r1, r3
 800878a:	d11d      	bne.n	80087c8 <__submore+0x4c>
 800878c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008790:	f7ff fa18 	bl	8007bc4 <_malloc_r>
 8008794:	b918      	cbnz	r0, 800879e <__submore+0x22>
 8008796:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800879a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800879e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087a2:	63a3      	str	r3, [r4, #56]	; 0x38
 80087a4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80087a8:	6360      	str	r0, [r4, #52]	; 0x34
 80087aa:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80087ae:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80087b2:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80087b6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80087ba:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80087be:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80087c2:	6020      	str	r0, [r4, #0]
 80087c4:	2000      	movs	r0, #0
 80087c6:	e7e8      	b.n	800879a <__submore+0x1e>
 80087c8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80087ca:	0077      	lsls	r7, r6, #1
 80087cc:	463a      	mov	r2, r7
 80087ce:	f000 fa29 	bl	8008c24 <_realloc_r>
 80087d2:	4605      	mov	r5, r0
 80087d4:	2800      	cmp	r0, #0
 80087d6:	d0de      	beq.n	8008796 <__submore+0x1a>
 80087d8:	eb00 0806 	add.w	r8, r0, r6
 80087dc:	4601      	mov	r1, r0
 80087de:	4632      	mov	r2, r6
 80087e0:	4640      	mov	r0, r8
 80087e2:	f7fe fcaf 	bl	8007144 <memcpy>
 80087e6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80087ea:	f8c4 8000 	str.w	r8, [r4]
 80087ee:	e7e9      	b.n	80087c4 <__submore+0x48>

080087f0 <__ascii_wctomb>:
 80087f0:	4603      	mov	r3, r0
 80087f2:	4608      	mov	r0, r1
 80087f4:	b141      	cbz	r1, 8008808 <__ascii_wctomb+0x18>
 80087f6:	2aff      	cmp	r2, #255	; 0xff
 80087f8:	d904      	bls.n	8008804 <__ascii_wctomb+0x14>
 80087fa:	228a      	movs	r2, #138	; 0x8a
 80087fc:	601a      	str	r2, [r3, #0]
 80087fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008802:	4770      	bx	lr
 8008804:	700a      	strb	r2, [r1, #0]
 8008806:	2001      	movs	r0, #1
 8008808:	4770      	bx	lr
	...

0800880c <__assert_func>:
 800880c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800880e:	4614      	mov	r4, r2
 8008810:	461a      	mov	r2, r3
 8008812:	4b09      	ldr	r3, [pc, #36]	; (8008838 <__assert_func+0x2c>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4605      	mov	r5, r0
 8008818:	68d8      	ldr	r0, [r3, #12]
 800881a:	b14c      	cbz	r4, 8008830 <__assert_func+0x24>
 800881c:	4b07      	ldr	r3, [pc, #28]	; (800883c <__assert_func+0x30>)
 800881e:	9100      	str	r1, [sp, #0]
 8008820:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008824:	4906      	ldr	r1, [pc, #24]	; (8008840 <__assert_func+0x34>)
 8008826:	462b      	mov	r3, r5
 8008828:	f000 f9a2 	bl	8008b70 <fiprintf>
 800882c:	f000 fc40 	bl	80090b0 <abort>
 8008830:	4b04      	ldr	r3, [pc, #16]	; (8008844 <__assert_func+0x38>)
 8008832:	461c      	mov	r4, r3
 8008834:	e7f3      	b.n	800881e <__assert_func+0x12>
 8008836:	bf00      	nop
 8008838:	20000044 	.word	0x20000044
 800883c:	0800af30 	.word	0x0800af30
 8008840:	0800af3d 	.word	0x0800af3d
 8008844:	0800af6b 	.word	0x0800af6b

08008848 <__sflush_r>:
 8008848:	898a      	ldrh	r2, [r1, #12]
 800884a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800884c:	4605      	mov	r5, r0
 800884e:	0710      	lsls	r0, r2, #28
 8008850:	460c      	mov	r4, r1
 8008852:	d457      	bmi.n	8008904 <__sflush_r+0xbc>
 8008854:	684b      	ldr	r3, [r1, #4]
 8008856:	2b00      	cmp	r3, #0
 8008858:	dc04      	bgt.n	8008864 <__sflush_r+0x1c>
 800885a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800885c:	2b00      	cmp	r3, #0
 800885e:	dc01      	bgt.n	8008864 <__sflush_r+0x1c>
 8008860:	2000      	movs	r0, #0
 8008862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008864:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008866:	2e00      	cmp	r6, #0
 8008868:	d0fa      	beq.n	8008860 <__sflush_r+0x18>
 800886a:	2300      	movs	r3, #0
 800886c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008870:	682f      	ldr	r7, [r5, #0]
 8008872:	602b      	str	r3, [r5, #0]
 8008874:	d032      	beq.n	80088dc <__sflush_r+0x94>
 8008876:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008878:	89a3      	ldrh	r3, [r4, #12]
 800887a:	075a      	lsls	r2, r3, #29
 800887c:	d505      	bpl.n	800888a <__sflush_r+0x42>
 800887e:	6863      	ldr	r3, [r4, #4]
 8008880:	1ac0      	subs	r0, r0, r3
 8008882:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008884:	b10b      	cbz	r3, 800888a <__sflush_r+0x42>
 8008886:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008888:	1ac0      	subs	r0, r0, r3
 800888a:	2300      	movs	r3, #0
 800888c:	4602      	mov	r2, r0
 800888e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008890:	6a21      	ldr	r1, [r4, #32]
 8008892:	4628      	mov	r0, r5
 8008894:	47b0      	blx	r6
 8008896:	1c43      	adds	r3, r0, #1
 8008898:	89a3      	ldrh	r3, [r4, #12]
 800889a:	d106      	bne.n	80088aa <__sflush_r+0x62>
 800889c:	6829      	ldr	r1, [r5, #0]
 800889e:	291d      	cmp	r1, #29
 80088a0:	d82c      	bhi.n	80088fc <__sflush_r+0xb4>
 80088a2:	4a29      	ldr	r2, [pc, #164]	; (8008948 <__sflush_r+0x100>)
 80088a4:	40ca      	lsrs	r2, r1
 80088a6:	07d6      	lsls	r6, r2, #31
 80088a8:	d528      	bpl.n	80088fc <__sflush_r+0xb4>
 80088aa:	2200      	movs	r2, #0
 80088ac:	6062      	str	r2, [r4, #4]
 80088ae:	04d9      	lsls	r1, r3, #19
 80088b0:	6922      	ldr	r2, [r4, #16]
 80088b2:	6022      	str	r2, [r4, #0]
 80088b4:	d504      	bpl.n	80088c0 <__sflush_r+0x78>
 80088b6:	1c42      	adds	r2, r0, #1
 80088b8:	d101      	bne.n	80088be <__sflush_r+0x76>
 80088ba:	682b      	ldr	r3, [r5, #0]
 80088bc:	b903      	cbnz	r3, 80088c0 <__sflush_r+0x78>
 80088be:	6560      	str	r0, [r4, #84]	; 0x54
 80088c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088c2:	602f      	str	r7, [r5, #0]
 80088c4:	2900      	cmp	r1, #0
 80088c6:	d0cb      	beq.n	8008860 <__sflush_r+0x18>
 80088c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088cc:	4299      	cmp	r1, r3
 80088ce:	d002      	beq.n	80088d6 <__sflush_r+0x8e>
 80088d0:	4628      	mov	r0, r5
 80088d2:	f7ff f90d 	bl	8007af0 <_free_r>
 80088d6:	2000      	movs	r0, #0
 80088d8:	6360      	str	r0, [r4, #52]	; 0x34
 80088da:	e7c2      	b.n	8008862 <__sflush_r+0x1a>
 80088dc:	6a21      	ldr	r1, [r4, #32]
 80088de:	2301      	movs	r3, #1
 80088e0:	4628      	mov	r0, r5
 80088e2:	47b0      	blx	r6
 80088e4:	1c41      	adds	r1, r0, #1
 80088e6:	d1c7      	bne.n	8008878 <__sflush_r+0x30>
 80088e8:	682b      	ldr	r3, [r5, #0]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d0c4      	beq.n	8008878 <__sflush_r+0x30>
 80088ee:	2b1d      	cmp	r3, #29
 80088f0:	d001      	beq.n	80088f6 <__sflush_r+0xae>
 80088f2:	2b16      	cmp	r3, #22
 80088f4:	d101      	bne.n	80088fa <__sflush_r+0xb2>
 80088f6:	602f      	str	r7, [r5, #0]
 80088f8:	e7b2      	b.n	8008860 <__sflush_r+0x18>
 80088fa:	89a3      	ldrh	r3, [r4, #12]
 80088fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008900:	81a3      	strh	r3, [r4, #12]
 8008902:	e7ae      	b.n	8008862 <__sflush_r+0x1a>
 8008904:	690f      	ldr	r7, [r1, #16]
 8008906:	2f00      	cmp	r7, #0
 8008908:	d0aa      	beq.n	8008860 <__sflush_r+0x18>
 800890a:	0793      	lsls	r3, r2, #30
 800890c:	680e      	ldr	r6, [r1, #0]
 800890e:	bf08      	it	eq
 8008910:	694b      	ldreq	r3, [r1, #20]
 8008912:	600f      	str	r7, [r1, #0]
 8008914:	bf18      	it	ne
 8008916:	2300      	movne	r3, #0
 8008918:	1bf6      	subs	r6, r6, r7
 800891a:	608b      	str	r3, [r1, #8]
 800891c:	2e00      	cmp	r6, #0
 800891e:	dd9f      	ble.n	8008860 <__sflush_r+0x18>
 8008920:	6a21      	ldr	r1, [r4, #32]
 8008922:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008926:	4633      	mov	r3, r6
 8008928:	463a      	mov	r2, r7
 800892a:	4628      	mov	r0, r5
 800892c:	47e0      	blx	ip
 800892e:	2800      	cmp	r0, #0
 8008930:	dc06      	bgt.n	8008940 <__sflush_r+0xf8>
 8008932:	89a3      	ldrh	r3, [r4, #12]
 8008934:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008938:	81a3      	strh	r3, [r4, #12]
 800893a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800893e:	e790      	b.n	8008862 <__sflush_r+0x1a>
 8008940:	4407      	add	r7, r0
 8008942:	1a36      	subs	r6, r6, r0
 8008944:	e7ea      	b.n	800891c <__sflush_r+0xd4>
 8008946:	bf00      	nop
 8008948:	20400001 	.word	0x20400001

0800894c <_fflush_r>:
 800894c:	b538      	push	{r3, r4, r5, lr}
 800894e:	690b      	ldr	r3, [r1, #16]
 8008950:	4605      	mov	r5, r0
 8008952:	460c      	mov	r4, r1
 8008954:	b913      	cbnz	r3, 800895c <_fflush_r+0x10>
 8008956:	2500      	movs	r5, #0
 8008958:	4628      	mov	r0, r5
 800895a:	bd38      	pop	{r3, r4, r5, pc}
 800895c:	b118      	cbz	r0, 8008966 <_fflush_r+0x1a>
 800895e:	6983      	ldr	r3, [r0, #24]
 8008960:	b90b      	cbnz	r3, 8008966 <_fflush_r+0x1a>
 8008962:	f000 f887 	bl	8008a74 <__sinit>
 8008966:	4b14      	ldr	r3, [pc, #80]	; (80089b8 <_fflush_r+0x6c>)
 8008968:	429c      	cmp	r4, r3
 800896a:	d11b      	bne.n	80089a4 <_fflush_r+0x58>
 800896c:	686c      	ldr	r4, [r5, #4]
 800896e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d0ef      	beq.n	8008956 <_fflush_r+0xa>
 8008976:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008978:	07d0      	lsls	r0, r2, #31
 800897a:	d404      	bmi.n	8008986 <_fflush_r+0x3a>
 800897c:	0599      	lsls	r1, r3, #22
 800897e:	d402      	bmi.n	8008986 <_fflush_r+0x3a>
 8008980:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008982:	f000 f927 	bl	8008bd4 <__retarget_lock_acquire_recursive>
 8008986:	4628      	mov	r0, r5
 8008988:	4621      	mov	r1, r4
 800898a:	f7ff ff5d 	bl	8008848 <__sflush_r>
 800898e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008990:	07da      	lsls	r2, r3, #31
 8008992:	4605      	mov	r5, r0
 8008994:	d4e0      	bmi.n	8008958 <_fflush_r+0xc>
 8008996:	89a3      	ldrh	r3, [r4, #12]
 8008998:	059b      	lsls	r3, r3, #22
 800899a:	d4dd      	bmi.n	8008958 <_fflush_r+0xc>
 800899c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800899e:	f000 f91a 	bl	8008bd6 <__retarget_lock_release_recursive>
 80089a2:	e7d9      	b.n	8008958 <_fflush_r+0xc>
 80089a4:	4b05      	ldr	r3, [pc, #20]	; (80089bc <_fflush_r+0x70>)
 80089a6:	429c      	cmp	r4, r3
 80089a8:	d101      	bne.n	80089ae <_fflush_r+0x62>
 80089aa:	68ac      	ldr	r4, [r5, #8]
 80089ac:	e7df      	b.n	800896e <_fflush_r+0x22>
 80089ae:	4b04      	ldr	r3, [pc, #16]	; (80089c0 <_fflush_r+0x74>)
 80089b0:	429c      	cmp	r4, r3
 80089b2:	bf08      	it	eq
 80089b4:	68ec      	ldreq	r4, [r5, #12]
 80089b6:	e7da      	b.n	800896e <_fflush_r+0x22>
 80089b8:	0800af8c 	.word	0x0800af8c
 80089bc:	0800afac 	.word	0x0800afac
 80089c0:	0800af6c 	.word	0x0800af6c

080089c4 <std>:
 80089c4:	2300      	movs	r3, #0
 80089c6:	b510      	push	{r4, lr}
 80089c8:	4604      	mov	r4, r0
 80089ca:	e9c0 3300 	strd	r3, r3, [r0]
 80089ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80089d2:	6083      	str	r3, [r0, #8]
 80089d4:	8181      	strh	r1, [r0, #12]
 80089d6:	6643      	str	r3, [r0, #100]	; 0x64
 80089d8:	81c2      	strh	r2, [r0, #14]
 80089da:	6183      	str	r3, [r0, #24]
 80089dc:	4619      	mov	r1, r3
 80089de:	2208      	movs	r2, #8
 80089e0:	305c      	adds	r0, #92	; 0x5c
 80089e2:	f7fb fbe9 	bl	80041b8 <memset>
 80089e6:	4b05      	ldr	r3, [pc, #20]	; (80089fc <std+0x38>)
 80089e8:	6263      	str	r3, [r4, #36]	; 0x24
 80089ea:	4b05      	ldr	r3, [pc, #20]	; (8008a00 <std+0x3c>)
 80089ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80089ee:	4b05      	ldr	r3, [pc, #20]	; (8008a04 <std+0x40>)
 80089f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80089f2:	4b05      	ldr	r3, [pc, #20]	; (8008a08 <std+0x44>)
 80089f4:	6224      	str	r4, [r4, #32]
 80089f6:	6323      	str	r3, [r4, #48]	; 0x30
 80089f8:	bd10      	pop	{r4, pc}
 80089fa:	bf00      	nop
 80089fc:	08004f35 	.word	0x08004f35
 8008a00:	08004f5b 	.word	0x08004f5b
 8008a04:	08004f93 	.word	0x08004f93
 8008a08:	08004fb7 	.word	0x08004fb7

08008a0c <_cleanup_r>:
 8008a0c:	4901      	ldr	r1, [pc, #4]	; (8008a14 <_cleanup_r+0x8>)
 8008a0e:	f000 b8c1 	b.w	8008b94 <_fwalk_reent>
 8008a12:	bf00      	nop
 8008a14:	0800894d 	.word	0x0800894d

08008a18 <__sfmoreglue>:
 8008a18:	b570      	push	{r4, r5, r6, lr}
 8008a1a:	2268      	movs	r2, #104	; 0x68
 8008a1c:	1e4d      	subs	r5, r1, #1
 8008a1e:	4355      	muls	r5, r2
 8008a20:	460e      	mov	r6, r1
 8008a22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008a26:	f7ff f8cd 	bl	8007bc4 <_malloc_r>
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	b140      	cbz	r0, 8008a40 <__sfmoreglue+0x28>
 8008a2e:	2100      	movs	r1, #0
 8008a30:	e9c0 1600 	strd	r1, r6, [r0]
 8008a34:	300c      	adds	r0, #12
 8008a36:	60a0      	str	r0, [r4, #8]
 8008a38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008a3c:	f7fb fbbc 	bl	80041b8 <memset>
 8008a40:	4620      	mov	r0, r4
 8008a42:	bd70      	pop	{r4, r5, r6, pc}

08008a44 <__sfp_lock_acquire>:
 8008a44:	4801      	ldr	r0, [pc, #4]	; (8008a4c <__sfp_lock_acquire+0x8>)
 8008a46:	f000 b8c5 	b.w	8008bd4 <__retarget_lock_acquire_recursive>
 8008a4a:	bf00      	nop
 8008a4c:	20003cf5 	.word	0x20003cf5

08008a50 <__sfp_lock_release>:
 8008a50:	4801      	ldr	r0, [pc, #4]	; (8008a58 <__sfp_lock_release+0x8>)
 8008a52:	f000 b8c0 	b.w	8008bd6 <__retarget_lock_release_recursive>
 8008a56:	bf00      	nop
 8008a58:	20003cf5 	.word	0x20003cf5

08008a5c <__sinit_lock_acquire>:
 8008a5c:	4801      	ldr	r0, [pc, #4]	; (8008a64 <__sinit_lock_acquire+0x8>)
 8008a5e:	f000 b8b9 	b.w	8008bd4 <__retarget_lock_acquire_recursive>
 8008a62:	bf00      	nop
 8008a64:	20003cf6 	.word	0x20003cf6

08008a68 <__sinit_lock_release>:
 8008a68:	4801      	ldr	r0, [pc, #4]	; (8008a70 <__sinit_lock_release+0x8>)
 8008a6a:	f000 b8b4 	b.w	8008bd6 <__retarget_lock_release_recursive>
 8008a6e:	bf00      	nop
 8008a70:	20003cf6 	.word	0x20003cf6

08008a74 <__sinit>:
 8008a74:	b510      	push	{r4, lr}
 8008a76:	4604      	mov	r4, r0
 8008a78:	f7ff fff0 	bl	8008a5c <__sinit_lock_acquire>
 8008a7c:	69a3      	ldr	r3, [r4, #24]
 8008a7e:	b11b      	cbz	r3, 8008a88 <__sinit+0x14>
 8008a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a84:	f7ff bff0 	b.w	8008a68 <__sinit_lock_release>
 8008a88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008a8c:	6523      	str	r3, [r4, #80]	; 0x50
 8008a8e:	4b13      	ldr	r3, [pc, #76]	; (8008adc <__sinit+0x68>)
 8008a90:	4a13      	ldr	r2, [pc, #76]	; (8008ae0 <__sinit+0x6c>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	62a2      	str	r2, [r4, #40]	; 0x28
 8008a96:	42a3      	cmp	r3, r4
 8008a98:	bf04      	itt	eq
 8008a9a:	2301      	moveq	r3, #1
 8008a9c:	61a3      	streq	r3, [r4, #24]
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f000 f820 	bl	8008ae4 <__sfp>
 8008aa4:	6060      	str	r0, [r4, #4]
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	f000 f81c 	bl	8008ae4 <__sfp>
 8008aac:	60a0      	str	r0, [r4, #8]
 8008aae:	4620      	mov	r0, r4
 8008ab0:	f000 f818 	bl	8008ae4 <__sfp>
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	60e0      	str	r0, [r4, #12]
 8008ab8:	2104      	movs	r1, #4
 8008aba:	6860      	ldr	r0, [r4, #4]
 8008abc:	f7ff ff82 	bl	80089c4 <std>
 8008ac0:	68a0      	ldr	r0, [r4, #8]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	2109      	movs	r1, #9
 8008ac6:	f7ff ff7d 	bl	80089c4 <std>
 8008aca:	68e0      	ldr	r0, [r4, #12]
 8008acc:	2202      	movs	r2, #2
 8008ace:	2112      	movs	r1, #18
 8008ad0:	f7ff ff78 	bl	80089c4 <std>
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	61a3      	str	r3, [r4, #24]
 8008ad8:	e7d2      	b.n	8008a80 <__sinit+0xc>
 8008ada:	bf00      	nop
 8008adc:	0800ab10 	.word	0x0800ab10
 8008ae0:	08008a0d 	.word	0x08008a0d

08008ae4 <__sfp>:
 8008ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ae6:	4607      	mov	r7, r0
 8008ae8:	f7ff ffac 	bl	8008a44 <__sfp_lock_acquire>
 8008aec:	4b1e      	ldr	r3, [pc, #120]	; (8008b68 <__sfp+0x84>)
 8008aee:	681e      	ldr	r6, [r3, #0]
 8008af0:	69b3      	ldr	r3, [r6, #24]
 8008af2:	b913      	cbnz	r3, 8008afa <__sfp+0x16>
 8008af4:	4630      	mov	r0, r6
 8008af6:	f7ff ffbd 	bl	8008a74 <__sinit>
 8008afa:	3648      	adds	r6, #72	; 0x48
 8008afc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008b00:	3b01      	subs	r3, #1
 8008b02:	d503      	bpl.n	8008b0c <__sfp+0x28>
 8008b04:	6833      	ldr	r3, [r6, #0]
 8008b06:	b30b      	cbz	r3, 8008b4c <__sfp+0x68>
 8008b08:	6836      	ldr	r6, [r6, #0]
 8008b0a:	e7f7      	b.n	8008afc <__sfp+0x18>
 8008b0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008b10:	b9d5      	cbnz	r5, 8008b48 <__sfp+0x64>
 8008b12:	4b16      	ldr	r3, [pc, #88]	; (8008b6c <__sfp+0x88>)
 8008b14:	60e3      	str	r3, [r4, #12]
 8008b16:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008b1a:	6665      	str	r5, [r4, #100]	; 0x64
 8008b1c:	f000 f859 	bl	8008bd2 <__retarget_lock_init_recursive>
 8008b20:	f7ff ff96 	bl	8008a50 <__sfp_lock_release>
 8008b24:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008b28:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008b2c:	6025      	str	r5, [r4, #0]
 8008b2e:	61a5      	str	r5, [r4, #24]
 8008b30:	2208      	movs	r2, #8
 8008b32:	4629      	mov	r1, r5
 8008b34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008b38:	f7fb fb3e 	bl	80041b8 <memset>
 8008b3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008b40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008b44:	4620      	mov	r0, r4
 8008b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b48:	3468      	adds	r4, #104	; 0x68
 8008b4a:	e7d9      	b.n	8008b00 <__sfp+0x1c>
 8008b4c:	2104      	movs	r1, #4
 8008b4e:	4638      	mov	r0, r7
 8008b50:	f7ff ff62 	bl	8008a18 <__sfmoreglue>
 8008b54:	4604      	mov	r4, r0
 8008b56:	6030      	str	r0, [r6, #0]
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	d1d5      	bne.n	8008b08 <__sfp+0x24>
 8008b5c:	f7ff ff78 	bl	8008a50 <__sfp_lock_release>
 8008b60:	230c      	movs	r3, #12
 8008b62:	603b      	str	r3, [r7, #0]
 8008b64:	e7ee      	b.n	8008b44 <__sfp+0x60>
 8008b66:	bf00      	nop
 8008b68:	0800ab10 	.word	0x0800ab10
 8008b6c:	ffff0001 	.word	0xffff0001

08008b70 <fiprintf>:
 8008b70:	b40e      	push	{r1, r2, r3}
 8008b72:	b503      	push	{r0, r1, lr}
 8008b74:	4601      	mov	r1, r0
 8008b76:	ab03      	add	r3, sp, #12
 8008b78:	4805      	ldr	r0, [pc, #20]	; (8008b90 <fiprintf+0x20>)
 8008b7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b7e:	6800      	ldr	r0, [r0, #0]
 8008b80:	9301      	str	r3, [sp, #4]
 8008b82:	f000 f8a5 	bl	8008cd0 <_vfiprintf_r>
 8008b86:	b002      	add	sp, #8
 8008b88:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b8c:	b003      	add	sp, #12
 8008b8e:	4770      	bx	lr
 8008b90:	20000044 	.word	0x20000044

08008b94 <_fwalk_reent>:
 8008b94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b98:	4606      	mov	r6, r0
 8008b9a:	4688      	mov	r8, r1
 8008b9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008ba0:	2700      	movs	r7, #0
 8008ba2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ba6:	f1b9 0901 	subs.w	r9, r9, #1
 8008baa:	d505      	bpl.n	8008bb8 <_fwalk_reent+0x24>
 8008bac:	6824      	ldr	r4, [r4, #0]
 8008bae:	2c00      	cmp	r4, #0
 8008bb0:	d1f7      	bne.n	8008ba2 <_fwalk_reent+0xe>
 8008bb2:	4638      	mov	r0, r7
 8008bb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bb8:	89ab      	ldrh	r3, [r5, #12]
 8008bba:	2b01      	cmp	r3, #1
 8008bbc:	d907      	bls.n	8008bce <_fwalk_reent+0x3a>
 8008bbe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	d003      	beq.n	8008bce <_fwalk_reent+0x3a>
 8008bc6:	4629      	mov	r1, r5
 8008bc8:	4630      	mov	r0, r6
 8008bca:	47c0      	blx	r8
 8008bcc:	4307      	orrs	r7, r0
 8008bce:	3568      	adds	r5, #104	; 0x68
 8008bd0:	e7e9      	b.n	8008ba6 <_fwalk_reent+0x12>

08008bd2 <__retarget_lock_init_recursive>:
 8008bd2:	4770      	bx	lr

08008bd4 <__retarget_lock_acquire_recursive>:
 8008bd4:	4770      	bx	lr

08008bd6 <__retarget_lock_release_recursive>:
 8008bd6:	4770      	bx	lr

08008bd8 <memmove>:
 8008bd8:	4288      	cmp	r0, r1
 8008bda:	b510      	push	{r4, lr}
 8008bdc:	eb01 0402 	add.w	r4, r1, r2
 8008be0:	d902      	bls.n	8008be8 <memmove+0x10>
 8008be2:	4284      	cmp	r4, r0
 8008be4:	4623      	mov	r3, r4
 8008be6:	d807      	bhi.n	8008bf8 <memmove+0x20>
 8008be8:	1e43      	subs	r3, r0, #1
 8008bea:	42a1      	cmp	r1, r4
 8008bec:	d008      	beq.n	8008c00 <memmove+0x28>
 8008bee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008bf2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008bf6:	e7f8      	b.n	8008bea <memmove+0x12>
 8008bf8:	4402      	add	r2, r0
 8008bfa:	4601      	mov	r1, r0
 8008bfc:	428a      	cmp	r2, r1
 8008bfe:	d100      	bne.n	8008c02 <memmove+0x2a>
 8008c00:	bd10      	pop	{r4, pc}
 8008c02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c0a:	e7f7      	b.n	8008bfc <memmove+0x24>

08008c0c <__malloc_lock>:
 8008c0c:	4801      	ldr	r0, [pc, #4]	; (8008c14 <__malloc_lock+0x8>)
 8008c0e:	f7ff bfe1 	b.w	8008bd4 <__retarget_lock_acquire_recursive>
 8008c12:	bf00      	nop
 8008c14:	20003cf4 	.word	0x20003cf4

08008c18 <__malloc_unlock>:
 8008c18:	4801      	ldr	r0, [pc, #4]	; (8008c20 <__malloc_unlock+0x8>)
 8008c1a:	f7ff bfdc 	b.w	8008bd6 <__retarget_lock_release_recursive>
 8008c1e:	bf00      	nop
 8008c20:	20003cf4 	.word	0x20003cf4

08008c24 <_realloc_r>:
 8008c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c28:	4680      	mov	r8, r0
 8008c2a:	4614      	mov	r4, r2
 8008c2c:	460e      	mov	r6, r1
 8008c2e:	b921      	cbnz	r1, 8008c3a <_realloc_r+0x16>
 8008c30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c34:	4611      	mov	r1, r2
 8008c36:	f7fe bfc5 	b.w	8007bc4 <_malloc_r>
 8008c3a:	b92a      	cbnz	r2, 8008c48 <_realloc_r+0x24>
 8008c3c:	f7fe ff58 	bl	8007af0 <_free_r>
 8008c40:	4625      	mov	r5, r4
 8008c42:	4628      	mov	r0, r5
 8008c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c48:	f000 fa9e 	bl	8009188 <_malloc_usable_size_r>
 8008c4c:	4284      	cmp	r4, r0
 8008c4e:	4607      	mov	r7, r0
 8008c50:	d802      	bhi.n	8008c58 <_realloc_r+0x34>
 8008c52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008c56:	d812      	bhi.n	8008c7e <_realloc_r+0x5a>
 8008c58:	4621      	mov	r1, r4
 8008c5a:	4640      	mov	r0, r8
 8008c5c:	f7fe ffb2 	bl	8007bc4 <_malloc_r>
 8008c60:	4605      	mov	r5, r0
 8008c62:	2800      	cmp	r0, #0
 8008c64:	d0ed      	beq.n	8008c42 <_realloc_r+0x1e>
 8008c66:	42bc      	cmp	r4, r7
 8008c68:	4622      	mov	r2, r4
 8008c6a:	4631      	mov	r1, r6
 8008c6c:	bf28      	it	cs
 8008c6e:	463a      	movcs	r2, r7
 8008c70:	f7fe fa68 	bl	8007144 <memcpy>
 8008c74:	4631      	mov	r1, r6
 8008c76:	4640      	mov	r0, r8
 8008c78:	f7fe ff3a 	bl	8007af0 <_free_r>
 8008c7c:	e7e1      	b.n	8008c42 <_realloc_r+0x1e>
 8008c7e:	4635      	mov	r5, r6
 8008c80:	e7df      	b.n	8008c42 <_realloc_r+0x1e>

08008c82 <__sfputc_r>:
 8008c82:	6893      	ldr	r3, [r2, #8]
 8008c84:	3b01      	subs	r3, #1
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	b410      	push	{r4}
 8008c8a:	6093      	str	r3, [r2, #8]
 8008c8c:	da07      	bge.n	8008c9e <__sfputc_r+0x1c>
 8008c8e:	6994      	ldr	r4, [r2, #24]
 8008c90:	42a3      	cmp	r3, r4
 8008c92:	db01      	blt.n	8008c98 <__sfputc_r+0x16>
 8008c94:	290a      	cmp	r1, #10
 8008c96:	d102      	bne.n	8008c9e <__sfputc_r+0x1c>
 8008c98:	bc10      	pop	{r4}
 8008c9a:	f000 b949 	b.w	8008f30 <__swbuf_r>
 8008c9e:	6813      	ldr	r3, [r2, #0]
 8008ca0:	1c58      	adds	r0, r3, #1
 8008ca2:	6010      	str	r0, [r2, #0]
 8008ca4:	7019      	strb	r1, [r3, #0]
 8008ca6:	4608      	mov	r0, r1
 8008ca8:	bc10      	pop	{r4}
 8008caa:	4770      	bx	lr

08008cac <__sfputs_r>:
 8008cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cae:	4606      	mov	r6, r0
 8008cb0:	460f      	mov	r7, r1
 8008cb2:	4614      	mov	r4, r2
 8008cb4:	18d5      	adds	r5, r2, r3
 8008cb6:	42ac      	cmp	r4, r5
 8008cb8:	d101      	bne.n	8008cbe <__sfputs_r+0x12>
 8008cba:	2000      	movs	r0, #0
 8008cbc:	e007      	b.n	8008cce <__sfputs_r+0x22>
 8008cbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cc2:	463a      	mov	r2, r7
 8008cc4:	4630      	mov	r0, r6
 8008cc6:	f7ff ffdc 	bl	8008c82 <__sfputc_r>
 8008cca:	1c43      	adds	r3, r0, #1
 8008ccc:	d1f3      	bne.n	8008cb6 <__sfputs_r+0xa>
 8008cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008cd0 <_vfiprintf_r>:
 8008cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cd4:	460d      	mov	r5, r1
 8008cd6:	b09d      	sub	sp, #116	; 0x74
 8008cd8:	4614      	mov	r4, r2
 8008cda:	4698      	mov	r8, r3
 8008cdc:	4606      	mov	r6, r0
 8008cde:	b118      	cbz	r0, 8008ce8 <_vfiprintf_r+0x18>
 8008ce0:	6983      	ldr	r3, [r0, #24]
 8008ce2:	b90b      	cbnz	r3, 8008ce8 <_vfiprintf_r+0x18>
 8008ce4:	f7ff fec6 	bl	8008a74 <__sinit>
 8008ce8:	4b89      	ldr	r3, [pc, #548]	; (8008f10 <_vfiprintf_r+0x240>)
 8008cea:	429d      	cmp	r5, r3
 8008cec:	d11b      	bne.n	8008d26 <_vfiprintf_r+0x56>
 8008cee:	6875      	ldr	r5, [r6, #4]
 8008cf0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cf2:	07d9      	lsls	r1, r3, #31
 8008cf4:	d405      	bmi.n	8008d02 <_vfiprintf_r+0x32>
 8008cf6:	89ab      	ldrh	r3, [r5, #12]
 8008cf8:	059a      	lsls	r2, r3, #22
 8008cfa:	d402      	bmi.n	8008d02 <_vfiprintf_r+0x32>
 8008cfc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cfe:	f7ff ff69 	bl	8008bd4 <__retarget_lock_acquire_recursive>
 8008d02:	89ab      	ldrh	r3, [r5, #12]
 8008d04:	071b      	lsls	r3, r3, #28
 8008d06:	d501      	bpl.n	8008d0c <_vfiprintf_r+0x3c>
 8008d08:	692b      	ldr	r3, [r5, #16]
 8008d0a:	b9eb      	cbnz	r3, 8008d48 <_vfiprintf_r+0x78>
 8008d0c:	4629      	mov	r1, r5
 8008d0e:	4630      	mov	r0, r6
 8008d10:	f000 f960 	bl	8008fd4 <__swsetup_r>
 8008d14:	b1c0      	cbz	r0, 8008d48 <_vfiprintf_r+0x78>
 8008d16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d18:	07dc      	lsls	r4, r3, #31
 8008d1a:	d50e      	bpl.n	8008d3a <_vfiprintf_r+0x6a>
 8008d1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d20:	b01d      	add	sp, #116	; 0x74
 8008d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d26:	4b7b      	ldr	r3, [pc, #492]	; (8008f14 <_vfiprintf_r+0x244>)
 8008d28:	429d      	cmp	r5, r3
 8008d2a:	d101      	bne.n	8008d30 <_vfiprintf_r+0x60>
 8008d2c:	68b5      	ldr	r5, [r6, #8]
 8008d2e:	e7df      	b.n	8008cf0 <_vfiprintf_r+0x20>
 8008d30:	4b79      	ldr	r3, [pc, #484]	; (8008f18 <_vfiprintf_r+0x248>)
 8008d32:	429d      	cmp	r5, r3
 8008d34:	bf08      	it	eq
 8008d36:	68f5      	ldreq	r5, [r6, #12]
 8008d38:	e7da      	b.n	8008cf0 <_vfiprintf_r+0x20>
 8008d3a:	89ab      	ldrh	r3, [r5, #12]
 8008d3c:	0598      	lsls	r0, r3, #22
 8008d3e:	d4ed      	bmi.n	8008d1c <_vfiprintf_r+0x4c>
 8008d40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d42:	f7ff ff48 	bl	8008bd6 <__retarget_lock_release_recursive>
 8008d46:	e7e9      	b.n	8008d1c <_vfiprintf_r+0x4c>
 8008d48:	2300      	movs	r3, #0
 8008d4a:	9309      	str	r3, [sp, #36]	; 0x24
 8008d4c:	2320      	movs	r3, #32
 8008d4e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d52:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d56:	2330      	movs	r3, #48	; 0x30
 8008d58:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008f1c <_vfiprintf_r+0x24c>
 8008d5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d60:	f04f 0901 	mov.w	r9, #1
 8008d64:	4623      	mov	r3, r4
 8008d66:	469a      	mov	sl, r3
 8008d68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d6c:	b10a      	cbz	r2, 8008d72 <_vfiprintf_r+0xa2>
 8008d6e:	2a25      	cmp	r2, #37	; 0x25
 8008d70:	d1f9      	bne.n	8008d66 <_vfiprintf_r+0x96>
 8008d72:	ebba 0b04 	subs.w	fp, sl, r4
 8008d76:	d00b      	beq.n	8008d90 <_vfiprintf_r+0xc0>
 8008d78:	465b      	mov	r3, fp
 8008d7a:	4622      	mov	r2, r4
 8008d7c:	4629      	mov	r1, r5
 8008d7e:	4630      	mov	r0, r6
 8008d80:	f7ff ff94 	bl	8008cac <__sfputs_r>
 8008d84:	3001      	adds	r0, #1
 8008d86:	f000 80aa 	beq.w	8008ede <_vfiprintf_r+0x20e>
 8008d8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d8c:	445a      	add	r2, fp
 8008d8e:	9209      	str	r2, [sp, #36]	; 0x24
 8008d90:	f89a 3000 	ldrb.w	r3, [sl]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	f000 80a2 	beq.w	8008ede <_vfiprintf_r+0x20e>
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008da0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008da4:	f10a 0a01 	add.w	sl, sl, #1
 8008da8:	9304      	str	r3, [sp, #16]
 8008daa:	9307      	str	r3, [sp, #28]
 8008dac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008db0:	931a      	str	r3, [sp, #104]	; 0x68
 8008db2:	4654      	mov	r4, sl
 8008db4:	2205      	movs	r2, #5
 8008db6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dba:	4858      	ldr	r0, [pc, #352]	; (8008f1c <_vfiprintf_r+0x24c>)
 8008dbc:	f7f7 fa28 	bl	8000210 <memchr>
 8008dc0:	9a04      	ldr	r2, [sp, #16]
 8008dc2:	b9d8      	cbnz	r0, 8008dfc <_vfiprintf_r+0x12c>
 8008dc4:	06d1      	lsls	r1, r2, #27
 8008dc6:	bf44      	itt	mi
 8008dc8:	2320      	movmi	r3, #32
 8008dca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008dce:	0713      	lsls	r3, r2, #28
 8008dd0:	bf44      	itt	mi
 8008dd2:	232b      	movmi	r3, #43	; 0x2b
 8008dd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008dd8:	f89a 3000 	ldrb.w	r3, [sl]
 8008ddc:	2b2a      	cmp	r3, #42	; 0x2a
 8008dde:	d015      	beq.n	8008e0c <_vfiprintf_r+0x13c>
 8008de0:	9a07      	ldr	r2, [sp, #28]
 8008de2:	4654      	mov	r4, sl
 8008de4:	2000      	movs	r0, #0
 8008de6:	f04f 0c0a 	mov.w	ip, #10
 8008dea:	4621      	mov	r1, r4
 8008dec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008df0:	3b30      	subs	r3, #48	; 0x30
 8008df2:	2b09      	cmp	r3, #9
 8008df4:	d94e      	bls.n	8008e94 <_vfiprintf_r+0x1c4>
 8008df6:	b1b0      	cbz	r0, 8008e26 <_vfiprintf_r+0x156>
 8008df8:	9207      	str	r2, [sp, #28]
 8008dfa:	e014      	b.n	8008e26 <_vfiprintf_r+0x156>
 8008dfc:	eba0 0308 	sub.w	r3, r0, r8
 8008e00:	fa09 f303 	lsl.w	r3, r9, r3
 8008e04:	4313      	orrs	r3, r2
 8008e06:	9304      	str	r3, [sp, #16]
 8008e08:	46a2      	mov	sl, r4
 8008e0a:	e7d2      	b.n	8008db2 <_vfiprintf_r+0xe2>
 8008e0c:	9b03      	ldr	r3, [sp, #12]
 8008e0e:	1d19      	adds	r1, r3, #4
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	9103      	str	r1, [sp, #12]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	bfbb      	ittet	lt
 8008e18:	425b      	neglt	r3, r3
 8008e1a:	f042 0202 	orrlt.w	r2, r2, #2
 8008e1e:	9307      	strge	r3, [sp, #28]
 8008e20:	9307      	strlt	r3, [sp, #28]
 8008e22:	bfb8      	it	lt
 8008e24:	9204      	strlt	r2, [sp, #16]
 8008e26:	7823      	ldrb	r3, [r4, #0]
 8008e28:	2b2e      	cmp	r3, #46	; 0x2e
 8008e2a:	d10c      	bne.n	8008e46 <_vfiprintf_r+0x176>
 8008e2c:	7863      	ldrb	r3, [r4, #1]
 8008e2e:	2b2a      	cmp	r3, #42	; 0x2a
 8008e30:	d135      	bne.n	8008e9e <_vfiprintf_r+0x1ce>
 8008e32:	9b03      	ldr	r3, [sp, #12]
 8008e34:	1d1a      	adds	r2, r3, #4
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	9203      	str	r2, [sp, #12]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	bfb8      	it	lt
 8008e3e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008e42:	3402      	adds	r4, #2
 8008e44:	9305      	str	r3, [sp, #20]
 8008e46:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008f20 <_vfiprintf_r+0x250>
 8008e4a:	7821      	ldrb	r1, [r4, #0]
 8008e4c:	2203      	movs	r2, #3
 8008e4e:	4650      	mov	r0, sl
 8008e50:	f7f7 f9de 	bl	8000210 <memchr>
 8008e54:	b140      	cbz	r0, 8008e68 <_vfiprintf_r+0x198>
 8008e56:	2340      	movs	r3, #64	; 0x40
 8008e58:	eba0 000a 	sub.w	r0, r0, sl
 8008e5c:	fa03 f000 	lsl.w	r0, r3, r0
 8008e60:	9b04      	ldr	r3, [sp, #16]
 8008e62:	4303      	orrs	r3, r0
 8008e64:	3401      	adds	r4, #1
 8008e66:	9304      	str	r3, [sp, #16]
 8008e68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e6c:	482d      	ldr	r0, [pc, #180]	; (8008f24 <_vfiprintf_r+0x254>)
 8008e6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e72:	2206      	movs	r2, #6
 8008e74:	f7f7 f9cc 	bl	8000210 <memchr>
 8008e78:	2800      	cmp	r0, #0
 8008e7a:	d03f      	beq.n	8008efc <_vfiprintf_r+0x22c>
 8008e7c:	4b2a      	ldr	r3, [pc, #168]	; (8008f28 <_vfiprintf_r+0x258>)
 8008e7e:	bb1b      	cbnz	r3, 8008ec8 <_vfiprintf_r+0x1f8>
 8008e80:	9b03      	ldr	r3, [sp, #12]
 8008e82:	3307      	adds	r3, #7
 8008e84:	f023 0307 	bic.w	r3, r3, #7
 8008e88:	3308      	adds	r3, #8
 8008e8a:	9303      	str	r3, [sp, #12]
 8008e8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e8e:	443b      	add	r3, r7
 8008e90:	9309      	str	r3, [sp, #36]	; 0x24
 8008e92:	e767      	b.n	8008d64 <_vfiprintf_r+0x94>
 8008e94:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e98:	460c      	mov	r4, r1
 8008e9a:	2001      	movs	r0, #1
 8008e9c:	e7a5      	b.n	8008dea <_vfiprintf_r+0x11a>
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	3401      	adds	r4, #1
 8008ea2:	9305      	str	r3, [sp, #20]
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	f04f 0c0a 	mov.w	ip, #10
 8008eaa:	4620      	mov	r0, r4
 8008eac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008eb0:	3a30      	subs	r2, #48	; 0x30
 8008eb2:	2a09      	cmp	r2, #9
 8008eb4:	d903      	bls.n	8008ebe <_vfiprintf_r+0x1ee>
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d0c5      	beq.n	8008e46 <_vfiprintf_r+0x176>
 8008eba:	9105      	str	r1, [sp, #20]
 8008ebc:	e7c3      	b.n	8008e46 <_vfiprintf_r+0x176>
 8008ebe:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ec2:	4604      	mov	r4, r0
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	e7f0      	b.n	8008eaa <_vfiprintf_r+0x1da>
 8008ec8:	ab03      	add	r3, sp, #12
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	462a      	mov	r2, r5
 8008ece:	4b17      	ldr	r3, [pc, #92]	; (8008f2c <_vfiprintf_r+0x25c>)
 8008ed0:	a904      	add	r1, sp, #16
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	f7fb fa16 	bl	8004304 <_printf_float>
 8008ed8:	4607      	mov	r7, r0
 8008eda:	1c78      	adds	r0, r7, #1
 8008edc:	d1d6      	bne.n	8008e8c <_vfiprintf_r+0x1bc>
 8008ede:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ee0:	07d9      	lsls	r1, r3, #31
 8008ee2:	d405      	bmi.n	8008ef0 <_vfiprintf_r+0x220>
 8008ee4:	89ab      	ldrh	r3, [r5, #12]
 8008ee6:	059a      	lsls	r2, r3, #22
 8008ee8:	d402      	bmi.n	8008ef0 <_vfiprintf_r+0x220>
 8008eea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008eec:	f7ff fe73 	bl	8008bd6 <__retarget_lock_release_recursive>
 8008ef0:	89ab      	ldrh	r3, [r5, #12]
 8008ef2:	065b      	lsls	r3, r3, #25
 8008ef4:	f53f af12 	bmi.w	8008d1c <_vfiprintf_r+0x4c>
 8008ef8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008efa:	e711      	b.n	8008d20 <_vfiprintf_r+0x50>
 8008efc:	ab03      	add	r3, sp, #12
 8008efe:	9300      	str	r3, [sp, #0]
 8008f00:	462a      	mov	r2, r5
 8008f02:	4b0a      	ldr	r3, [pc, #40]	; (8008f2c <_vfiprintf_r+0x25c>)
 8008f04:	a904      	add	r1, sp, #16
 8008f06:	4630      	mov	r0, r6
 8008f08:	f7fb fc94 	bl	8004834 <_printf_i>
 8008f0c:	e7e4      	b.n	8008ed8 <_vfiprintf_r+0x208>
 8008f0e:	bf00      	nop
 8008f10:	0800af8c 	.word	0x0800af8c
 8008f14:	0800afac 	.word	0x0800afac
 8008f18:	0800af6c 	.word	0x0800af6c
 8008f1c:	0800af04 	.word	0x0800af04
 8008f20:	0800af0a 	.word	0x0800af0a
 8008f24:	0800af0e 	.word	0x0800af0e
 8008f28:	08004305 	.word	0x08004305
 8008f2c:	08008cad 	.word	0x08008cad

08008f30 <__swbuf_r>:
 8008f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f32:	460e      	mov	r6, r1
 8008f34:	4614      	mov	r4, r2
 8008f36:	4605      	mov	r5, r0
 8008f38:	b118      	cbz	r0, 8008f42 <__swbuf_r+0x12>
 8008f3a:	6983      	ldr	r3, [r0, #24]
 8008f3c:	b90b      	cbnz	r3, 8008f42 <__swbuf_r+0x12>
 8008f3e:	f7ff fd99 	bl	8008a74 <__sinit>
 8008f42:	4b21      	ldr	r3, [pc, #132]	; (8008fc8 <__swbuf_r+0x98>)
 8008f44:	429c      	cmp	r4, r3
 8008f46:	d12b      	bne.n	8008fa0 <__swbuf_r+0x70>
 8008f48:	686c      	ldr	r4, [r5, #4]
 8008f4a:	69a3      	ldr	r3, [r4, #24]
 8008f4c:	60a3      	str	r3, [r4, #8]
 8008f4e:	89a3      	ldrh	r3, [r4, #12]
 8008f50:	071a      	lsls	r2, r3, #28
 8008f52:	d52f      	bpl.n	8008fb4 <__swbuf_r+0x84>
 8008f54:	6923      	ldr	r3, [r4, #16]
 8008f56:	b36b      	cbz	r3, 8008fb4 <__swbuf_r+0x84>
 8008f58:	6923      	ldr	r3, [r4, #16]
 8008f5a:	6820      	ldr	r0, [r4, #0]
 8008f5c:	1ac0      	subs	r0, r0, r3
 8008f5e:	6963      	ldr	r3, [r4, #20]
 8008f60:	b2f6      	uxtb	r6, r6
 8008f62:	4283      	cmp	r3, r0
 8008f64:	4637      	mov	r7, r6
 8008f66:	dc04      	bgt.n	8008f72 <__swbuf_r+0x42>
 8008f68:	4621      	mov	r1, r4
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	f7ff fcee 	bl	800894c <_fflush_r>
 8008f70:	bb30      	cbnz	r0, 8008fc0 <__swbuf_r+0x90>
 8008f72:	68a3      	ldr	r3, [r4, #8]
 8008f74:	3b01      	subs	r3, #1
 8008f76:	60a3      	str	r3, [r4, #8]
 8008f78:	6823      	ldr	r3, [r4, #0]
 8008f7a:	1c5a      	adds	r2, r3, #1
 8008f7c:	6022      	str	r2, [r4, #0]
 8008f7e:	701e      	strb	r6, [r3, #0]
 8008f80:	6963      	ldr	r3, [r4, #20]
 8008f82:	3001      	adds	r0, #1
 8008f84:	4283      	cmp	r3, r0
 8008f86:	d004      	beq.n	8008f92 <__swbuf_r+0x62>
 8008f88:	89a3      	ldrh	r3, [r4, #12]
 8008f8a:	07db      	lsls	r3, r3, #31
 8008f8c:	d506      	bpl.n	8008f9c <__swbuf_r+0x6c>
 8008f8e:	2e0a      	cmp	r6, #10
 8008f90:	d104      	bne.n	8008f9c <__swbuf_r+0x6c>
 8008f92:	4621      	mov	r1, r4
 8008f94:	4628      	mov	r0, r5
 8008f96:	f7ff fcd9 	bl	800894c <_fflush_r>
 8008f9a:	b988      	cbnz	r0, 8008fc0 <__swbuf_r+0x90>
 8008f9c:	4638      	mov	r0, r7
 8008f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fa0:	4b0a      	ldr	r3, [pc, #40]	; (8008fcc <__swbuf_r+0x9c>)
 8008fa2:	429c      	cmp	r4, r3
 8008fa4:	d101      	bne.n	8008faa <__swbuf_r+0x7a>
 8008fa6:	68ac      	ldr	r4, [r5, #8]
 8008fa8:	e7cf      	b.n	8008f4a <__swbuf_r+0x1a>
 8008faa:	4b09      	ldr	r3, [pc, #36]	; (8008fd0 <__swbuf_r+0xa0>)
 8008fac:	429c      	cmp	r4, r3
 8008fae:	bf08      	it	eq
 8008fb0:	68ec      	ldreq	r4, [r5, #12]
 8008fb2:	e7ca      	b.n	8008f4a <__swbuf_r+0x1a>
 8008fb4:	4621      	mov	r1, r4
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	f000 f80c 	bl	8008fd4 <__swsetup_r>
 8008fbc:	2800      	cmp	r0, #0
 8008fbe:	d0cb      	beq.n	8008f58 <__swbuf_r+0x28>
 8008fc0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008fc4:	e7ea      	b.n	8008f9c <__swbuf_r+0x6c>
 8008fc6:	bf00      	nop
 8008fc8:	0800af8c 	.word	0x0800af8c
 8008fcc:	0800afac 	.word	0x0800afac
 8008fd0:	0800af6c 	.word	0x0800af6c

08008fd4 <__swsetup_r>:
 8008fd4:	4b32      	ldr	r3, [pc, #200]	; (80090a0 <__swsetup_r+0xcc>)
 8008fd6:	b570      	push	{r4, r5, r6, lr}
 8008fd8:	681d      	ldr	r5, [r3, #0]
 8008fda:	4606      	mov	r6, r0
 8008fdc:	460c      	mov	r4, r1
 8008fde:	b125      	cbz	r5, 8008fea <__swsetup_r+0x16>
 8008fe0:	69ab      	ldr	r3, [r5, #24]
 8008fe2:	b913      	cbnz	r3, 8008fea <__swsetup_r+0x16>
 8008fe4:	4628      	mov	r0, r5
 8008fe6:	f7ff fd45 	bl	8008a74 <__sinit>
 8008fea:	4b2e      	ldr	r3, [pc, #184]	; (80090a4 <__swsetup_r+0xd0>)
 8008fec:	429c      	cmp	r4, r3
 8008fee:	d10f      	bne.n	8009010 <__swsetup_r+0x3c>
 8008ff0:	686c      	ldr	r4, [r5, #4]
 8008ff2:	89a3      	ldrh	r3, [r4, #12]
 8008ff4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ff8:	0719      	lsls	r1, r3, #28
 8008ffa:	d42c      	bmi.n	8009056 <__swsetup_r+0x82>
 8008ffc:	06dd      	lsls	r5, r3, #27
 8008ffe:	d411      	bmi.n	8009024 <__swsetup_r+0x50>
 8009000:	2309      	movs	r3, #9
 8009002:	6033      	str	r3, [r6, #0]
 8009004:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009008:	81a3      	strh	r3, [r4, #12]
 800900a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800900e:	e03e      	b.n	800908e <__swsetup_r+0xba>
 8009010:	4b25      	ldr	r3, [pc, #148]	; (80090a8 <__swsetup_r+0xd4>)
 8009012:	429c      	cmp	r4, r3
 8009014:	d101      	bne.n	800901a <__swsetup_r+0x46>
 8009016:	68ac      	ldr	r4, [r5, #8]
 8009018:	e7eb      	b.n	8008ff2 <__swsetup_r+0x1e>
 800901a:	4b24      	ldr	r3, [pc, #144]	; (80090ac <__swsetup_r+0xd8>)
 800901c:	429c      	cmp	r4, r3
 800901e:	bf08      	it	eq
 8009020:	68ec      	ldreq	r4, [r5, #12]
 8009022:	e7e6      	b.n	8008ff2 <__swsetup_r+0x1e>
 8009024:	0758      	lsls	r0, r3, #29
 8009026:	d512      	bpl.n	800904e <__swsetup_r+0x7a>
 8009028:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800902a:	b141      	cbz	r1, 800903e <__swsetup_r+0x6a>
 800902c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009030:	4299      	cmp	r1, r3
 8009032:	d002      	beq.n	800903a <__swsetup_r+0x66>
 8009034:	4630      	mov	r0, r6
 8009036:	f7fe fd5b 	bl	8007af0 <_free_r>
 800903a:	2300      	movs	r3, #0
 800903c:	6363      	str	r3, [r4, #52]	; 0x34
 800903e:	89a3      	ldrh	r3, [r4, #12]
 8009040:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009044:	81a3      	strh	r3, [r4, #12]
 8009046:	2300      	movs	r3, #0
 8009048:	6063      	str	r3, [r4, #4]
 800904a:	6923      	ldr	r3, [r4, #16]
 800904c:	6023      	str	r3, [r4, #0]
 800904e:	89a3      	ldrh	r3, [r4, #12]
 8009050:	f043 0308 	orr.w	r3, r3, #8
 8009054:	81a3      	strh	r3, [r4, #12]
 8009056:	6923      	ldr	r3, [r4, #16]
 8009058:	b94b      	cbnz	r3, 800906e <__swsetup_r+0x9a>
 800905a:	89a3      	ldrh	r3, [r4, #12]
 800905c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009060:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009064:	d003      	beq.n	800906e <__swsetup_r+0x9a>
 8009066:	4621      	mov	r1, r4
 8009068:	4630      	mov	r0, r6
 800906a:	f000 f84d 	bl	8009108 <__smakebuf_r>
 800906e:	89a0      	ldrh	r0, [r4, #12]
 8009070:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009074:	f010 0301 	ands.w	r3, r0, #1
 8009078:	d00a      	beq.n	8009090 <__swsetup_r+0xbc>
 800907a:	2300      	movs	r3, #0
 800907c:	60a3      	str	r3, [r4, #8]
 800907e:	6963      	ldr	r3, [r4, #20]
 8009080:	425b      	negs	r3, r3
 8009082:	61a3      	str	r3, [r4, #24]
 8009084:	6923      	ldr	r3, [r4, #16]
 8009086:	b943      	cbnz	r3, 800909a <__swsetup_r+0xc6>
 8009088:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800908c:	d1ba      	bne.n	8009004 <__swsetup_r+0x30>
 800908e:	bd70      	pop	{r4, r5, r6, pc}
 8009090:	0781      	lsls	r1, r0, #30
 8009092:	bf58      	it	pl
 8009094:	6963      	ldrpl	r3, [r4, #20]
 8009096:	60a3      	str	r3, [r4, #8]
 8009098:	e7f4      	b.n	8009084 <__swsetup_r+0xb0>
 800909a:	2000      	movs	r0, #0
 800909c:	e7f7      	b.n	800908e <__swsetup_r+0xba>
 800909e:	bf00      	nop
 80090a0:	20000044 	.word	0x20000044
 80090a4:	0800af8c 	.word	0x0800af8c
 80090a8:	0800afac 	.word	0x0800afac
 80090ac:	0800af6c 	.word	0x0800af6c

080090b0 <abort>:
 80090b0:	b508      	push	{r3, lr}
 80090b2:	2006      	movs	r0, #6
 80090b4:	f000 f898 	bl	80091e8 <raise>
 80090b8:	2001      	movs	r0, #1
 80090ba:	f000 f921 	bl	8009300 <_exit>

080090be <__swhatbuf_r>:
 80090be:	b570      	push	{r4, r5, r6, lr}
 80090c0:	460e      	mov	r6, r1
 80090c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090c6:	2900      	cmp	r1, #0
 80090c8:	b096      	sub	sp, #88	; 0x58
 80090ca:	4614      	mov	r4, r2
 80090cc:	461d      	mov	r5, r3
 80090ce:	da08      	bge.n	80090e2 <__swhatbuf_r+0x24>
 80090d0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80090d4:	2200      	movs	r2, #0
 80090d6:	602a      	str	r2, [r5, #0]
 80090d8:	061a      	lsls	r2, r3, #24
 80090da:	d410      	bmi.n	80090fe <__swhatbuf_r+0x40>
 80090dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090e0:	e00e      	b.n	8009100 <__swhatbuf_r+0x42>
 80090e2:	466a      	mov	r2, sp
 80090e4:	f000 f89c 	bl	8009220 <_fstat_r>
 80090e8:	2800      	cmp	r0, #0
 80090ea:	dbf1      	blt.n	80090d0 <__swhatbuf_r+0x12>
 80090ec:	9a01      	ldr	r2, [sp, #4]
 80090ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80090f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80090f6:	425a      	negs	r2, r3
 80090f8:	415a      	adcs	r2, r3
 80090fa:	602a      	str	r2, [r5, #0]
 80090fc:	e7ee      	b.n	80090dc <__swhatbuf_r+0x1e>
 80090fe:	2340      	movs	r3, #64	; 0x40
 8009100:	2000      	movs	r0, #0
 8009102:	6023      	str	r3, [r4, #0]
 8009104:	b016      	add	sp, #88	; 0x58
 8009106:	bd70      	pop	{r4, r5, r6, pc}

08009108 <__smakebuf_r>:
 8009108:	898b      	ldrh	r3, [r1, #12]
 800910a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800910c:	079d      	lsls	r5, r3, #30
 800910e:	4606      	mov	r6, r0
 8009110:	460c      	mov	r4, r1
 8009112:	d507      	bpl.n	8009124 <__smakebuf_r+0x1c>
 8009114:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009118:	6023      	str	r3, [r4, #0]
 800911a:	6123      	str	r3, [r4, #16]
 800911c:	2301      	movs	r3, #1
 800911e:	6163      	str	r3, [r4, #20]
 8009120:	b002      	add	sp, #8
 8009122:	bd70      	pop	{r4, r5, r6, pc}
 8009124:	ab01      	add	r3, sp, #4
 8009126:	466a      	mov	r2, sp
 8009128:	f7ff ffc9 	bl	80090be <__swhatbuf_r>
 800912c:	9900      	ldr	r1, [sp, #0]
 800912e:	4605      	mov	r5, r0
 8009130:	4630      	mov	r0, r6
 8009132:	f7fe fd47 	bl	8007bc4 <_malloc_r>
 8009136:	b948      	cbnz	r0, 800914c <__smakebuf_r+0x44>
 8009138:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800913c:	059a      	lsls	r2, r3, #22
 800913e:	d4ef      	bmi.n	8009120 <__smakebuf_r+0x18>
 8009140:	f023 0303 	bic.w	r3, r3, #3
 8009144:	f043 0302 	orr.w	r3, r3, #2
 8009148:	81a3      	strh	r3, [r4, #12]
 800914a:	e7e3      	b.n	8009114 <__smakebuf_r+0xc>
 800914c:	4b0d      	ldr	r3, [pc, #52]	; (8009184 <__smakebuf_r+0x7c>)
 800914e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009150:	89a3      	ldrh	r3, [r4, #12]
 8009152:	6020      	str	r0, [r4, #0]
 8009154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009158:	81a3      	strh	r3, [r4, #12]
 800915a:	9b00      	ldr	r3, [sp, #0]
 800915c:	6163      	str	r3, [r4, #20]
 800915e:	9b01      	ldr	r3, [sp, #4]
 8009160:	6120      	str	r0, [r4, #16]
 8009162:	b15b      	cbz	r3, 800917c <__smakebuf_r+0x74>
 8009164:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009168:	4630      	mov	r0, r6
 800916a:	f000 f86b 	bl	8009244 <_isatty_r>
 800916e:	b128      	cbz	r0, 800917c <__smakebuf_r+0x74>
 8009170:	89a3      	ldrh	r3, [r4, #12]
 8009172:	f023 0303 	bic.w	r3, r3, #3
 8009176:	f043 0301 	orr.w	r3, r3, #1
 800917a:	81a3      	strh	r3, [r4, #12]
 800917c:	89a0      	ldrh	r0, [r4, #12]
 800917e:	4305      	orrs	r5, r0
 8009180:	81a5      	strh	r5, [r4, #12]
 8009182:	e7cd      	b.n	8009120 <__smakebuf_r+0x18>
 8009184:	08008a0d 	.word	0x08008a0d

08009188 <_malloc_usable_size_r>:
 8009188:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800918c:	1f18      	subs	r0, r3, #4
 800918e:	2b00      	cmp	r3, #0
 8009190:	bfbc      	itt	lt
 8009192:	580b      	ldrlt	r3, [r1, r0]
 8009194:	18c0      	addlt	r0, r0, r3
 8009196:	4770      	bx	lr

08009198 <_raise_r>:
 8009198:	291f      	cmp	r1, #31
 800919a:	b538      	push	{r3, r4, r5, lr}
 800919c:	4604      	mov	r4, r0
 800919e:	460d      	mov	r5, r1
 80091a0:	d904      	bls.n	80091ac <_raise_r+0x14>
 80091a2:	2316      	movs	r3, #22
 80091a4:	6003      	str	r3, [r0, #0]
 80091a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80091aa:	bd38      	pop	{r3, r4, r5, pc}
 80091ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80091ae:	b112      	cbz	r2, 80091b6 <_raise_r+0x1e>
 80091b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091b4:	b94b      	cbnz	r3, 80091ca <_raise_r+0x32>
 80091b6:	4620      	mov	r0, r4
 80091b8:	f000 f830 	bl	800921c <_getpid_r>
 80091bc:	462a      	mov	r2, r5
 80091be:	4601      	mov	r1, r0
 80091c0:	4620      	mov	r0, r4
 80091c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091c6:	f000 b817 	b.w	80091f8 <_kill_r>
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d00a      	beq.n	80091e4 <_raise_r+0x4c>
 80091ce:	1c59      	adds	r1, r3, #1
 80091d0:	d103      	bne.n	80091da <_raise_r+0x42>
 80091d2:	2316      	movs	r3, #22
 80091d4:	6003      	str	r3, [r0, #0]
 80091d6:	2001      	movs	r0, #1
 80091d8:	e7e7      	b.n	80091aa <_raise_r+0x12>
 80091da:	2400      	movs	r4, #0
 80091dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091e0:	4628      	mov	r0, r5
 80091e2:	4798      	blx	r3
 80091e4:	2000      	movs	r0, #0
 80091e6:	e7e0      	b.n	80091aa <_raise_r+0x12>

080091e8 <raise>:
 80091e8:	4b02      	ldr	r3, [pc, #8]	; (80091f4 <raise+0xc>)
 80091ea:	4601      	mov	r1, r0
 80091ec:	6818      	ldr	r0, [r3, #0]
 80091ee:	f7ff bfd3 	b.w	8009198 <_raise_r>
 80091f2:	bf00      	nop
 80091f4:	20000044 	.word	0x20000044

080091f8 <_kill_r>:
 80091f8:	b538      	push	{r3, r4, r5, lr}
 80091fa:	4d07      	ldr	r5, [pc, #28]	; (8009218 <_kill_r+0x20>)
 80091fc:	2300      	movs	r3, #0
 80091fe:	4604      	mov	r4, r0
 8009200:	4608      	mov	r0, r1
 8009202:	4611      	mov	r1, r2
 8009204:	602b      	str	r3, [r5, #0]
 8009206:	f000 f84d 	bl	80092a4 <_kill>
 800920a:	1c43      	adds	r3, r0, #1
 800920c:	d102      	bne.n	8009214 <_kill_r+0x1c>
 800920e:	682b      	ldr	r3, [r5, #0]
 8009210:	b103      	cbz	r3, 8009214 <_kill_r+0x1c>
 8009212:	6023      	str	r3, [r4, #0]
 8009214:	bd38      	pop	{r3, r4, r5, pc}
 8009216:	bf00      	nop
 8009218:	20003cf0 	.word	0x20003cf0

0800921c <_getpid_r>:
 800921c:	f000 b832 	b.w	8009284 <_getpid>

08009220 <_fstat_r>:
 8009220:	b538      	push	{r3, r4, r5, lr}
 8009222:	4d07      	ldr	r5, [pc, #28]	; (8009240 <_fstat_r+0x20>)
 8009224:	2300      	movs	r3, #0
 8009226:	4604      	mov	r4, r0
 8009228:	4608      	mov	r0, r1
 800922a:	4611      	mov	r1, r2
 800922c:	602b      	str	r3, [r5, #0]
 800922e:	f000 f821 	bl	8009274 <_fstat>
 8009232:	1c43      	adds	r3, r0, #1
 8009234:	d102      	bne.n	800923c <_fstat_r+0x1c>
 8009236:	682b      	ldr	r3, [r5, #0]
 8009238:	b103      	cbz	r3, 800923c <_fstat_r+0x1c>
 800923a:	6023      	str	r3, [r4, #0]
 800923c:	bd38      	pop	{r3, r4, r5, pc}
 800923e:	bf00      	nop
 8009240:	20003cf0 	.word	0x20003cf0

08009244 <_isatty_r>:
 8009244:	b538      	push	{r3, r4, r5, lr}
 8009246:	4d06      	ldr	r5, [pc, #24]	; (8009260 <_isatty_r+0x1c>)
 8009248:	2300      	movs	r3, #0
 800924a:	4604      	mov	r4, r0
 800924c:	4608      	mov	r0, r1
 800924e:	602b      	str	r3, [r5, #0]
 8009250:	f000 f820 	bl	8009294 <_isatty>
 8009254:	1c43      	adds	r3, r0, #1
 8009256:	d102      	bne.n	800925e <_isatty_r+0x1a>
 8009258:	682b      	ldr	r3, [r5, #0]
 800925a:	b103      	cbz	r3, 800925e <_isatty_r+0x1a>
 800925c:	6023      	str	r3, [r4, #0]
 800925e:	bd38      	pop	{r3, r4, r5, pc}
 8009260:	20003cf0 	.word	0x20003cf0

08009264 <_close>:
 8009264:	4b02      	ldr	r3, [pc, #8]	; (8009270 <_close+0xc>)
 8009266:	2258      	movs	r2, #88	; 0x58
 8009268:	601a      	str	r2, [r3, #0]
 800926a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800926e:	4770      	bx	lr
 8009270:	20003cf0 	.word	0x20003cf0

08009274 <_fstat>:
 8009274:	4b02      	ldr	r3, [pc, #8]	; (8009280 <_fstat+0xc>)
 8009276:	2258      	movs	r2, #88	; 0x58
 8009278:	601a      	str	r2, [r3, #0]
 800927a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800927e:	4770      	bx	lr
 8009280:	20003cf0 	.word	0x20003cf0

08009284 <_getpid>:
 8009284:	4b02      	ldr	r3, [pc, #8]	; (8009290 <_getpid+0xc>)
 8009286:	2258      	movs	r2, #88	; 0x58
 8009288:	601a      	str	r2, [r3, #0]
 800928a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800928e:	4770      	bx	lr
 8009290:	20003cf0 	.word	0x20003cf0

08009294 <_isatty>:
 8009294:	4b02      	ldr	r3, [pc, #8]	; (80092a0 <_isatty+0xc>)
 8009296:	2258      	movs	r2, #88	; 0x58
 8009298:	601a      	str	r2, [r3, #0]
 800929a:	2000      	movs	r0, #0
 800929c:	4770      	bx	lr
 800929e:	bf00      	nop
 80092a0:	20003cf0 	.word	0x20003cf0

080092a4 <_kill>:
 80092a4:	4b02      	ldr	r3, [pc, #8]	; (80092b0 <_kill+0xc>)
 80092a6:	2258      	movs	r2, #88	; 0x58
 80092a8:	601a      	str	r2, [r3, #0]
 80092aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092ae:	4770      	bx	lr
 80092b0:	20003cf0 	.word	0x20003cf0

080092b4 <_lseek>:
 80092b4:	4b02      	ldr	r3, [pc, #8]	; (80092c0 <_lseek+0xc>)
 80092b6:	2258      	movs	r2, #88	; 0x58
 80092b8:	601a      	str	r2, [r3, #0]
 80092ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092be:	4770      	bx	lr
 80092c0:	20003cf0 	.word	0x20003cf0

080092c4 <_read>:
 80092c4:	4b02      	ldr	r3, [pc, #8]	; (80092d0 <_read+0xc>)
 80092c6:	2258      	movs	r2, #88	; 0x58
 80092c8:	601a      	str	r2, [r3, #0]
 80092ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092ce:	4770      	bx	lr
 80092d0:	20003cf0 	.word	0x20003cf0

080092d4 <_sbrk>:
 80092d4:	4a04      	ldr	r2, [pc, #16]	; (80092e8 <_sbrk+0x14>)
 80092d6:	6811      	ldr	r1, [r2, #0]
 80092d8:	4603      	mov	r3, r0
 80092da:	b909      	cbnz	r1, 80092e0 <_sbrk+0xc>
 80092dc:	4903      	ldr	r1, [pc, #12]	; (80092ec <_sbrk+0x18>)
 80092de:	6011      	str	r1, [r2, #0]
 80092e0:	6810      	ldr	r0, [r2, #0]
 80092e2:	4403      	add	r3, r0
 80092e4:	6013      	str	r3, [r2, #0]
 80092e6:	4770      	bx	lr
 80092e8:	20003cf8 	.word	0x20003cf8
 80092ec:	20003d00 	.word	0x20003d00

080092f0 <_write>:
 80092f0:	4b02      	ldr	r3, [pc, #8]	; (80092fc <_write+0xc>)
 80092f2:	2258      	movs	r2, #88	; 0x58
 80092f4:	601a      	str	r2, [r3, #0]
 80092f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092fa:	4770      	bx	lr
 80092fc:	20003cf0 	.word	0x20003cf0

08009300 <_exit>:
 8009300:	e7fe      	b.n	8009300 <_exit>
	...

08009304 <_init>:
 8009304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009306:	bf00      	nop
 8009308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800930a:	bc08      	pop	{r3}
 800930c:	469e      	mov	lr, r3
 800930e:	4770      	bx	lr

08009310 <_fini>:
 8009310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009312:	bf00      	nop
 8009314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009316:	bc08      	pop	{r3}
 8009318:	469e      	mov	lr, r3
 800931a:	4770      	bx	lr
