
WiFi_Client_Server.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d54  0800c570  0800c570  0000d570  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2c4  0800d2c4  0000f21c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d2c4  0800d2c4  0000e2c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2cc  0800d2cc  0000f21c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2cc  0800d2cc  0000e2cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d2d0  0800d2d0  0000e2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0800d2d4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  0000f21c  2**0
                  CONTENTS
 10 .bss          00000bc4  2000021c  2000021c  0000f21c  2**2
                  ALLOC
 11 ._user_heap_stack 00017000  20000de0  20000de0  0000f21c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f21c  2**0
                  CONTENTS, READONLY
 13 .debug_line   00017bb6  00000000  00000000  0000f24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 000000a8  00000000  00000000  00026e02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   000142b9  00000000  00000000  00026eaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00002d53  00000000  00000000  0003b163  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001320  00000000  00000000  0003deb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f270e  00000000  00000000  0003f1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000ed0  00000000  00000000  001318e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00028a6f  00000000  00000000  001327b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0015b225  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006680  00000000  00000000  0015b268  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000021c 	.word	0x2000021c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c558 	.word	0x0800c558

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000220 	.word	0x20000220
 80001cc:	0800c558 	.word	0x0800c558

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000fe4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800101c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fe8:	f002 f960 	bl	80032ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fec:	480c      	ldr	r0, [pc, #48]	@ (8001020 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fee:	490d      	ldr	r1, [pc, #52]	@ (8001024 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8001028 <LoopForever+0xe>)
  movs r3, #0
 8000ff2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ff4:	e002      	b.n	8000ffc <LoopCopyDataInit>

08000ff6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ff6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ff8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ffa:	3304      	adds	r3, #4

08000ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ffc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ffe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001000:	d3f9      	bcc.n	8000ff6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001002:	4a0a      	ldr	r2, [pc, #40]	@ (800102c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001004:	4c0a      	ldr	r4, [pc, #40]	@ (8001030 <LoopForever+0x16>)
  movs r3, #0
 8001006:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001008:	e001      	b.n	800100e <LoopFillZerobss>

0800100a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800100a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800100c:	3204      	adds	r2, #4

0800100e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800100e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001010:	d3fb      	bcc.n	800100a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001012:	f007 ffc9 	bl	8008fa8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001016:	f000 f80f 	bl	8001038 <main>

0800101a <LoopForever>:

LoopForever:
    b LoopForever
 800101a:	e7fe      	b.n	800101a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800101c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001020:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001024:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8001028:	0800d2d4 	.word	0x0800d2d4
  ldr r2, =_sbss
 800102c:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 8001030:	20000de0 	.word	0x20000de0

08001034 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001034:	e7fe      	b.n	8001034 <ADC1_2_IRQHandler>
	...

08001038 <main>:
  */



int main(void)
{
 8001038:	b5b0      	push	{r4, r5, r7, lr}
 800103a:	b09e      	sub	sp, #120	@ 0x78
 800103c:	af04      	add	r7, sp, #16
  uint8_t  MAC_Addr[6] = {0};
 800103e:	2300      	movs	r3, #0
 8001040:	653b      	str	r3, [r7, #80]	@ 0x50
 8001042:	2300      	movs	r3, #0
 8001044:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
  uint8_t  IP_Addr[4] = {0};
 8001048:	2300      	movs	r3, #0
 800104a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint8_t TxData[] = "STM32 : Hello!\n";
 800104c:	4b92      	ldr	r3, [pc, #584]	@ (8001298 <main+0x260>)
 800104e:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001052:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001054:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  int32_t Socket = -1;
 8001058:	f04f 33ff 	mov.w	r3, #4294967295
 800105c:	667b      	str	r3, [r7, #100]	@ 0x64
  uint16_t Datalen;
  uint16_t sample_num = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
  int32_t ret;
  int16_t Trials = CONNECTION_TRIAL_MAX;
 8001064:	230a      	movs	r3, #10
 8001066:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
  uint8_t sendbuffer[50] = {0};
 800106a:	2300      	movs	r3, #0
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	f107 030c 	add.w	r3, r7, #12
 8001072:	222e      	movs	r2, #46	@ 0x2e
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f007 fea6 	bl	8008dc8 <memset>
  int16_t accel_data[3] ; // Array to hold X, Y, Z data
  int16_t *pDataXYZ = accel_data;
 800107c:	463b      	mov	r3, r7
 800107e:	65fb      	str	r3, [r7, #92]	@ 0x5c


  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001080:	f002 f94a 	bl	8003318 <HAL_Init>
  BSP_ACCELERO_Init();
 8001084:	f001 ffa6 	bl	8002fd4 <BSP_ACCELERO_Init>




  /* Configure the system clock */
  SystemClock_Config();
 8001088:	f000 f93a 	bl	8001300 <SystemClock_Config>
  /* Configure LED2 */
  BSP_LED_Init(LED2);
 800108c:	2000      	movs	r0, #0
 800108e:	f001 fd9f 	bl	8002bd0 <BSP_LED_Init>



#if defined (TERMINAL_USE)
  /* Initialize all configured peripherals */
  hDiscoUart.Instance = DISCOVERY_COM1;
 8001092:	4b82      	ldr	r3, [pc, #520]	@ (800129c <main+0x264>)
 8001094:	4a82      	ldr	r2, [pc, #520]	@ (80012a0 <main+0x268>)
 8001096:	601a      	str	r2, [r3, #0]
  hDiscoUart.Init.BaudRate = 115200;
 8001098:	4b80      	ldr	r3, [pc, #512]	@ (800129c <main+0x264>)
 800109a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800109e:	605a      	str	r2, [r3, #4]
  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 80010a0:	4b7e      	ldr	r3, [pc, #504]	@ (800129c <main+0x264>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 80010a6:	4b7d      	ldr	r3, [pc, #500]	@ (800129c <main+0x264>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	60da      	str	r2, [r3, #12]
  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 80010ac:	4b7b      	ldr	r3, [pc, #492]	@ (800129c <main+0x264>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	611a      	str	r2, [r3, #16]
  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 80010b2:	4b7a      	ldr	r3, [pc, #488]	@ (800129c <main+0x264>)
 80010b4:	220c      	movs	r2, #12
 80010b6:	615a      	str	r2, [r3, #20]
  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010b8:	4b78      	ldr	r3, [pc, #480]	@ (800129c <main+0x264>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	619a      	str	r2, [r3, #24]
  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 80010be:	4b77      	ldr	r3, [pc, #476]	@ (800129c <main+0x264>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	61da      	str	r2, [r3, #28]
  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010c4:	4b75      	ldr	r3, [pc, #468]	@ (800129c <main+0x264>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	621a      	str	r2, [r3, #32]
  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ca:	4b74      	ldr	r3, [pc, #464]	@ (800129c <main+0x264>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	625a      	str	r2, [r3, #36]	@ 0x24

  BSP_COM_Init(COM1, &hDiscoUart);
 80010d0:	4972      	ldr	r1, [pc, #456]	@ (800129c <main+0x264>)
 80010d2:	2000      	movs	r0, #0
 80010d4:	f001 fdc2 	bl	8002c5c <BSP_COM_Init>
#endif /* TERMINAL_USE */

  TERMOUT("****** WIFI Module in TCP Client mode demonstration ****** \n\n");
 80010d8:	4872      	ldr	r0, [pc, #456]	@ (80012a4 <main+0x26c>)
 80010da:	f007 fd75 	bl	8008bc8 <puts>
  TERMOUT("TCP Client Instructions :\n");
 80010de:	4872      	ldr	r0, [pc, #456]	@ (80012a8 <main+0x270>)
 80010e0:	f007 fd72 	bl	8008bc8 <puts>
  TERMOUT("1- Make sure your Phone is connected to the same network that\n");
 80010e4:	4871      	ldr	r0, [pc, #452]	@ (80012ac <main+0x274>)
 80010e6:	f007 fd6f 	bl	8008bc8 <puts>
  TERMOUT("   you configured using the Configuration Access Point.\n");
 80010ea:	4871      	ldr	r0, [pc, #452]	@ (80012b0 <main+0x278>)
 80010ec:	f007 fd6c 	bl	8008bc8 <puts>
  TERMOUT("2- Create a server by using the android application TCP Server\n");
 80010f0:	4870      	ldr	r0, [pc, #448]	@ (80012b4 <main+0x27c>)
 80010f2:	f007 fd69 	bl	8008bc8 <puts>
  TERMOUT("   with port(8002).\n");
 80010f6:	4870      	ldr	r0, [pc, #448]	@ (80012b8 <main+0x280>)
 80010f8:	f007 fd66 	bl	8008bc8 <puts>
  TERMOUT("3- Get the Network Name or IP Address of your Android from the step 2.\n\n");
 80010fc:	486f      	ldr	r0, [pc, #444]	@ (80012bc <main+0x284>)
 80010fe:	f007 fd63 	bl	8008bc8 <puts>



  /*Initialize  WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 8001102:	f001 fc75 	bl	80029f0 <WIFI_Init>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	f040 8092 	bne.w	8001232 <main+0x1fa>
  {
    TERMOUT("> WIFI Module Initialized.\n");
 800110e:	486c      	ldr	r0, [pc, #432]	@ (80012c0 <main+0x288>)
 8001110:	f007 fd5a 	bl	8008bc8 <puts>
    if(WIFI_GetMAC_Address(MAC_Addr, sizeof(MAC_Addr)) == WIFI_STATUS_OK)
 8001114:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001118:	2106      	movs	r1, #6
 800111a:	4618      	mov	r0, r3
 800111c:	f001 fcb6 	bl	8002a8c <WIFI_GetMAC_Address>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d118      	bne.n	8001158 <main+0x120>
    {
      TERMOUT("> es-wifi module MAC Address : %X:%X:%X:%X:%X:%X\n",
 8001126:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800112a:	4618      	mov	r0, r3
 800112c:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001130:	461c      	mov	r4, r3
 8001132:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8001136:	461d      	mov	r5, r3
 8001138:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800113c:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8001140:	f897 1055 	ldrb.w	r1, [r7, #85]	@ 0x55
 8001144:	9102      	str	r1, [sp, #8]
 8001146:	9201      	str	r2, [sp, #4]
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	462b      	mov	r3, r5
 800114c:	4622      	mov	r2, r4
 800114e:	4601      	mov	r1, r0
 8001150:	485c      	ldr	r0, [pc, #368]	@ (80012c4 <main+0x28c>)
 8001152:	f007 fcd1 	bl	8008af8 <iprintf>
 8001156:	e005      	b.n	8001164 <main+0x12c>
               MAC_Addr[4],
               MAC_Addr[5]);
    }
    else
    {
      TERMOUT("> ERROR : CANNOT get MAC address\n");
 8001158:	485b      	ldr	r0, [pc, #364]	@ (80012c8 <main+0x290>)
 800115a:	f007 fd35 	bl	8008bc8 <puts>
      BSP_LED_On(LED2);
 800115e:	2000      	movs	r0, #0
 8001160:	f001 fd66 	bl	8002c30 <BSP_LED_On>
    }

    if( WIFI_Connect(SSID, PASSWORD, WIFI_ECN_WPA2_PSK) == WIFI_STATUS_OK)
 8001164:	2203      	movs	r2, #3
 8001166:	4959      	ldr	r1, [pc, #356]	@ (80012cc <main+0x294>)
 8001168:	4859      	ldr	r0, [pc, #356]	@ (80012d0 <main+0x298>)
 800116a:	f001 fc6d 	bl	8002a48 <WIFI_Connect>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d15a      	bne.n	800122a <main+0x1f2>
    {
      TERMOUT("> es-wifi module connected \n");
 8001174:	4857      	ldr	r0, [pc, #348]	@ (80012d4 <main+0x29c>)
 8001176:	f007 fd27 	bl	8008bc8 <puts>
      if(WIFI_GetIP_Address(IP_Addr, sizeof(IP_Addr)) == WIFI_STATUS_OK)
 800117a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800117e:	2104      	movs	r1, #4
 8001180:	4618      	mov	r0, r3
 8001182:	f001 fca3 	bl	8002acc <WIFI_GetIP_Address>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d14a      	bne.n	8001222 <main+0x1ea>
      {
        TERMOUT("> es-wifi module got IP Address : %d.%d.%d.%d\n",
 800118c:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001190:	4619      	mov	r1, r3
 8001192:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001196:	461a      	mov	r2, r3
 8001198:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800119c:	4618      	mov	r0, r3
 800119e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	4603      	mov	r3, r0
 80011a6:	484c      	ldr	r0, [pc, #304]	@ (80012d8 <main+0x2a0>)
 80011a8:	f007 fca6 	bl	8008af8 <iprintf>
               IP_Addr[0],
               IP_Addr[1],
               IP_Addr[2],
               IP_Addr[3]);

        TERMOUT("> Trying to connect to Server: %d.%d.%d.%d:%d ...\n",
 80011ac:	4b4b      	ldr	r3, [pc, #300]	@ (80012dc <main+0x2a4>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	4619      	mov	r1, r3
 80011b2:	4b4a      	ldr	r3, [pc, #296]	@ (80012dc <main+0x2a4>)
 80011b4:	785b      	ldrb	r3, [r3, #1]
 80011b6:	4618      	mov	r0, r3
 80011b8:	4b48      	ldr	r3, [pc, #288]	@ (80012dc <main+0x2a4>)
 80011ba:	789b      	ldrb	r3, [r3, #2]
 80011bc:	461c      	mov	r4, r3
 80011be:	4b47      	ldr	r3, [pc, #284]	@ (80012dc <main+0x2a4>)
 80011c0:	78db      	ldrb	r3, [r3, #3]
 80011c2:	461a      	mov	r2, r3
 80011c4:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80011c8:	9301      	str	r3, [sp, #4]
 80011ca:	9200      	str	r2, [sp, #0]
 80011cc:	4623      	mov	r3, r4
 80011ce:	4602      	mov	r2, r0
 80011d0:	4843      	ldr	r0, [pc, #268]	@ (80012e0 <main+0x2a8>)
 80011d2:	f007 fc91 	bl	8008af8 <iprintf>
               RemoteIP[1],
               RemoteIP[2],
               RemoteIP[3],
							 RemotePORT);

        while (Trials--)
 80011d6:	e013      	b.n	8001200 <main+0x1c8>
        {
          if( WIFI_OpenClientConnection(0, WIFI_TCP_PROTOCOL, "TCP_CLIENT", RemoteIP, RemotePORT, 0) == WIFI_STATUS_OK)
 80011d8:	2300      	movs	r3, #0
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	4b3e      	ldr	r3, [pc, #248]	@ (80012dc <main+0x2a4>)
 80011e4:	4a3f      	ldr	r2, [pc, #252]	@ (80012e4 <main+0x2ac>)
 80011e6:	2100      	movs	r1, #0
 80011e8:	2000      	movs	r0, #0
 80011ea:	f001 fc93 	bl	8002b14 <WIFI_OpenClientConnection>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d105      	bne.n	8001200 <main+0x1c8>
          {
            TERMOUT("> TCP Connection opened successfully.\n");
 80011f4:	483c      	ldr	r0, [pc, #240]	@ (80012e8 <main+0x2b0>)
 80011f6:	f007 fce7 	bl	8008bc8 <puts>
            Socket = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	667b      	str	r3, [r7, #100]	@ 0x64
            break;
 80011fe:	e008      	b.n	8001212 <main+0x1da>
        while (Trials--)
 8001200:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
 8001204:	b29a      	uxth	r2, r3
 8001206:	3a01      	subs	r2, #1
 8001208:	b292      	uxth	r2, r2
 800120a:	f8a7 2062 	strh.w	r2, [r7, #98]	@ 0x62
 800120e:	2b00      	cmp	r3, #0
 8001210:	d1e2      	bne.n	80011d8 <main+0x1a0>
          }
        }
        if(Socket == -1)
 8001212:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001218:	d10e      	bne.n	8001238 <main+0x200>
        {
          TERMOUT("> ERROR : Cannot open Connection\n");
 800121a:	4834      	ldr	r0, [pc, #208]	@ (80012ec <main+0x2b4>)
 800121c:	f007 fcd4 	bl	8008bc8 <puts>
 8001220:	e00a      	b.n	8001238 <main+0x200>
          //BSP_LED_On(LED2);
        }
      }
      else
      {
        TERMOUT("> ERROR : es-wifi module CANNOT get IP address\n");
 8001222:	4833      	ldr	r0, [pc, #204]	@ (80012f0 <main+0x2b8>)
 8001224:	f007 fcd0 	bl	8008bc8 <puts>
 8001228:	e006      	b.n	8001238 <main+0x200>
        //BSP_LED_On(LED2);
      }
    }
    else
    {
      TERMOUT("> ERROR : es-wifi module NOT connected\n");
 800122a:	4832      	ldr	r0, [pc, #200]	@ (80012f4 <main+0x2bc>)
 800122c:	f007 fccc 	bl	8008bc8 <puts>
 8001230:	e002      	b.n	8001238 <main+0x200>
      //BSP_LED_On(LED2);
    }
  }
  else
  {
    TERMOUT("> ERROR : WIFI Module cannot be initialized.\n");
 8001232:	4831      	ldr	r0, [pc, #196]	@ (80012f8 <main+0x2c0>)
 8001234:	f007 fcc8 	bl	8008bc8 <puts>
    //BSP_LED_On(LED2);
  }
  while(1){
	  	  BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 8001238:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800123a:	f001 ff09 	bl	8003050 <BSP_ACCELERO_AccGetXYZ>
	  	  sprintf(sendbuffer,"X:%d,Y:%d,Z:%d", accel_data[0], accel_data[1], accel_data[2]);
 800123e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001242:	461a      	mov	r2, r3
 8001244:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001248:	4619      	mov	r1, r3
 800124a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800124e:	f107 0008 	add.w	r0, r7, #8
 8001252:	9300      	str	r3, [sp, #0]
 8001254:	460b      	mov	r3, r1
 8001256:	4929      	ldr	r1, [pc, #164]	@ (80012fc <main+0x2c4>)
 8001258:	f007 fcbe 	bl	8008bd8 <siprintf>
	  	  ret = WIFI_SendData(Socket, sendbuffer, sizeof(sendbuffer), &Datalen, WIFI_WRITE_TIMEOUT);
 800125c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800125e:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8001262:	f107 0108 	add.w	r1, r7, #8
 8001266:	f242 7210 	movw	r2, #10000	@ 0x2710
 800126a:	9200      	str	r2, [sp, #0]
 800126c:	2232      	movs	r2, #50	@ 0x32
 800126e:	f001 fc8d 	bl	8002b8c <WIFI_SendData>
 8001272:	4603      	mov	r3, r0
 8001274:	65bb      	str	r3, [r7, #88]	@ 0x58
	  	  if(ret != WIFI_STATUS_OK){
 8001276:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001278:	2b00      	cmp	r3, #0
 800127a:	d003      	beq.n	8001284 <main+0x24c>
	  		  BSP_LED_On(LED2);
 800127c:	2000      	movs	r0, #0
 800127e:	f001 fcd7 	bl	8002c30 <BSP_LED_On>
	  		  break;
 8001282:	e003      	b.n	800128c <main+0x254>
	  	  }
	  	  HAL_Delay(100);
 8001284:	2064      	movs	r0, #100	@ 0x64
 8001286:	f002 f8c3 	bl	8003410 <HAL_Delay>
	  	  BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 800128a:	e7d5      	b.n	8001238 <main+0x200>
 800128c:	2300      	movs	r3, #0
        TERMOUT("> ERROR : Failed to Receive Data, connection closed\n");
        break;
      }
    }
  }*/
}
 800128e:	4618      	mov	r0, r3
 8001290:	3768      	adds	r7, #104	@ 0x68
 8001292:	46bd      	mov	sp, r7
 8001294:	bdb0      	pop	{r4, r5, r7, pc}
 8001296:	bf00      	nop
 8001298:	0800c8d8 	.word	0x0800c8d8
 800129c:	20000c04 	.word	0x20000c04
 80012a0:	40013800 	.word	0x40013800
 80012a4:	0800c570 	.word	0x0800c570
 80012a8:	0800c5b0 	.word	0x0800c5b0
 80012ac:	0800c5cc 	.word	0x0800c5cc
 80012b0:	0800c60c 	.word	0x0800c60c
 80012b4:	0800c644 	.word	0x0800c644
 80012b8:	0800c684 	.word	0x0800c684
 80012bc:	0800c698 	.word	0x0800c698
 80012c0:	0800c6e0 	.word	0x0800c6e0
 80012c4:	0800c6fc 	.word	0x0800c6fc
 80012c8:	0800c730 	.word	0x0800c730
 80012cc:	0800c754 	.word	0x0800c754
 80012d0:	0800c760 	.word	0x0800c760
 80012d4:	0800c768 	.word	0x0800c768
 80012d8:	0800c784 	.word	0x0800c784
 80012dc:	20000000 	.word	0x20000000
 80012e0:	0800c7b4 	.word	0x0800c7b4
 80012e4:	0800c7e8 	.word	0x0800c7e8
 80012e8:	0800c7f4 	.word	0x0800c7f4
 80012ec:	0800c81c 	.word	0x0800c81c
 80012f0:	0800c840 	.word	0x0800c840
 80012f4:	0800c870 	.word	0x0800c870
 80012f8:	0800c898 	.word	0x0800c898
 80012fc:	0800c8c8 	.word	0x0800c8c8

08001300 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b096      	sub	sp, #88	@ 0x58
 8001304:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001306:	2310      	movs	r3, #16
 8001308:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800130a:	2301      	movs	r3, #1
 800130c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800130e:	2360      	movs	r3, #96	@ 0x60
 8001310:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001312:	2300      	movs	r3, #0
 8001314:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001316:	2302      	movs	r3, #2
 8001318:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800131a:	2301      	movs	r3, #1
 800131c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800131e:	2301      	movs	r3, #1
 8001320:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001322:	2328      	movs	r3, #40	@ 0x28
 8001324:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001326:	2302      	movs	r3, #2
 8001328:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = 7;
 800132a:	2307      	movs	r3, #7
 800132c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800132e:	2304      	movs	r3, #4
 8001330:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001332:	463b      	mov	r3, r7
 8001334:	4618      	mov	r0, r3
 8001336:	f003 f9fb 	bl	8004730 <HAL_RCC_OscConfig>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <SystemClock_Config+0x44>
  {
    /* Initialization Error */
    while(1);
 8001340:	bf00      	nop
 8001342:	e7fd      	b.n	8001340 <SystemClock_Config+0x40>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001344:	230f      	movs	r3, #15
 8001346:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001348:	2303      	movs	r3, #3
 800134a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800134c:	2300      	movs	r3, #0
 800134e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001350:	2300      	movs	r3, #0
 8001352:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001354:	2300      	movs	r3, #0
 8001356:	657b      	str	r3, [r7, #84]	@ 0x54
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001358:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800135c:	2104      	movs	r1, #4
 800135e:	4618      	mov	r0, r3
 8001360:	f003 fdc2 	bl	8004ee8 <HAL_RCC_ClockConfig>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <SystemClock_Config+0x6e>
  {
    /* Initialization Error */
    while(1);
 800136a:	bf00      	nop
 800136c:	e7fd      	b.n	800136a <SystemClock_Config+0x6a>
  }
}
 800136e:	bf00      	nop
 8001370:	3758      	adds	r7, #88	@ 0x58
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
	...

08001378 <__io_putchar>:
  * @brief  Retargets the C library TERMOUT function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hDiscoUart, (uint8_t *)&ch, 1, 0xFFFF);
 8001380:	1d39      	adds	r1, r7, #4
 8001382:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001386:	2201      	movs	r2, #1
 8001388:	4803      	ldr	r0, [pc, #12]	@ (8001398 <__io_putchar+0x20>)
 800138a:	f005 ff2c 	bl	80071e6 <HAL_UART_Transmit>

  return ch;
 800138e:	687b      	ldr	r3, [r7, #4]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	20000c04 	.word	0x20000c04

0800139c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 80013a6:	88fb      	ldrh	r3, [r7, #6]
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d102      	bne.n	80013b2 <HAL_GPIO_EXTI_Callback+0x16>
  {
    case (GPIO_PIN_1):
    {
      SPI_WIFI_ISR();
 80013ac:	f001 fb10 	bl	80029d0 <SPI_WIFI_ISR>
      break;
 80013b0:	e000      	b.n	80013b4 <HAL_GPIO_EXTI_Callback+0x18>
    }
    default:
    {
      break;
 80013b2:	bf00      	nop
    }
  }
}
 80013b4:	bf00      	nop
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <SPI3_IRQHandler>:

void SPI3_IRQHandler(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 80013c0:	4802      	ldr	r0, [pc, #8]	@ (80013cc <SPI3_IRQHandler+0x10>)
 80013c2:	f005 f841 	bl	8006448 <HAL_SPI_IRQHandler>
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	2000023c 	.word	0x2000023c

080013d0 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
}
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr

080013de <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80013de:	b480      	push	{r7}
 80013e0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80013e2:	bf00      	nop
 80013e4:	e7fd      	b.n	80013e2 <HardFault_Handler+0x4>

080013e6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80013e6:	b480      	push	{r7}
 80013e8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80013ea:	bf00      	nop
 80013ec:	e7fd      	b.n	80013ea <MemManage_Handler+0x4>

080013ee <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80013ee:	b480      	push	{r7}
 80013f0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80013f2:	bf00      	nop
 80013f4:	e7fd      	b.n	80013f2 <BusFault_Handler+0x4>

080013f6 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80013fa:	bf00      	nop
 80013fc:	e7fd      	b.n	80013fa <UsageFault_Handler+0x4>

080013fe <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80013fe:	b480      	push	{r7}
 8001400:	af00      	add	r7, sp, #0
}
 8001402:	bf00      	nop
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0
}
 800141e:	bf00      	nop
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  HAL_IncTick();
 800142c:	f001 ffd0 	bl	80033d0 <HAL_IncTick>
}
 8001430:	bf00      	nop
 8001432:	bd80      	pop	{r7, pc}

08001434 <EXTI1_IRQHandler>:
  * @brief  This function handles external lines 1interrupt request.
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001438:	2002      	movs	r0, #2
 800143a:	f002 fb39 	bl	8003ab0 <HAL_GPIO_EXTI_IRQHandler>
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}

08001442 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001442:	b480      	push	{r7}
 8001444:	af00      	add	r7, sp, #0
  return 1;
 8001446:	2301      	movs	r3, #1
}
 8001448:	4618      	mov	r0, r3
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr

08001452 <_kill>:

int _kill(int pid, int sig)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b082      	sub	sp, #8
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
 800145a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800145c:	f007 fd9e 	bl	8008f9c <__errno>
 8001460:	4603      	mov	r3, r0
 8001462:	2216      	movs	r2, #22
 8001464:	601a      	str	r2, [r3, #0]
  return -1;
 8001466:	f04f 33ff 	mov.w	r3, #4294967295
}
 800146a:	4618      	mov	r0, r3
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}

08001472 <_exit>:

void _exit (int status)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b082      	sub	sp, #8
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800147a:	f04f 31ff 	mov.w	r1, #4294967295
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff ffe7 	bl	8001452 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001484:	bf00      	nop
 8001486:	e7fd      	b.n	8001484 <_exit+0x12>

08001488 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	e00a      	b.n	80014b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800149a:	f3af 8000 	nop.w
 800149e:	4601      	mov	r1, r0
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	1c5a      	adds	r2, r3, #1
 80014a4:	60ba      	str	r2, [r7, #8]
 80014a6:	b2ca      	uxtb	r2, r1
 80014a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	3301      	adds	r3, #1
 80014ae:	617b      	str	r3, [r7, #20]
 80014b0:	697a      	ldr	r2, [r7, #20]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	dbf0      	blt.n	800149a <_read+0x12>
  }

  return len;
 80014b8:	687b      	ldr	r3, [r7, #4]
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3718      	adds	r7, #24
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b086      	sub	sp, #24
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	60f8      	str	r0, [r7, #12]
 80014ca:	60b9      	str	r1, [r7, #8]
 80014cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ce:	2300      	movs	r3, #0
 80014d0:	617b      	str	r3, [r7, #20]
 80014d2:	e009      	b.n	80014e8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	1c5a      	adds	r2, r3, #1
 80014d8:	60ba      	str	r2, [r7, #8]
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff ff4b 	bl	8001378 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	3301      	adds	r3, #1
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	697a      	ldr	r2, [r7, #20]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	dbf1      	blt.n	80014d4 <_write+0x12>
  }
  return len;
 80014f0:	687b      	ldr	r3, [r7, #4]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <_close>:

int _close(int file)
{
 80014fa:	b480      	push	{r7}
 80014fc:	b083      	sub	sp, #12
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001502:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001506:	4618      	mov	r0, r3
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001512:	b480      	push	{r7}
 8001514:	b083      	sub	sp, #12
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
 800151a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001522:	605a      	str	r2, [r3, #4]
  return 0;
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <_isatty>:

int _isatty(int file)
{
 8001532:	b480      	push	{r7}
 8001534:	b083      	sub	sp, #12
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800153a:	2301      	movs	r3, #1
}
 800153c:	4618      	mov	r0, r3
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3714      	adds	r7, #20
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
	...

08001564 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800156c:	4a14      	ldr	r2, [pc, #80]	@ (80015c0 <_sbrk+0x5c>)
 800156e:	4b15      	ldr	r3, [pc, #84]	@ (80015c4 <_sbrk+0x60>)
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001578:	4b13      	ldr	r3, [pc, #76]	@ (80015c8 <_sbrk+0x64>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d102      	bne.n	8001586 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001580:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <_sbrk+0x64>)
 8001582:	4a12      	ldr	r2, [pc, #72]	@ (80015cc <_sbrk+0x68>)
 8001584:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001586:	4b10      	ldr	r3, [pc, #64]	@ (80015c8 <_sbrk+0x64>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4413      	add	r3, r2
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	429a      	cmp	r2, r3
 8001592:	d207      	bcs.n	80015a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001594:	f007 fd02 	bl	8008f9c <__errno>
 8001598:	4603      	mov	r3, r0
 800159a:	220c      	movs	r2, #12
 800159c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800159e:	f04f 33ff 	mov.w	r3, #4294967295
 80015a2:	e009      	b.n	80015b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015a4:	4b08      	ldr	r3, [pc, #32]	@ (80015c8 <_sbrk+0x64>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015aa:	4b07      	ldr	r3, [pc, #28]	@ (80015c8 <_sbrk+0x64>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4413      	add	r3, r2
 80015b2:	4a05      	ldr	r2, [pc, #20]	@ (80015c8 <_sbrk+0x64>)
 80015b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015b6:	68fb      	ldr	r3, [r7, #12]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20018000 	.word	0x20018000
 80015c4:	00007000 	.word	0x00007000
 80015c8:	20000238 	.word	0x20000238
 80015cc:	20000de0 	.word	0x20000de0

080015d0 <Hex2Num>:
  * @brief  Convert char in Hex format to integer.
  * @param  a: character to convert
  * @retval integer value.
  */
static  uint8_t Hex2Num(char a)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	2b2f      	cmp	r3, #47	@ 0x2f
 80015de:	d906      	bls.n	80015ee <Hex2Num+0x1e>
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	2b39      	cmp	r3, #57	@ 0x39
 80015e4:	d803      	bhi.n	80015ee <Hex2Num+0x1e>
        return a - '0';
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	3b30      	subs	r3, #48	@ 0x30
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	e014      	b.n	8001618 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	2b60      	cmp	r3, #96	@ 0x60
 80015f2:	d906      	bls.n	8001602 <Hex2Num+0x32>
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	2b66      	cmp	r3, #102	@ 0x66
 80015f8:	d803      	bhi.n	8001602 <Hex2Num+0x32>
        return (a - 'a') + 10;
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	3b57      	subs	r3, #87	@ 0x57
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	e00a      	b.n	8001618 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	2b40      	cmp	r3, #64	@ 0x40
 8001606:	d906      	bls.n	8001616 <Hex2Num+0x46>
 8001608:	79fb      	ldrb	r3, [r7, #7]
 800160a:	2b46      	cmp	r3, #70	@ 0x46
 800160c:	d803      	bhi.n	8001616 <Hex2Num+0x46>
        return (a - 'A') + 10;
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	3b37      	subs	r3, #55	@ 0x37
 8001612:	b2db      	uxtb	r3, r3
 8001614:	e000      	b.n	8001618 <Hex2Num+0x48>
    }

    return 0;
 8001616:	2300      	movs	r3, #0
}
 8001618:	4618      	mov	r0, r3
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint8_t ParseHexNumber(const char *ptr, uint8_t *cnt)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
    uint8_t sum = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	73bb      	strb	r3, [r7, #14]

    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 8001636:	e012      	b.n	800165e <ParseHexNumber+0x3a>
        sum <<= 4;
 8001638:	7bfb      	ldrb	r3, [r7, #15]
 800163a:	011b      	lsls	r3, r3, #4
 800163c:	73fb      	strb	r3, [r7, #15]
        sum += Hex2Num(*ptr);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff ffc4 	bl	80015d0 <Hex2Num>
 8001648:	4603      	mov	r3, r0
 800164a:	461a      	mov	r2, r3
 800164c:	7bfb      	ldrb	r3, [r7, #15]
 800164e:	4413      	add	r3, r2
 8001650:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	3301      	adds	r3, #1
 8001656:	607b      	str	r3, [r7, #4]
        done_count++;
 8001658:	7bbb      	ldrb	r3, [r7, #14]
 800165a:	3301      	adds	r3, #1
 800165c:	73bb      	strb	r3, [r7, #14]
    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b2f      	cmp	r3, #47	@ 0x2f
 8001664:	d903      	bls.n	800166e <ParseHexNumber+0x4a>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	2b39      	cmp	r3, #57	@ 0x39
 800166c:	d90f      	bls.n	800168e <ParseHexNumber+0x6a>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b60      	cmp	r3, #96	@ 0x60
 8001674:	d903      	bls.n	800167e <ParseHexNumber+0x5a>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b66      	cmp	r3, #102	@ 0x66
 800167c:	d907      	bls.n	800168e <ParseHexNumber+0x6a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b40      	cmp	r3, #64	@ 0x40
 8001684:	d906      	bls.n	8001694 <ParseHexNumber+0x70>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b46      	cmp	r3, #70	@ 0x46
 800168c:	d802      	bhi.n	8001694 <ParseHexNumber+0x70>
 800168e:	7bbb      	ldrb	r3, [r7, #14]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d9d1      	bls.n	8001638 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                                      /* Save number of characters used for number */
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d002      	beq.n	80016a0 <ParseHexNumber+0x7c>
        *cnt = done_count;
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	7bba      	ldrb	r2, [r7, #14]
 800169e:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                             /* Return number */
 80016a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(const char *ptr, uint8_t *cnt)
{
 80016aa:	b480      	push	{r7}
 80016ac:	b085      	sub	sp, #20
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
 80016b2:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0;
 80016b4:	2300      	movs	r3, #0
 80016b6:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                      /* Check for minus character */
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b2d      	cmp	r3, #45	@ 0x2d
 80016c6:	d119      	bne.n	80016fc <ParseNumber+0x52>
        minus = 1;
 80016c8:	2301      	movs	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
        ptr++;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3301      	adds	r3, #1
 80016d0:	607b      	str	r3, [r7, #4]
        done_count++;
 80016d2:	7bbb      	ldrb	r3, [r7, #14]
 80016d4:	3301      	adds	r3, #1
 80016d6:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 80016d8:	e010      	b.n	80016fc <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 80016da:	68ba      	ldr	r2, [r7, #8]
 80016dc:	4613      	mov	r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4413      	add	r3, r2
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	461a      	mov	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	3b30      	subs	r3, #48	@ 0x30
 80016ec:	4413      	add	r3, r2
 80016ee:	60bb      	str	r3, [r7, #8]
        ptr++;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3301      	adds	r3, #1
 80016f4:	607b      	str	r3, [r7, #4]
        done_count++;
 80016f6:	7bbb      	ldrb	r3, [r7, #14]
 80016f8:	3301      	adds	r3, #1
 80016fa:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b2f      	cmp	r3, #47	@ 0x2f
 8001702:	d903      	bls.n	800170c <ParseNumber+0x62>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b39      	cmp	r3, #57	@ 0x39
 800170a:	d9e6      	bls.n	80016da <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                      /* Save number of characters used for number */
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d002      	beq.n	8001718 <ParseNumber+0x6e>
        *cnt = done_count;
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	7bba      	ldrb	r2, [r7, #14]
 8001716:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                            /* Minus detected */
 8001718:	7bfb      	ldrb	r3, [r7, #15]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d002      	beq.n	8001724 <ParseNumber+0x7a>
        return 0 - sum;
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	425b      	negs	r3, r3
 8001722:	e000      	b.n	8001726 <ParseNumber+0x7c>
    }
    return sum;                                             /* Return number */
 8001724:	68bb      	ldr	r3, [r7, #8]
}
 8001726:	4618      	mov	r0, r3
 8001728:	3714      	adds	r7, #20
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <ParseMAC>:
  * @param  Mac: pointer to MAC-48 array
  * @param  MacSize: the size of the MAC array
  * @retval None.
  */
static void ParseMAC(const char *ptr, uint8_t Mac[], size_t MacSize)
{
 8001732:	b590      	push	{r4, r7, lr}
 8001734:	b087      	sub	sp, #28
 8001736:	af00      	add	r7, sp, #0
 8001738:	60f8      	str	r0, [r7, #12]
 800173a:	60b9      	str	r1, [r7, #8]
 800173c:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (Mac != NULL))
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d027      	beq.n	8001798 <ParseMAC+0x66>
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d024      	beq.n	8001798 <ParseMAC+0x66>
  {
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 800174e:	e018      	b.n	8001782 <ParseMAC+0x50>
    uint8_t done_count = 1;
 8001750:	2301      	movs	r3, #1
 8001752:	75bb      	strb	r3, [r7, #22]
    if (*ptr != ':')
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b3a      	cmp	r3, #58	@ 0x3a
 800175a:	d00d      	beq.n	8001778 <ParseMAC+0x46>
    {
      Mac[hex_8bits_count++] = ParseHexNumber(ptr, &done_count);
 800175c:	7dfb      	ldrb	r3, [r7, #23]
 800175e:	1c5a      	adds	r2, r3, #1
 8001760:	75fa      	strb	r2, [r7, #23]
 8001762:	461a      	mov	r2, r3
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	189c      	adds	r4, r3, r2
 8001768:	f107 0316 	add.w	r3, r7, #22
 800176c:	4619      	mov	r1, r3
 800176e:	68f8      	ldr	r0, [r7, #12]
 8001770:	f7ff ff58 	bl	8001624 <ParseHexNumber>
 8001774:	4603      	mov	r3, r0
 8001776:	7023      	strb	r3, [r4, #0]
    }
    ptr = ptr + done_count;
 8001778:	7dbb      	ldrb	r3, [r7, #22]
 800177a:	461a      	mov	r2, r3
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	4413      	add	r3, r2
 8001780:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 8001782:	7dfb      	ldrb	r3, [r7, #23]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	429a      	cmp	r2, r3
 8001788:	d906      	bls.n	8001798 <ParseMAC+0x66>
 800178a:	7dfb      	ldrb	r3, [r7, #23]
 800178c:	2b05      	cmp	r3, #5
 800178e:	d803      	bhi.n	8001798 <ParseMAC+0x66>
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d1db      	bne.n	8001750 <ParseMAC+0x1e>
   }
  }
}
 8001798:	bf00      	nop
 800179a:	371c      	adds	r7, #28
 800179c:	46bd      	mov	sp, r7
 800179e:	bd90      	pop	{r4, r7, pc}

080017a0 <ParseIP>:
  * @param  IpAdrr: pointer to IPv4 array
  * @param  IpAdrrSize: the size of IP array
  * @retval None.
  */
static void ParseIP(const char *ptr, uint8_t IpAdrr[], size_t IpAdrrSize)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (IpAdrr != NULL) && (4 <= IpAdrrSize))
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d027      	beq.n	8001806 <ParseIP+0x66>
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d024      	beq.n	8001806 <ParseIP+0x66>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2b03      	cmp	r3, #3
 80017c0:	d921      	bls.n	8001806 <ParseIP+0x66>
  {
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 80017c2:	e019      	b.n	80017f8 <ParseIP+0x58>
    uint8_t done_count = 1;
 80017c4:	2301      	movs	r3, #1
 80017c6:	75bb      	strb	r3, [r7, #22]
    if (*ptr != '.')
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80017ce:	d00e      	beq.n	80017ee <ParseIP+0x4e>
    {
      IpAdrr[hex_8bits_count++] = (uint8_t)ParseNumber(ptr, &done_count);
 80017d0:	f107 0316 	add.w	r3, r7, #22
 80017d4:	4619      	mov	r1, r3
 80017d6:	68f8      	ldr	r0, [r7, #12]
 80017d8:	f7ff ff67 	bl	80016aa <ParseNumber>
 80017dc:	4601      	mov	r1, r0
 80017de:	7dfb      	ldrb	r3, [r7, #23]
 80017e0:	1c5a      	adds	r2, r3, #1
 80017e2:	75fa      	strb	r2, [r7, #23]
 80017e4:	461a      	mov	r2, r3
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	4413      	add	r3, r2
 80017ea:	b2ca      	uxtb	r2, r1
 80017ec:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + done_count;
 80017ee:	7dbb      	ldrb	r3, [r7, #22]
 80017f0:	461a      	mov	r2, r3
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	4413      	add	r3, r2
 80017f6:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 80017f8:	7dfb      	ldrb	r3, [r7, #23]
 80017fa:	2b03      	cmp	r3, #3
 80017fc:	d803      	bhi.n	8001806 <ParseIP+0x66>
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d1de      	bne.n	80017c4 <ParseIP+0x24>
   }
  }
}
 8001806:	bf00      	nop
 8001808:	3718      	adds	r7, #24
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
	...

08001810 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  pdata: A string from the WiFi device
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj, uint8_t *pdata)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 800181a:	2300      	movs	r3, #0
 800181c:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	3302      	adds	r3, #2
 8001822:	4940      	ldr	r1, [pc, #256]	@ (8001924 <AT_ParseInfo+0x114>)
 8001824:	4618      	mov	r0, r3
 8001826:	f007 fafd 	bl	8008e24 <strtok>
 800182a:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 800182c:	e071      	b.n	8001912 <AT_ParseInfo+0x102>
    switch (num++) {
 800182e:	7afb      	ldrb	r3, [r7, #11]
 8001830:	1c5a      	adds	r2, r3, #1
 8001832:	72fa      	strb	r2, [r7, #11]
 8001834:	2b06      	cmp	r3, #6
 8001836:	d866      	bhi.n	8001906 <AT_ParseInfo+0xf6>
 8001838:	a201      	add	r2, pc, #4	@ (adr r2, 8001840 <AT_ParseInfo+0x30>)
 800183a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800183e:	bf00      	nop
 8001840:	0800185d 	.word	0x0800185d
 8001844:	08001871 	.word	0x08001871
 8001848:	08001889 	.word	0x08001889
 800184c:	080018a1 	.word	0x080018a1
 8001850:	080018b9 	.word	0x080018b9
 8001854:	080018d1 	.word	0x080018d1
 8001858:	080018e5 	.word	0x080018e5
    case 0:
      strncpy((char *)Obj->Product_ID, ptr, sizeof(Obj->Product_ID) - 1);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	221f      	movs	r2, #31
 8001860:	68f9      	ldr	r1, [r7, #12]
 8001862:	4618      	mov	r0, r3
 8001864:	f007 faca 	bl	8008dfc <strncpy>
      Obj->Product_ID[sizeof(Obj->Product_ID) - 1] = '\0';
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	77da      	strb	r2, [r3, #31]
      break;
 800186e:	e04b      	b.n	8001908 <AT_ParseInfo+0xf8>

    case 1:
      strncpy((char *)Obj->FW_Rev, ptr, sizeof(Obj->FW_Rev) - 1);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3320      	adds	r3, #32
 8001874:	2217      	movs	r2, #23
 8001876:	68f9      	ldr	r1, [r7, #12]
 8001878:	4618      	mov	r0, r3
 800187a:	f007 fabf 	bl	8008dfc <strncpy>
      Obj->FW_Rev[sizeof(Obj->FW_Rev) - 1] = '\0';
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
      break;
 8001886:	e03f      	b.n	8001908 <AT_ParseInfo+0xf8>

    case 2:
      strncpy((char *)Obj->API_Rev, ptr, sizeof(Obj->API_Rev) - 1);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3338      	adds	r3, #56	@ 0x38
 800188c:	220f      	movs	r2, #15
 800188e:	68f9      	ldr	r1, [r7, #12]
 8001890:	4618      	mov	r0, r3
 8001892:	f007 fab3 	bl	8008dfc <strncpy>
      Obj->API_Rev[sizeof(Obj->API_Rev) - 1] = '\0';
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2200      	movs	r2, #0
 800189a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 800189e:	e033      	b.n	8001908 <AT_ParseInfo+0xf8>

    case 3:
      strncpy((char *)Obj->Stack_Rev, ptr, sizeof(Obj->Stack_Rev) - 1);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3348      	adds	r3, #72	@ 0x48
 80018a4:	220f      	movs	r2, #15
 80018a6:	68f9      	ldr	r1, [r7, #12]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f007 faa7 	bl	8008dfc <strncpy>
      Obj->Stack_Rev[sizeof(Obj->Stack_Rev) - 1] = '\0';
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
      break;
 80018b6:	e027      	b.n	8001908 <AT_ParseInfo+0xf8>

    case 4:
      strncpy((char *)Obj->RTOS_Rev, ptr, sizeof(Obj->RTOS_Rev) - 1);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3358      	adds	r3, #88	@ 0x58
 80018bc:	220f      	movs	r2, #15
 80018be:	68f9      	ldr	r1, [r7, #12]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f007 fa9b 	bl	8008dfc <strncpy>
      Obj->RTOS_Rev[sizeof(Obj->RTOS_Rev) - 1] = '\0';
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      break;
 80018ce:	e01b      	b.n	8001908 <AT_ParseInfo+0xf8>

    case 5:
      Obj->CPU_Clock = (uint32_t)ParseNumber(ptr, NULL);
 80018d0:	2100      	movs	r1, #0
 80018d2:	68f8      	ldr	r0, [r7, #12]
 80018d4:	f7ff fee9 	bl	80016aa <ParseNumber>
 80018d8:	4603      	mov	r3, r0
 80018da:	461a      	mov	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 80018e2:	e011      	b.n	8001908 <AT_ParseInfo+0xf8>

    case 6:
      ptr = strtok(ptr, "\r");
 80018e4:	4910      	ldr	r1, [pc, #64]	@ (8001928 <AT_ParseInfo+0x118>)
 80018e6:	68f8      	ldr	r0, [r7, #12]
 80018e8:	f007 fa9c 	bl	8008e24 <strtok>
 80018ec:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name, ptr, sizeof(Obj->Product_Name) - 1);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	3368      	adds	r3, #104	@ 0x68
 80018f2:	221f      	movs	r2, #31
 80018f4:	68f9      	ldr	r1, [r7, #12]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f007 fa80 	bl	8008dfc <strncpy>
      Obj->Product_Name[sizeof(Obj->Product_Name) - 1] = '\0';
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
      break;
 8001904:	e000      	b.n	8001908 <AT_ParseInfo+0xf8>

    default: break;
 8001906:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8001908:	4906      	ldr	r1, [pc, #24]	@ (8001924 <AT_ParseInfo+0x114>)
 800190a:	2000      	movs	r0, #0
 800190c:	f007 fa8a 	bl	8008e24 <strtok>
 8001910:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d18a      	bne.n	800182e <AT_ParseInfo+0x1e>
  }
}
 8001918:	bf00      	nop
 800191a:	bf00      	nop
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	0800c918 	.word	0x0800c918
 8001928:	0800c91c 	.word	0x0800c91c

0800192c <AT_ParseConnSettings>:
  * @param  pdata: A string from the WiFi device
  * @param  NetSettings: settings
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8001936:	2300      	movs	r3, #0
 8001938:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	3302      	adds	r3, #2
 800193e:	4959      	ldr	r1, [pc, #356]	@ (8001aa4 <AT_ParseConnSettings+0x178>)
 8001940:	4618      	mov	r0, r3
 8001942:	f007 fa6f 	bl	8008e24 <strtok>
 8001946:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8001948:	e0a2      	b.n	8001a90 <AT_ParseConnSettings+0x164>
    switch (num++) {
 800194a:	7bfb      	ldrb	r3, [r7, #15]
 800194c:	1c5a      	adds	r2, r3, #1
 800194e:	73fa      	strb	r2, [r7, #15]
 8001950:	2b0b      	cmp	r3, #11
 8001952:	f200 808c 	bhi.w	8001a6e <AT_ParseConnSettings+0x142>
 8001956:	a201      	add	r2, pc, #4	@ (adr r2, 800195c <AT_ParseConnSettings+0x30>)
 8001958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800195c:	0800198d 	.word	0x0800198d
 8001960:	080019a3 	.word	0x080019a3
 8001964:	080019bb 	.word	0x080019bb
 8001968:	080019cf 	.word	0x080019cf
 800196c:	080019e3 	.word	0x080019e3
 8001970:	080019f7 	.word	0x080019f7
 8001974:	08001a07 	.word	0x08001a07
 8001978:	08001a17 	.word	0x08001a17
 800197c:	08001a27 	.word	0x08001a27
 8001980:	08001a37 	.word	0x08001a37
 8001984:	08001a47 	.word	0x08001a47
 8001988:	08001a5b 	.word	0x08001a5b
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, sizeof(NetSettings->SSID) - 1);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	2220      	movs	r2, #32
 8001990:	68b9      	ldr	r1, [r7, #8]
 8001992:	4618      	mov	r0, r3
 8001994:	f007 fa32 	bl	8008dfc <strncpy>
      NetSettings->SSID[sizeof(NetSettings->SSID) - 1] = '\0';
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	2200      	movs	r2, #0
 800199c:	f883 2020 	strb.w	r2, [r3, #32]
      break;
 80019a0:	e066      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    case 1:
      strncpy((char *)NetSettings->pswd, ptr, sizeof(NetSettings->pswd) - 1);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	3321      	adds	r3, #33	@ 0x21
 80019a6:	2220      	movs	r2, #32
 80019a8:	68b9      	ldr	r1, [r7, #8]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f007 fa26 	bl	8008dfc <strncpy>
      NetSettings->pswd[sizeof(NetSettings->pswd) - 1] = '\0';
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	2200      	movs	r2, #0
 80019b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      break;
 80019b8:	e05a      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    case 2:
      NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 80019ba:	2100      	movs	r1, #0
 80019bc:	68b8      	ldr	r0, [r7, #8]
 80019be:	f7ff fe74 	bl	80016aa <ParseNumber>
 80019c2:	4603      	mov	r3, r0
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 80019cc:	e050      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    case 3:
      NetSettings->DHCP_IsEnabled = (uint8_t)ParseNumber(ptr, NULL);
 80019ce:	2100      	movs	r1, #0
 80019d0:	68b8      	ldr	r0, [r7, #8]
 80019d2:	f7ff fe6a 	bl	80016aa <ParseNumber>
 80019d6:	4603      	mov	r3, r0
 80019d8:	b2da      	uxtb	r2, r3
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 80019e0:	e046      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 80019e2:	2100      	movs	r1, #0
 80019e4:	68b8      	ldr	r0, [r7, #8]
 80019e6:	f7ff fe60 	bl	80016aa <ParseNumber>
 80019ea:	4603      	mov	r3, r0
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 80019f4:	e03c      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr, sizeof(NetSettings->IP_Addr));
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	3348      	adds	r3, #72	@ 0x48
 80019fa:	2204      	movs	r2, #4
 80019fc:	4619      	mov	r1, r3
 80019fe:	68b8      	ldr	r0, [r7, #8]
 8001a00:	f7ff fece 	bl	80017a0 <ParseIP>
      break;
 8001a04:	e034      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask, sizeof(NetSettings->IP_Mask));
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	334c      	adds	r3, #76	@ 0x4c
 8001a0a:	2204      	movs	r2, #4
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	68b8      	ldr	r0, [r7, #8]
 8001a10:	f7ff fec6 	bl	80017a0 <ParseIP>
      break;
 8001a14:	e02c      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr, sizeof(NetSettings->Gateway_Addr));
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	3350      	adds	r3, #80	@ 0x50
 8001a1a:	2204      	movs	r2, #4
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	68b8      	ldr	r0, [r7, #8]
 8001a20:	f7ff febe 	bl	80017a0 <ParseIP>
      break;
 8001a24:	e024      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    case 8:
      ParseIP(ptr, NetSettings->DNS1, sizeof(NetSettings->DNS1));
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	3354      	adds	r3, #84	@ 0x54
 8001a2a:	2204      	movs	r2, #4
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	68b8      	ldr	r0, [r7, #8]
 8001a30:	f7ff feb6 	bl	80017a0 <ParseIP>
      break;
 8001a34:	e01c      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    case 9:
      ParseIP(ptr, NetSettings->DNS2, sizeof(NetSettings->DNS2));
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	3358      	adds	r3, #88	@ 0x58
 8001a3a:	2204      	movs	r2, #4
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	68b8      	ldr	r0, [r7, #8]
 8001a40:	f7ff feae 	bl	80017a0 <ParseIP>
      break;
 8001a44:	e014      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    case 10:
      NetSettings->JoinRetries = (uint8_t)ParseNumber(ptr, NULL);
 8001a46:	2100      	movs	r1, #0
 8001a48:	68b8      	ldr	r0, [r7, #8]
 8001a4a:	f7ff fe2e 	bl	80016aa <ParseNumber>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	b2da      	uxtb	r2, r3
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 8001a58:	e00a      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    case 11:
      NetSettings->AutoConnect = (uint8_t)ParseNumber(ptr, NULL);
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	68b8      	ldr	r0, [r7, #8]
 8001a5e:	f7ff fe24 	bl	80016aa <ParseNumber>
 8001a62:	4603      	mov	r3, r0
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 8001a6c:	e000      	b.n	8001a70 <AT_ParseConnSettings+0x144>

    default:
      break;
 8001a6e:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8001a70:	490c      	ldr	r1, [pc, #48]	@ (8001aa4 <AT_ParseConnSettings+0x178>)
 8001a72:	2000      	movs	r0, #0
 8001a74:	f007 f9d6 	bl	8008e24 <strtok>
 8001a78:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d007      	beq.n	8001a90 <AT_ParseConnSettings+0x164>
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	3b01      	subs	r3, #1
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b2c      	cmp	r3, #44	@ 0x2c
 8001a88:	d102      	bne.n	8001a90 <AT_ParseConnSettings+0x164>
    { /* Ignore empty fields */
      num++;
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	f47f af59 	bne.w	800194a <AT_ParseConnSettings+0x1e>
    }
  }
}
 8001a98:	bf00      	nop
 8001a9a:	bf00      	nop
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	0800c918 	.word	0x0800c918

08001aa8 <AT_ExecuteCommand>:
  * @param  cmd: pointer to the command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, const uint8_t *cmd, uint8_t *pdata)
{
 8001aa8:	b590      	push	{r4, r7, lr}
 8001aaa:	b087      	sub	sp, #28
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	82fb      	strh	r3, [r7, #22]

  LOCK_WIFI();

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d056      	beq.n	8001b74 <AT_ExecuteCommand+0xcc>
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d051      	beq.n	8001b74 <AT_ExecuteCommand+0xcc>

  ret = Obj->fops.IO_Send(cmd, strlen((const char *)cmd), Obj->Timeout);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8001ad6:	68b8      	ldr	r0, [r7, #8]
 8001ad8:	f7fe fbca 	bl	8000270 <strlen>
 8001adc:	4603      	mov	r3, r0
 8001ade:	b299      	uxth	r1, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	68b8      	ldr	r0, [r7, #8]
 8001aea:	47a0      	blx	r4
 8001aec:	4603      	mov	r3, r0
 8001aee:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	dd3e      	ble.n	8001b74 <AT_ExecuteCommand+0xcc>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001afc:	68fa      	ldr	r2, [r7, #12]
 8001afe:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001b02:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	4798      	blx	r3
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	82fb      	strh	r3, [r7, #22]
    if ((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8001b0e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	dd27      	ble.n	8001b66 <AT_ExecuteCommand+0xbe>
 8001b16:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b1a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001b1e:	dc22      	bgt.n	8001b66 <AT_ExecuteCommand+0xbe>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8001b20:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b24:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001b28:	d105      	bne.n	8001b36 <AT_ExecuteCommand+0x8e>
      {
        /* ES_WIFI_DATA_SIZE maybe too small !! */
        recv_len--;
 8001b2a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	3b01      	subs	r3, #1
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8001b36:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	2200      	movs	r2, #0
 8001b40:	701a      	strb	r2, [r3, #0]

      if (strstr((char *)pdata, AT_OK_STRING))
 8001b42:	490f      	ldr	r1, [pc, #60]	@ (8001b80 <AT_ExecuteCommand+0xd8>)
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f007 f9c9 	bl	8008edc <strstr>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <AT_ExecuteCommand+0xac>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8001b50:	2300      	movs	r3, #0
 8001b52:	e010      	b.n	8001b76 <AT_ExecuteCommand+0xce>
      }
      else if (strstr((char *)pdata, AT_ERROR_STRING))
 8001b54:	490b      	ldr	r1, [pc, #44]	@ (8001b84 <AT_ExecuteCommand+0xdc>)
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f007 f9c0 	bl	8008edc <strstr>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <AT_ExecuteCommand+0xbe>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001b62:	2305      	movs	r3, #5
 8001b64:	e007      	b.n	8001b76 <AT_ExecuteCommand+0xce>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8001b66:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b6a:	f113 0f04 	cmn.w	r3, #4
 8001b6e:	d101      	bne.n	8001b74 <AT_ExecuteCommand+0xcc>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8001b70:	2306      	movs	r3, #6
 8001b72:	e000      	b.n	8001b76 <AT_ExecuteCommand+0xce>
    }
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8001b74:	2304      	movs	r3, #4
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	371c      	adds	r7, #28
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd90      	pop	{r4, r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	0800c930 	.word	0x0800c930
 8001b84:	0800c93c 	.word	0x0800c93c

08001b88 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd,
                                           const uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
 8001b94:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8001b96:	2300      	movs	r3, #0
 8001b98:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	827b      	strh	r3, [r7, #18]
  uint16_t n;

  LOCK_WIFI();

  cmd_len = strlen((char*)cmd);
 8001ba2:	68b8      	ldr	r0, [r7, #8]
 8001ba4:	f7fe fb64 	bl	8000270 <strlen>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	827b      	strh	r3, [r7, #18]

  /* Can send only even number of byte on first send. */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8001bac:	8a7b      	ldrh	r3, [r7, #18]
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <AT_RequestSendData+0x32>
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	e05d      	b.n	8001c76 <AT_RequestSendData+0xee>

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d057      	beq.n	8001c74 <AT_RequestSendData+0xec>
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d052      	beq.n	8001c74 <AT_RequestSendData+0xec>

  n = Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001bda:	8a79      	ldrh	r1, [r7, #18]
 8001bdc:	68b8      	ldr	r0, [r7, #8]
 8001bde:	4798      	blx	r3
 8001be0:	4603      	mov	r3, r0
 8001be2:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8001be4:	8a3a      	ldrh	r2, [r7, #16]
 8001be6:	8a7b      	ldrh	r3, [r7, #18]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d143      	bne.n	8001c74 <AT_RequestSendData+0xec>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001bf2:	68fa      	ldr	r2, [r7, #12]
 8001bf4:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001bf8:	8879      	ldrh	r1, [r7, #2]
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	4798      	blx	r3
 8001bfe:	4603      	mov	r3, r0
 8001c00:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8001c02:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001c06:	887b      	ldrh	r3, [r7, #2]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d131      	bne.n	8001c70 <AT_RequestSendData+0xe8>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001c18:	2100      	movs	r1, #0
 8001c1a:	6a38      	ldr	r0, [r7, #32]
 8001c1c:	4798      	blx	r3
 8001c1e:	4603      	mov	r3, r0
 8001c20:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8001c22:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	dd19      	ble.n	8001c5e <AT_RequestSendData+0xd6>
      {
        *(pdata + recv_len) = 0;
 8001c2a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c2e:	6a3a      	ldr	r2, [r7, #32]
 8001c30:	4413      	add	r3, r2
 8001c32:	2200      	movs	r2, #0
 8001c34:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8001c36:	4912      	ldr	r1, [pc, #72]	@ (8001c80 <AT_RequestSendData+0xf8>)
 8001c38:	6a38      	ldr	r0, [r7, #32]
 8001c3a:	f007 f94f 	bl	8008edc <strstr>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <AT_RequestSendData+0xc0>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8001c44:	2300      	movs	r3, #0
 8001c46:	e016      	b.n	8001c76 <AT_RequestSendData+0xee>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8001c48:	490e      	ldr	r1, [pc, #56]	@ (8001c84 <AT_RequestSendData+0xfc>)
 8001c4a:	6a38      	ldr	r0, [r7, #32]
 8001c4c:	f007 f946 	bl	8008edc <strstr>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <AT_RequestSendData+0xd2>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001c56:	2305      	movs	r3, #5
 8001c58:	e00d      	b.n	8001c76 <AT_RequestSendData+0xee>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	e00b      	b.n	8001c76 <AT_RequestSendData+0xee>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8001c5e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c62:	f113 0f04 	cmn.w	r3, #4
 8001c66:	d101      	bne.n	8001c6c <AT_RequestSendData+0xe4>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8001c68:	2306      	movs	r3, #6
 8001c6a:	e004      	b.n	8001c76 <AT_RequestSendData+0xee>
      }
      return ES_WIFI_STATUS_ERROR;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	e002      	b.n	8001c76 <AT_RequestSendData+0xee>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8001c70:	2302      	movs	r3, #2
 8001c72:	e000      	b.n	8001c76 <AT_RequestSendData+0xee>
    }
  }
 }
  return ES_WIFI_STATUS_IO_ERROR;
 8001c74:	2304      	movs	r3, #4
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3718      	adds	r7, #24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	0800c930 	.word	0x0800c930
 8001c84:	0800c93c 	.word	0x0800c93c

08001c88 <ES_WIFI_Init>:
  * @brief  Initialize the WIFI module.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001c90:	2302      	movs	r3, #2
 8001c92:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001c9a:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8

  if (Obj->fops.IO_Init != NULL) {
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d01b      	beq.n	8001ce0 <ES_WIFI_Init+0x58>

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001cae:	2000      	movs	r0, #0
 8001cb0:	4798      	blx	r3
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d113      	bne.n	8001ce0 <ES_WIFI_Init+0x58>
  {
    ret = AT_ExecuteCommand(Obj,(const uint8_t*)"I?\r\n", Obj->CmdData);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	490a      	ldr	r1, [pc, #40]	@ (8001cec <ES_WIFI_Init+0x64>)
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff fef0 	bl	8001aa8 <AT_ExecuteCommand>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8001ccc:	7bfb      	ldrb	r3, [r7, #15]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d106      	bne.n	8001ce0 <ES_WIFI_Init+0x58>
    {
      AT_ParseInfo(Obj, Obj->CmdData);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001cd8:	4619      	mov	r1, r3
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff fd98 	bl	8001810 <AT_ParseInfo>
    }
   }
  }

  UNLOCK_WIFI();
  return ret;
 8001ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	0800c94c 	.word	0x0800c94c

08001cf0 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func IO_Receive)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	607a      	str	r2, [r7, #4]
 8001cfc:	603b      	str	r3, [r7, #0]
  if (!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d00b      	beq.n	8001d1c <ES_WIFI_RegisterBusIO+0x2c>
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d008      	beq.n	8001d1c <ES_WIFI_RegisterBusIO+0x2c>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d005      	beq.n	8001d1c <ES_WIFI_RegisterBusIO+0x2c>
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d002      	beq.n	8001d1c <ES_WIFI_RegisterBusIO+0x2c>
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	e014      	b.n	8001d4a <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	68ba      	ldr	r2, [r7, #8]
 8001d24:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	69fa      	ldr	r2, [r7, #28]
 8001d3c:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	683a      	ldr	r2, [r7, #0]
 8001d44:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3714      	adds	r7, #20
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
	...

08001d58 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char *SSID,
                                 const char *Password,
                                 ES_WIFI_SecurityType_t SecType)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
 8001d64:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "C1=%s\r", SSID);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001d6c:	68ba      	ldr	r2, [r7, #8]
 8001d6e:	4932      	ldr	r1, [pc, #200]	@ (8001e38 <ES_WIFI_Connect+0xe0>)
 8001d70:	4618      	mov	r0, r3
 8001d72:	f006 ff31 	bl	8008bd8 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001d82:	461a      	mov	r2, r3
 8001d84:	68f8      	ldr	r0, [r7, #12]
 8001d86:	f7ff fe8f 	bl	8001aa8 <AT_ExecuteCommand>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8001d8e:	7dfb      	ldrb	r3, [r7, #23]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d14b      	bne.n	8001e2c <ES_WIFI_Connect+0xd4>
  {
    sprintf((char *)Obj->CmdData, "C2=%s\r", Password);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	4927      	ldr	r1, [pc, #156]	@ (8001e3c <ES_WIFI_Connect+0xe4>)
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f006 ff1a 	bl	8008bd8 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001db0:	461a      	mov	r2, r3
 8001db2:	68f8      	ldr	r0, [r7, #12]
 8001db4:	f7ff fe78 	bl	8001aa8 <AT_ExecuteCommand>
 8001db8:	4603      	mov	r3, r0
 8001dba:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8001dbc:	7dfb      	ldrb	r3, [r7, #23]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d134      	bne.n	8001e2c <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	78fa      	ldrb	r2, [r7, #3]
 8001dc6:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char *)Obj->CmdData, "C3=%d\r", (uint8_t)SecType);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001dd0:	78fa      	ldrb	r2, [r7, #3]
 8001dd2:	491b      	ldr	r1, [pc, #108]	@ (8001e40 <ES_WIFI_Connect+0xe8>)
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f006 feff 	bl	8008bd8 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001de6:	461a      	mov	r2, r3
 8001de8:	68f8      	ldr	r0, [r7, #12]
 8001dea:	f7ff fe5d 	bl	8001aa8 <AT_ExecuteCommand>
 8001dee:	4603      	mov	r3, r0
 8001df0:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8001df2:	7dfb      	ldrb	r3, [r7, #23]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d119      	bne.n	8001e2c <ES_WIFI_Connect+0xd4>
      {
        sprintf((char *)Obj->CmdData, "C0\r");
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001dfe:	4911      	ldr	r1, [pc, #68]	@ (8001e44 <ES_WIFI_Connect+0xec>)
 8001e00:	4618      	mov	r0, r3
 8001e02:	f006 fee9 	bl	8008bd8 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001e12:	461a      	mov	r2, r3
 8001e14:	68f8      	ldr	r0, [r7, #12]
 8001e16:	f7ff fe47 	bl	8001aa8 <AT_ExecuteCommand>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8001e1e:	7dfb      	ldrb	r3, [r7, #23]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d103      	bne.n	8001e2c <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8001e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	0800c964 	.word	0x0800c964
 8001e3c:	0800c96c 	.word	0x0800c96c
 8001e40:	0800c974 	.word	0x0800c974
 8001e44:	0800c97c 	.word	0x0800c97c

08001e48 <ES_WIFI_IsConnected>:
  * @brief  Check whether the module is connected to an access point.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "CS\r");
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001e56:	4913      	ldr	r1, [pc, #76]	@ (8001ea4 <ES_WIFI_IsConnected+0x5c>)
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f006 febd 	bl	8008bd8 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f7ff fe1b 	bl	8001aa8 <AT_ExecuteCommand>
 8001e72:	4603      	mov	r3, r0
 8001e74:	73fb      	strb	r3, [r7, #15]
  if (ret == ES_WIFI_STATUS_OK)
 8001e76:	7bfb      	ldrb	r3, [r7, #15]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d10b      	bne.n	8001e94 <ES_WIFI_IsConnected+0x4c>
  {
    Obj->NetSettings.IsConnected = (Obj->CmdData[2] == '1') ? 1 : 0;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8001e82:	2b31      	cmp	r3, #49	@ 0x31
 8001e84:	bf0c      	ite	eq
 8001e86:	2301      	moveq	r3, #1
 8001e88:	2300      	movne	r3, #0
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
  }

  UNLOCK_WIFI();

  return Obj->NetSettings.IsConnected;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	0800c980 	.word	0x0800c980

08001ea8 <ES_WIFI_GetNetworkSettings>:
  * @brief  Update given object module with the network settings.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "C?\r");
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001eb6:	4910      	ldr	r1, [pc, #64]	@ (8001ef8 <ES_WIFI_GetNetworkSettings+0x50>)
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f006 fe8d 	bl	8008bd8 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001eca:	461a      	mov	r2, r3
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7ff fdeb 	bl	8001aa8 <AT_ExecuteCommand>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8001ed6:	7bfb      	ldrb	r3, [r7, #15]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d108      	bne.n	8001eee <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	338d      	adds	r3, #141	@ 0x8d
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4610      	mov	r0, r2
 8001eea:	f7ff fd1f 	bl	800192c <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();

  return ret;
 8001eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	0800c988 	.word	0x0800c988

08001efc <ES_WIFI_GetMACAddress>:
  * @param  mac: pointer to the MAC address array.
  * @param  MacLength: length of the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac, uint8_t MacLength)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	4613      	mov	r3, r2
 8001f08:	71fb      	strb	r3, [r7, #7]
  ES_WIFI_Status_t ret;
  char *ptr;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "Z5\r");
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f10:	4913      	ldr	r1, [pc, #76]	@ (8001f60 <ES_WIFI_GetMACAddress+0x64>)
 8001f12:	4618      	mov	r0, r3
 8001f14:	f006 fe60 	bl	8008bd8 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f24:	461a      	mov	r2, r3
 8001f26:	68f8      	ldr	r0, [r7, #12]
 8001f28:	f7ff fdbe 	bl	8001aa8 <AT_ExecuteCommand>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8001f30:	7dfb      	ldrb	r3, [r7, #23]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d10e      	bne.n	8001f54 <ES_WIFI_GetMACAddress+0x58>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f3c:	3302      	adds	r3, #2
 8001f3e:	4909      	ldr	r1, [pc, #36]	@ (8001f64 <ES_WIFI_GetMACAddress+0x68>)
 8001f40:	4618      	mov	r0, r3
 8001f42:	f006 ff6f 	bl	8008e24 <strtok>
 8001f46:	6138      	str	r0, [r7, #16]
    ParseMAC(ptr, mac, MacLength);
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	68b9      	ldr	r1, [r7, #8]
 8001f4e:	6938      	ldr	r0, [r7, #16]
 8001f50:	f7ff fbef 	bl	8001732 <ParseMAC>
  }

  UNLOCK_WIFI();

  return ret;
 8001f54:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	0800c9d8 	.word	0x0800c9d8
 8001f64:	0800c9dc 	.word	0x0800c9dc

08001f68 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to the module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8001f68:	b590      	push	{r4, r7, lr}
 8001f6a:	b087      	sub	sp, #28
 8001f6c:	af02      	add	r7, sp, #8
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8001f72:	2300      	movs	r3, #0
 8001f74:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <ES_WIFI_StartClientConnection+0x1e>
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b03      	cmp	r3, #3
 8001f84:	d105      	bne.n	8001f92 <ES_WIFI_StartClientConnection+0x2a>
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	885b      	ldrh	r3, [r3, #2]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d101      	bne.n	8001f92 <ES_WIFI_StartClientConnection+0x2a>
 8001f8e:	2302      	movs	r3, #2
 8001f90:	e0c1      	b.n	8002116 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	785b      	ldrb	r3, [r3, #1]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4960      	ldr	r1, [pc, #384]	@ (8002120 <ES_WIFI_StartClientConnection+0x1b8>)
 8001fa0:	f006 fe1a 	bl	8008bd8 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f7ff fd78 	bl	8001aa8 <AT_ExecuteCommand>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d114      	bne.n	8001fec <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	461a      	mov	r2, r3
 8001fce:	4955      	ldr	r1, [pc, #340]	@ (8002124 <ES_WIFI_StartClientConnection+0x1bc>)
 8001fd0:	f006 fe02 	bl	8008bd8 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff fd60 	bl	8001aa8 <AT_ExecuteCommand>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8001fec:	7bfb      	ldrb	r3, [r7, #15]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d114      	bne.n	800201c <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	889b      	ldrh	r3, [r3, #4]
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	494a      	ldr	r1, [pc, #296]	@ (8002128 <ES_WIFI_StartClientConnection+0x1c0>)
 8002000:	f006 fdea 	bl	8008bd8 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002010:	461a      	mov	r2, r3
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f7ff fd48 	bl	8001aa8 <AT_ExecuteCommand>
 8002018:	4603      	mov	r3, r0
 800201a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d11c      	bne.n	800205c <ES_WIFI_StartClientConnection+0xf4>
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <ES_WIFI_StartClientConnection+0xca>
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	2b03      	cmp	r3, #3
 8002030:	d114      	bne.n	800205c <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	885b      	ldrh	r3, [r3, #2]
 800203c:	461a      	mov	r2, r3
 800203e:	493b      	ldr	r1, [pc, #236]	@ (800212c <ES_WIFI_StartClientConnection+0x1c4>)
 8002040:	f006 fdca 	bl	8008bd8 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002050:	461a      	mov	r2, r3
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff fd28 	bl	8001aa8 <AT_ExecuteCommand>
 8002058:	4603      	mov	r3, r0
 800205a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d128      	bne.n	80020b4 <ES_WIFI_StartClientConnection+0x14c>
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <ES_WIFI_StartClientConnection+0x10a>
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	2b03      	cmp	r3, #3
 8002070:	d120      	bne.n	80020b4 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	799b      	ldrb	r3, [r3, #6]
 800207c:	4619      	mov	r1, r3
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	79db      	ldrb	r3, [r3, #7]
 8002082:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002088:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	9200      	str	r2, [sp, #0]
 8002092:	4623      	mov	r3, r4
 8002094:	460a      	mov	r2, r1
 8002096:	4926      	ldr	r1, [pc, #152]	@ (8002130 <ES_WIFI_StartClientConnection+0x1c8>)
 8002098:	f006 fd9e 	bl	8008bd8 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80020a8:	461a      	mov	r2, r3
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7ff fcfc 	bl	8001aa8 <AT_ExecuteCommand>
 80020b0:	4603      	mov	r3, r0
 80020b2:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 80020b4:	7bfb      	ldrb	r3, [r7, #15]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d116      	bne.n	80020e8 <ES_WIFI_StartClientConnection+0x180>
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	2b03      	cmp	r3, #3
 80020c0:	d112      	bne.n	80020e8 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80020c8:	491a      	ldr	r1, [pc, #104]	@ (8002134 <ES_WIFI_StartClientConnection+0x1cc>)
 80020ca:	4618      	mov	r0, r3
 80020cc:	f006 fd84 	bl	8008bd8 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80020dc:	461a      	mov	r2, r3
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f7ff fce2 	bl	8001aa8 <AT_ExecuteCommand>
 80020e4:	4603      	mov	r3, r0
 80020e6:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 80020e8:	7bfb      	ldrb	r3, [r7, #15]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d112      	bne.n	8002114 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80020f4:	4910      	ldr	r1, [pc, #64]	@ (8002138 <ES_WIFI_StartClientConnection+0x1d0>)
 80020f6:	4618      	mov	r0, r3
 80020f8:	f006 fd6e 	bl	8008bd8 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002108:	461a      	mov	r2, r3
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7ff fccc 	bl	8001aa8 <AT_ExecuteCommand>
 8002110:	4603      	mov	r3, r0
 8002112:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8002114:	7bfb      	ldrb	r3, [r7, #15]
}
 8002116:	4618      	mov	r0, r3
 8002118:	3714      	adds	r7, #20
 800211a:	46bd      	mov	sp, r7
 800211c:	bd90      	pop	{r4, r7, pc}
 800211e:	bf00      	nop
 8002120:	0800ca40 	.word	0x0800ca40
 8002124:	0800ca48 	.word	0x0800ca48
 8002128:	0800ca50 	.word	0x0800ca50
 800212c:	0800ca58 	.word	0x0800ca58
 8002130:	0800ca60 	.word	0x0800ca60
 8002134:	0800ca70 	.word	0x0800ca70
 8002138:	0800ca78 	.word	0x0800ca78

0800213c <ES_WIFI_SendData>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket,
                                  const uint8_t *pdata, uint16_t Reqlen,
                                  uint16_t *SentLen, uint32_t Timeout)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af02      	add	r7, sp, #8
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	607a      	str	r2, [r7, #4]
 8002146:	461a      	mov	r2, r3
 8002148:	460b      	mov	r3, r1
 800214a:	72fb      	strb	r3, [r7, #11]
 800214c:	4613      	mov	r3, r2
 800214e:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002150:	2302      	movs	r3, #2
 8002152:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002156:	2b00      	cmp	r3, #0
 8002158:	d102      	bne.n	8002160 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 800215a:	2301      	movs	r3, #1
 800215c:	617b      	str	r3, [r7, #20]
 800215e:	e001      	b.n	8002164 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002162:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen >= ES_WIFI_PAYLOAD_SIZE)
 8002164:	893b      	ldrh	r3, [r7, #8]
 8002166:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800216a:	d302      	bcc.n	8002172 <ES_WIFI_SendData+0x36>
  {
    Reqlen = ES_WIFI_PAYLOAD_SIZE;
 800216c:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8002170:	813b      	strh	r3, [r7, #8]
  }

  *SentLen = Reqlen;
 8002172:	6a3b      	ldr	r3, [r7, #32]
 8002174:	893a      	ldrh	r2, [r7, #8]
 8002176:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800217e:	7afa      	ldrb	r2, [r7, #11]
 8002180:	4942      	ldr	r1, [pc, #264]	@ (800228c <ES_WIFI_SendData+0x150>)
 8002182:	4618      	mov	r0, r3
 8002184:	f006 fd28 	bl	8008bd8 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002194:	461a      	mov	r2, r3
 8002196:	68f8      	ldr	r0, [r7, #12]
 8002198:	f7ff fc86 	bl	8001aa8 <AT_ExecuteCommand>
 800219c:	4603      	mov	r3, r0
 800219e:	74fb      	strb	r3, [r7, #19]
  if (ret == ES_WIFI_STATUS_OK)
 80021a0:	7cfb      	ldrb	r3, [r7, #19]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d15e      	bne.n	8002264 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80021ac:	697a      	ldr	r2, [r7, #20]
 80021ae:	4938      	ldr	r1, [pc, #224]	@ (8002290 <ES_WIFI_SendData+0x154>)
 80021b0:	4618      	mov	r0, r3
 80021b2:	f006 fd11 	bl	8008bd8 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80021c2:	461a      	mov	r2, r3
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	f7ff fc6f 	bl	8001aa8 <AT_ExecuteCommand>
 80021ca:	4603      	mov	r3, r0
 80021cc:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 80021ce:	7cfb      	ldrb	r3, [r7, #19]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d13d      	bne.n	8002250 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData, "S3=%04d\r", Reqlen);
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80021da:	893a      	ldrh	r2, [r7, #8]
 80021dc:	492d      	ldr	r1, [pc, #180]	@ (8002294 <ES_WIFI_SendData+0x158>)
 80021de:	4618      	mov	r0, r3
 80021e0:	f006 fcfa 	bl	8008bd8 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80021f0:	893a      	ldrh	r2, [r7, #8]
 80021f2:	9300      	str	r3, [sp, #0]
 80021f4:	4613      	mov	r3, r2
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f7ff fcc5 	bl	8001b88 <AT_RequestSendData>
 80021fe:	4603      	mov	r3, r0
 8002200:	74fb      	strb	r3, [r7, #19]

      if (ret == ES_WIFI_STATUS_OK)
 8002202:	7cfb      	ldrb	r3, [r7, #19]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d119      	bne.n	800223c <ES_WIFI_SendData+0x100>
      {
        if (strstr((char *)Obj->CmdData, "-1\r\n"))
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800220e:	4922      	ldr	r1, [pc, #136]	@ (8002298 <ES_WIFI_SendData+0x15c>)
 8002210:	4618      	mov	r0, r3
 8002212:	f006 fe63 	bl	8008edc <strstr>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d02c      	beq.n	8002276 <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 800221c:	f640 1201 	movw	r2, #2305	@ 0x901
 8002220:	491e      	ldr	r1, [pc, #120]	@ (800229c <ES_WIFI_SendData+0x160>)
 8002222:	481f      	ldr	r0, [pc, #124]	@ (80022a0 <ES_WIFI_SendData+0x164>)
 8002224:	f006 fc68 	bl	8008af8 <iprintf>
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800222e:	4619      	mov	r1, r3
 8002230:	481c      	ldr	r0, [pc, #112]	@ (80022a4 <ES_WIFI_SendData+0x168>)
 8002232:	f006 fc61 	bl	8008af8 <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 8002236:	2302      	movs	r3, #2
 8002238:	74fb      	strb	r3, [r7, #19]
 800223a:	e01c      	b.n	8002276 <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 800223c:	f640 1207 	movw	r2, #2311	@ 0x907
 8002240:	4916      	ldr	r1, [pc, #88]	@ (800229c <ES_WIFI_SendData+0x160>)
 8002242:	4817      	ldr	r0, [pc, #92]	@ (80022a0 <ES_WIFI_SendData+0x164>)
 8002244:	f006 fc58 	bl	8008af8 <iprintf>
 8002248:	4817      	ldr	r0, [pc, #92]	@ (80022a8 <ES_WIFI_SendData+0x16c>)
 800224a:	f006 fcbd 	bl	8008bc8 <puts>
 800224e:	e012      	b.n	8002276 <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8002250:	f640 120c 	movw	r2, #2316	@ 0x90c
 8002254:	4911      	ldr	r1, [pc, #68]	@ (800229c <ES_WIFI_SendData+0x160>)
 8002256:	4812      	ldr	r0, [pc, #72]	@ (80022a0 <ES_WIFI_SendData+0x164>)
 8002258:	f006 fc4e 	bl	8008af8 <iprintf>
 800225c:	4813      	ldr	r0, [pc, #76]	@ (80022ac <ES_WIFI_SendData+0x170>)
 800225e:	f006 fcb3 	bl	8008bc8 <puts>
 8002262:	e008      	b.n	8002276 <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8002264:	f640 1211 	movw	r2, #2321	@ 0x911
 8002268:	490c      	ldr	r1, [pc, #48]	@ (800229c <ES_WIFI_SendData+0x160>)
 800226a:	480d      	ldr	r0, [pc, #52]	@ (80022a0 <ES_WIFI_SendData+0x164>)
 800226c:	f006 fc44 	bl	8008af8 <iprintf>
 8002270:	480f      	ldr	r0, [pc, #60]	@ (80022b0 <ES_WIFI_SendData+0x174>)
 8002272:	f006 fca9 	bl	8008bc8 <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8002276:	7cfb      	ldrb	r3, [r7, #19]
 8002278:	2b02      	cmp	r3, #2
 800227a:	d102      	bne.n	8002282 <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 800227c:	6a3b      	ldr	r3, [r7, #32]
 800227e:	2200      	movs	r2, #0
 8002280:	801a      	strh	r2, [r3, #0]
  }

  UNLOCK_WIFI();

  return ret;
 8002282:	7cfb      	ldrb	r3, [r7, #19]
}
 8002284:	4618      	mov	r0, r3
 8002286:	3718      	adds	r7, #24
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	0800ca40 	.word	0x0800ca40
 8002290:	0800cc44 	.word	0x0800cc44
 8002294:	0800cc4c 	.word	0x0800cc4c
 8002298:	0800cc58 	.word	0x0800cc58
 800229c:	0800cad0 	.word	0x0800cad0
 80022a0:	0800cb38 	.word	0x0800cb38
 80022a4:	0800cc60 	.word	0x0800cc60
 80022a8:	0800cc7c 	.word	0x0800cc7c
 80022ac:	0800cc98 	.word	0x0800cc98
 80022b0:	0800ccac 	.word	0x0800ccac

080022b4 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08c      	sub	sp, #48	@ 0x30
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_Init;

  __HAL_RCC_SPI3_CLK_ENABLE();
 80022bc:	4b57      	ldr	r3, [pc, #348]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 80022be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c0:	4a56      	ldr	r2, [pc, #344]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 80022c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80022c8:	4b54      	ldr	r3, [pc, #336]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 80022ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022d0:	61bb      	str	r3, [r7, #24]
 80022d2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022d4:	4b51      	ldr	r3, [pc, #324]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 80022d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d8:	4a50      	ldr	r2, [pc, #320]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 80022da:	f043 0302 	orr.w	r3, r3, #2
 80022de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022e0:	4b4e      	ldr	r3, [pc, #312]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 80022e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022e4:	f003 0302 	and.w	r3, r3, #2
 80022e8:	617b      	str	r3, [r7, #20]
 80022ea:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ec:	4b4b      	ldr	r3, [pc, #300]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 80022ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022f0:	4a4a      	ldr	r2, [pc, #296]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 80022f2:	f043 0304 	orr.w	r3, r3, #4
 80022f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022f8:	4b48      	ldr	r3, [pc, #288]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 80022fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022fc:	f003 0304 	and.w	r3, r3, #4
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002304:	4b45      	ldr	r3, [pc, #276]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 8002306:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002308:	4a44      	ldr	r2, [pc, #272]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 800230a:	f043 0310 	orr.w	r3, r3, #16
 800230e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002310:	4b42      	ldr	r3, [pc, #264]	@ (800241c <SPI_WIFI_MspInit+0x168>)
 8002312:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002314:	f003 0310 	and.w	r3, r3, #16
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	68fb      	ldr	r3, [r7, #12]

  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 800231c:	2200      	movs	r2, #0
 800231e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002322:	483f      	ldr	r0, [pc, #252]	@ (8002420 <SPI_WIFI_MspInit+0x16c>)
 8002324:	f001 fbac 	bl	8003a80 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8002328:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800232c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800232e:	2301      	movs	r3, #1
 8002330:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002332:	2300      	movs	r3, #0
 8002334:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002336:	2300      	movs	r3, #0
 8002338:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 800233a:	f107 031c 	add.w	r3, r7, #28
 800233e:	4619      	mov	r1, r3
 8002340:	4837      	ldr	r0, [pc, #220]	@ (8002420 <SPI_WIFI_MspInit+0x16c>)
 8002342:	f001 f9db 	bl	80036fc <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8002346:	2302      	movs	r3, #2
 8002348:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 800234a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800234e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002350:	2300      	movs	r3, #0
 8002352:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002354:	2300      	movs	r3, #0
 8002356:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002358:	f107 031c 	add.w	r3, r7, #28
 800235c:	4619      	mov	r1, r3
 800235e:	4831      	ldr	r0, [pc, #196]	@ (8002424 <SPI_WIFI_MspInit+0x170>)
 8002360:	f001 f9cc 	bl	80036fc <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8002364:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002368:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800236a:	2301      	movs	r3, #1
 800236c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002372:	2300      	movs	r3, #0
 8002374:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 8002376:	2300      	movs	r3, #0
 8002378:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800237a:	f107 031c 	add.w	r3, r7, #28
 800237e:	4619      	mov	r1, r3
 8002380:	4828      	ldr	r0, [pc, #160]	@ (8002424 <SPI_WIFI_MspInit+0x170>)
 8002382:	f001 f9bb 	bl	80036fc <HAL_GPIO_Init>

  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8002386:	2201      	movs	r2, #1
 8002388:	2101      	movs	r1, #1
 800238a:	4826      	ldr	r0, [pc, #152]	@ (8002424 <SPI_WIFI_MspInit+0x170>)
 800238c:	f001 fb78 	bl	8003a80 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8002390:	2301      	movs	r3, #1
 8002392:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002394:	2301      	movs	r3, #1
 8002396:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800239c:	2301      	movs	r3, #1
 800239e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 80023a0:	f107 031c 	add.w	r3, r7, #28
 80023a4:	4619      	mov	r1, r3
 80023a6:	481f      	ldr	r0, [pc, #124]	@ (8002424 <SPI_WIFI_MspInit+0x170>)
 80023a8:	f001 f9a8 	bl	80036fc <HAL_GPIO_Init>

  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 80023ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023b0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80023b2:	2302      	movs	r3, #2
 80023b4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80023ba:	2301      	movs	r3, #1
 80023bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80023be:	2306      	movs	r3, #6
 80023c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 80023c2:	f107 031c 	add.w	r3, r7, #28
 80023c6:	4619      	mov	r1, r3
 80023c8:	4817      	ldr	r0, [pc, #92]	@ (8002428 <SPI_WIFI_MspInit+0x174>)
 80023ca:	f001 f997 	bl	80036fc <HAL_GPIO_Init>

  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 80023ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023d2:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80023d4:	2302      	movs	r3, #2
 80023d6:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80023dc:	2301      	movs	r3, #1
 80023de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80023e0:	2306      	movs	r3, #6
 80023e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80023e4:	f107 031c 	add.w	r3, r7, #28
 80023e8:	4619      	mov	r1, r3
 80023ea:	480f      	ldr	r0, [pc, #60]	@ (8002428 <SPI_WIFI_MspInit+0x174>)
 80023ec:	f001 f986 	bl	80036fc <HAL_GPIO_Init>

  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 80023f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80023f4:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80023f6:	2302      	movs	r3, #2
 80023f8:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 80023fa:	2301      	movs	r3, #1
 80023fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80023fe:	2301      	movs	r3, #1
 8002400:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002402:	2306      	movs	r3, #6
 8002404:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8002406:	f107 031c 	add.w	r3, r7, #28
 800240a:	4619      	mov	r1, r3
 800240c:	4806      	ldr	r0, [pc, #24]	@ (8002428 <SPI_WIFI_MspInit+0x174>)
 800240e:	f001 f975 	bl	80036fc <HAL_GPIO_Init>
}
 8002412:	bf00      	nop
 8002414:	3730      	adds	r7, #48	@ 0x30
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40021000 	.word	0x40021000
 8002420:	48000400 	.word	0x48000400
 8002424:	48001000 	.word	0x48001000
 8002428:	48000800 	.word	0x48000800

0800242c <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	4603      	mov	r3, r0
 8002434:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8002436:	2300      	movs	r3, #0
 8002438:	73fb      	strb	r3, [r7, #15]

  if (mode == ES_WIFI_INIT)
 800243a:	88fb      	ldrh	r3, [r7, #6]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d145      	bne.n	80024cc <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8002440:	4b27      	ldr	r3, [pc, #156]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 8002442:	4a28      	ldr	r2, [pc, #160]	@ (80024e4 <SPI_WIFI_Init+0xb8>)
 8002444:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8002446:	4826      	ldr	r0, [pc, #152]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 8002448:	f7ff ff34 	bl	80022b4 <SPI_WIFI_MspInit>

    hspi.Init.Mode              = SPI_MODE_MASTER;
 800244c:	4b24      	ldr	r3, [pc, #144]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 800244e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002452:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8002454:	4b22      	ldr	r3, [pc, #136]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 8002456:	2200      	movs	r2, #0
 8002458:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 800245a:	4b21      	ldr	r3, [pc, #132]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 800245c:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8002460:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8002462:	4b1f      	ldr	r3, [pc, #124]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 8002464:	2200      	movs	r2, #0
 8002466:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8002468:	4b1d      	ldr	r3, [pc, #116]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 800246a:	2200      	movs	r2, #0
 800246c:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 800246e:	4b1c      	ldr	r3, [pc, #112]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 8002470:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002474:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8002476:	4b1a      	ldr	r3, [pc, #104]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 8002478:	2210      	movs	r2, #16
 800247a:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800247c:	4b18      	ldr	r3, [pc, #96]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 800247e:	2200      	movs	r2, #0
 8002480:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8002482:	4b17      	ldr	r3, [pc, #92]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 8002484:	2200      	movs	r2, #0
 8002486:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8002488:	4b15      	ldr	r3, [pc, #84]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 800248a:	2200      	movs	r2, #0
 800248c:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 800248e:	4b14      	ldr	r3, [pc, #80]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 8002490:	2200      	movs	r2, #0
 8002492:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8002494:	4812      	ldr	r0, [pc, #72]	@ (80024e0 <SPI_WIFI_Init+0xb4>)
 8002496:	f002 ff4b 	bl	8005330 <HAL_SPI_Init>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d002      	beq.n	80024a6 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 80024a0:	f04f 33ff 	mov.w	r3, #4294967295
 80024a4:	e018      	b.n	80024d8 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 80024a6:	2200      	movs	r2, #0
 80024a8:	2100      	movs	r1, #0
 80024aa:	2007      	movs	r0, #7
 80024ac:	f001 f8af 	bl	800360e <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 80024b0:	2007      	movs	r0, #7
 80024b2:	f001 f8c8 	bl	8003646 <HAL_NVIC_EnableIRQ>

     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 80024b6:	2200      	movs	r2, #0
 80024b8:	2100      	movs	r1, #0
 80024ba:	2033      	movs	r0, #51	@ 0x33
 80024bc:	f001 f8a7 	bl	800360e <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 80024c0:	2033      	movs	r0, #51	@ 0x33
 80024c2:	f001 f8c0 	bl	8003646 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(cmddata_rdy_rising_sem, 1);
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);
#endif /* WIFI_USE_CMSIS_OS */
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 80024c6:	200a      	movs	r0, #10
 80024c8:	f000 fa08 	bl	80028dc <SPI_WIFI_DelayUs>
  }

  rc = SPI_WIFI_ResetModule();
 80024cc:	f000 f80c 	bl	80024e8 <SPI_WIFI_ResetModule>
 80024d0:	4603      	mov	r3, r0
 80024d2:	73fb      	strb	r3, [r7, #15]

  return rc;
 80024d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	2000023c 	.word	0x2000023c
 80024e4:	40003c00 	.word	0x40003c00

080024e8 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 80024ee:	f000 ff83 	bl	80033f8 <HAL_GetTick>
 80024f2:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 80024f4:	2300      	movs	r3, #0
 80024f6:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;

  WIFI_RESET_MODULE();
 80024f8:	2200      	movs	r2, #0
 80024fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024fe:	4835      	ldr	r0, [pc, #212]	@ (80025d4 <SPI_WIFI_ResetModule+0xec>)
 8002500:	f001 fabe 	bl	8003a80 <HAL_GPIO_WritePin>
 8002504:	200a      	movs	r0, #10
 8002506:	f000 ff83 	bl	8003410 <HAL_Delay>
 800250a:	2201      	movs	r2, #1
 800250c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002510:	4830      	ldr	r0, [pc, #192]	@ (80025d4 <SPI_WIFI_ResetModule+0xec>)
 8002512:	f001 fab5 	bl	8003a80 <HAL_GPIO_WritePin>
 8002516:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800251a:	f000 ff79 	bl	8003410 <HAL_Delay>
  WIFI_ENABLE_NSS();
 800251e:	2200      	movs	r2, #0
 8002520:	2101      	movs	r1, #1
 8002522:	482c      	ldr	r0, [pc, #176]	@ (80025d4 <SPI_WIFI_ResetModule+0xec>)
 8002524:	f001 faac 	bl	8003a80 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002528:	200f      	movs	r0, #15
 800252a:	f000 f9d7 	bl	80028dc <SPI_WIFI_DelayUs>

  while (WIFI_IS_CMDDATA_READY())
 800252e:	e02b      	b.n	8002588 <SPI_WIFI_ResetModule+0xa0>
  {
    if (count > 4)
 8002530:	7bfb      	ldrb	r3, [r7, #15]
 8002532:	2b04      	cmp	r3, #4
 8002534:	d907      	bls.n	8002546 <SPI_WIFI_ResetModule+0x5e>
    {
      WIFI_DISABLE_NSS();
 8002536:	2201      	movs	r2, #1
 8002538:	2101      	movs	r1, #1
 800253a:	4826      	ldr	r0, [pc, #152]	@ (80025d4 <SPI_WIFI_ResetModule+0xec>)
 800253c:	f001 faa0 	bl	8003a80 <HAL_GPIO_WritePin>
      return -1;
 8002540:	f04f 33ff 	mov.w	r3, #4294967295
 8002544:	e042      	b.n	80025cc <SPI_WIFI_ResetModule+0xe4>
    }
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8002546:	7bfb      	ldrb	r3, [r7, #15]
 8002548:	463a      	mov	r2, r7
 800254a:	18d1      	adds	r1, r2, r3
 800254c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002550:	2201      	movs	r2, #1
 8002552:	4821      	ldr	r0, [pc, #132]	@ (80025d8 <SPI_WIFI_ResetModule+0xf0>)
 8002554:	f002 fff4 	bl	8005540 <HAL_SPI_Receive>
 8002558:	4603      	mov	r3, r0
 800255a:	71fb      	strb	r3, [r7, #7]
    count += 2;
 800255c:	7bfb      	ldrb	r3, [r7, #15]
 800255e:	3302      	adds	r3, #2
 8002560:	73fb      	strb	r3, [r7, #15]
    if (((HAL_GetTick() - tickstart) > 0xFFFF) || (Status != HAL_OK))
 8002562:	f000 ff49 	bl	80033f8 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002570:	d202      	bcs.n	8002578 <SPI_WIFI_ResetModule+0x90>
 8002572:	79fb      	ldrb	r3, [r7, #7]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d007      	beq.n	8002588 <SPI_WIFI_ResetModule+0xa0>
    {
      WIFI_DISABLE_NSS();
 8002578:	2201      	movs	r2, #1
 800257a:	2101      	movs	r1, #1
 800257c:	4815      	ldr	r0, [pc, #84]	@ (80025d4 <SPI_WIFI_ResetModule+0xec>)
 800257e:	f001 fa7f 	bl	8003a80 <HAL_GPIO_WritePin>
      return -1;
 8002582:	f04f 33ff 	mov.w	r3, #4294967295
 8002586:	e021      	b.n	80025cc <SPI_WIFI_ResetModule+0xe4>
  while (WIFI_IS_CMDDATA_READY())
 8002588:	2102      	movs	r1, #2
 800258a:	4812      	ldr	r0, [pc, #72]	@ (80025d4 <SPI_WIFI_ResetModule+0xec>)
 800258c:	f001 fa60 	bl	8003a50 <HAL_GPIO_ReadPin>
 8002590:	4603      	mov	r3, r0
 8002592:	2b01      	cmp	r3, #1
 8002594:	d0cc      	beq.n	8002530 <SPI_WIFI_ResetModule+0x48>
    }
  }

  WIFI_DISABLE_NSS();
 8002596:	2201      	movs	r2, #1
 8002598:	2101      	movs	r1, #1
 800259a:	480e      	ldr	r0, [pc, #56]	@ (80025d4 <SPI_WIFI_ResetModule+0xec>)
 800259c:	f001 fa70 	bl	8003a80 <HAL_GPIO_WritePin>

  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 80025a0:	783b      	ldrb	r3, [r7, #0]
 80025a2:	2b15      	cmp	r3, #21
 80025a4:	d10e      	bne.n	80025c4 <SPI_WIFI_ResetModule+0xdc>
 80025a6:	787b      	ldrb	r3, [r7, #1]
 80025a8:	2b15      	cmp	r3, #21
 80025aa:	d10b      	bne.n	80025c4 <SPI_WIFI_ResetModule+0xdc>
 80025ac:	78bb      	ldrb	r3, [r7, #2]
 80025ae:	2b0d      	cmp	r3, #13
 80025b0:	d108      	bne.n	80025c4 <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 80025b2:	78fb      	ldrb	r3, [r7, #3]
  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 80025b4:	2b0a      	cmp	r3, #10
 80025b6:	d105      	bne.n	80025c4 <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 80025b8:	793b      	ldrb	r3, [r7, #4]
 80025ba:	2b3e      	cmp	r3, #62	@ 0x3e
 80025bc:	d102      	bne.n	80025c4 <SPI_WIFI_ResetModule+0xdc>
 80025be:	797b      	ldrb	r3, [r7, #5]
 80025c0:	2b20      	cmp	r3, #32
 80025c2:	d002      	beq.n	80025ca <SPI_WIFI_ResetModule+0xe2>
  {
    return -1;
 80025c4:	f04f 33ff 	mov.w	r3, #4294967295
 80025c8:	e000      	b.n	80025cc <SPI_WIFI_ResetModule+0xe4>
  }
  return 0;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3710      	adds	r7, #16
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	48001000 	.word	0x48001000
 80025d8:	2000023c 	.word	0x2000023c

080025dc <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval 0
  */
int8_t SPI_WIFI_DeInit(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 80025e0:	4802      	ldr	r0, [pc, #8]	@ (80025ec <SPI_WIFI_DeInit+0x10>)
 80025e2:	f002 ff71 	bl	80054c8 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif /* WIFI_USE_CMSIS_OS */
  return 0;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	2000023c 	.word	0x2000023c

080025f0 <wait_cmddata_rdy_high>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */
static int wait_cmddata_rdy_high(int timeout)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 80025f8:	f000 fefe 	bl	80033f8 <HAL_GetTick>
 80025fc:	4603      	mov	r3, r0
 80025fe:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY() == 0)
 8002600:	e00a      	b.n	8002618 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002602:	f000 fef9 	bl	80033f8 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	1ad2      	subs	r2, r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	429a      	cmp	r2, r3
 8002610:	d902      	bls.n	8002618 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8002612:	f04f 33ff 	mov.w	r3, #4294967295
 8002616:	e007      	b.n	8002628 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY() == 0)
 8002618:	2102      	movs	r1, #2
 800261a:	4805      	ldr	r0, [pc, #20]	@ (8002630 <wait_cmddata_rdy_high+0x40>)
 800261c:	f001 fa18 	bl	8003a50 <HAL_GPIO_ReadPin>
 8002620:	4603      	mov	r3, r0
 8002622:	2b01      	cmp	r3, #1
 8002624:	d1ed      	bne.n	8002602 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	48001000 	.word	0x48001000

08002634 <wait_cmddata_rdy_rising_event>:


static int wait_cmddata_rdy_rising_event(int timeout)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800263c:	f000 fedc 	bl	80033f8 <HAL_GetTick>
 8002640:	4603      	mov	r3, r0
 8002642:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event == 1)
 8002644:	e00a      	b.n	800265c <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002646:	f000 fed7 	bl	80033f8 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	1ad2      	subs	r2, r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	429a      	cmp	r2, r3
 8002654:	d902      	bls.n	800265c <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8002656:	f04f 33ff 	mov.w	r3, #4294967295
 800265a:	e004      	b.n	8002666 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event == 1)
 800265c:	4b04      	ldr	r3, [pc, #16]	@ (8002670 <wait_cmddata_rdy_rising_event+0x3c>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d0f0      	beq.n	8002646 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8002664:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8002666:	4618      	mov	r0, r3
 8002668:	3710      	adds	r7, #16
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	200002a8 	.word	0x200002a8

08002674 <wait_spi_rx_event>:


static int wait_spi_rx_event(int timeout)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b084      	sub	sp, #16
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800267c:	f000 febc 	bl	80033f8 <HAL_GetTick>
 8002680:	4603      	mov	r3, r0
 8002682:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event == 1)
 8002684:	e00a      	b.n	800269c <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002686:	f000 feb7 	bl	80033f8 <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	1ad2      	subs	r2, r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	429a      	cmp	r2, r3
 8002694:	d902      	bls.n	800269c <wait_spi_rx_event+0x28>
    {
      return -1;
 8002696:	f04f 33ff 	mov.w	r3, #4294967295
 800269a:	e004      	b.n	80026a6 <wait_spi_rx_event+0x32>
  while (spi_rx_event == 1)
 800269c:	4b04      	ldr	r3, [pc, #16]	@ (80026b0 <wait_spi_rx_event+0x3c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d0f0      	beq.n	8002686 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 80026a4:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	200002a0 	.word	0x200002a0

080026b4 <wait_spi_tx_event>:


static int wait_spi_tx_event(int timeout)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80026bc:	f000 fe9c 	bl	80033f8 <HAL_GetTick>
 80026c0:	4603      	mov	r3, r0
 80026c2:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event == 1)
 80026c4:	e00a      	b.n	80026dc <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80026c6:	f000 fe97 	bl	80033f8 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	1ad2      	subs	r2, r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d902      	bls.n	80026dc <wait_spi_tx_event+0x28>
    {
      return -1;
 80026d6:	f04f 33ff 	mov.w	r3, #4294967295
 80026da:	e004      	b.n	80026e6 <wait_spi_tx_event+0x32>
  while (spi_tx_event == 1)
 80026dc:	4b04      	ldr	r3, [pc, #16]	@ (80026f0 <wait_spi_tx_event+0x3c>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d0f0      	beq.n	80026c6 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 80026e4:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	200002a4 	.word	0x200002a4

080026f4 <SPI_WIFI_ReceiveData>:


int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	460b      	mov	r3, r1
 80026fe:	607a      	str	r2, [r7, #4]
 8002700:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8002702:	2300      	movs	r3, #0
 8002704:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];

  WIFI_DISABLE_NSS();
 8002706:	2201      	movs	r2, #1
 8002708:	2101      	movs	r1, #1
 800270a:	4834      	ldr	r0, [pc, #208]	@ (80027dc <SPI_WIFI_ReceiveData+0xe8>)
 800270c:	f001 f9b8 	bl	8003a80 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8002710:	2003      	movs	r0, #3
 8002712:	f000 f8e3 	bl	80028dc <SPI_WIFI_DelayUs>

  if (wait_cmddata_rdy_rising_event(timeout) < 0)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff ff8b 	bl	8002634 <wait_cmddata_rdy_rising_event>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	da02      	bge.n	800272a <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8002724:	f06f 0302 	mvn.w	r3, #2
 8002728:	e054      	b.n	80027d4 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800272a:	2200      	movs	r2, #0
 800272c:	2101      	movs	r1, #1
 800272e:	482b      	ldr	r0, [pc, #172]	@ (80027dc <SPI_WIFI_ReceiveData+0xe8>)
 8002730:	f001 f9a6 	bl	8003a80 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002734:	200f      	movs	r0, #15
 8002736:	f000 f8d1 	bl	80028dc <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 800273a:	e03d      	b.n	80027b8 <SPI_WIFI_ReceiveData+0xc4>
  {
    if ((length < len) || (!len))
 800273c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002740:	897b      	ldrh	r3, [r7, #10]
 8002742:	429a      	cmp	r2, r3
 8002744:	db02      	blt.n	800274c <SPI_WIFI_ReceiveData+0x58>
 8002746:	897b      	ldrh	r3, [r7, #10]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d13c      	bne.n	80027c6 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event = 1;
 800274c:	4b24      	ldr	r3, [pc, #144]	@ (80027e0 <SPI_WIFI_ReceiveData+0xec>)
 800274e:	2201      	movs	r2, #1
 8002750:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8002752:	f107 0314 	add.w	r3, r7, #20
 8002756:	2201      	movs	r2, #1
 8002758:	4619      	mov	r1, r3
 800275a:	4822      	ldr	r0, [pc, #136]	@ (80027e4 <SPI_WIFI_ReceiveData+0xf0>)
 800275c:	f003 fcd0 	bl	8006100 <HAL_SPI_Receive_IT>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d007      	beq.n	8002776 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8002766:	2201      	movs	r2, #1
 8002768:	2101      	movs	r1, #1
 800276a:	481c      	ldr	r0, [pc, #112]	@ (80027dc <SPI_WIFI_ReceiveData+0xe8>)
 800276c:	f001 f988 	bl	8003a80 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8002770:	f04f 33ff 	mov.w	r3, #4294967295
 8002774:	e02e      	b.n	80027d4 <SPI_WIFI_ReceiveData+0xe0>
      }

      wait_spi_rx_event(timeout);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff ff7b 	bl	8002674 <wait_spi_rx_event>

      pData[0] = tmp[0];
 800277e:	7d3a      	ldrb	r2, [r7, #20]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	3301      	adds	r3, #1
 8002788:	7d7a      	ldrb	r2, [r7, #21]
 800278a:	701a      	strb	r2, [r3, #0]
      length += 2;
 800278c:	8afb      	ldrh	r3, [r7, #22]
 800278e:	3302      	adds	r3, #2
 8002790:	b29b      	uxth	r3, r3
 8002792:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	3302      	adds	r3, #2
 8002798:	60fb      	str	r3, [r7, #12]

      if (length >= ES_WIFI_DATA_SIZE) {
 800279a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800279e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80027a2:	db09      	blt.n	80027b8 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 80027a4:	2201      	movs	r2, #1
 80027a6:	2101      	movs	r1, #1
 80027a8:	480c      	ldr	r0, [pc, #48]	@ (80027dc <SPI_WIFI_ReceiveData+0xe8>)
 80027aa:	f001 f969 	bl	8003a80 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 80027ae:	f7ff fe9b 	bl	80024e8 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 80027b2:	f06f 0303 	mvn.w	r3, #3
 80027b6:	e00d      	b.n	80027d4 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 80027b8:	2102      	movs	r1, #2
 80027ba:	4808      	ldr	r0, [pc, #32]	@ (80027dc <SPI_WIFI_ReceiveData+0xe8>)
 80027bc:	f001 f948 	bl	8003a50 <HAL_GPIO_ReadPin>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d0ba      	beq.n	800273c <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 80027c6:	2201      	movs	r2, #1
 80027c8:	2101      	movs	r1, #1
 80027ca:	4804      	ldr	r0, [pc, #16]	@ (80027dc <SPI_WIFI_ReceiveData+0xe8>)
 80027cc:	f001 f958 	bl	8003a80 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 80027d0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3718      	adds	r7, #24
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	48001000 	.word	0x48001000
 80027e0:	200002a0 	.word	0x200002a0
 80027e4:	2000023c 	.word	0x2000023c

080027e8 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData(const uint8_t *pdata, uint16_t len, uint32_t timeout)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	460b      	mov	r3, r1
 80027f2:	607a      	str	r2, [r7, #4]
 80027f4:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];

  if (wait_cmddata_rdy_high(timeout) < 0)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff fef9 	bl	80025f0 <wait_cmddata_rdy_high>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	da02      	bge.n	800280a <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8002804:	f04f 33ff 	mov.w	r3, #4294967295
 8002808:	e04f      	b.n	80028aa <SPI_WIFI_SendData+0xc2>
  }

  /* arm to detect rising event */
  cmddata_rdy_rising_event = 1;
 800280a:	4b2a      	ldr	r3, [pc, #168]	@ (80028b4 <SPI_WIFI_SendData+0xcc>)
 800280c:	2201      	movs	r2, #1
 800280e:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8002810:	2200      	movs	r2, #0
 8002812:	2101      	movs	r1, #1
 8002814:	4828      	ldr	r0, [pc, #160]	@ (80028b8 <SPI_WIFI_SendData+0xd0>)
 8002816:	f001 f933 	bl	8003a80 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800281a:	200f      	movs	r0, #15
 800281c:	f000 f85e 	bl	80028dc <SPI_WIFI_DelayUs>
  if (len > 1)
 8002820:	897b      	ldrh	r3, [r7, #10]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d919      	bls.n	800285a <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event = 1;
 8002826:	4b25      	ldr	r3, [pc, #148]	@ (80028bc <SPI_WIFI_SendData+0xd4>)
 8002828:	2201      	movs	r2, #1
 800282a:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len / 2) != HAL_OK)
 800282c:	897b      	ldrh	r3, [r7, #10]
 800282e:	085b      	lsrs	r3, r3, #1
 8002830:	b29b      	uxth	r3, r3
 8002832:	461a      	mov	r2, r3
 8002834:	68f9      	ldr	r1, [r7, #12]
 8002836:	4822      	ldr	r0, [pc, #136]	@ (80028c0 <SPI_WIFI_SendData+0xd8>)
 8002838:	f003 fbc6 	bl	8005fc8 <HAL_SPI_Transmit_IT>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d007      	beq.n	8002852 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 8002842:	2201      	movs	r2, #1
 8002844:	2101      	movs	r1, #1
 8002846:	481c      	ldr	r0, [pc, #112]	@ (80028b8 <SPI_WIFI_SendData+0xd0>)
 8002848:	f001 f91a 	bl	8003a80 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 800284c:	f04f 33ff 	mov.w	r3, #4294967295
 8002850:	e02b      	b.n	80028aa <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff ff2d 	bl	80026b4 <wait_spi_tx_event>
  }

  if (len & 1)
 800285a:	897b      	ldrh	r3, [r7, #10]
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	2b00      	cmp	r3, #0
 8002862:	d020      	beq.n	80028a6 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len - 1];
 8002864:	897b      	ldrh	r3, [r7, #10]
 8002866:	3b01      	subs	r3, #1
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	4413      	add	r3, r2
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8002870:	230a      	movs	r3, #10
 8002872:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8002874:	4b11      	ldr	r3, [pc, #68]	@ (80028bc <SPI_WIFI_SendData+0xd4>)
 8002876:	2201      	movs	r2, #1
 8002878:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 800287a:	f107 0314 	add.w	r3, r7, #20
 800287e:	2201      	movs	r2, #1
 8002880:	4619      	mov	r1, r3
 8002882:	480f      	ldr	r0, [pc, #60]	@ (80028c0 <SPI_WIFI_SendData+0xd8>)
 8002884:	f003 fba0 	bl	8005fc8 <HAL_SPI_Transmit_IT>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d007      	beq.n	800289e <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 800288e:	2201      	movs	r2, #1
 8002890:	2101      	movs	r1, #1
 8002892:	4809      	ldr	r0, [pc, #36]	@ (80028b8 <SPI_WIFI_SendData+0xd0>)
 8002894:	f001 f8f4 	bl	8003a80 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8002898:	f04f 33ff 	mov.w	r3, #4294967295
 800289c:	e005      	b.n	80028aa <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff ff07 	bl	80026b4 <wait_spi_tx_event>
  }
  return len;
 80028a6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3718      	adds	r7, #24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	200002a8 	.word	0x200002a8
 80028b8:	48001000 	.word	0x48001000
 80028bc:	200002a4 	.word	0x200002a4
 80028c0:	2000023c 	.word	0x2000023c

080028c4 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f000 fd9f 	bl	8003410 <HAL_Delay>
}
 80028d2:	bf00      	nop
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b086      	sub	sp, #24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0)
 80028ec:	4b20      	ldr	r3, [pc, #128]	@ (8002970 <SPI_WIFI_DelayUs+0x94>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d122      	bne.n	800293a <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock / 1000UL);
 80028f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002974 <SPI_WIFI_DelayUs+0x98>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002978 <SPI_WIFI_DelayUs+0x9c>)
 80028fa:	fba2 2303 	umull	r2, r3, r2, r3
 80028fe:	099b      	lsrs	r3, r3, #6
 8002900:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8002902:	2300      	movs	r3, #0
 8002904:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 800290a:	f000 fd75 	bl	80033f8 <HAL_GetTick>
 800290e:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8002910:	e002      	b.n	8002918 <SPI_WIFI_DelayUs+0x3c>
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	3b01      	subs	r3, #1
 8002916:	60bb      	str	r3, [r7, #8]
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d1f9      	bne.n	8002912 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick() - t;
 800291e:	f000 fd6b 	bl	80033f8 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	4a11      	ldr	r2, [pc, #68]	@ (8002970 <SPI_WIFI_DelayUs+0x94>)
 800292a:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 800292c:	4b10      	ldr	r3, [pc, #64]	@ (8002970 <SPI_WIFI_DelayUs+0x94>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d102      	bne.n	800293a <SPI_WIFI_DelayUs+0x5e>
 8002934:	4b0e      	ldr	r3, [pc, #56]	@ (8002970 <SPI_WIFI_DelayUs+0x94>)
 8002936:	2201      	movs	r2, #1
 8002938:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 800293a:	4b0e      	ldr	r3, [pc, #56]	@ (8002974 <SPI_WIFI_DelayUs+0x98>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a0f      	ldr	r2, [pc, #60]	@ (800297c <SPI_WIFI_DelayUs+0xa0>)
 8002940:	fba2 2303 	umull	r2, r3, r2, r3
 8002944:	0c9a      	lsrs	r2, r3, #18
 8002946:	4b0a      	ldr	r3, [pc, #40]	@ (8002970 <SPI_WIFI_DelayUs+0x94>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	fbb2 f3f3 	udiv	r3, r2, r3
 800294e:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	fb02 f303 	mul.w	r3, r2, r3
 8002958:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 800295a:	e002      	b.n	8002962 <SPI_WIFI_DelayUs+0x86>
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	3b01      	subs	r3, #1
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1f9      	bne.n	800295c <SPI_WIFI_DelayUs+0x80>
  return;
 8002968:	bf00      	nop
}
 800296a:	3718      	adds	r7, #24
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	200002ac 	.word	0x200002ac
 8002974:	20000048 	.word	0x20000048
 8002978:	10624dd3 	.word	0x10624dd3
 800297c:	431bde83 	.word	0x431bde83

08002980 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for the SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8002988:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <HAL_SPI_RxCpltCallback+0x24>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d002      	beq.n	8002996 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8002990:	4b04      	ldr	r3, [pc, #16]	@ (80029a4 <HAL_SPI_RxCpltCallback+0x24>)
 8002992:	2200      	movs	r2, #0
 8002994:	601a      	str	r2, [r3, #0]
  }
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	200002a0 	.word	0x200002a0

080029a8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 80029b0:	4b06      	ldr	r3, [pc, #24]	@ (80029cc <HAL_SPI_TxCpltCallback+0x24>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d002      	beq.n	80029be <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 80029b8:	4b04      	ldr	r3, [pc, #16]	@ (80029cc <HAL_SPI_TxCpltCallback+0x24>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	601a      	str	r2, [r3, #0]
  }
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	200002a4 	.word	0x200002a4

080029d0 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for CMDDATARDY input signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event == 1)
 80029d4:	4b05      	ldr	r3, [pc, #20]	@ (80029ec <SPI_WIFI_ISR+0x1c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d102      	bne.n	80029e2 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 80029dc:	4b03      	ldr	r3, [pc, #12]	@ (80029ec <SPI_WIFI_ISR+0x1c>)
 80029de:	2200      	movs	r2, #0
 80029e0:	601a      	str	r2, [r3, #0]
   }
}
 80029e2:	bf00      	nop
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr
 80029ec:	200002a8 	.word	0x200002a8

080029f0 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	71fb      	strb	r3, [r7, #7]

  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 80029fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002a30 <WIFI_Init+0x40>)
 80029fc:	9301      	str	r3, [sp, #4]
 80029fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002a34 <WIFI_Init+0x44>)
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	4b0d      	ldr	r3, [pc, #52]	@ (8002a38 <WIFI_Init+0x48>)
 8002a04:	4a0d      	ldr	r2, [pc, #52]	@ (8002a3c <WIFI_Init+0x4c>)
 8002a06:	490e      	ldr	r1, [pc, #56]	@ (8002a40 <WIFI_Init+0x50>)
 8002a08:	480e      	ldr	r0, [pc, #56]	@ (8002a44 <WIFI_Init+0x54>)
 8002a0a:	f7ff f971 	bl	8001cf0 <ES_WIFI_RegisterBusIO>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d107      	bne.n	8002a24 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8002a14:	480b      	ldr	r0, [pc, #44]	@ (8002a44 <WIFI_Init+0x54>)
 8002a16:	f7ff f937 	bl	8001c88 <ES_WIFI_Init>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8002a20:	2300      	movs	r3, #0
 8002a22:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8002a24:	79fb      	ldrb	r3, [r7, #7]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	080026f5 	.word	0x080026f5
 8002a34:	080027e9 	.word	0x080027e9
 8002a38:	080028c5 	.word	0x080028c5
 8002a3c:	080025dd 	.word	0x080025dd
 8002a40:	0800242d 	.word	0x0800242d
 8002a44:	200002b0 	.word	0x200002b0

08002a48 <WIFI_Connect>:
  * @param  Password : Password string
  * @param  ecn : Encryption type
  * @retval Operation status
  */
WIFI_Status_t WIFI_Connect(const char* SSID, const char* Password, WIFI_Ecn_t ecn)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	4613      	mov	r3, r2
 8002a54:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
 8002a5c:	68ba      	ldr	r2, [r7, #8]
 8002a5e:	68f9      	ldr	r1, [r7, #12]
 8002a60:	4809      	ldr	r0, [pc, #36]	@ (8002a88 <WIFI_Connect+0x40>)
 8002a62:	f7ff f979 	bl	8001d58 <ES_WIFI_Connect>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d107      	bne.n	8002a7c <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8002a6c:	4806      	ldr	r0, [pc, #24]	@ (8002a88 <WIFI_Connect+0x40>)
 8002a6e:	f7ff fa1b 	bl	8001ea8 <ES_WIFI_GetNetworkSettings>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8002a7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3718      	adds	r7, #24
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	200002b0 	.word	0x200002b0

08002a8c <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t *mac, uint8_t MacLength)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	73fb      	strb	r3, [r7, #15]

  if ((mac != NULL) && (0 < MacLength))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00d      	beq.n	8002abe <WIFI_GetMAC_Address+0x32>
 8002aa2:	78fb      	ldrb	r3, [r7, #3]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d00a      	beq.n	8002abe <WIFI_GetMAC_Address+0x32>
  {
    if(ES_WIFI_GetMACAddress(&EsWifiObj, mac, MacLength) == ES_WIFI_STATUS_OK)
 8002aa8:	78fb      	ldrb	r3, [r7, #3]
 8002aaa:	461a      	mov	r2, r3
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	4806      	ldr	r0, [pc, #24]	@ (8002ac8 <WIFI_GetMAC_Address+0x3c>)
 8002ab0:	f7ff fa24 	bl	8001efc <ES_WIFI_GetMACAddress>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <WIFI_GetMAC_Address+0x32>
    {
      ret = WIFI_STATUS_OK;
 8002aba:	2300      	movs	r3, #0
 8002abc:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	200002b0 	.word	0x200002b0

08002acc <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address(uint8_t *ipaddr, uint8_t IpAddrLength)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	73fb      	strb	r3, [r7, #15]

  if ((ipaddr != NULL) && (4 <= IpAddrLength))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d010      	beq.n	8002b04 <WIFI_GetIP_Address+0x38>
 8002ae2:	78fb      	ldrb	r3, [r7, #3]
 8002ae4:	2b03      	cmp	r3, #3
 8002ae6:	d90d      	bls.n	8002b04 <WIFI_GetIP_Address+0x38>
  {
    if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8002ae8:	4809      	ldr	r0, [pc, #36]	@ (8002b10 <WIFI_GetIP_Address+0x44>)
 8002aea:	f7ff f9ad 	bl	8001e48 <ES_WIFI_IsConnected>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d107      	bne.n	8002b04 <WIFI_GetIP_Address+0x38>
    {
      memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8002af4:	4b06      	ldr	r3, [pc, #24]	@ (8002b10 <WIFI_GetIP_Address+0x44>)
 8002af6:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 8002afa:	461a      	mov	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	601a      	str	r2, [r3, #0]
      ret = WIFI_STATUS_OK;
 8002b00:	2300      	movs	r3, #0
 8002b02:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8002b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3710      	adds	r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	200002b0 	.word	0x200002b0

08002b14 <WIFI_OpenClientConnection>:
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name,
                                        const uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08a      	sub	sp, #40	@ 0x28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	607a      	str	r2, [r7, #4]
 8002b1e:	603b      	str	r3, [r7, #0]
 8002b20:	460b      	mov	r3, r1
 8002b22:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;

  conn.Number = (uint8_t)socket;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 8002b30:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002b32:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 8002b34:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002b36:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8002b38:	7afb      	ldrb	r3, [r7, #11]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	bf14      	ite	ne
 8002b3e:	2301      	movne	r3, #1
 8002b40:	2300      	moveq	r3, #0
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	3301      	adds	r3, #1
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	3302      	adds	r3, #2
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	3303      	adds	r3, #3
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	767b      	strb	r3, [r7, #25]

  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8002b64:	f107 0310 	add.w	r3, r7, #16
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4807      	ldr	r0, [pc, #28]	@ (8002b88 <WIFI_OpenClientConnection+0x74>)
 8002b6c:	f7ff f9fc 	bl	8001f68 <ES_WIFI_StartClientConnection>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d102      	bne.n	8002b7c <WIFI_OpenClientConnection+0x68>
  {
    ret = WIFI_STATUS_OK;
 8002b76:	2300      	movs	r3, #0
 8002b78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8002b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3728      	adds	r7, #40	@ 0x28
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	200002b0 	.word	0x200002b0

08002b8c <WIFI_SendData>:
  * @param  Timeout : Socket write timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint32_t socket, const uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen,
                            uint32_t Timeout)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b088      	sub	sp, #32
 8002b90:	af02      	add	r7, sp, #8
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	603b      	str	r3, [r7, #0]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	75fb      	strb	r3, [r7, #23]

    if (ES_WIFI_SendData(&EsWifiObj, (uint8_t)socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	b2d9      	uxtb	r1, r3
 8002ba4:	88fa      	ldrh	r2, [r7, #6]
 8002ba6:	6a3b      	ldr	r3, [r7, #32]
 8002ba8:	9301      	str	r3, [sp, #4]
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	68ba      	ldr	r2, [r7, #8]
 8002bb2:	4806      	ldr	r0, [pc, #24]	@ (8002bcc <WIFI_SendData+0x40>)
 8002bb4:	f7ff fac2 	bl	800213c <ES_WIFI_SendData>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 8002bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	200002b0 	.word	0x200002b0

08002bd0 <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b088      	sub	sp, #32
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 8002bda:	79fb      	ldrb	r3, [r7, #7]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d10b      	bne.n	8002bf8 <BSP_LED_Init+0x28>
 8002be0:	4b11      	ldr	r3, [pc, #68]	@ (8002c28 <BSP_LED_Init+0x58>)
 8002be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002be4:	4a10      	ldr	r2, [pc, #64]	@ (8002c28 <BSP_LED_Init+0x58>)
 8002be6:	f043 0302 	orr.w	r3, r3, #2
 8002bea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bec:	4b0e      	ldr	r3, [pc, #56]	@ (8002c28 <BSP_LED_Init+0x58>)
 8002bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bf0:	f003 0302 	and.w	r3, r3, #2
 8002bf4:	60bb      	str	r3, [r7, #8]
 8002bf6:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 8002bf8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002bfc:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002c02:	2300      	movs	r3, #0
 8002c04:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c06:	2302      	movs	r3, #2
 8002c08:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	4a07      	ldr	r2, [pc, #28]	@ (8002c2c <BSP_LED_Init+0x5c>)
 8002c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c12:	f107 020c 	add.w	r2, r7, #12
 8002c16:	4611      	mov	r1, r2
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f000 fd6f 	bl	80036fc <HAL_GPIO_Init>
}
 8002c1e:	bf00      	nop
 8002c20:	3720      	adds	r7, #32
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	20000004 	.word	0x20000004

08002c30 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8002c3a:	79fb      	ldrb	r3, [r7, #7]
 8002c3c:	4a06      	ldr	r2, [pc, #24]	@ (8002c58 <BSP_LED_On+0x28>)
 8002c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c46:	b291      	uxth	r1, r2
 8002c48:	2201      	movs	r2, #1
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f000 ff18 	bl	8003a80 <HAL_GPIO_WritePin>
}
 8002c50:	bf00      	nop
 8002c52:	3708      	adds	r7, #8
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	20000004 	.word	0x20000004

08002c5c <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b08a      	sub	sp, #40	@ 0x28
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	4603      	mov	r3, r0
 8002c64:	6039      	str	r1, [r7, #0]
 8002c66:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10b      	bne.n	8002c86 <BSP_COM_Init+0x2a>
 8002c6e:	4b2d      	ldr	r3, [pc, #180]	@ (8002d24 <BSP_COM_Init+0xc8>)
 8002c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c72:	4a2c      	ldr	r2, [pc, #176]	@ (8002d24 <BSP_COM_Init+0xc8>)
 8002c74:	f043 0302 	orr.w	r3, r3, #2
 8002c78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c7a:	4b2a      	ldr	r3, [pc, #168]	@ (8002d24 <BSP_COM_Init+0xc8>)
 8002c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	613b      	str	r3, [r7, #16]
 8002c84:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10b      	bne.n	8002ca4 <BSP_COM_Init+0x48>
 8002c8c:	4b25      	ldr	r3, [pc, #148]	@ (8002d24 <BSP_COM_Init+0xc8>)
 8002c8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c90:	4a24      	ldr	r2, [pc, #144]	@ (8002d24 <BSP_COM_Init+0xc8>)
 8002c92:	f043 0302 	orr.w	r3, r3, #2
 8002c96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c98:	4b22      	ldr	r3, [pc, #136]	@ (8002d24 <BSP_COM_Init+0xc8>)
 8002c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 8002ca4:	79fb      	ldrb	r3, [r7, #7]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10b      	bne.n	8002cc2 <BSP_COM_Init+0x66>
 8002caa:	4b1e      	ldr	r3, [pc, #120]	@ (8002d24 <BSP_COM_Init+0xc8>)
 8002cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cae:	4a1d      	ldr	r2, [pc, #116]	@ (8002d24 <BSP_COM_Init+0xc8>)
 8002cb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d24 <BSP_COM_Init+0xc8>)
 8002cb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cbe:	60bb      	str	r3, [r7, #8]
 8002cc0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 8002cc2:	2340      	movs	r3, #64	@ 0x40
 8002cc4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cca:	2302      	movs	r3, #2
 8002ccc:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 8002cd2:	2307      	movs	r3, #7
 8002cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 8002cd6:	79fb      	ldrb	r3, [r7, #7]
 8002cd8:	4a13      	ldr	r2, [pc, #76]	@ (8002d28 <BSP_COM_Init+0xcc>)
 8002cda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cde:	f107 0214 	add.w	r2, r7, #20
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f000 fd09 	bl	80036fc <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 8002cea:	2380      	movs	r3, #128	@ 0x80
 8002cec:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002cee:	2302      	movs	r3, #2
 8002cf0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 8002cf2:	2307      	movs	r3, #7
 8002cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 8002cf6:	79fb      	ldrb	r3, [r7, #7]
 8002cf8:	4a0c      	ldr	r2, [pc, #48]	@ (8002d2c <BSP_COM_Init+0xd0>)
 8002cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cfe:	f107 0214 	add.w	r2, r7, #20
 8002d02:	4611      	mov	r1, r2
 8002d04:	4618      	mov	r0, r3
 8002d06:	f000 fcf9 	bl	80036fc <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	4a08      	ldr	r2, [pc, #32]	@ (8002d30 <BSP_COM_Init+0xd4>)
 8002d0e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 8002d16:	6838      	ldr	r0, [r7, #0]
 8002d18:	f004 fa0d 	bl	8007136 <HAL_UART_Init>
}
 8002d1c:	bf00      	nop
 8002d1e:	3728      	adds	r7, #40	@ 0x28
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40021000 	.word	0x40021000
 8002d28:	2000000c 	.word	0x2000000c
 8002d2c:	20000010 	.word	0x20000010
 8002d30:	20000008 	.word	0x20000008

08002d34 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b08a      	sub	sp, #40	@ 0x28
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002d3c:	4b27      	ldr	r3, [pc, #156]	@ (8002ddc <I2Cx_MspInit+0xa8>)
 8002d3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d40:	4a26      	ldr	r2, [pc, #152]	@ (8002ddc <I2Cx_MspInit+0xa8>)
 8002d42:	f043 0302 	orr.w	r3, r3, #2
 8002d46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d48:	4b24      	ldr	r3, [pc, #144]	@ (8002ddc <I2Cx_MspInit+0xa8>)
 8002d4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	613b      	str	r3, [r7, #16]
 8002d52:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8002d54:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002d58:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002d5a:	2312      	movs	r3, #18
 8002d5c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d62:	2303      	movs	r3, #3
 8002d64:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002d66:	2304      	movs	r3, #4
 8002d68:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002d6a:	f107 0314 	add.w	r3, r7, #20
 8002d6e:	4619      	mov	r1, r3
 8002d70:	481b      	ldr	r0, [pc, #108]	@ (8002de0 <I2Cx_MspInit+0xac>)
 8002d72:	f000 fcc3 	bl	80036fc <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002d76:	f107 0314 	add.w	r3, r7, #20
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4818      	ldr	r0, [pc, #96]	@ (8002de0 <I2Cx_MspInit+0xac>)
 8002d7e:	f000 fcbd 	bl	80036fc <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8002d82:	4b16      	ldr	r3, [pc, #88]	@ (8002ddc <I2Cx_MspInit+0xa8>)
 8002d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d86:	4a15      	ldr	r2, [pc, #84]	@ (8002ddc <I2Cx_MspInit+0xa8>)
 8002d88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d8e:	4b13      	ldr	r3, [pc, #76]	@ (8002ddc <I2Cx_MspInit+0xa8>)
 8002d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8002d9a:	4b10      	ldr	r3, [pc, #64]	@ (8002ddc <I2Cx_MspInit+0xa8>)
 8002d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d9e:	4a0f      	ldr	r2, [pc, #60]	@ (8002ddc <I2Cx_MspInit+0xa8>)
 8002da0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002da4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002da6:	4b0d      	ldr	r3, [pc, #52]	@ (8002ddc <I2Cx_MspInit+0xa8>)
 8002da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002daa:	4a0c      	ldr	r2, [pc, #48]	@ (8002ddc <I2Cx_MspInit+0xa8>)
 8002dac:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002db0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002db2:	2200      	movs	r2, #0
 8002db4:	210f      	movs	r1, #15
 8002db6:	2021      	movs	r0, #33	@ 0x21
 8002db8:	f000 fc29 	bl	800360e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002dbc:	2021      	movs	r0, #33	@ 0x21
 8002dbe:	f000 fc42 	bl	8003646 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	210f      	movs	r1, #15
 8002dc6:	2022      	movs	r0, #34	@ 0x22
 8002dc8:	f000 fc21 	bl	800360e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8002dcc:	2022      	movs	r0, #34	@ 0x22
 8002dce:	f000 fc3a 	bl	8003646 <HAL_NVIC_EnableIRQ>
}
 8002dd2:	bf00      	nop
 8002dd4:	3728      	adds	r7, #40	@ 0x28
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	48000400 	.word	0x48000400

08002de4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	4a12      	ldr	r2, [pc, #72]	@ (8002e38 <I2Cx_Init+0x54>)
 8002df0:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a11      	ldr	r2, [pc, #68]	@ (8002e3c <I2Cx_Init+0x58>)
 8002df6:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f7ff ff89 	bl	8002d34 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f000 fe5c 	bl	8003ae0 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8002e28:	2100      	movs	r1, #0
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f001 fc26 	bl	800467c <HAL_I2CEx_ConfigAnalogFilter>
}
 8002e30:	bf00      	nop
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40005800 	.word	0x40005800
 8002e3c:	00702681 	.word	0x00702681

08002e40 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b08a      	sub	sp, #40	@ 0x28
 8002e44:	af04      	add	r7, sp, #16
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	4608      	mov	r0, r1
 8002e4a:	4611      	mov	r1, r2
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4603      	mov	r3, r0
 8002e50:	72fb      	strb	r3, [r7, #11]
 8002e52:	460b      	mov	r3, r1
 8002e54:	813b      	strh	r3, [r7, #8]
 8002e56:	4613      	mov	r3, r2
 8002e58:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002e5e:	7afb      	ldrb	r3, [r7, #11]
 8002e60:	b299      	uxth	r1, r3
 8002e62:	88f8      	ldrh	r0, [r7, #6]
 8002e64:	893a      	ldrh	r2, [r7, #8]
 8002e66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e6a:	9302      	str	r3, [sp, #8]
 8002e6c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002e6e:	9301      	str	r3, [sp, #4]
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	4603      	mov	r3, r0
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	f001 f824 	bl	8003ec4 <HAL_I2C_Mem_Read>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002e80:	7dfb      	ldrb	r3, [r7, #23]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d004      	beq.n	8002e90 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002e86:	7afb      	ldrb	r3, [r7, #11]
 8002e88:	4619      	mov	r1, r3
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f000 f832 	bl	8002ef4 <I2Cx_Error>
  }
  return status;
 8002e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3718      	adds	r7, #24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b08a      	sub	sp, #40	@ 0x28
 8002e9e:	af04      	add	r7, sp, #16
 8002ea0:	60f8      	str	r0, [r7, #12]
 8002ea2:	4608      	mov	r0, r1
 8002ea4:	4611      	mov	r1, r2
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	72fb      	strb	r3, [r7, #11]
 8002eac:	460b      	mov	r3, r1
 8002eae:	813b      	strh	r3, [r7, #8]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002eb8:	7afb      	ldrb	r3, [r7, #11]
 8002eba:	b299      	uxth	r1, r3
 8002ebc:	88f8      	ldrh	r0, [r7, #6]
 8002ebe:	893a      	ldrh	r2, [r7, #8]
 8002ec0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ec4:	9302      	str	r3, [sp, #8]
 8002ec6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002ec8:	9301      	str	r3, [sp, #4]
 8002eca:	6a3b      	ldr	r3, [r7, #32]
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	4603      	mov	r3, r0
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f000 fee3 	bl	8003c9c <HAL_I2C_Mem_Write>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002eda:	7dfb      	ldrb	r3, [r7, #23]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d004      	beq.n	8002eea <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002ee0:	7afb      	ldrb	r3, [r7, #11]
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f000 f805 	bl	8002ef4 <I2Cx_Error>
  }
  return status;
 8002eea:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3718      	adds	r7, #24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	460b      	mov	r3, r1
 8002efe:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 fe88 	bl	8003c16 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f7ff ff6c 	bl	8002de4 <I2Cx_Init>
}
 8002f0c:	bf00      	nop
 8002f0e:	3708      	adds	r7, #8
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002f18:	4802      	ldr	r0, [pc, #8]	@ (8002f24 <SENSOR_IO_Init+0x10>)
 8002f1a:	f7ff ff63 	bl	8002de4 <I2Cx_Init>
}
 8002f1e:	bf00      	nop
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	20000bb0 	.word	0x20000bb0

08002f28 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af02      	add	r7, sp, #8
 8002f2e:	4603      	mov	r3, r0
 8002f30:	71fb      	strb	r3, [r7, #7]
 8002f32:	460b      	mov	r3, r1
 8002f34:	71bb      	strb	r3, [r7, #6]
 8002f36:	4613      	mov	r3, r2
 8002f38:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002f3a:	79bb      	ldrb	r3, [r7, #6]
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	79f9      	ldrb	r1, [r7, #7]
 8002f40:	2301      	movs	r3, #1
 8002f42:	9301      	str	r3, [sp, #4]
 8002f44:	1d7b      	adds	r3, r7, #5
 8002f46:	9300      	str	r3, [sp, #0]
 8002f48:	2301      	movs	r3, #1
 8002f4a:	4803      	ldr	r0, [pc, #12]	@ (8002f58 <SENSOR_IO_Write+0x30>)
 8002f4c:	f7ff ffa5 	bl	8002e9a <I2Cx_WriteMultiple>
}
 8002f50:	bf00      	nop
 8002f52:	3708      	adds	r7, #8
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	20000bb0 	.word	0x20000bb0

08002f5c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af02      	add	r7, sp, #8
 8002f62:	4603      	mov	r3, r0
 8002f64:	460a      	mov	r2, r1
 8002f66:	71fb      	strb	r3, [r7, #7]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002f70:	79bb      	ldrb	r3, [r7, #6]
 8002f72:	b29a      	uxth	r2, r3
 8002f74:	79f9      	ldrb	r1, [r7, #7]
 8002f76:	2301      	movs	r3, #1
 8002f78:	9301      	str	r3, [sp, #4]
 8002f7a:	f107 030f 	add.w	r3, r7, #15
 8002f7e:	9300      	str	r3, [sp, #0]
 8002f80:	2301      	movs	r3, #1
 8002f82:	4804      	ldr	r0, [pc, #16]	@ (8002f94 <SENSOR_IO_Read+0x38>)
 8002f84:	f7ff ff5c 	bl	8002e40 <I2Cx_ReadMultiple>

  return read_value;
 8002f88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	20000bb0 	.word	0x20000bb0

08002f98 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af02      	add	r7, sp, #8
 8002f9e:	603a      	str	r2, [r7, #0]
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	71fb      	strb	r3, [r7, #7]
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	71bb      	strb	r3, [r7, #6]
 8002faa:	4613      	mov	r3, r2
 8002fac:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8002fae:	79bb      	ldrb	r3, [r7, #6]
 8002fb0:	b29a      	uxth	r2, r3
 8002fb2:	79f9      	ldrb	r1, [r7, #7]
 8002fb4:	88bb      	ldrh	r3, [r7, #4]
 8002fb6:	9301      	str	r3, [sp, #4]
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	9300      	str	r3, [sp, #0]
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	4804      	ldr	r0, [pc, #16]	@ (8002fd0 <SENSOR_IO_ReadMultiple+0x38>)
 8002fc0:	f7ff ff3e 	bl	8002e40 <I2Cx_ReadMultiple>
 8002fc4:	4603      	mov	r3, r0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	20000bb0 	.word	0x20000bb0

08002fd4 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8002fe2:	4b19      	ldr	r3, [pc, #100]	@ (8003048 <BSP_ACCELERO_Init+0x74>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	4798      	blx	r3
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b6a      	cmp	r3, #106	@ 0x6a
 8002fec:	d002      	beq.n	8002ff4 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	73fb      	strb	r3, [r7, #15]
 8002ff2:	e024      	b.n	800303e <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8002ff4:	4b15      	ldr	r3, [pc, #84]	@ (800304c <BSP_ACCELERO_Init+0x78>)
 8002ff6:	4a14      	ldr	r2, [pc, #80]	@ (8003048 <BSP_ACCELERO_Init+0x74>)
 8002ff8:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8002ffa:	2330      	movs	r3, #48	@ 0x30
 8002ffc:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8002ffe:	2300      	movs	r3, #0
 8003000:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8003002:	2300      	movs	r3, #0
 8003004:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8003006:	2340      	movs	r3, #64	@ 0x40
 8003008:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 800300a:	2300      	movs	r3, #0
 800300c:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 800300e:	2300      	movs	r3, #0
 8003010:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8003012:	797a      	ldrb	r2, [r7, #5]
 8003014:	7abb      	ldrb	r3, [r7, #10]
 8003016:	4313      	orrs	r3, r2
 8003018:	b2db      	uxtb	r3, r3
 800301a:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 800301c:	7a3b      	ldrb	r3, [r7, #8]
 800301e:	f043 0304 	orr.w	r3, r3, #4
 8003022:	b2db      	uxtb	r3, r3
 8003024:	021b      	lsls	r3, r3, #8
 8003026:	b21a      	sxth	r2, r3
 8003028:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800302c:	4313      	orrs	r3, r2
 800302e:	b21b      	sxth	r3, r3
 8003030:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8003032:	4b06      	ldr	r3, [pc, #24]	@ (800304c <BSP_ACCELERO_Init+0x78>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	89ba      	ldrh	r2, [r7, #12]
 800303a:	4610      	mov	r0, r2
 800303c:	4798      	blx	r3
  }  

  return ret;
 800303e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	20000014 	.word	0x20000014
 800304c:	20000c8c 	.word	0x20000c8c

08003050 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8003058:	4b08      	ldr	r3, [pc, #32]	@ (800307c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d009      	beq.n	8003074 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8003060:	4b06      	ldr	r3, [pc, #24]	@ (800307c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003066:	2b00      	cmp	r3, #0
 8003068:	d004      	beq.n	8003074 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 800306a:	4b04      	ldr	r3, [pc, #16]	@ (800307c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	4798      	blx	r3
    }
  }
}
 8003074:	bf00      	nop
 8003076:	3708      	adds	r7, #8
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	20000c8c 	.word	0x20000c8c

08003080 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	4603      	mov	r3, r0
 8003088:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800308a:	2300      	movs	r3, #0
 800308c:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800308e:	2110      	movs	r1, #16
 8003090:	20d4      	movs	r0, #212	@ 0xd4
 8003092:	f7ff ff63 	bl	8002f5c <SENSOR_IO_Read>
 8003096:	4603      	mov	r3, r0
 8003098:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800309a:	88fb      	ldrh	r3, [r7, #6]
 800309c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 800309e:	7bbb      	ldrb	r3, [r7, #14]
 80030a0:	f003 0303 	and.w	r3, r3, #3
 80030a4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80030a6:	7bba      	ldrb	r2, [r7, #14]
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80030ae:	7bbb      	ldrb	r3, [r7, #14]
 80030b0:	461a      	mov	r2, r3
 80030b2:	2110      	movs	r1, #16
 80030b4:	20d4      	movs	r0, #212	@ 0xd4
 80030b6:	f7ff ff37 	bl	8002f28 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80030ba:	2112      	movs	r1, #18
 80030bc:	20d4      	movs	r0, #212	@ 0xd4
 80030be:	f7ff ff4d 	bl	8002f5c <SENSOR_IO_Read>
 80030c2:	4603      	mov	r3, r0
 80030c4:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80030c6:	88fb      	ldrh	r3, [r7, #6]
 80030c8:	0a1b      	lsrs	r3, r3, #8
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80030ce:	7bbb      	ldrb	r3, [r7, #14]
 80030d0:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 80030d4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 80030d6:	7bba      	ldrb	r2, [r7, #14]
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
 80030da:	4313      	orrs	r3, r2
 80030dc:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80030de:	7bbb      	ldrb	r3, [r7, #14]
 80030e0:	461a      	mov	r2, r3
 80030e2:	2112      	movs	r1, #18
 80030e4:	20d4      	movs	r0, #212	@ 0xd4
 80030e6:	f7ff ff1f 	bl	8002f28 <SENSOR_IO_Write>
}
 80030ea:	bf00      	nop
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b082      	sub	sp, #8
 80030f6:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80030f8:	2300      	movs	r3, #0
 80030fa:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80030fc:	2110      	movs	r1, #16
 80030fe:	20d4      	movs	r0, #212	@ 0xd4
 8003100:	f7ff ff2c 	bl	8002f5c <SENSOR_IO_Read>
 8003104:	4603      	mov	r3, r0
 8003106:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8003108:	79fb      	ldrb	r3, [r7, #7]
 800310a:	f003 030f 	and.w	r3, r3, #15
 800310e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8003110:	79fb      	ldrb	r3, [r7, #7]
 8003112:	461a      	mov	r2, r3
 8003114:	2110      	movs	r1, #16
 8003116:	20d4      	movs	r0, #212	@ 0xd4
 8003118:	f7ff ff06 	bl	8002f28 <SENSOR_IO_Write>
}
 800311c:	bf00      	nop
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8003128:	f7ff fef4 	bl	8002f14 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 800312c:	210f      	movs	r1, #15
 800312e:	20d4      	movs	r0, #212	@ 0xd4
 8003130:	f7ff ff14 	bl	8002f5c <SENSOR_IO_Read>
 8003134:	4603      	mov	r3, r0
}
 8003136:	4618      	mov	r0, r3
 8003138:	bd80      	pop	{r7, pc}

0800313a <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b084      	sub	sp, #16
 800313e:	af00      	add	r7, sp, #0
 8003140:	4603      	mov	r3, r0
 8003142:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003144:	2300      	movs	r3, #0
 8003146:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8003148:	2115      	movs	r1, #21
 800314a:	20d4      	movs	r0, #212	@ 0xd4
 800314c:	f7ff ff06 	bl	8002f5c <SENSOR_IO_Read>
 8003150:	4603      	mov	r3, r0
 8003152:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8003154:	7bfb      	ldrb	r3, [r7, #15]
 8003156:	f023 0310 	bic.w	r3, r3, #16
 800315a:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800315c:	88fb      	ldrh	r3, [r7, #6]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8003162:	7bfb      	ldrb	r3, [r7, #15]
 8003164:	f043 0310 	orr.w	r3, r3, #16
 8003168:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 800316a:	7bfb      	ldrb	r3, [r7, #15]
 800316c:	461a      	mov	r2, r3
 800316e:	2115      	movs	r1, #21
 8003170:	20d4      	movs	r0, #212	@ 0xd4
 8003172:	f7ff fed9 	bl	8002f28 <SENSOR_IO_Write>
}
 8003176:	bf00      	nop
 8003178:	3710      	adds	r7, #16
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
	...

08003180 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b088      	sub	sp, #32
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8003188:	2300      	movs	r3, #0
 800318a:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 800318c:	2300      	movs	r3, #0
 800318e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8003190:	f04f 0300 	mov.w	r3, #0
 8003194:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003196:	2110      	movs	r1, #16
 8003198:	20d4      	movs	r0, #212	@ 0xd4
 800319a:	f7ff fedf 	bl	8002f5c <SENSOR_IO_Read>
 800319e:	4603      	mov	r3, r0
 80031a0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80031a2:	f107 0208 	add.w	r2, r7, #8
 80031a6:	2306      	movs	r3, #6
 80031a8:	2128      	movs	r1, #40	@ 0x28
 80031aa:	20d4      	movs	r0, #212	@ 0xd4
 80031ac:	f7ff fef4 	bl	8002f98 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80031b0:	2300      	movs	r3, #0
 80031b2:	77fb      	strb	r3, [r7, #31]
 80031b4:	e01a      	b.n	80031ec <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80031b6:	7ffb      	ldrb	r3, [r7, #31]
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	3301      	adds	r3, #1
 80031bc:	3320      	adds	r3, #32
 80031be:	443b      	add	r3, r7
 80031c0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80031c4:	021b      	lsls	r3, r3, #8
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	7ffa      	ldrb	r2, [r7, #31]
 80031ca:	0052      	lsls	r2, r2, #1
 80031cc:	3220      	adds	r2, #32
 80031ce:	443a      	add	r2, r7
 80031d0:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80031d4:	4413      	add	r3, r2
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	7ffb      	ldrb	r3, [r7, #31]
 80031da:	b212      	sxth	r2, r2
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	3320      	adds	r3, #32
 80031e0:	443b      	add	r3, r7
 80031e2:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80031e6:	7ffb      	ldrb	r3, [r7, #31]
 80031e8:	3301      	adds	r3, #1
 80031ea:	77fb      	strb	r3, [r7, #31]
 80031ec:	7ffb      	ldrb	r3, [r7, #31]
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d9e1      	bls.n	80031b6 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80031f2:	7dfb      	ldrb	r3, [r7, #23]
 80031f4:	f003 030c 	and.w	r3, r3, #12
 80031f8:	2b0c      	cmp	r3, #12
 80031fa:	d829      	bhi.n	8003250 <LSM6DSL_AccReadXYZ+0xd0>
 80031fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003204 <LSM6DSL_AccReadXYZ+0x84>)
 80031fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003202:	bf00      	nop
 8003204:	08003239 	.word	0x08003239
 8003208:	08003251 	.word	0x08003251
 800320c:	08003251 	.word	0x08003251
 8003210:	08003251 	.word	0x08003251
 8003214:	0800324b 	.word	0x0800324b
 8003218:	08003251 	.word	0x08003251
 800321c:	08003251 	.word	0x08003251
 8003220:	08003251 	.word	0x08003251
 8003224:	0800323f 	.word	0x0800323f
 8003228:	08003251 	.word	0x08003251
 800322c:	08003251 	.word	0x08003251
 8003230:	08003251 	.word	0x08003251
 8003234:	08003245 	.word	0x08003245
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8003238:	4b18      	ldr	r3, [pc, #96]	@ (800329c <LSM6DSL_AccReadXYZ+0x11c>)
 800323a:	61bb      	str	r3, [r7, #24]
    break;
 800323c:	e008      	b.n	8003250 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800323e:	4b18      	ldr	r3, [pc, #96]	@ (80032a0 <LSM6DSL_AccReadXYZ+0x120>)
 8003240:	61bb      	str	r3, [r7, #24]
    break;
 8003242:	e005      	b.n	8003250 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8003244:	4b17      	ldr	r3, [pc, #92]	@ (80032a4 <LSM6DSL_AccReadXYZ+0x124>)
 8003246:	61bb      	str	r3, [r7, #24]
    break;
 8003248:	e002      	b.n	8003250 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800324a:	4b17      	ldr	r3, [pc, #92]	@ (80032a8 <LSM6DSL_AccReadXYZ+0x128>)
 800324c:	61bb      	str	r3, [r7, #24]
    break;    
 800324e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8003250:	2300      	movs	r3, #0
 8003252:	77fb      	strb	r3, [r7, #31]
 8003254:	e01a      	b.n	800328c <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8003256:	7ffb      	ldrb	r3, [r7, #31]
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	3320      	adds	r3, #32
 800325c:	443b      	add	r3, r7
 800325e:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8003262:	ee07 3a90 	vmov	s15, r3
 8003266:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800326a:	edd7 7a06 	vldr	s15, [r7, #24]
 800326e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003272:	7ffb      	ldrb	r3, [r7, #31]
 8003274:	005b      	lsls	r3, r3, #1
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	4413      	add	r3, r2
 800327a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800327e:	ee17 2a90 	vmov	r2, s15
 8003282:	b212      	sxth	r2, r2
 8003284:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8003286:	7ffb      	ldrb	r3, [r7, #31]
 8003288:	3301      	adds	r3, #1
 800328a:	77fb      	strb	r3, [r7, #31]
 800328c:	7ffb      	ldrb	r3, [r7, #31]
 800328e:	2b02      	cmp	r3, #2
 8003290:	d9e1      	bls.n	8003256 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8003292:	bf00      	nop
 8003294:	bf00      	nop
 8003296:	3720      	adds	r7, #32
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	3d79db23 	.word	0x3d79db23
 80032a0:	3df9db23 	.word	0x3df9db23
 80032a4:	3e79db23 	.word	0x3e79db23
 80032a8:	3ef9db23 	.word	0x3ef9db23

080032ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80032ac:	b480      	push	{r7}
 80032ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032b0:	4b17      	ldr	r3, [pc, #92]	@ (8003310 <SystemInit+0x64>)
 80032b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b6:	4a16      	ldr	r2, [pc, #88]	@ (8003310 <SystemInit+0x64>)
 80032b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80032c0:	4b14      	ldr	r3, [pc, #80]	@ (8003314 <SystemInit+0x68>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a13      	ldr	r2, [pc, #76]	@ (8003314 <SystemInit+0x68>)
 80032c6:	f043 0301 	orr.w	r3, r3, #1
 80032ca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80032cc:	4b11      	ldr	r3, [pc, #68]	@ (8003314 <SystemInit+0x68>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 80032d2:	4b10      	ldr	r3, [pc, #64]	@ (8003314 <SystemInit+0x68>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003314 <SystemInit+0x68>)
 80032d8:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80032dc:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80032e0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 80032e2:	4b0c      	ldr	r3, [pc, #48]	@ (8003314 <SystemInit+0x68>)
 80032e4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80032e8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80032ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003314 <SystemInit+0x68>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a09      	ldr	r2, [pc, #36]	@ (8003314 <SystemInit+0x68>)
 80032f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032f4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80032f6:	4b07      	ldr	r3, [pc, #28]	@ (8003314 <SystemInit+0x68>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032fc:	4b04      	ldr	r3, [pc, #16]	@ (8003310 <SystemInit+0x64>)
 80032fe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003302:	609a      	str	r2, [r3, #8]
#endif
}
 8003304:	bf00      	nop
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	e000ed00 	.word	0xe000ed00
 8003314:	40021000 	.word	0x40021000

08003318 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003322:	2003      	movs	r0, #3
 8003324:	f000 f968 	bl	80035f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003328:	200f      	movs	r0, #15
 800332a:	f000 f815 	bl	8003358 <HAL_InitTick>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d002      	beq.n	800333a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	71fb      	strb	r3, [r7, #7]
 8003338:	e001      	b.n	800333e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800333a:	f000 f805 	bl	8003348 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800333e:	79fb      	ldrb	r3, [r7, #7]
}
 8003340:	4618      	mov	r0, r3
 8003342:	3708      	adds	r7, #8
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800334c:	bf00      	nop
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
	...

08003358 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003360:	2300      	movs	r3, #0
 8003362:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003364:	4b17      	ldr	r3, [pc, #92]	@ (80033c4 <HAL_InitTick+0x6c>)
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d023      	beq.n	80033b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800336c:	4b16      	ldr	r3, [pc, #88]	@ (80033c8 <HAL_InitTick+0x70>)
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	4b14      	ldr	r3, [pc, #80]	@ (80033c4 <HAL_InitTick+0x6c>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	4619      	mov	r1, r3
 8003376:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800337a:	fbb3 f3f1 	udiv	r3, r3, r1
 800337e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003382:	4618      	mov	r0, r3
 8003384:	f000 f96d 	bl	8003662 <HAL_SYSTICK_Config>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d10f      	bne.n	80033ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2b0f      	cmp	r3, #15
 8003392:	d809      	bhi.n	80033a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003394:	2200      	movs	r2, #0
 8003396:	6879      	ldr	r1, [r7, #4]
 8003398:	f04f 30ff 	mov.w	r0, #4294967295
 800339c:	f000 f937 	bl	800360e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80033a0:	4a0a      	ldr	r2, [pc, #40]	@ (80033cc <HAL_InitTick+0x74>)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6013      	str	r3, [r2, #0]
 80033a6:	e007      	b.n	80033b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	73fb      	strb	r3, [r7, #15]
 80033ac:	e004      	b.n	80033b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	73fb      	strb	r3, [r7, #15]
 80033b2:	e001      	b.n	80033b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20000050 	.word	0x20000050
 80033c8:	20000048 	.word	0x20000048
 80033cc:	2000004c 	.word	0x2000004c

080033d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80033d4:	4b06      	ldr	r3, [pc, #24]	@ (80033f0 <HAL_IncTick+0x20>)
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	461a      	mov	r2, r3
 80033da:	4b06      	ldr	r3, [pc, #24]	@ (80033f4 <HAL_IncTick+0x24>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4413      	add	r3, r2
 80033e0:	4a04      	ldr	r2, [pc, #16]	@ (80033f4 <HAL_IncTick+0x24>)
 80033e2:	6013      	str	r3, [r2, #0]
}
 80033e4:	bf00      	nop
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	20000050 	.word	0x20000050
 80033f4:	20000c90 	.word	0x20000c90

080033f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  return uwTick;
 80033fc:	4b03      	ldr	r3, [pc, #12]	@ (800340c <HAL_GetTick+0x14>)
 80033fe:	681b      	ldr	r3, [r3, #0]
}
 8003400:	4618      	mov	r0, r3
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	20000c90 	.word	0x20000c90

08003410 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003418:	f7ff ffee 	bl	80033f8 <HAL_GetTick>
 800341c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003428:	d005      	beq.n	8003436 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800342a:	4b0a      	ldr	r3, [pc, #40]	@ (8003454 <HAL_Delay+0x44>)
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	461a      	mov	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	4413      	add	r3, r2
 8003434:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003436:	bf00      	nop
 8003438:	f7ff ffde 	bl	80033f8 <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	429a      	cmp	r2, r3
 8003446:	d8f7      	bhi.n	8003438 <HAL_Delay+0x28>
  {
  }
}
 8003448:	bf00      	nop
 800344a:	bf00      	nop
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	20000050 	.word	0x20000050

08003458 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f003 0307 	and.w	r3, r3, #7
 8003466:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003468:	4b0c      	ldr	r3, [pc, #48]	@ (800349c <__NVIC_SetPriorityGrouping+0x44>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003474:	4013      	ands	r3, r2
 8003476:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003480:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003484:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800348a:	4a04      	ldr	r2, [pc, #16]	@ (800349c <__NVIC_SetPriorityGrouping+0x44>)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	60d3      	str	r3, [r2, #12]
}
 8003490:	bf00      	nop
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034a4:	4b04      	ldr	r3, [pc, #16]	@ (80034b8 <__NVIC_GetPriorityGrouping+0x18>)
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	0a1b      	lsrs	r3, r3, #8
 80034aa:	f003 0307 	and.w	r3, r3, #7
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr
 80034b8:	e000ed00 	.word	0xe000ed00

080034bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	4603      	mov	r3, r0
 80034c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	db0b      	blt.n	80034e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034ce:	79fb      	ldrb	r3, [r7, #7]
 80034d0:	f003 021f 	and.w	r2, r3, #31
 80034d4:	4907      	ldr	r1, [pc, #28]	@ (80034f4 <__NVIC_EnableIRQ+0x38>)
 80034d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034da:	095b      	lsrs	r3, r3, #5
 80034dc:	2001      	movs	r0, #1
 80034de:	fa00 f202 	lsl.w	r2, r0, r2
 80034e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034e6:	bf00      	nop
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	e000e100 	.word	0xe000e100

080034f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	4603      	mov	r3, r0
 8003500:	6039      	str	r1, [r7, #0]
 8003502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003508:	2b00      	cmp	r3, #0
 800350a:	db0a      	blt.n	8003522 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	b2da      	uxtb	r2, r3
 8003510:	490c      	ldr	r1, [pc, #48]	@ (8003544 <__NVIC_SetPriority+0x4c>)
 8003512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003516:	0112      	lsls	r2, r2, #4
 8003518:	b2d2      	uxtb	r2, r2
 800351a:	440b      	add	r3, r1
 800351c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003520:	e00a      	b.n	8003538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	b2da      	uxtb	r2, r3
 8003526:	4908      	ldr	r1, [pc, #32]	@ (8003548 <__NVIC_SetPriority+0x50>)
 8003528:	79fb      	ldrb	r3, [r7, #7]
 800352a:	f003 030f 	and.w	r3, r3, #15
 800352e:	3b04      	subs	r3, #4
 8003530:	0112      	lsls	r2, r2, #4
 8003532:	b2d2      	uxtb	r2, r2
 8003534:	440b      	add	r3, r1
 8003536:	761a      	strb	r2, [r3, #24]
}
 8003538:	bf00      	nop
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	e000e100 	.word	0xe000e100
 8003548:	e000ed00 	.word	0xe000ed00

0800354c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800354c:	b480      	push	{r7}
 800354e:	b089      	sub	sp, #36	@ 0x24
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f1c3 0307 	rsb	r3, r3, #7
 8003566:	2b04      	cmp	r3, #4
 8003568:	bf28      	it	cs
 800356a:	2304      	movcs	r3, #4
 800356c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	3304      	adds	r3, #4
 8003572:	2b06      	cmp	r3, #6
 8003574:	d902      	bls.n	800357c <NVIC_EncodePriority+0x30>
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	3b03      	subs	r3, #3
 800357a:	e000      	b.n	800357e <NVIC_EncodePriority+0x32>
 800357c:	2300      	movs	r3, #0
 800357e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003580:	f04f 32ff 	mov.w	r2, #4294967295
 8003584:	69bb      	ldr	r3, [r7, #24]
 8003586:	fa02 f303 	lsl.w	r3, r2, r3
 800358a:	43da      	mvns	r2, r3
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	401a      	ands	r2, r3
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003594:	f04f 31ff 	mov.w	r1, #4294967295
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	fa01 f303 	lsl.w	r3, r1, r3
 800359e:	43d9      	mvns	r1, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a4:	4313      	orrs	r3, r2
         );
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3724      	adds	r7, #36	@ 0x24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
	...

080035b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3b01      	subs	r3, #1
 80035c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035c4:	d301      	bcc.n	80035ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035c6:	2301      	movs	r3, #1
 80035c8:	e00f      	b.n	80035ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ca:	4a0a      	ldr	r2, [pc, #40]	@ (80035f4 <SysTick_Config+0x40>)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	3b01      	subs	r3, #1
 80035d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035d2:	210f      	movs	r1, #15
 80035d4:	f04f 30ff 	mov.w	r0, #4294967295
 80035d8:	f7ff ff8e 	bl	80034f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035dc:	4b05      	ldr	r3, [pc, #20]	@ (80035f4 <SysTick_Config+0x40>)
 80035de:	2200      	movs	r2, #0
 80035e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035e2:	4b04      	ldr	r3, [pc, #16]	@ (80035f4 <SysTick_Config+0x40>)
 80035e4:	2207      	movs	r2, #7
 80035e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	e000e010 	.word	0xe000e010

080035f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f7ff ff29 	bl	8003458 <__NVIC_SetPriorityGrouping>
}
 8003606:	bf00      	nop
 8003608:	3708      	adds	r7, #8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b086      	sub	sp, #24
 8003612:	af00      	add	r7, sp, #0
 8003614:	4603      	mov	r3, r0
 8003616:	60b9      	str	r1, [r7, #8]
 8003618:	607a      	str	r2, [r7, #4]
 800361a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800361c:	2300      	movs	r3, #0
 800361e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003620:	f7ff ff3e 	bl	80034a0 <__NVIC_GetPriorityGrouping>
 8003624:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	68b9      	ldr	r1, [r7, #8]
 800362a:	6978      	ldr	r0, [r7, #20]
 800362c:	f7ff ff8e 	bl	800354c <NVIC_EncodePriority>
 8003630:	4602      	mov	r2, r0
 8003632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003636:	4611      	mov	r1, r2
 8003638:	4618      	mov	r0, r3
 800363a:	f7ff ff5d 	bl	80034f8 <__NVIC_SetPriority>
}
 800363e:	bf00      	nop
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b082      	sub	sp, #8
 800364a:	af00      	add	r7, sp, #0
 800364c:	4603      	mov	r3, r0
 800364e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff ff31 	bl	80034bc <__NVIC_EnableIRQ>
}
 800365a:	bf00      	nop
 800365c:	3708      	adds	r7, #8
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b082      	sub	sp, #8
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f7ff ffa2 	bl	80035b4 <SysTick_Config>
 8003670:	4603      	mov	r3, r0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	b084      	sub	sp, #16
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003682:	2300      	movs	r3, #0
 8003684:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800368c:	b2db      	uxtb	r3, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d005      	beq.n	800369e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2204      	movs	r2, #4
 8003696:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	73fb      	strb	r3, [r7, #15]
 800369c:	e029      	b.n	80036f2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 020e 	bic.w	r2, r2, #14
 80036ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f022 0201 	bic.w	r2, r2, #1
 80036bc:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c2:	f003 021c 	and.w	r2, r3, #28
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ca:	2101      	movs	r1, #1
 80036cc:	fa01 f202 	lsl.w	r2, r1, r2
 80036d0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	4798      	blx	r3
    }
  }
  return status;
 80036f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3710      	adds	r7, #16
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b087      	sub	sp, #28
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003706:	2300      	movs	r3, #0
 8003708:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800370a:	e17f      	b.n	8003a0c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	2101      	movs	r1, #1
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	fa01 f303 	lsl.w	r3, r1, r3
 8003718:	4013      	ands	r3, r2
 800371a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 8171 	beq.w	8003a06 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f003 0303 	and.w	r3, r3, #3
 800372c:	2b01      	cmp	r3, #1
 800372e:	d005      	beq.n	800373c <HAL_GPIO_Init+0x40>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f003 0303 	and.w	r3, r3, #3
 8003738:	2b02      	cmp	r3, #2
 800373a:	d130      	bne.n	800379e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	2203      	movs	r2, #3
 8003748:	fa02 f303 	lsl.w	r3, r2, r3
 800374c:	43db      	mvns	r3, r3
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	4013      	ands	r3, r2
 8003752:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	68da      	ldr	r2, [r3, #12]
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	4313      	orrs	r3, r2
 8003764:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003772:	2201      	movs	r2, #1
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	43db      	mvns	r3, r3
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	4013      	ands	r3, r2
 8003780:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	091b      	lsrs	r3, r3, #4
 8003788:	f003 0201 	and.w	r2, r3, #1
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	fa02 f303 	lsl.w	r3, r2, r3
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	4313      	orrs	r3, r2
 8003796:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	2b03      	cmp	r3, #3
 80037a8:	d118      	bne.n	80037dc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80037b0:	2201      	movs	r2, #1
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	43db      	mvns	r3, r3
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	4013      	ands	r3, r2
 80037be:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	08db      	lsrs	r3, r3, #3
 80037c6:	f003 0201 	and.w	r2, r3, #1
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f003 0303 	and.w	r3, r3, #3
 80037e4:	2b03      	cmp	r3, #3
 80037e6:	d017      	beq.n	8003818 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	2203      	movs	r2, #3
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	43db      	mvns	r3, r3
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	4013      	ands	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	005b      	lsls	r3, r3, #1
 8003808:	fa02 f303 	lsl.w	r3, r2, r3
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	4313      	orrs	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f003 0303 	and.w	r3, r3, #3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d123      	bne.n	800386c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	08da      	lsrs	r2, r3, #3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	3208      	adds	r2, #8
 800382c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003830:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	f003 0307 	and.w	r3, r3, #7
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	220f      	movs	r2, #15
 800383c:	fa02 f303 	lsl.w	r3, r2, r3
 8003840:	43db      	mvns	r3, r3
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	4013      	ands	r3, r2
 8003846:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	691a      	ldr	r2, [r3, #16]
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	f003 0307 	and.w	r3, r3, #7
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	693a      	ldr	r2, [r7, #16]
 800385a:	4313      	orrs	r3, r2
 800385c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	08da      	lsrs	r2, r3, #3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	3208      	adds	r2, #8
 8003866:	6939      	ldr	r1, [r7, #16]
 8003868:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	005b      	lsls	r3, r3, #1
 8003876:	2203      	movs	r2, #3
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	43db      	mvns	r3, r3
 800387e:	693a      	ldr	r2, [r7, #16]
 8003880:	4013      	ands	r3, r2
 8003882:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f003 0203 	and.w	r2, r3, #3
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	4313      	orrs	r3, r2
 8003898:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 80ac 	beq.w	8003a06 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038ae:	4b5f      	ldr	r3, [pc, #380]	@ (8003a2c <HAL_GPIO_Init+0x330>)
 80038b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038b2:	4a5e      	ldr	r2, [pc, #376]	@ (8003a2c <HAL_GPIO_Init+0x330>)
 80038b4:	f043 0301 	orr.w	r3, r3, #1
 80038b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80038ba:	4b5c      	ldr	r3, [pc, #368]	@ (8003a2c <HAL_GPIO_Init+0x330>)
 80038bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038be:	f003 0301 	and.w	r3, r3, #1
 80038c2:	60bb      	str	r3, [r7, #8]
 80038c4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80038c6:	4a5a      	ldr	r2, [pc, #360]	@ (8003a30 <HAL_GPIO_Init+0x334>)
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	089b      	lsrs	r3, r3, #2
 80038cc:	3302      	adds	r3, #2
 80038ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	f003 0303 	and.w	r3, r3, #3
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	220f      	movs	r2, #15
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	43db      	mvns	r3, r3
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	4013      	ands	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80038f0:	d025      	beq.n	800393e <HAL_GPIO_Init+0x242>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a4f      	ldr	r2, [pc, #316]	@ (8003a34 <HAL_GPIO_Init+0x338>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d01f      	beq.n	800393a <HAL_GPIO_Init+0x23e>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a4e      	ldr	r2, [pc, #312]	@ (8003a38 <HAL_GPIO_Init+0x33c>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d019      	beq.n	8003936 <HAL_GPIO_Init+0x23a>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a4d      	ldr	r2, [pc, #308]	@ (8003a3c <HAL_GPIO_Init+0x340>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d013      	beq.n	8003932 <HAL_GPIO_Init+0x236>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a4c      	ldr	r2, [pc, #304]	@ (8003a40 <HAL_GPIO_Init+0x344>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d00d      	beq.n	800392e <HAL_GPIO_Init+0x232>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a4b      	ldr	r2, [pc, #300]	@ (8003a44 <HAL_GPIO_Init+0x348>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d007      	beq.n	800392a <HAL_GPIO_Init+0x22e>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a4a      	ldr	r2, [pc, #296]	@ (8003a48 <HAL_GPIO_Init+0x34c>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d101      	bne.n	8003926 <HAL_GPIO_Init+0x22a>
 8003922:	2306      	movs	r3, #6
 8003924:	e00c      	b.n	8003940 <HAL_GPIO_Init+0x244>
 8003926:	2307      	movs	r3, #7
 8003928:	e00a      	b.n	8003940 <HAL_GPIO_Init+0x244>
 800392a:	2305      	movs	r3, #5
 800392c:	e008      	b.n	8003940 <HAL_GPIO_Init+0x244>
 800392e:	2304      	movs	r3, #4
 8003930:	e006      	b.n	8003940 <HAL_GPIO_Init+0x244>
 8003932:	2303      	movs	r3, #3
 8003934:	e004      	b.n	8003940 <HAL_GPIO_Init+0x244>
 8003936:	2302      	movs	r3, #2
 8003938:	e002      	b.n	8003940 <HAL_GPIO_Init+0x244>
 800393a:	2301      	movs	r3, #1
 800393c:	e000      	b.n	8003940 <HAL_GPIO_Init+0x244>
 800393e:	2300      	movs	r3, #0
 8003940:	697a      	ldr	r2, [r7, #20]
 8003942:	f002 0203 	and.w	r2, r2, #3
 8003946:	0092      	lsls	r2, r2, #2
 8003948:	4093      	lsls	r3, r2
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	4313      	orrs	r3, r2
 800394e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003950:	4937      	ldr	r1, [pc, #220]	@ (8003a30 <HAL_GPIO_Init+0x334>)
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	089b      	lsrs	r3, r3, #2
 8003956:	3302      	adds	r3, #2
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800395e:	4b3b      	ldr	r3, [pc, #236]	@ (8003a4c <HAL_GPIO_Init+0x350>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	43db      	mvns	r3, r3
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	4013      	ands	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d003      	beq.n	8003982 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	4313      	orrs	r3, r2
 8003980:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003982:	4a32      	ldr	r2, [pc, #200]	@ (8003a4c <HAL_GPIO_Init+0x350>)
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003988:	4b30      	ldr	r3, [pc, #192]	@ (8003a4c <HAL_GPIO_Init+0x350>)
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	43db      	mvns	r3, r3
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	4013      	ands	r3, r2
 8003996:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d003      	beq.n	80039ac <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039ac:	4a27      	ldr	r2, [pc, #156]	@ (8003a4c <HAL_GPIO_Init+0x350>)
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80039b2:	4b26      	ldr	r3, [pc, #152]	@ (8003a4c <HAL_GPIO_Init+0x350>)
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	43db      	mvns	r3, r3
 80039bc:	693a      	ldr	r2, [r7, #16]
 80039be:	4013      	ands	r3, r2
 80039c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039d6:	4a1d      	ldr	r2, [pc, #116]	@ (8003a4c <HAL_GPIO_Init+0x350>)
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80039dc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a4c <HAL_GPIO_Init+0x350>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	43db      	mvns	r3, r3
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	4013      	ands	r3, r2
 80039ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80039f8:	693a      	ldr	r2, [r7, #16]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a00:	4a12      	ldr	r2, [pc, #72]	@ (8003a4c <HAL_GPIO_Init+0x350>)
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	fa22 f303 	lsr.w	r3, r2, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f47f ae78 	bne.w	800370c <HAL_GPIO_Init+0x10>
  }
}
 8003a1c:	bf00      	nop
 8003a1e:	bf00      	nop
 8003a20:	371c      	adds	r7, #28
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	40010000 	.word	0x40010000
 8003a34:	48000400 	.word	0x48000400
 8003a38:	48000800 	.word	0x48000800
 8003a3c:	48000c00 	.word	0x48000c00
 8003a40:	48001000 	.word	0x48001000
 8003a44:	48001400 	.word	0x48001400
 8003a48:	48001800 	.word	0x48001800
 8003a4c:	40010400 	.word	0x40010400

08003a50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	691a      	ldr	r2, [r3, #16]
 8003a60:	887b      	ldrh	r3, [r7, #2]
 8003a62:	4013      	ands	r3, r2
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d002      	beq.n	8003a6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	73fb      	strb	r3, [r7, #15]
 8003a6c:	e001      	b.n	8003a72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3714      	adds	r7, #20
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	460b      	mov	r3, r1
 8003a8a:	807b      	strh	r3, [r7, #2]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a90:	787b      	ldrb	r3, [r7, #1]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d003      	beq.n	8003a9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a96:	887a      	ldrh	r2, [r7, #2]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a9c:	e002      	b.n	8003aa4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a9e:	887a      	ldrh	r2, [r7, #2]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003aba:	4b08      	ldr	r3, [pc, #32]	@ (8003adc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003abc:	695a      	ldr	r2, [r3, #20]
 8003abe:	88fb      	ldrh	r3, [r7, #6]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d006      	beq.n	8003ad4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ac6:	4a05      	ldr	r2, [pc, #20]	@ (8003adc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ac8:	88fb      	ldrh	r3, [r7, #6]
 8003aca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003acc:	88fb      	ldrh	r3, [r7, #6]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7fd fc64 	bl	800139c <HAL_GPIO_EXTI_Callback>
  }
}
 8003ad4:	bf00      	nop
 8003ad6:	3708      	adds	r7, #8
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	40010400 	.word	0x40010400

08003ae0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e08d      	b.n	8003c0e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d106      	bne.n	8003b0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f8b4 	bl	8003c74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2224      	movs	r2, #36	@ 0x24
 8003b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 0201 	bic.w	r2, r2, #1
 8003b22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d107      	bne.n	8003b5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	689a      	ldr	r2, [r3, #8]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b56:	609a      	str	r2, [r3, #8]
 8003b58:	e006      	b.n	8003b68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003b66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d108      	bne.n	8003b82 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b7e:	605a      	str	r2, [r3, #4]
 8003b80:	e007      	b.n	8003b92 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b90:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	6812      	ldr	r2, [r2, #0]
 8003b9c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003ba0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ba4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68da      	ldr	r2, [r3, #12]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003bb4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691a      	ldr	r2, [r3, #16]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	69d9      	ldr	r1, [r3, #28]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a1a      	ldr	r2, [r3, #32]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f042 0201 	orr.w	r2, r2, #1
 8003bee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b082      	sub	sp, #8
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d101      	bne.n	8003c28 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e021      	b.n	8003c6c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2224      	movs	r2, #36	@ 0x24
 8003c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f022 0201 	bic.w	r2, r2, #1
 8003c3e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f000 f821 	bl	8003c88 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3708      	adds	r7, #8
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b088      	sub	sp, #32
 8003ca0:	af02      	add	r7, sp, #8
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	4608      	mov	r0, r1
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4603      	mov	r3, r0
 8003cac:	817b      	strh	r3, [r7, #10]
 8003cae:	460b      	mov	r3, r1
 8003cb0:	813b      	strh	r3, [r7, #8]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b20      	cmp	r3, #32
 8003cc0:	f040 80f9 	bne.w	8003eb6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cc4:	6a3b      	ldr	r3, [r7, #32]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d002      	beq.n	8003cd0 <HAL_I2C_Mem_Write+0x34>
 8003cca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d105      	bne.n	8003cdc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cd6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e0ed      	b.n	8003eb8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d101      	bne.n	8003cea <HAL_I2C_Mem_Write+0x4e>
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	e0e6      	b.n	8003eb8 <HAL_I2C_Mem_Write+0x21c>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003cf2:	f7ff fb81 	bl	80033f8 <HAL_GetTick>
 8003cf6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	2319      	movs	r3, #25
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f000 fac3 	bl	8004290 <I2C_WaitOnFlagUntilTimeout>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d001      	beq.n	8003d14 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e0d1      	b.n	8003eb8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2221      	movs	r2, #33	@ 0x21
 8003d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2240      	movs	r2, #64	@ 0x40
 8003d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6a3a      	ldr	r2, [r7, #32]
 8003d2e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d34:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d3c:	88f8      	ldrh	r0, [r7, #6]
 8003d3e:	893a      	ldrh	r2, [r7, #8]
 8003d40:	8979      	ldrh	r1, [r7, #10]
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	9301      	str	r3, [sp, #4]
 8003d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d48:	9300      	str	r3, [sp, #0]
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 f9d3 	bl	80040f8 <I2C_RequestMemoryWrite>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d005      	beq.n	8003d64 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e0a9      	b.n	8003eb8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	2bff      	cmp	r3, #255	@ 0xff
 8003d6c:	d90e      	bls.n	8003d8c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	22ff      	movs	r2, #255	@ 0xff
 8003d72:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d78:	b2da      	uxtb	r2, r3
 8003d7a:	8979      	ldrh	r1, [r7, #10]
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f000 fc47 	bl	8004618 <I2C_TransferConfig>
 8003d8a:	e00f      	b.n	8003dac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d9a:	b2da      	uxtb	r2, r3
 8003d9c:	8979      	ldrh	r1, [r7, #10]
 8003d9e:	2300      	movs	r3, #0
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003da6:	68f8      	ldr	r0, [r7, #12]
 8003da8:	f000 fc36 	bl	8004618 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 fac6 	bl	8004342 <I2C_WaitOnTXISFlagUntilTimeout>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e07b      	b.n	8003eb8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc4:	781a      	ldrb	r2, [r3, #0]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd0:	1c5a      	adds	r2, r3, #1
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de8:	3b01      	subs	r3, #1
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d034      	beq.n	8003e64 <HAL_I2C_Mem_Write+0x1c8>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d130      	bne.n	8003e64 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	9300      	str	r3, [sp, #0]
 8003e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e08:	2200      	movs	r2, #0
 8003e0a:	2180      	movs	r1, #128	@ 0x80
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f000 fa3f 	bl	8004290 <I2C_WaitOnFlagUntilTimeout>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e04d      	b.n	8003eb8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	2bff      	cmp	r3, #255	@ 0xff
 8003e24:	d90e      	bls.n	8003e44 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	22ff      	movs	r2, #255	@ 0xff
 8003e2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	8979      	ldrh	r1, [r7, #10]
 8003e34:	2300      	movs	r3, #0
 8003e36:	9300      	str	r3, [sp, #0]
 8003e38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f000 fbeb 	bl	8004618 <I2C_TransferConfig>
 8003e42:	e00f      	b.n	8003e64 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e48:	b29a      	uxth	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e52:	b2da      	uxtb	r2, r3
 8003e54:	8979      	ldrh	r1, [r7, #10]
 8003e56:	2300      	movs	r3, #0
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e5e:	68f8      	ldr	r0, [r7, #12]
 8003e60:	f000 fbda 	bl	8004618 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d19e      	bne.n	8003dac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e6e:	697a      	ldr	r2, [r7, #20]
 8003e70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f000 faac 	bl	80043d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e01a      	b.n	8003eb8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2220      	movs	r2, #32
 8003e88:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	6859      	ldr	r1, [r3, #4]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	4b0a      	ldr	r3, [pc, #40]	@ (8003ec0 <HAL_I2C_Mem_Write+0x224>)
 8003e96:	400b      	ands	r3, r1
 8003e98:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2220      	movs	r2, #32
 8003e9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	e000      	b.n	8003eb8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003eb6:	2302      	movs	r3, #2
  }
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3718      	adds	r7, #24
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	fe00e800 	.word	0xfe00e800

08003ec4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b088      	sub	sp, #32
 8003ec8:	af02      	add	r7, sp, #8
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	4608      	mov	r0, r1
 8003ece:	4611      	mov	r1, r2
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	817b      	strh	r3, [r7, #10]
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	813b      	strh	r3, [r7, #8]
 8003eda:	4613      	mov	r3, r2
 8003edc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b20      	cmp	r3, #32
 8003ee8:	f040 80fd 	bne.w	80040e6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d002      	beq.n	8003ef8 <HAL_I2C_Mem_Read+0x34>
 8003ef2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d105      	bne.n	8003f04 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003efe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e0f1      	b.n	80040e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d101      	bne.n	8003f12 <HAL_I2C_Mem_Read+0x4e>
 8003f0e:	2302      	movs	r3, #2
 8003f10:	e0ea      	b.n	80040e8 <HAL_I2C_Mem_Read+0x224>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f1a:	f7ff fa6d 	bl	80033f8 <HAL_GetTick>
 8003f1e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	2319      	movs	r3, #25
 8003f26:	2201      	movs	r2, #1
 8003f28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003f2c:	68f8      	ldr	r0, [r7, #12]
 8003f2e:	f000 f9af 	bl	8004290 <I2C_WaitOnFlagUntilTimeout>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d001      	beq.n	8003f3c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e0d5      	b.n	80040e8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2222      	movs	r2, #34	@ 0x22
 8003f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2240      	movs	r2, #64	@ 0x40
 8003f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6a3a      	ldr	r2, [r7, #32]
 8003f56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003f5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2200      	movs	r2, #0
 8003f62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f64:	88f8      	ldrh	r0, [r7, #6]
 8003f66:	893a      	ldrh	r2, [r7, #8]
 8003f68:	8979      	ldrh	r1, [r7, #10]
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	9301      	str	r3, [sp, #4]
 8003f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	4603      	mov	r3, r0
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	f000 f913 	bl	80041a0 <I2C_RequestMemoryRead>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d005      	beq.n	8003f8c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e0ad      	b.n	80040e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	2bff      	cmp	r3, #255	@ 0xff
 8003f94:	d90e      	bls.n	8003fb4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fa0:	b2da      	uxtb	r2, r3
 8003fa2:	8979      	ldrh	r1, [r7, #10]
 8003fa4:	4b52      	ldr	r3, [pc, #328]	@ (80040f0 <HAL_I2C_Mem_Read+0x22c>)
 8003fa6:	9300      	str	r3, [sp, #0]
 8003fa8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fac:	68f8      	ldr	r0, [r7, #12]
 8003fae:	f000 fb33 	bl	8004618 <I2C_TransferConfig>
 8003fb2:	e00f      	b.n	8003fd4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb8:	b29a      	uxth	r2, r3
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	8979      	ldrh	r1, [r7, #10]
 8003fc6:	4b4a      	ldr	r3, [pc, #296]	@ (80040f0 <HAL_I2C_Mem_Read+0x22c>)
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f000 fb22 	bl	8004618 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	9300      	str	r3, [sp, #0]
 8003fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fda:	2200      	movs	r2, #0
 8003fdc:	2104      	movs	r1, #4
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f000 f956 	bl	8004290 <I2C_WaitOnFlagUntilTimeout>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e07c      	b.n	80040e8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff8:	b2d2      	uxtb	r2, r2
 8003ffa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004000:	1c5a      	adds	r2, r3, #1
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800400a:	3b01      	subs	r3, #1
 800400c:	b29a      	uxth	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004016:	b29b      	uxth	r3, r3
 8004018:	3b01      	subs	r3, #1
 800401a:	b29a      	uxth	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004024:	b29b      	uxth	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d034      	beq.n	8004094 <HAL_I2C_Mem_Read+0x1d0>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800402e:	2b00      	cmp	r3, #0
 8004030:	d130      	bne.n	8004094 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	9300      	str	r3, [sp, #0]
 8004036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004038:	2200      	movs	r2, #0
 800403a:	2180      	movs	r1, #128	@ 0x80
 800403c:	68f8      	ldr	r0, [r7, #12]
 800403e:	f000 f927 	bl	8004290 <I2C_WaitOnFlagUntilTimeout>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e04d      	b.n	80040e8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004050:	b29b      	uxth	r3, r3
 8004052:	2bff      	cmp	r3, #255	@ 0xff
 8004054:	d90e      	bls.n	8004074 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2201      	movs	r2, #1
 800405a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004060:	b2da      	uxtb	r2, r3
 8004062:	8979      	ldrh	r1, [r7, #10]
 8004064:	2300      	movs	r3, #0
 8004066:	9300      	str	r3, [sp, #0]
 8004068:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800406c:	68f8      	ldr	r0, [r7, #12]
 800406e:	f000 fad3 	bl	8004618 <I2C_TransferConfig>
 8004072:	e00f      	b.n	8004094 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004078:	b29a      	uxth	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004082:	b2da      	uxtb	r2, r3
 8004084:	8979      	ldrh	r1, [r7, #10]
 8004086:	2300      	movs	r3, #0
 8004088:	9300      	str	r3, [sp, #0]
 800408a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f000 fac2 	bl	8004618 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004098:	b29b      	uxth	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d19a      	bne.n	8003fd4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f000 f994 	bl	80043d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d001      	beq.n	80040b2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e01a      	b.n	80040e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2220      	movs	r2, #32
 80040b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6859      	ldr	r1, [r3, #4]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	4b0b      	ldr	r3, [pc, #44]	@ (80040f4 <HAL_I2C_Mem_Read+0x230>)
 80040c6:	400b      	ands	r3, r1
 80040c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2220      	movs	r2, #32
 80040ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80040e2:	2300      	movs	r3, #0
 80040e4:	e000      	b.n	80040e8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80040e6:	2302      	movs	r3, #2
  }
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3718      	adds	r7, #24
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	80002400 	.word	0x80002400
 80040f4:	fe00e800 	.word	0xfe00e800

080040f8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af02      	add	r7, sp, #8
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	4608      	mov	r0, r1
 8004102:	4611      	mov	r1, r2
 8004104:	461a      	mov	r2, r3
 8004106:	4603      	mov	r3, r0
 8004108:	817b      	strh	r3, [r7, #10]
 800410a:	460b      	mov	r3, r1
 800410c:	813b      	strh	r3, [r7, #8]
 800410e:	4613      	mov	r3, r2
 8004110:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004112:	88fb      	ldrh	r3, [r7, #6]
 8004114:	b2da      	uxtb	r2, r3
 8004116:	8979      	ldrh	r1, [r7, #10]
 8004118:	4b20      	ldr	r3, [pc, #128]	@ (800419c <I2C_RequestMemoryWrite+0xa4>)
 800411a:	9300      	str	r3, [sp, #0]
 800411c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004120:	68f8      	ldr	r0, [r7, #12]
 8004122:	f000 fa79 	bl	8004618 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004126:	69fa      	ldr	r2, [r7, #28]
 8004128:	69b9      	ldr	r1, [r7, #24]
 800412a:	68f8      	ldr	r0, [r7, #12]
 800412c:	f000 f909 	bl	8004342 <I2C_WaitOnTXISFlagUntilTimeout>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d001      	beq.n	800413a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e02c      	b.n	8004194 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800413a:	88fb      	ldrh	r3, [r7, #6]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d105      	bne.n	800414c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004140:	893b      	ldrh	r3, [r7, #8]
 8004142:	b2da      	uxtb	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	629a      	str	r2, [r3, #40]	@ 0x28
 800414a:	e015      	b.n	8004178 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800414c:	893b      	ldrh	r3, [r7, #8]
 800414e:	0a1b      	lsrs	r3, r3, #8
 8004150:	b29b      	uxth	r3, r3
 8004152:	b2da      	uxtb	r2, r3
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800415a:	69fa      	ldr	r2, [r7, #28]
 800415c:	69b9      	ldr	r1, [r7, #24]
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 f8ef 	bl	8004342 <I2C_WaitOnTXISFlagUntilTimeout>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e012      	b.n	8004194 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800416e:	893b      	ldrh	r3, [r7, #8]
 8004170:	b2da      	uxtb	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	2200      	movs	r2, #0
 8004180:	2180      	movs	r1, #128	@ 0x80
 8004182:	68f8      	ldr	r0, [r7, #12]
 8004184:	f000 f884 	bl	8004290 <I2C_WaitOnFlagUntilTimeout>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d001      	beq.n	8004192 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e000      	b.n	8004194 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004192:	2300      	movs	r3, #0
}
 8004194:	4618      	mov	r0, r3
 8004196:	3710      	adds	r7, #16
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	80002000 	.word	0x80002000

080041a0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af02      	add	r7, sp, #8
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	4608      	mov	r0, r1
 80041aa:	4611      	mov	r1, r2
 80041ac:	461a      	mov	r2, r3
 80041ae:	4603      	mov	r3, r0
 80041b0:	817b      	strh	r3, [r7, #10]
 80041b2:	460b      	mov	r3, r1
 80041b4:	813b      	strh	r3, [r7, #8]
 80041b6:	4613      	mov	r3, r2
 80041b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80041ba:	88fb      	ldrh	r3, [r7, #6]
 80041bc:	b2da      	uxtb	r2, r3
 80041be:	8979      	ldrh	r1, [r7, #10]
 80041c0:	4b20      	ldr	r3, [pc, #128]	@ (8004244 <I2C_RequestMemoryRead+0xa4>)
 80041c2:	9300      	str	r3, [sp, #0]
 80041c4:	2300      	movs	r3, #0
 80041c6:	68f8      	ldr	r0, [r7, #12]
 80041c8:	f000 fa26 	bl	8004618 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041cc:	69fa      	ldr	r2, [r7, #28]
 80041ce:	69b9      	ldr	r1, [r7, #24]
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f000 f8b6 	bl	8004342 <I2C_WaitOnTXISFlagUntilTimeout>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e02c      	b.n	800423a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041e0:	88fb      	ldrh	r3, [r7, #6]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d105      	bne.n	80041f2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80041e6:	893b      	ldrh	r3, [r7, #8]
 80041e8:	b2da      	uxtb	r2, r3
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80041f0:	e015      	b.n	800421e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80041f2:	893b      	ldrh	r3, [r7, #8]
 80041f4:	0a1b      	lsrs	r3, r3, #8
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004200:	69fa      	ldr	r2, [r7, #28]
 8004202:	69b9      	ldr	r1, [r7, #24]
 8004204:	68f8      	ldr	r0, [r7, #12]
 8004206:	f000 f89c 	bl	8004342 <I2C_WaitOnTXISFlagUntilTimeout>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d001      	beq.n	8004214 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e012      	b.n	800423a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004214:	893b      	ldrh	r3, [r7, #8]
 8004216:	b2da      	uxtb	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	2200      	movs	r2, #0
 8004226:	2140      	movs	r1, #64	@ 0x40
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 f831 	bl	8004290 <I2C_WaitOnFlagUntilTimeout>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e000      	b.n	800423a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	80002000 	.word	0x80002000

08004248 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	2b02      	cmp	r3, #2
 800425c:	d103      	bne.n	8004266 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2200      	movs	r2, #0
 8004264:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	2b01      	cmp	r3, #1
 8004272:	d007      	beq.n	8004284 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	699a      	ldr	r2, [r3, #24]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0201 	orr.w	r2, r2, #1
 8004282:	619a      	str	r2, [r3, #24]
  }
}
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	603b      	str	r3, [r7, #0]
 800429c:	4613      	mov	r3, r2
 800429e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042a0:	e03b      	b.n	800431a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042a2:	69ba      	ldr	r2, [r7, #24]
 80042a4:	6839      	ldr	r1, [r7, #0]
 80042a6:	68f8      	ldr	r0, [r7, #12]
 80042a8:	f000 f8d6 	bl	8004458 <I2C_IsErrorOccurred>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e041      	b.n	800433a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042bc:	d02d      	beq.n	800431a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042be:	f7ff f89b 	bl	80033f8 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	683a      	ldr	r2, [r7, #0]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d302      	bcc.n	80042d4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d122      	bne.n	800431a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	699a      	ldr	r2, [r3, #24]
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	4013      	ands	r3, r2
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	bf0c      	ite	eq
 80042e4:	2301      	moveq	r3, #1
 80042e6:	2300      	movne	r3, #0
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	461a      	mov	r2, r3
 80042ec:	79fb      	ldrb	r3, [r7, #7]
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d113      	bne.n	800431a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f6:	f043 0220 	orr.w	r2, r3, #32
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2220      	movs	r2, #32
 8004302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e00f      	b.n	800433a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	699a      	ldr	r2, [r3, #24]
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	4013      	ands	r3, r2
 8004324:	68ba      	ldr	r2, [r7, #8]
 8004326:	429a      	cmp	r2, r3
 8004328:	bf0c      	ite	eq
 800432a:	2301      	moveq	r3, #1
 800432c:	2300      	movne	r3, #0
 800432e:	b2db      	uxtb	r3, r3
 8004330:	461a      	mov	r2, r3
 8004332:	79fb      	ldrb	r3, [r7, #7]
 8004334:	429a      	cmp	r2, r3
 8004336:	d0b4      	beq.n	80042a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}

08004342 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b084      	sub	sp, #16
 8004346:	af00      	add	r7, sp, #0
 8004348:	60f8      	str	r0, [r7, #12]
 800434a:	60b9      	str	r1, [r7, #8]
 800434c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800434e:	e033      	b.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	68b9      	ldr	r1, [r7, #8]
 8004354:	68f8      	ldr	r0, [r7, #12]
 8004356:	f000 f87f 	bl	8004458 <I2C_IsErrorOccurred>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d001      	beq.n	8004364 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e031      	b.n	80043c8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800436a:	d025      	beq.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800436c:	f7ff f844 	bl	80033f8 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	429a      	cmp	r2, r3
 800437a:	d302      	bcc.n	8004382 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d11a      	bne.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	f003 0302 	and.w	r3, r3, #2
 800438c:	2b02      	cmp	r3, #2
 800438e:	d013      	beq.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004394:	f043 0220 	orr.w	r2, r3, #32
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2220      	movs	r2, #32
 80043a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e007      	b.n	80043c8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d1c4      	bne.n	8004350 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043dc:	e02f      	b.n	800443e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	68b9      	ldr	r1, [r7, #8]
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f000 f838 	bl	8004458 <I2C_IsErrorOccurred>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e02d      	b.n	800444e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043f2:	f7ff f801 	bl	80033f8 <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d302      	bcc.n	8004408 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d11a      	bne.n	800443e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	f003 0320 	and.w	r3, r3, #32
 8004412:	2b20      	cmp	r3, #32
 8004414:	d013      	beq.n	800443e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800441a:	f043 0220 	orr.w	r2, r3, #32
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2220      	movs	r2, #32
 8004426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e007      	b.n	800444e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	f003 0320 	and.w	r3, r3, #32
 8004448:	2b20      	cmp	r3, #32
 800444a:	d1c8      	bne.n	80043de <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3710      	adds	r7, #16
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
	...

08004458 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b08a      	sub	sp, #40	@ 0x28
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004464:	2300      	movs	r3, #0
 8004466:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004472:	2300      	movs	r3, #0
 8004474:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	f003 0310 	and.w	r3, r3, #16
 8004480:	2b00      	cmp	r3, #0
 8004482:	d068      	beq.n	8004556 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2210      	movs	r2, #16
 800448a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800448c:	e049      	b.n	8004522 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004494:	d045      	beq.n	8004522 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004496:	f7fe ffaf 	bl	80033f8 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d302      	bcc.n	80044ac <I2C_IsErrorOccurred+0x54>
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d13a      	bne.n	8004522 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044b6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80044be:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	699b      	ldr	r3, [r3, #24]
 80044c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044ce:	d121      	bne.n	8004514 <I2C_IsErrorOccurred+0xbc>
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044d6:	d01d      	beq.n	8004514 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80044d8:	7cfb      	ldrb	r3, [r7, #19]
 80044da:	2b20      	cmp	r3, #32
 80044dc:	d01a      	beq.n	8004514 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	685a      	ldr	r2, [r3, #4]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044ec:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80044ee:	f7fe ff83 	bl	80033f8 <HAL_GetTick>
 80044f2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044f4:	e00e      	b.n	8004514 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80044f6:	f7fe ff7f 	bl	80033f8 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b19      	cmp	r3, #25
 8004502:	d907      	bls.n	8004514 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004504:	6a3b      	ldr	r3, [r7, #32]
 8004506:	f043 0320 	orr.w	r3, r3, #32
 800450a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004512:	e006      	b.n	8004522 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	f003 0320 	and.w	r3, r3, #32
 800451e:	2b20      	cmp	r3, #32
 8004520:	d1e9      	bne.n	80044f6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	699b      	ldr	r3, [r3, #24]
 8004528:	f003 0320 	and.w	r3, r3, #32
 800452c:	2b20      	cmp	r3, #32
 800452e:	d003      	beq.n	8004538 <I2C_IsErrorOccurred+0xe0>
 8004530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004534:	2b00      	cmp	r3, #0
 8004536:	d0aa      	beq.n	800448e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004538:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800453c:	2b00      	cmp	r3, #0
 800453e:	d103      	bne.n	8004548 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2220      	movs	r2, #32
 8004546:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004548:	6a3b      	ldr	r3, [r7, #32]
 800454a:	f043 0304 	orr.w	r3, r3, #4
 800454e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	699b      	ldr	r3, [r3, #24]
 800455c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00b      	beq.n	8004580 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004568:	6a3b      	ldr	r3, [r7, #32]
 800456a:	f043 0301 	orr.w	r3, r3, #1
 800456e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004578:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00b      	beq.n	80045a2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800458a:	6a3b      	ldr	r3, [r7, #32]
 800458c:	f043 0308 	orr.w	r3, r3, #8
 8004590:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800459a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00b      	beq.n	80045c4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80045ac:	6a3b      	ldr	r3, [r7, #32]
 80045ae:	f043 0302 	orr.w	r3, r3, #2
 80045b2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80045c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d01c      	beq.n	8004606 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80045cc:	68f8      	ldr	r0, [r7, #12]
 80045ce:	f7ff fe3b 	bl	8004248 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6859      	ldr	r1, [r3, #4]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	4b0d      	ldr	r3, [pc, #52]	@ (8004614 <I2C_IsErrorOccurred+0x1bc>)
 80045de:	400b      	ands	r3, r1
 80045e0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045e6:	6a3b      	ldr	r3, [r7, #32]
 80045e8:	431a      	orrs	r2, r3
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2220      	movs	r2, #32
 80045f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004606:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800460a:	4618      	mov	r0, r3
 800460c:	3728      	adds	r7, #40	@ 0x28
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	fe00e800 	.word	0xfe00e800

08004618 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004618:	b480      	push	{r7}
 800461a:	b087      	sub	sp, #28
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	607b      	str	r3, [r7, #4]
 8004622:	460b      	mov	r3, r1
 8004624:	817b      	strh	r3, [r7, #10]
 8004626:	4613      	mov	r3, r2
 8004628:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800462a:	897b      	ldrh	r3, [r7, #10]
 800462c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004630:	7a7b      	ldrb	r3, [r7, #9]
 8004632:	041b      	lsls	r3, r3, #16
 8004634:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004638:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800463e:	6a3b      	ldr	r3, [r7, #32]
 8004640:	4313      	orrs	r3, r2
 8004642:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004646:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	685a      	ldr	r2, [r3, #4]
 800464e:	6a3b      	ldr	r3, [r7, #32]
 8004650:	0d5b      	lsrs	r3, r3, #21
 8004652:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004656:	4b08      	ldr	r3, [pc, #32]	@ (8004678 <I2C_TransferConfig+0x60>)
 8004658:	430b      	orrs	r3, r1
 800465a:	43db      	mvns	r3, r3
 800465c:	ea02 0103 	and.w	r1, r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	430a      	orrs	r2, r1
 8004668:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800466a:	bf00      	nop
 800466c:	371c      	adds	r7, #28
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	03ff63ff 	.word	0x03ff63ff

0800467c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b20      	cmp	r3, #32
 8004690:	d138      	bne.n	8004704 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004698:	2b01      	cmp	r3, #1
 800469a:	d101      	bne.n	80046a0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800469c:	2302      	movs	r3, #2
 800469e:	e032      	b.n	8004706 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2224      	movs	r2, #36	@ 0x24
 80046ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f022 0201 	bic.w	r2, r2, #1
 80046be:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80046ce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	6819      	ldr	r1, [r3, #0]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	683a      	ldr	r2, [r7, #0]
 80046dc:	430a      	orrs	r2, r1
 80046de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f042 0201 	orr.w	r2, r2, #1
 80046ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2220      	movs	r2, #32
 80046f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004700:	2300      	movs	r3, #0
 8004702:	e000      	b.n	8004706 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004704:	2302      	movs	r3, #2
  }
}
 8004706:	4618      	mov	r0, r3
 8004708:	370c      	adds	r7, #12
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
	...

08004714 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004714:	b480      	push	{r7}
 8004716:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004718:	4b04      	ldr	r3, [pc, #16]	@ (800472c <HAL_PWREx_GetVoltageRange+0x18>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004720:	4618      	mov	r0, r3
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	40007000 	.word	0x40007000

08004730 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b088      	sub	sp, #32
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d101      	bne.n	8004742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e3ca      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004742:	4b97      	ldr	r3, [pc, #604]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f003 030c 	and.w	r3, r3, #12
 800474a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800474c:	4b94      	ldr	r3, [pc, #592]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	f003 0303 	and.w	r3, r3, #3
 8004754:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0310 	and.w	r3, r3, #16
 800475e:	2b00      	cmp	r3, #0
 8004760:	f000 80e4 	beq.w	800492c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004764:	69bb      	ldr	r3, [r7, #24]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d007      	beq.n	800477a <HAL_RCC_OscConfig+0x4a>
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	2b0c      	cmp	r3, #12
 800476e:	f040 808b 	bne.w	8004888 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	2b01      	cmp	r3, #1
 8004776:	f040 8087 	bne.w	8004888 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800477a:	4b89      	ldr	r3, [pc, #548]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0302 	and.w	r3, r3, #2
 8004782:	2b00      	cmp	r3, #0
 8004784:	d005      	beq.n	8004792 <HAL_RCC_OscConfig+0x62>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	699b      	ldr	r3, [r3, #24]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e3a2      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a1a      	ldr	r2, [r3, #32]
 8004796:	4b82      	ldr	r3, [pc, #520]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0308 	and.w	r3, r3, #8
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d004      	beq.n	80047ac <HAL_RCC_OscConfig+0x7c>
 80047a2:	4b7f      	ldr	r3, [pc, #508]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047aa:	e005      	b.n	80047b8 <HAL_RCC_OscConfig+0x88>
 80047ac:	4b7c      	ldr	r3, [pc, #496]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80047ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047b2:	091b      	lsrs	r3, r3, #4
 80047b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d223      	bcs.n	8004804 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6a1b      	ldr	r3, [r3, #32]
 80047c0:	4618      	mov	r0, r3
 80047c2:	f000 fd55 	bl	8005270 <RCC_SetFlashLatencyFromMSIRange>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d001      	beq.n	80047d0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e383      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047d0:	4b73      	ldr	r3, [pc, #460]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a72      	ldr	r2, [pc, #456]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80047d6:	f043 0308 	orr.w	r3, r3, #8
 80047da:	6013      	str	r3, [r2, #0]
 80047dc:	4b70      	ldr	r3, [pc, #448]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a1b      	ldr	r3, [r3, #32]
 80047e8:	496d      	ldr	r1, [pc, #436]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80047ee:	4b6c      	ldr	r3, [pc, #432]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	69db      	ldr	r3, [r3, #28]
 80047fa:	021b      	lsls	r3, r3, #8
 80047fc:	4968      	ldr	r1, [pc, #416]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	604b      	str	r3, [r1, #4]
 8004802:	e025      	b.n	8004850 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004804:	4b66      	ldr	r3, [pc, #408]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a65      	ldr	r2, [pc, #404]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 800480a:	f043 0308 	orr.w	r3, r3, #8
 800480e:	6013      	str	r3, [r2, #0]
 8004810:	4b63      	ldr	r3, [pc, #396]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a1b      	ldr	r3, [r3, #32]
 800481c:	4960      	ldr	r1, [pc, #384]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 800481e:	4313      	orrs	r3, r2
 8004820:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004822:	4b5f      	ldr	r3, [pc, #380]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	69db      	ldr	r3, [r3, #28]
 800482e:	021b      	lsls	r3, r3, #8
 8004830:	495b      	ldr	r1, [pc, #364]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004832:	4313      	orrs	r3, r2
 8004834:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d109      	bne.n	8004850 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a1b      	ldr	r3, [r3, #32]
 8004840:	4618      	mov	r0, r3
 8004842:	f000 fd15 	bl	8005270 <RCC_SetFlashLatencyFromMSIRange>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d001      	beq.n	8004850 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e343      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004850:	f000 fc4a 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 8004854:	4602      	mov	r2, r0
 8004856:	4b52      	ldr	r3, [pc, #328]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	091b      	lsrs	r3, r3, #4
 800485c:	f003 030f 	and.w	r3, r3, #15
 8004860:	4950      	ldr	r1, [pc, #320]	@ (80049a4 <HAL_RCC_OscConfig+0x274>)
 8004862:	5ccb      	ldrb	r3, [r1, r3]
 8004864:	f003 031f 	and.w	r3, r3, #31
 8004868:	fa22 f303 	lsr.w	r3, r2, r3
 800486c:	4a4e      	ldr	r2, [pc, #312]	@ (80049a8 <HAL_RCC_OscConfig+0x278>)
 800486e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004870:	4b4e      	ldr	r3, [pc, #312]	@ (80049ac <HAL_RCC_OscConfig+0x27c>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4618      	mov	r0, r3
 8004876:	f7fe fd6f 	bl	8003358 <HAL_InitTick>
 800487a:	4603      	mov	r3, r0
 800487c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800487e:	7bfb      	ldrb	r3, [r7, #15]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d052      	beq.n	800492a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004884:	7bfb      	ldrb	r3, [r7, #15]
 8004886:	e327      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	699b      	ldr	r3, [r3, #24]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d032      	beq.n	80048f6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004890:	4b43      	ldr	r3, [pc, #268]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a42      	ldr	r2, [pc, #264]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004896:	f043 0301 	orr.w	r3, r3, #1
 800489a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800489c:	f7fe fdac 	bl	80033f8 <HAL_GetTick>
 80048a0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048a2:	e008      	b.n	80048b6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80048a4:	f7fe fda8 	bl	80033f8 <HAL_GetTick>
 80048a8:	4602      	mov	r2, r0
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d901      	bls.n	80048b6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80048b2:	2303      	movs	r3, #3
 80048b4:	e310      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048b6:	4b3a      	ldr	r3, [pc, #232]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d0f0      	beq.n	80048a4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048c2:	4b37      	ldr	r3, [pc, #220]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a36      	ldr	r2, [pc, #216]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80048c8:	f043 0308 	orr.w	r3, r3, #8
 80048cc:	6013      	str	r3, [r2, #0]
 80048ce:	4b34      	ldr	r3, [pc, #208]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	4931      	ldr	r1, [pc, #196]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048e0:	4b2f      	ldr	r3, [pc, #188]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	69db      	ldr	r3, [r3, #28]
 80048ec:	021b      	lsls	r3, r3, #8
 80048ee:	492c      	ldr	r1, [pc, #176]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	604b      	str	r3, [r1, #4]
 80048f4:	e01a      	b.n	800492c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80048f6:	4b2a      	ldr	r3, [pc, #168]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a29      	ldr	r2, [pc, #164]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 80048fc:	f023 0301 	bic.w	r3, r3, #1
 8004900:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004902:	f7fe fd79 	bl	80033f8 <HAL_GetTick>
 8004906:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004908:	e008      	b.n	800491c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800490a:	f7fe fd75 	bl	80033f8 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	2b02      	cmp	r3, #2
 8004916:	d901      	bls.n	800491c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004918:	2303      	movs	r3, #3
 800491a:	e2dd      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800491c:	4b20      	ldr	r3, [pc, #128]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0302 	and.w	r3, r3, #2
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1f0      	bne.n	800490a <HAL_RCC_OscConfig+0x1da>
 8004928:	e000      	b.n	800492c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800492a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	2b00      	cmp	r3, #0
 8004936:	d074      	beq.n	8004a22 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	2b08      	cmp	r3, #8
 800493c:	d005      	beq.n	800494a <HAL_RCC_OscConfig+0x21a>
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	2b0c      	cmp	r3, #12
 8004942:	d10e      	bne.n	8004962 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	2b03      	cmp	r3, #3
 8004948:	d10b      	bne.n	8004962 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800494a:	4b15      	ldr	r3, [pc, #84]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d064      	beq.n	8004a20 <HAL_RCC_OscConfig+0x2f0>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d160      	bne.n	8004a20 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e2ba      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800496a:	d106      	bne.n	800497a <HAL_RCC_OscConfig+0x24a>
 800496c:	4b0c      	ldr	r3, [pc, #48]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a0b      	ldr	r2, [pc, #44]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004972:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004976:	6013      	str	r3, [r2, #0]
 8004978:	e026      	b.n	80049c8 <HAL_RCC_OscConfig+0x298>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004982:	d115      	bne.n	80049b0 <HAL_RCC_OscConfig+0x280>
 8004984:	4b06      	ldr	r3, [pc, #24]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a05      	ldr	r2, [pc, #20]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 800498a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800498e:	6013      	str	r3, [r2, #0]
 8004990:	4b03      	ldr	r3, [pc, #12]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a02      	ldr	r2, [pc, #8]	@ (80049a0 <HAL_RCC_OscConfig+0x270>)
 8004996:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800499a:	6013      	str	r3, [r2, #0]
 800499c:	e014      	b.n	80049c8 <HAL_RCC_OscConfig+0x298>
 800499e:	bf00      	nop
 80049a0:	40021000 	.word	0x40021000
 80049a4:	0800cdf0 	.word	0x0800cdf0
 80049a8:	20000048 	.word	0x20000048
 80049ac:	2000004c 	.word	0x2000004c
 80049b0:	4ba0      	ldr	r3, [pc, #640]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a9f      	ldr	r2, [pc, #636]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 80049b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049ba:	6013      	str	r3, [r2, #0]
 80049bc:	4b9d      	ldr	r3, [pc, #628]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a9c      	ldr	r2, [pc, #624]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 80049c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d013      	beq.n	80049f8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049d0:	f7fe fd12 	bl	80033f8 <HAL_GetTick>
 80049d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049d6:	e008      	b.n	80049ea <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049d8:	f7fe fd0e 	bl	80033f8 <HAL_GetTick>
 80049dc:	4602      	mov	r2, r0
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	2b64      	cmp	r3, #100	@ 0x64
 80049e4:	d901      	bls.n	80049ea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e276      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049ea:	4b92      	ldr	r3, [pc, #584]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d0f0      	beq.n	80049d8 <HAL_RCC_OscConfig+0x2a8>
 80049f6:	e014      	b.n	8004a22 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f8:	f7fe fcfe 	bl	80033f8 <HAL_GetTick>
 80049fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049fe:	e008      	b.n	8004a12 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a00:	f7fe fcfa 	bl	80033f8 <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	2b64      	cmp	r3, #100	@ 0x64
 8004a0c:	d901      	bls.n	8004a12 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e262      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a12:	4b88      	ldr	r3, [pc, #544]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1f0      	bne.n	8004a00 <HAL_RCC_OscConfig+0x2d0>
 8004a1e:	e000      	b.n	8004a22 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0302 	and.w	r3, r3, #2
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d060      	beq.n	8004af0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	2b04      	cmp	r3, #4
 8004a32:	d005      	beq.n	8004a40 <HAL_RCC_OscConfig+0x310>
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	2b0c      	cmp	r3, #12
 8004a38:	d119      	bne.n	8004a6e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d116      	bne.n	8004a6e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a40:	4b7c      	ldr	r3, [pc, #496]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d005      	beq.n	8004a58 <HAL_RCC_OscConfig+0x328>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d101      	bne.n	8004a58 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e23f      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a58:	4b76      	ldr	r3, [pc, #472]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	061b      	lsls	r3, r3, #24
 8004a66:	4973      	ldr	r1, [pc, #460]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a6c:	e040      	b.n	8004af0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d023      	beq.n	8004abe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a76:	4b6f      	ldr	r3, [pc, #444]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a6e      	ldr	r2, [pc, #440]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004a7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a82:	f7fe fcb9 	bl	80033f8 <HAL_GetTick>
 8004a86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a88:	e008      	b.n	8004a9c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a8a:	f7fe fcb5 	bl	80033f8 <HAL_GetTick>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	2b02      	cmp	r3, #2
 8004a96:	d901      	bls.n	8004a9c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e21d      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a9c:	4b65      	ldr	r3, [pc, #404]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d0f0      	beq.n	8004a8a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aa8:	4b62      	ldr	r3, [pc, #392]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	691b      	ldr	r3, [r3, #16]
 8004ab4:	061b      	lsls	r3, r3, #24
 8004ab6:	495f      	ldr	r1, [pc, #380]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	604b      	str	r3, [r1, #4]
 8004abc:	e018      	b.n	8004af0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004abe:	4b5d      	ldr	r3, [pc, #372]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a5c      	ldr	r2, [pc, #368]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004ac4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aca:	f7fe fc95 	bl	80033f8 <HAL_GetTick>
 8004ace:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ad0:	e008      	b.n	8004ae4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ad2:	f7fe fc91 	bl	80033f8 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d901      	bls.n	8004ae4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e1f9      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ae4:	4b53      	ldr	r3, [pc, #332]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d1f0      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0308 	and.w	r3, r3, #8
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d03c      	beq.n	8004b76 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	695b      	ldr	r3, [r3, #20]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d01c      	beq.n	8004b3e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b04:	4b4b      	ldr	r3, [pc, #300]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b0a:	4a4a      	ldr	r2, [pc, #296]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004b0c:	f043 0301 	orr.w	r3, r3, #1
 8004b10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b14:	f7fe fc70 	bl	80033f8 <HAL_GetTick>
 8004b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b1a:	e008      	b.n	8004b2e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b1c:	f7fe fc6c 	bl	80033f8 <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d901      	bls.n	8004b2e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e1d4      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b2e:	4b41      	ldr	r3, [pc, #260]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004b30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b34:	f003 0302 	and.w	r3, r3, #2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d0ef      	beq.n	8004b1c <HAL_RCC_OscConfig+0x3ec>
 8004b3c:	e01b      	b.n	8004b76 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b3e:	4b3d      	ldr	r3, [pc, #244]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004b40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b44:	4a3b      	ldr	r2, [pc, #236]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004b46:	f023 0301 	bic.w	r3, r3, #1
 8004b4a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b4e:	f7fe fc53 	bl	80033f8 <HAL_GetTick>
 8004b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b54:	e008      	b.n	8004b68 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b56:	f7fe fc4f 	bl	80033f8 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d901      	bls.n	8004b68 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e1b7      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b68:	4b32      	ldr	r3, [pc, #200]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004b6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1ef      	bne.n	8004b56 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0304 	and.w	r3, r3, #4
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	f000 80a6 	beq.w	8004cd0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b84:	2300      	movs	r3, #0
 8004b86:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004b88:	4b2a      	ldr	r3, [pc, #168]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d10d      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b94:	4b27      	ldr	r3, [pc, #156]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b98:	4a26      	ldr	r2, [pc, #152]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004b9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ba0:	4b24      	ldr	r3, [pc, #144]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ba8:	60bb      	str	r3, [r7, #8]
 8004baa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bac:	2301      	movs	r3, #1
 8004bae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bb0:	4b21      	ldr	r3, [pc, #132]	@ (8004c38 <HAL_RCC_OscConfig+0x508>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d118      	bne.n	8004bee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bbc:	4b1e      	ldr	r3, [pc, #120]	@ (8004c38 <HAL_RCC_OscConfig+0x508>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a1d      	ldr	r2, [pc, #116]	@ (8004c38 <HAL_RCC_OscConfig+0x508>)
 8004bc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bc6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bc8:	f7fe fc16 	bl	80033f8 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bd0:	f7fe fc12 	bl	80033f8 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e17a      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004be2:	4b15      	ldr	r3, [pc, #84]	@ (8004c38 <HAL_RCC_OscConfig+0x508>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d0f0      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d108      	bne.n	8004c08 <HAL_RCC_OscConfig+0x4d8>
 8004bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004bfe:	f043 0301 	orr.w	r3, r3, #1
 8004c02:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c06:	e029      	b.n	8004c5c <HAL_RCC_OscConfig+0x52c>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	2b05      	cmp	r3, #5
 8004c0e:	d115      	bne.n	8004c3c <HAL_RCC_OscConfig+0x50c>
 8004c10:	4b08      	ldr	r3, [pc, #32]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c16:	4a07      	ldr	r2, [pc, #28]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004c18:	f043 0304 	orr.w	r3, r3, #4
 8004c1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c20:	4b04      	ldr	r3, [pc, #16]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c26:	4a03      	ldr	r2, [pc, #12]	@ (8004c34 <HAL_RCC_OscConfig+0x504>)
 8004c28:	f043 0301 	orr.w	r3, r3, #1
 8004c2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c30:	e014      	b.n	8004c5c <HAL_RCC_OscConfig+0x52c>
 8004c32:	bf00      	nop
 8004c34:	40021000 	.word	0x40021000
 8004c38:	40007000 	.word	0x40007000
 8004c3c:	4b9c      	ldr	r3, [pc, #624]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c42:	4a9b      	ldr	r2, [pc, #620]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004c44:	f023 0301 	bic.w	r3, r3, #1
 8004c48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c4c:	4b98      	ldr	r3, [pc, #608]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c52:	4a97      	ldr	r2, [pc, #604]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004c54:	f023 0304 	bic.w	r3, r3, #4
 8004c58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d016      	beq.n	8004c92 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c64:	f7fe fbc8 	bl	80033f8 <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c6a:	e00a      	b.n	8004c82 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c6c:	f7fe fbc4 	bl	80033f8 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d901      	bls.n	8004c82 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e12a      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c82:	4b8b      	ldr	r3, [pc, #556]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c88:	f003 0302 	and.w	r3, r3, #2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0ed      	beq.n	8004c6c <HAL_RCC_OscConfig+0x53c>
 8004c90:	e015      	b.n	8004cbe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c92:	f7fe fbb1 	bl	80033f8 <HAL_GetTick>
 8004c96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c98:	e00a      	b.n	8004cb0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c9a:	f7fe fbad 	bl	80033f8 <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e113      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cb0:	4b7f      	ldr	r3, [pc, #508]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1ed      	bne.n	8004c9a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cbe:	7ffb      	ldrb	r3, [r7, #31]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d105      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cc4:	4b7a      	ldr	r3, [pc, #488]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cc8:	4a79      	ldr	r2, [pc, #484]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004cca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cce:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f000 80fe 	beq.w	8004ed6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	f040 80d0 	bne.w	8004e84 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ce4:	4b72      	ldr	r3, [pc, #456]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	f003 0203 	and.w	r2, r3, #3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d130      	bne.n	8004d5a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d02:	3b01      	subs	r3, #1
 8004d04:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d127      	bne.n	8004d5a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d14:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d11f      	bne.n	8004d5a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d24:	2a07      	cmp	r2, #7
 8004d26:	bf14      	ite	ne
 8004d28:	2201      	movne	r2, #1
 8004d2a:	2200      	moveq	r2, #0
 8004d2c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d113      	bne.n	8004d5a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d3c:	085b      	lsrs	r3, r3, #1
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d109      	bne.n	8004d5a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d50:	085b      	lsrs	r3, r3, #1
 8004d52:	3b01      	subs	r3, #1
 8004d54:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d06e      	beq.n	8004e38 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	2b0c      	cmp	r3, #12
 8004d5e:	d069      	beq.n	8004e34 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004d60:	4b53      	ldr	r3, [pc, #332]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d105      	bne.n	8004d78 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004d6c:	4b50      	ldr	r3, [pc, #320]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d001      	beq.n	8004d7c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e0ad      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004d7c:	4b4c      	ldr	r3, [pc, #304]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a4b      	ldr	r2, [pc, #300]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004d82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d86:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d88:	f7fe fb36 	bl	80033f8 <HAL_GetTick>
 8004d8c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d8e:	e008      	b.n	8004da2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d90:	f7fe fb32 	bl	80033f8 <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e09a      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004da2:	4b43      	ldr	r3, [pc, #268]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1f0      	bne.n	8004d90 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dae:	4b40      	ldr	r3, [pc, #256]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004db0:	68da      	ldr	r2, [r3, #12]
 8004db2:	4b40      	ldr	r3, [pc, #256]	@ (8004eb4 <HAL_RCC_OscConfig+0x784>)
 8004db4:	4013      	ands	r3, r2
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004dbe:	3a01      	subs	r2, #1
 8004dc0:	0112      	lsls	r2, r2, #4
 8004dc2:	4311      	orrs	r1, r2
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004dc8:	0212      	lsls	r2, r2, #8
 8004dca:	4311      	orrs	r1, r2
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004dd0:	0852      	lsrs	r2, r2, #1
 8004dd2:	3a01      	subs	r2, #1
 8004dd4:	0552      	lsls	r2, r2, #21
 8004dd6:	4311      	orrs	r1, r2
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004ddc:	0852      	lsrs	r2, r2, #1
 8004dde:	3a01      	subs	r2, #1
 8004de0:	0652      	lsls	r2, r2, #25
 8004de2:	4311      	orrs	r1, r2
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004de8:	0912      	lsrs	r2, r2, #4
 8004dea:	0452      	lsls	r2, r2, #17
 8004dec:	430a      	orrs	r2, r1
 8004dee:	4930      	ldr	r1, [pc, #192]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004df0:	4313      	orrs	r3, r2
 8004df2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004df4:	4b2e      	ldr	r3, [pc, #184]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a2d      	ldr	r2, [pc, #180]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004dfa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dfe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e00:	4b2b      	ldr	r3, [pc, #172]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	4a2a      	ldr	r2, [pc, #168]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004e06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e0a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e0c:	f7fe faf4 	bl	80033f8 <HAL_GetTick>
 8004e10:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e12:	e008      	b.n	8004e26 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e14:	f7fe faf0 	bl	80033f8 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	2b02      	cmp	r3, #2
 8004e20:	d901      	bls.n	8004e26 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e058      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e26:	4b22      	ldr	r3, [pc, #136]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d0f0      	beq.n	8004e14 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e32:	e050      	b.n	8004ed6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e04f      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e38:	4b1d      	ldr	r3, [pc, #116]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d148      	bne.n	8004ed6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004e44:	4b1a      	ldr	r3, [pc, #104]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a19      	ldr	r2, [pc, #100]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004e4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e4e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e50:	4b17      	ldr	r3, [pc, #92]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	4a16      	ldr	r2, [pc, #88]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004e56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e5a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e5c:	f7fe facc 	bl	80033f8 <HAL_GetTick>
 8004e60:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e62:	e008      	b.n	8004e76 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e64:	f7fe fac8 	bl	80033f8 <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d901      	bls.n	8004e76 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004e72:	2303      	movs	r3, #3
 8004e74:	e030      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e76:	4b0e      	ldr	r3, [pc, #56]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d0f0      	beq.n	8004e64 <HAL_RCC_OscConfig+0x734>
 8004e82:	e028      	b.n	8004ed6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	2b0c      	cmp	r3, #12
 8004e88:	d023      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e8a:	4b09      	ldr	r3, [pc, #36]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a08      	ldr	r2, [pc, #32]	@ (8004eb0 <HAL_RCC_OscConfig+0x780>)
 8004e90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e96:	f7fe faaf 	bl	80033f8 <HAL_GetTick>
 8004e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e9c:	e00c      	b.n	8004eb8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e9e:	f7fe faab 	bl	80033f8 <HAL_GetTick>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	d905      	bls.n	8004eb8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004eac:	2303      	movs	r3, #3
 8004eae:	e013      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
 8004eb0:	40021000 	.word	0x40021000
 8004eb4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004eb8:	4b09      	ldr	r3, [pc, #36]	@ (8004ee0 <HAL_RCC_OscConfig+0x7b0>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d1ec      	bne.n	8004e9e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004ec4:	4b06      	ldr	r3, [pc, #24]	@ (8004ee0 <HAL_RCC_OscConfig+0x7b0>)
 8004ec6:	68da      	ldr	r2, [r3, #12]
 8004ec8:	4905      	ldr	r1, [pc, #20]	@ (8004ee0 <HAL_RCC_OscConfig+0x7b0>)
 8004eca:	4b06      	ldr	r3, [pc, #24]	@ (8004ee4 <HAL_RCC_OscConfig+0x7b4>)
 8004ecc:	4013      	ands	r3, r2
 8004ece:	60cb      	str	r3, [r1, #12]
 8004ed0:	e001      	b.n	8004ed6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e000      	b.n	8004ed8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004ed6:	2300      	movs	r3, #0
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3720      	adds	r7, #32
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	40021000 	.word	0x40021000
 8004ee4:	feeefffc 	.word	0xfeeefffc

08004ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d101      	bne.n	8004efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e0e7      	b.n	80050cc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004efc:	4b75      	ldr	r3, [pc, #468]	@ (80050d4 <HAL_RCC_ClockConfig+0x1ec>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0307 	and.w	r3, r3, #7
 8004f04:	683a      	ldr	r2, [r7, #0]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d910      	bls.n	8004f2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f0a:	4b72      	ldr	r3, [pc, #456]	@ (80050d4 <HAL_RCC_ClockConfig+0x1ec>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f023 0207 	bic.w	r2, r3, #7
 8004f12:	4970      	ldr	r1, [pc, #448]	@ (80050d4 <HAL_RCC_ClockConfig+0x1ec>)
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f1a:	4b6e      	ldr	r3, [pc, #440]	@ (80050d4 <HAL_RCC_ClockConfig+0x1ec>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0307 	and.w	r3, r3, #7
 8004f22:	683a      	ldr	r2, [r7, #0]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d001      	beq.n	8004f2c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e0cf      	b.n	80050cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0302 	and.w	r3, r3, #2
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d010      	beq.n	8004f5a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	689a      	ldr	r2, [r3, #8]
 8004f3c:	4b66      	ldr	r3, [pc, #408]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d908      	bls.n	8004f5a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f48:	4b63      	ldr	r3, [pc, #396]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	4960      	ldr	r1, [pc, #384]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d04c      	beq.n	8005000 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2b03      	cmp	r3, #3
 8004f6c:	d107      	bne.n	8004f7e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f6e:	4b5a      	ldr	r3, [pc, #360]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d121      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e0a6      	b.n	80050cc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	d107      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f86:	4b54      	ldr	r3, [pc, #336]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d115      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e09a      	b.n	80050cc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d107      	bne.n	8004fae <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f9e:	4b4e      	ldr	r3, [pc, #312]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0302 	and.w	r3, r3, #2
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d109      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e08e      	b.n	80050cc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004fae:	4b4a      	ldr	r3, [pc, #296]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e086      	b.n	80050cc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fbe:	4b46      	ldr	r3, [pc, #280]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f023 0203 	bic.w	r2, r3, #3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	4943      	ldr	r1, [pc, #268]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fd0:	f7fe fa12 	bl	80033f8 <HAL_GetTick>
 8004fd4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd6:	e00a      	b.n	8004fee <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fd8:	f7fe fa0e 	bl	80033f8 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d901      	bls.n	8004fee <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e06e      	b.n	80050cc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fee:	4b3a      	ldr	r3, [pc, #232]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	f003 020c 	and.w	r2, r3, #12
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d1eb      	bne.n	8004fd8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	2b00      	cmp	r3, #0
 800500a:	d010      	beq.n	800502e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	689a      	ldr	r2, [r3, #8]
 8005010:	4b31      	ldr	r3, [pc, #196]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005018:	429a      	cmp	r2, r3
 800501a:	d208      	bcs.n	800502e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800501c:	4b2e      	ldr	r3, [pc, #184]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	492b      	ldr	r1, [pc, #172]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 800502a:	4313      	orrs	r3, r2
 800502c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800502e:	4b29      	ldr	r3, [pc, #164]	@ (80050d4 <HAL_RCC_ClockConfig+0x1ec>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0307 	and.w	r3, r3, #7
 8005036:	683a      	ldr	r2, [r7, #0]
 8005038:	429a      	cmp	r2, r3
 800503a:	d210      	bcs.n	800505e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800503c:	4b25      	ldr	r3, [pc, #148]	@ (80050d4 <HAL_RCC_ClockConfig+0x1ec>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f023 0207 	bic.w	r2, r3, #7
 8005044:	4923      	ldr	r1, [pc, #140]	@ (80050d4 <HAL_RCC_ClockConfig+0x1ec>)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	4313      	orrs	r3, r2
 800504a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800504c:	4b21      	ldr	r3, [pc, #132]	@ (80050d4 <HAL_RCC_ClockConfig+0x1ec>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0307 	and.w	r3, r3, #7
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	429a      	cmp	r2, r3
 8005058:	d001      	beq.n	800505e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e036      	b.n	80050cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0304 	and.w	r3, r3, #4
 8005066:	2b00      	cmp	r3, #0
 8005068:	d008      	beq.n	800507c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800506a:	4b1b      	ldr	r3, [pc, #108]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	4918      	ldr	r1, [pc, #96]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005078:	4313      	orrs	r3, r2
 800507a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 0308 	and.w	r3, r3, #8
 8005084:	2b00      	cmp	r3, #0
 8005086:	d009      	beq.n	800509c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005088:	4b13      	ldr	r3, [pc, #76]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	691b      	ldr	r3, [r3, #16]
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	4910      	ldr	r1, [pc, #64]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 8005098:	4313      	orrs	r3, r2
 800509a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800509c:	f000 f824 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 80050a0:	4602      	mov	r2, r0
 80050a2:	4b0d      	ldr	r3, [pc, #52]	@ (80050d8 <HAL_RCC_ClockConfig+0x1f0>)
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	091b      	lsrs	r3, r3, #4
 80050a8:	f003 030f 	and.w	r3, r3, #15
 80050ac:	490b      	ldr	r1, [pc, #44]	@ (80050dc <HAL_RCC_ClockConfig+0x1f4>)
 80050ae:	5ccb      	ldrb	r3, [r1, r3]
 80050b0:	f003 031f 	and.w	r3, r3, #31
 80050b4:	fa22 f303 	lsr.w	r3, r2, r3
 80050b8:	4a09      	ldr	r2, [pc, #36]	@ (80050e0 <HAL_RCC_ClockConfig+0x1f8>)
 80050ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050bc:	4b09      	ldr	r3, [pc, #36]	@ (80050e4 <HAL_RCC_ClockConfig+0x1fc>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7fe f949 	bl	8003358 <HAL_InitTick>
 80050c6:	4603      	mov	r3, r0
 80050c8:	72fb      	strb	r3, [r7, #11]

  return status;
 80050ca:	7afb      	ldrb	r3, [r7, #11]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	40022000 	.word	0x40022000
 80050d8:	40021000 	.word	0x40021000
 80050dc:	0800cdf0 	.word	0x0800cdf0
 80050e0:	20000048 	.word	0x20000048
 80050e4:	2000004c 	.word	0x2000004c

080050e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b089      	sub	sp, #36	@ 0x24
 80050ec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80050ee:	2300      	movs	r3, #0
 80050f0:	61fb      	str	r3, [r7, #28]
 80050f2:	2300      	movs	r3, #0
 80050f4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050f6:	4b3e      	ldr	r3, [pc, #248]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 030c 	and.w	r3, r3, #12
 80050fe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005100:	4b3b      	ldr	r3, [pc, #236]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f003 0303 	and.w	r3, r3, #3
 8005108:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d005      	beq.n	800511c <HAL_RCC_GetSysClockFreq+0x34>
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	2b0c      	cmp	r3, #12
 8005114:	d121      	bne.n	800515a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d11e      	bne.n	800515a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800511c:	4b34      	ldr	r3, [pc, #208]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0308 	and.w	r3, r3, #8
 8005124:	2b00      	cmp	r3, #0
 8005126:	d107      	bne.n	8005138 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005128:	4b31      	ldr	r3, [pc, #196]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800512a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800512e:	0a1b      	lsrs	r3, r3, #8
 8005130:	f003 030f 	and.w	r3, r3, #15
 8005134:	61fb      	str	r3, [r7, #28]
 8005136:	e005      	b.n	8005144 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005138:	4b2d      	ldr	r3, [pc, #180]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	091b      	lsrs	r3, r3, #4
 800513e:	f003 030f 	and.w	r3, r3, #15
 8005142:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005144:	4a2b      	ldr	r2, [pc, #172]	@ (80051f4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800514c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d10d      	bne.n	8005170 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005158:	e00a      	b.n	8005170 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	2b04      	cmp	r3, #4
 800515e:	d102      	bne.n	8005166 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005160:	4b25      	ldr	r3, [pc, #148]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005162:	61bb      	str	r3, [r7, #24]
 8005164:	e004      	b.n	8005170 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	2b08      	cmp	r3, #8
 800516a:	d101      	bne.n	8005170 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800516c:	4b23      	ldr	r3, [pc, #140]	@ (80051fc <HAL_RCC_GetSysClockFreq+0x114>)
 800516e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	2b0c      	cmp	r3, #12
 8005174:	d134      	bne.n	80051e0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005176:	4b1e      	ldr	r3, [pc, #120]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f003 0303 	and.w	r3, r3, #3
 800517e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2b02      	cmp	r3, #2
 8005184:	d003      	beq.n	800518e <HAL_RCC_GetSysClockFreq+0xa6>
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	2b03      	cmp	r3, #3
 800518a:	d003      	beq.n	8005194 <HAL_RCC_GetSysClockFreq+0xac>
 800518c:	e005      	b.n	800519a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800518e:	4b1a      	ldr	r3, [pc, #104]	@ (80051f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005190:	617b      	str	r3, [r7, #20]
      break;
 8005192:	e005      	b.n	80051a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005194:	4b19      	ldr	r3, [pc, #100]	@ (80051fc <HAL_RCC_GetSysClockFreq+0x114>)
 8005196:	617b      	str	r3, [r7, #20]
      break;
 8005198:	e002      	b.n	80051a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	617b      	str	r3, [r7, #20]
      break;
 800519e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051a0:	4b13      	ldr	r3, [pc, #76]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	091b      	lsrs	r3, r3, #4
 80051a6:	f003 0307 	and.w	r3, r3, #7
 80051aa:	3301      	adds	r3, #1
 80051ac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80051ae:	4b10      	ldr	r3, [pc, #64]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	0a1b      	lsrs	r3, r3, #8
 80051b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	fb03 f202 	mul.w	r2, r3, r2
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051c6:	4b0a      	ldr	r3, [pc, #40]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	0e5b      	lsrs	r3, r3, #25
 80051cc:	f003 0303 	and.w	r3, r3, #3
 80051d0:	3301      	adds	r3, #1
 80051d2:	005b      	lsls	r3, r3, #1
 80051d4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	fbb2 f3f3 	udiv	r3, r2, r3
 80051de:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80051e0:	69bb      	ldr	r3, [r7, #24]
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3724      	adds	r7, #36	@ 0x24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	40021000 	.word	0x40021000
 80051f4:	0800ce08 	.word	0x0800ce08
 80051f8:	00f42400 	.word	0x00f42400
 80051fc:	007a1200 	.word	0x007a1200

08005200 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005200:	b480      	push	{r7}
 8005202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005204:	4b03      	ldr	r3, [pc, #12]	@ (8005214 <HAL_RCC_GetHCLKFreq+0x14>)
 8005206:	681b      	ldr	r3, [r3, #0]
}
 8005208:	4618      	mov	r0, r3
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr
 8005212:	bf00      	nop
 8005214:	20000048 	.word	0x20000048

08005218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800521c:	f7ff fff0 	bl	8005200 <HAL_RCC_GetHCLKFreq>
 8005220:	4602      	mov	r2, r0
 8005222:	4b06      	ldr	r3, [pc, #24]	@ (800523c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	0a1b      	lsrs	r3, r3, #8
 8005228:	f003 0307 	and.w	r3, r3, #7
 800522c:	4904      	ldr	r1, [pc, #16]	@ (8005240 <HAL_RCC_GetPCLK1Freq+0x28>)
 800522e:	5ccb      	ldrb	r3, [r1, r3]
 8005230:	f003 031f 	and.w	r3, r3, #31
 8005234:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005238:	4618      	mov	r0, r3
 800523a:	bd80      	pop	{r7, pc}
 800523c:	40021000 	.word	0x40021000
 8005240:	0800ce00 	.word	0x0800ce00

08005244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005248:	f7ff ffda 	bl	8005200 <HAL_RCC_GetHCLKFreq>
 800524c:	4602      	mov	r2, r0
 800524e:	4b06      	ldr	r3, [pc, #24]	@ (8005268 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	0adb      	lsrs	r3, r3, #11
 8005254:	f003 0307 	and.w	r3, r3, #7
 8005258:	4904      	ldr	r1, [pc, #16]	@ (800526c <HAL_RCC_GetPCLK2Freq+0x28>)
 800525a:	5ccb      	ldrb	r3, [r1, r3]
 800525c:	f003 031f 	and.w	r3, r3, #31
 8005260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005264:	4618      	mov	r0, r3
 8005266:	bd80      	pop	{r7, pc}
 8005268:	40021000 	.word	0x40021000
 800526c:	0800ce00 	.word	0x0800ce00

08005270 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005278:	2300      	movs	r3, #0
 800527a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800527c:	4b2a      	ldr	r3, [pc, #168]	@ (8005328 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800527e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005280:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d003      	beq.n	8005290 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005288:	f7ff fa44 	bl	8004714 <HAL_PWREx_GetVoltageRange>
 800528c:	6178      	str	r0, [r7, #20]
 800528e:	e014      	b.n	80052ba <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005290:	4b25      	ldr	r3, [pc, #148]	@ (8005328 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005294:	4a24      	ldr	r2, [pc, #144]	@ (8005328 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005296:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800529a:	6593      	str	r3, [r2, #88]	@ 0x58
 800529c:	4b22      	ldr	r3, [pc, #136]	@ (8005328 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800529e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052a4:	60fb      	str	r3, [r7, #12]
 80052a6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80052a8:	f7ff fa34 	bl	8004714 <HAL_PWREx_GetVoltageRange>
 80052ac:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80052ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005328 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052b2:	4a1d      	ldr	r2, [pc, #116]	@ (8005328 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052b8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052c0:	d10b      	bne.n	80052da <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2b80      	cmp	r3, #128	@ 0x80
 80052c6:	d919      	bls.n	80052fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2ba0      	cmp	r3, #160	@ 0xa0
 80052cc:	d902      	bls.n	80052d4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052ce:	2302      	movs	r3, #2
 80052d0:	613b      	str	r3, [r7, #16]
 80052d2:	e013      	b.n	80052fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052d4:	2301      	movs	r3, #1
 80052d6:	613b      	str	r3, [r7, #16]
 80052d8:	e010      	b.n	80052fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2b80      	cmp	r3, #128	@ 0x80
 80052de:	d902      	bls.n	80052e6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80052e0:	2303      	movs	r3, #3
 80052e2:	613b      	str	r3, [r7, #16]
 80052e4:	e00a      	b.n	80052fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2b80      	cmp	r3, #128	@ 0x80
 80052ea:	d102      	bne.n	80052f2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052ec:	2302      	movs	r3, #2
 80052ee:	613b      	str	r3, [r7, #16]
 80052f0:	e004      	b.n	80052fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2b70      	cmp	r3, #112	@ 0x70
 80052f6:	d101      	bne.n	80052fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052f8:	2301      	movs	r3, #1
 80052fa:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80052fc:	4b0b      	ldr	r3, [pc, #44]	@ (800532c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f023 0207 	bic.w	r2, r3, #7
 8005304:	4909      	ldr	r1, [pc, #36]	@ (800532c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	4313      	orrs	r3, r2
 800530a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800530c:	4b07      	ldr	r3, [pc, #28]	@ (800532c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 0307 	and.w	r3, r3, #7
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	429a      	cmp	r2, r3
 8005318:	d001      	beq.n	800531e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e000      	b.n	8005320 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3718      	adds	r7, #24
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	40021000 	.word	0x40021000
 800532c:	40022000 	.word	0x40022000

08005330 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d101      	bne.n	8005342 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e0be      	b.n	80054c0 <HAL_SPI_Init+0x190>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005346:	2b00      	cmp	r3, #0
 8005348:	d108      	bne.n	800535c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005352:	d009      	beq.n	8005368 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	61da      	str	r2, [r3, #28]
 800535a:	e005      	b.n	8005368 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800536e:	b2db      	uxtb	r3, r3
 8005370:	2b00      	cmp	r3, #0
 8005372:	d106      	bne.n	8005382 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f000 f8cb 	bl	8005518 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2202      	movs	r2, #2
 8005386:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005398:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80053a2:	d902      	bls.n	80053aa <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80053a4:	2300      	movs	r3, #0
 80053a6:	60fb      	str	r3, [r7, #12]
 80053a8:	e002      	b.n	80053b0 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80053aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80053ae:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80053b8:	d007      	beq.n	80053ca <HAL_SPI_Init+0x9a>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80053c2:	d002      	beq.n	80053ca <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80053da:	431a      	orrs	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	f003 0302 	and.w	r3, r3, #2
 80053e4:	431a      	orrs	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	f003 0301 	and.w	r3, r3, #1
 80053ee:	431a      	orrs	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053f8:	431a      	orrs	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a1b      	ldr	r3, [r3, #32]
 8005408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800540c:	ea42 0103 	orr.w	r1, r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005414:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	430a      	orrs	r2, r1
 800541e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005424:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005428:	d11b      	bne.n	8005462 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800542e:	2b00      	cmp	r3, #0
 8005430:	d10b      	bne.n	800544a <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800543a:	d903      	bls.n	8005444 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2202      	movs	r2, #2
 8005440:	631a      	str	r2, [r3, #48]	@ 0x30
 8005442:	e002      	b.n	800544a <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800544e:	2b02      	cmp	r3, #2
 8005450:	d107      	bne.n	8005462 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005460:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	0c1b      	lsrs	r3, r3, #16
 8005468:	f003 0204 	and.w	r2, r3, #4
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005470:	f003 0310 	and.w	r3, r3, #16
 8005474:	431a      	orrs	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800547a:	f003 0308 	and.w	r3, r3, #8
 800547e:	431a      	orrs	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005488:	ea42 0103 	orr.w	r1, r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	430a      	orrs	r2, r1
 8005498:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800549e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054a2:	d105      	bne.n	80054b0 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	b292      	uxth	r2, r2
 80054ae:	611a      	str	r2, [r3, #16]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2201      	movs	r2, #1
 80054ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3710      	adds	r7, #16
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d101      	bne.n	80054da <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e01a      	b.n	8005510 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2202      	movs	r2, #2
 80054de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054f0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 f81a 	bl	800552c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 800550e:	2300      	movs	r3, #0
}
 8005510:	4618      	mov	r0, r3
 8005512:	3708      	adds	r7, #8
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8005520:	bf00      	nop
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8005534:	bf00      	nop
 8005536:	370c      	adds	r7, #12
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr

08005540 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b08a      	sub	sp, #40	@ 0x28
 8005544:	af02      	add	r7, sp, #8
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	4613      	mov	r3, r2
 800554e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8005550:	2300      	movs	r3, #0
 8005552:	617b      	str	r3, [r7, #20]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005554:	2300      	movs	r3, #0
 8005556:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800555e:	b2db      	uxtb	r3, r3
 8005560:	2b01      	cmp	r3, #1
 8005562:	d001      	beq.n	8005568 <HAL_SPI_Receive+0x28>
  {
    return HAL_BUSY;
 8005564:	2302      	movs	r3, #2
 8005566:	e1e0      	b.n	800592a <HAL_SPI_Receive+0x3ea>
  }

  if ((pData == NULL) || (Size == 0U))
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <HAL_SPI_Receive+0x34>
 800556e:	88fb      	ldrh	r3, [r7, #6]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <HAL_SPI_Receive+0x38>
  {
    return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e1d8      	b.n	800592a <HAL_SPI_Receive+0x3ea>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005580:	d112      	bne.n	80055a8 <HAL_SPI_Receive+0x68>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d10e      	bne.n	80055a8 <HAL_SPI_Receive+0x68>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2204      	movs	r2, #4
 800558e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005592:	88fa      	ldrh	r2, [r7, #6]
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	9300      	str	r3, [sp, #0]
 8005598:	4613      	mov	r3, r2
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	68b9      	ldr	r1, [r7, #8]
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	f000 f9c7 	bl	8005932 <HAL_SPI_TransmitReceive>
 80055a4:	4603      	mov	r3, r0
 80055a6:	e1c0      	b.n	800592a <HAL_SPI_Receive+0x3ea>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055a8:	f7fd ff26 	bl	80033f8 <HAL_GetTick>
 80055ac:	61f8      	str	r0, [r7, #28]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d101      	bne.n	80055bc <HAL_SPI_Receive+0x7c>
 80055b8:	2302      	movs	r3, #2
 80055ba:	e1b6      	b.n	800592a <HAL_SPI_Receive+0x3ea>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2204      	movs	r2, #4
 80055c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	68ba      	ldr	r2, [r7, #8]
 80055d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	88fa      	ldrh	r2, [r7, #6]
 80055dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	88fa      	ldrh	r2, [r7, #6]
 80055e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2200      	movs	r2, #0
 8005604:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800560a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800560e:	d118      	bne.n	8005642 <HAL_SPI_Receive+0x102>
  {
    SPI_RESET_CRC(hspi);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800561e:	601a      	str	r2, [r3, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800562e:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005636:	b29b      	uxth	r3, r3
 8005638:	3b01      	subs	r3, #1
 800563a:	b29a      	uxth	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800564a:	d908      	bls.n	800565e <HAL_SPI_Receive+0x11e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	685a      	ldr	r2, [r3, #4]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800565a:	605a      	str	r2, [r3, #4]
 800565c:	e007      	b.n	800566e <HAL_SPI_Receive+0x12e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	685a      	ldr	r2, [r3, #4]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800566c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005676:	d10f      	bne.n	8005698 <HAL_SPI_Receive+0x158>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005686:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005696:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056a2:	2b40      	cmp	r3, #64	@ 0x40
 80056a4:	d007      	beq.n	80056b6 <HAL_SPI_Receive+0x176>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80056b4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056be:	d875      	bhi.n	80057ac <HAL_SPI_Receive+0x26c>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80056c0:	e037      	b.n	8005732 <HAL_SPI_Receive+0x1f2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d117      	bne.n	8005700 <HAL_SPI_Receive+0x1c0>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f103 020c 	add.w	r2, r3, #12
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	7812      	ldrb	r2, [r2, #0]
 80056de:	b2d2      	uxtb	r2, r2
 80056e0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e6:	1c5a      	adds	r2, r3, #1
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	3b01      	subs	r3, #1
 80056f6:	b29a      	uxth	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80056fe:	e018      	b.n	8005732 <HAL_SPI_Receive+0x1f2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005700:	f7fd fe7a 	bl	80033f8 <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	683a      	ldr	r2, [r7, #0]
 800570c:	429a      	cmp	r2, r3
 800570e:	d803      	bhi.n	8005718 <HAL_SPI_Receive+0x1d8>
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005716:	d102      	bne.n	800571e <HAL_SPI_Receive+0x1de>
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d109      	bne.n	8005732 <HAL_SPI_Receive+0x1f2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2201      	movs	r2, #1
 8005722:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e0fb      	b.n	800592a <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005738:	b29b      	uxth	r3, r3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1c1      	bne.n	80056c2 <HAL_SPI_Receive+0x182>
 800573e:	e03b      	b.n	80057b8 <HAL_SPI_Receive+0x278>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b01      	cmp	r3, #1
 800574c:	d115      	bne.n	800577a <HAL_SPI_Receive+0x23a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68da      	ldr	r2, [r3, #12]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005758:	b292      	uxth	r2, r2
 800575a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005760:	1c9a      	adds	r2, r3, #2
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800576c:	b29b      	uxth	r3, r3
 800576e:	3b01      	subs	r3, #1
 8005770:	b29a      	uxth	r2, r3
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005778:	e018      	b.n	80057ac <HAL_SPI_Receive+0x26c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800577a:	f7fd fe3d 	bl	80033f8 <HAL_GetTick>
 800577e:	4602      	mov	r2, r0
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	683a      	ldr	r2, [r7, #0]
 8005786:	429a      	cmp	r2, r3
 8005788:	d803      	bhi.n	8005792 <HAL_SPI_Receive+0x252>
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005790:	d102      	bne.n	8005798 <HAL_SPI_Receive+0x258>
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d109      	bne.n	80057ac <HAL_SPI_Receive+0x26c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e0be      	b.n	800592a <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d1c3      	bne.n	8005740 <HAL_SPI_Receive+0x200>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057c0:	f040 8087 	bne.w	80058d2 <HAL_SPI_Receive+0x392>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80057d2:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80057d4:	69fb      	ldr	r3, [r7, #28]
 80057d6:	9300      	str	r3, [sp, #0]
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	2201      	movs	r2, #1
 80057dc:	2101      	movs	r1, #1
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	f001 fa0c 	bl	8006bfc <SPI_WaitFlagStateUntilTimeout>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d005      	beq.n	80057f6 <HAL_SPI_Receive+0x2b6>
    {
      /* the latest data has not been received */
      __HAL_UNLOCK(hspi);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e099      	b.n	800592a <HAL_SPI_Receive+0x3ea>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057fe:	d907      	bls.n	8005810 <HAL_SPI_Receive+0x2d0>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68da      	ldr	r2, [r3, #12]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800580a:	b292      	uxth	r2, r2
 800580c:	801a      	strh	r2, [r3, #0]
 800580e:	e008      	b.n	8005822 <HAL_SPI_Receive+0x2e2>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f103 020c 	add.w	r2, r3, #12
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581c:	7812      	ldrb	r2, [r2, #0]
 800581e:	b2d2      	uxtb	r2, r2
 8005820:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	2201      	movs	r2, #1
 800582a:	2101      	movs	r1, #1
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	f001 f9e5 	bl	8006bfc <SPI_WaitFlagStateUntilTimeout>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00f      	beq.n	8005858 <HAL_SPI_Receive+0x318>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800583c:	f043 0202 	orr.w	r2, r3, #2
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e068      	b.n	800592a <HAL_SPI_Receive+0x3ea>
    }

    /* Read CRC to Flush DR and RXNE flag */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005860:	d105      	bne.n	800586e <HAL_SPI_Receive+0x32e>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	e031      	b.n	80058d2 <HAL_SPI_Receive+0x392>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	330c      	adds	r3, #12
 8005874:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	b2db      	uxtb	r3, r3
 800587c:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800587e:	7cfb      	ldrb	r3, [r7, #19]

      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005888:	d123      	bne.n	80058d2 <HAL_SPI_Receive+0x392>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800588e:	2b02      	cmp	r3, #2
 8005890:	d11f      	bne.n	80058d2 <HAL_SPI_Receive+0x392>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	9300      	str	r3, [sp, #0]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	2201      	movs	r2, #1
 800589a:	2101      	movs	r1, #1
 800589c:	68f8      	ldr	r0, [r7, #12]
 800589e:	f001 f9ad 	bl	8006bfc <SPI_WaitFlagStateUntilTimeout>
 80058a2:	4603      	mov	r3, r0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d00f      	beq.n	80058c8 <HAL_SPI_Receive+0x388>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058ac:	f043 0202 	orr.w	r2, r3, #2
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80058c4:	2303      	movs	r3, #3
 80058c6:	e030      	b.n	800592a <HAL_SPI_Receive+0x3ea>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 80058d0:	7cfb      	ldrb	r3, [r7, #19]
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058d2:	69fa      	ldr	r2, [r7, #28]
 80058d4:	6839      	ldr	r1, [r7, #0]
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	f001 faae 	bl	8006e38 <SPI_EndRxTransaction>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d002      	beq.n	80058e8 <HAL_SPI_Receive+0x3a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2220      	movs	r2, #32
 80058e6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f003 0310 	and.w	r3, r3, #16
 80058f2:	2b10      	cmp	r3, #16
 80058f4:	d10a      	bne.n	800590c <HAL_SPI_Receive+0x3cc>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058fa:	f043 0202 	orr.w	r2, r3, #2
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800590a:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005920:	2b00      	cmp	r3, #0
 8005922:	d001      	beq.n	8005928 <HAL_SPI_Receive+0x3e8>
  {
    return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e000      	b.n	800592a <HAL_SPI_Receive+0x3ea>
  }
  else
  {
    return HAL_OK;
 8005928:	2300      	movs	r3, #0
  }
}
 800592a:	4618      	mov	r0, r3
 800592c:	3720      	adds	r7, #32
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}

08005932 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005932:	b580      	push	{r7, lr}
 8005934:	b090      	sub	sp, #64	@ 0x40
 8005936:	af02      	add	r7, sp, #8
 8005938:	60f8      	str	r0, [r7, #12]
 800593a:	60b9      	str	r1, [r7, #8]
 800593c:	607a      	str	r2, [r7, #4]
 800593e:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_RxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8005940:	2300      	movs	r3, #0
 8005942:	617b      	str	r3, [r7, #20]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005944:	2300      	movs	r3, #0
 8005946:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005948:	2301      	movs	r3, #1
 800594a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800594c:	f7fd fd54 	bl	80033f8 <HAL_GetTick>
 8005950:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005958:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  tmp_mode            = hspi->Init.Mode;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	62bb      	str	r3, [r7, #40]	@ 0x28
  initial_TxXferCount = Size;
 8005962:	887b      	ldrh	r3, [r7, #2]
 8005964:	84fb      	strh	r3, [r7, #38]	@ 0x26
  initial_RxXferCount = Size;
 8005966:	887b      	ldrh	r3, [r7, #2]
 8005968:	84bb      	strh	r3, [r7, #36]	@ 0x24
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	623b      	str	r3, [r7, #32]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	61fb      	str	r3, [r7, #28]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800597a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800597e:	2b01      	cmp	r3, #1
 8005980:	d00d      	beq.n	800599e <HAL_SPI_TransmitReceive+0x6c>
 8005982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005984:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005988:	d107      	bne.n	800599a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d103      	bne.n	800599a <HAL_SPI_TransmitReceive+0x68>
 8005992:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005996:	2b04      	cmp	r3, #4
 8005998:	d001      	beq.n	800599e <HAL_SPI_TransmitReceive+0x6c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800599a:	2302      	movs	r3, #2
 800599c:	e30f      	b.n	8005fbe <HAL_SPI_TransmitReceive+0x68c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d005      	beq.n	80059b0 <HAL_SPI_TransmitReceive+0x7e>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d002      	beq.n	80059b0 <HAL_SPI_TransmitReceive+0x7e>
 80059aa:	887b      	ldrh	r3, [r7, #2]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <HAL_SPI_TransmitReceive+0x82>
  {
    return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e304      	b.n	8005fbe <HAL_SPI_TransmitReceive+0x68c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d101      	bne.n	80059c2 <HAL_SPI_TransmitReceive+0x90>
 80059be:	2302      	movs	r3, #2
 80059c0:	e2fd      	b.n	8005fbe <HAL_SPI_TransmitReceive+0x68c>
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	2b04      	cmp	r3, #4
 80059d4:	d003      	beq.n	80059de <HAL_SPI_TransmitReceive+0xac>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2205      	movs	r2, #5
 80059da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2200      	movs	r2, #0
 80059e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	887a      	ldrh	r2, [r7, #2]
 80059ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	887a      	ldrh	r2, [r7, #2]
 80059f6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	68ba      	ldr	r2, [r7, #8]
 80059fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	887a      	ldrh	r2, [r7, #2]
 8005a04:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	887a      	ldrh	r2, [r7, #2]
 8005a0a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a20:	d10f      	bne.n	8005a42 <HAL_SPI_TransmitReceive+0x110>
  {
    SPI_RESET_CRC(hspi);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a30:	601a      	str	r2, [r3, #0]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a40:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a4a:	d802      	bhi.n	8005a52 <HAL_SPI_TransmitReceive+0x120>
 8005a4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d908      	bls.n	8005a64 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	685a      	ldr	r2, [r3, #4]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005a60:	605a      	str	r2, [r3, #4]
 8005a62:	e007      	b.n	8005a74 <HAL_SPI_TransmitReceive+0x142>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	685a      	ldr	r2, [r3, #4]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005a72:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a7e:	2b40      	cmp	r3, #64	@ 0x40
 8005a80:	d007      	beq.n	8005a92 <HAL_SPI_TransmitReceive+0x160>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a90:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a9a:	f240 80d0 	bls.w	8005c3e <HAL_SPI_TransmitReceive+0x30c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <HAL_SPI_TransmitReceive+0x17c>
 8005aa6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	f040 80ba 	bne.w	8005c22 <HAL_SPI_TransmitReceive+0x2f0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab2:	881a      	ldrh	r2, [r3, #0]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005abe:	1c9a      	adds	r2, r3, #2
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	3b01      	subs	r3, #1
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f040 80a2 	bne.w	8005c22 <HAL_SPI_TransmitReceive+0x2f0>
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ae6:	f040 809c 	bne.w	8005c22 <HAL_SPI_TransmitReceive+0x2f0>
      {
        /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
        if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005aea:	6a3b      	ldr	r3, [r7, #32]
 8005aec:	f003 0304 	and.w	r3, r3, #4
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d10c      	bne.n	8005b0e <HAL_SPI_TransmitReceive+0x1dc>
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	f003 0308 	and.w	r3, r3, #8
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d007      	beq.n	8005b0e <HAL_SPI_TransmitReceive+0x1dc>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b0c:	601a      	str	r2, [r3, #0]
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b1c:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b1e:	e080      	b.n	8005c22 <HAL_SPI_TransmitReceive+0x2f0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f003 0302 	and.w	r3, r3, #2
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	d13f      	bne.n	8005bae <HAL_SPI_TransmitReceive+0x27c>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d03a      	beq.n	8005bae <HAL_SPI_TransmitReceive+0x27c>
 8005b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d137      	bne.n	8005bae <HAL_SPI_TransmitReceive+0x27c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b42:	881a      	ldrh	r2, [r3, #0]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b4e:	1c9a      	adds	r2, r3, #2
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b62:	2300      	movs	r3, #0
 8005b64:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b6a:	b29b      	uxth	r3, r3
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d11e      	bne.n	8005bae <HAL_SPI_TransmitReceive+0x27c>
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b78:	d119      	bne.n	8005bae <HAL_SPI_TransmitReceive+0x27c>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005b7a:	6a3b      	ldr	r3, [r7, #32]
 8005b7c:	f003 0304 	and.w	r3, r3, #4
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d10c      	bne.n	8005b9e <HAL_SPI_TransmitReceive+0x26c>
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	f003 0308 	and.w	r3, r3, #8
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d007      	beq.n	8005b9e <HAL_SPI_TransmitReceive+0x26c>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b9c:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005bac:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	f003 0301 	and.w	r3, r3, #1
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d11c      	bne.n	8005bf6 <HAL_SPI_TransmitReceive+0x2c4>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d016      	beq.n	8005bf6 <HAL_SPI_TransmitReceive+0x2c4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	68da      	ldr	r2, [r3, #12]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bd2:	b292      	uxth	r2, r2
 8005bd4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bda:	1c9a      	adds	r2, r3, #2
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	3b01      	subs	r3, #1
 8005bea:	b29a      	uxth	r2, r3
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005bf6:	f7fd fbff 	bl	80033f8 <HAL_GetTick>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d80d      	bhi.n	8005c22 <HAL_SPI_TransmitReceive+0x2f0>
 8005c06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c0c:	d009      	beq.n	8005c22 <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2201      	movs	r2, #1
 8005c12:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	e1cd      	b.n	8005fbe <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	f47f af79 	bne.w	8005b20 <HAL_SPI_TransmitReceive+0x1ee>
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	f47f af72 	bne.w	8005b20 <HAL_SPI_TransmitReceive+0x1ee>
 8005c3c:	e12f      	b.n	8005e9e <HAL_SPI_TransmitReceive+0x56c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d003      	beq.n	8005c4e <HAL_SPI_TransmitReceive+0x31c>
 8005c46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	f040 811b 	bne.w	8005e84 <HAL_SPI_TransmitReceive+0x552>
    {
      if (hspi->TxXferCount > 1U)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d912      	bls.n	8005c7e <HAL_SPI_TransmitReceive+0x34c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c5c:	881a      	ldrh	r2, [r3, #0]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c68:	1c9a      	adds	r2, r3, #2
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	3b02      	subs	r3, #2
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005c7c:	e102      	b.n	8005e84 <HAL_SPI_TransmitReceive+0x552>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	330c      	adds	r3, #12
 8005c88:	7812      	ldrb	r2, [r2, #0]
 8005c8a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c90:	1c5a      	adds	r2, r3, #1
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	3b01      	subs	r3, #1
 8005c9e:	b29a      	uxth	r2, r3
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f040 80ea 	bne.w	8005e84 <HAL_SPI_TransmitReceive+0x552>
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cb8:	f040 80e4 	bne.w	8005e84 <HAL_SPI_TransmitReceive+0x552>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005cbc:	6a3b      	ldr	r3, [r7, #32]
 8005cbe:	f003 0304 	and.w	r3, r3, #4
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10c      	bne.n	8005ce0 <HAL_SPI_TransmitReceive+0x3ae>
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	f003 0308 	and.w	r3, r3, #8
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d007      	beq.n	8005ce0 <HAL_SPI_TransmitReceive+0x3ae>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cde:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005cee:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cf0:	e0c8      	b.n	8005e84 <HAL_SPI_TransmitReceive+0x552>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f003 0302 	and.w	r3, r3, #2
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d158      	bne.n	8005db2 <HAL_SPI_TransmitReceive+0x480>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d053      	beq.n	8005db2 <HAL_SPI_TransmitReceive+0x480>
 8005d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d150      	bne.n	8005db2 <HAL_SPI_TransmitReceive+0x480>
      {
        if (hspi->TxXferCount > 1U)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d912      	bls.n	8005d40 <HAL_SPI_TransmitReceive+0x40e>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d1e:	881a      	ldrh	r2, [r3, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d2a:	1c9a      	adds	r2, r3, #2
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	3b02      	subs	r3, #2
 8005d38:	b29a      	uxth	r2, r3
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d3e:	e012      	b.n	8005d66 <HAL_SPI_TransmitReceive+0x434>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	330c      	adds	r3, #12
 8005d4a:	7812      	ldrb	r2, [r2, #0]
 8005d4c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d52:	1c5a      	adds	r2, r3, #1
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	b29a      	uxth	r2, r3
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d66:	2300      	movs	r3, #0
 8005d68:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d11e      	bne.n	8005db2 <HAL_SPI_TransmitReceive+0x480>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d7c:	d119      	bne.n	8005db2 <HAL_SPI_TransmitReceive+0x480>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005d7e:	6a3b      	ldr	r3, [r7, #32]
 8005d80:	f003 0304 	and.w	r3, r3, #4
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d10c      	bne.n	8005da2 <HAL_SPI_TransmitReceive+0x470>
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	f003 0308 	and.w	r3, r3, #8
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d007      	beq.n	8005da2 <HAL_SPI_TransmitReceive+0x470>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005da0:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005db0:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f003 0301 	and.w	r3, r3, #1
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d148      	bne.n	8005e52 <HAL_SPI_TransmitReceive+0x520>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d042      	beq.n	8005e52 <HAL_SPI_TransmitReceive+0x520>
      {
        if (hspi->RxXferCount > 1U)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d923      	bls.n	8005e20 <HAL_SPI_TransmitReceive+0x4ee>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68da      	ldr	r2, [r3, #12]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de2:	b292      	uxth	r2, r2
 8005de4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dea:	1c9a      	adds	r2, r3, #2
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	3b02      	subs	r3, #2
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d81f      	bhi.n	8005e4e <HAL_SPI_TransmitReceive+0x51c>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	685a      	ldr	r2, [r3, #4]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005e1c:	605a      	str	r2, [r3, #4]
 8005e1e:	e016      	b.n	8005e4e <HAL_SPI_TransmitReceive+0x51c>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f103 020c 	add.w	r2, r3, #12
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e2c:	7812      	ldrb	r2, [r2, #0]
 8005e2e:	b2d2      	uxtb	r2, r2
 8005e30:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e36:	1c5a      	adds	r2, r3, #1
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	3b01      	subs	r3, #1
 8005e46:	b29a      	uxth	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e52:	f7fd fad1 	bl	80033f8 <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d803      	bhi.n	8005e6a <HAL_SPI_TransmitReceive+0x538>
 8005e62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e68:	d102      	bne.n	8005e70 <HAL_SPI_TransmitReceive+0x53e>
 8005e6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d109      	bne.n	8005e84 <HAL_SPI_TransmitReceive+0x552>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005e80:	2303      	movs	r3, #3
 8005e82:	e09c      	b.n	8005fbe <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f47f af31 	bne.w	8005cf2 <HAL_SPI_TransmitReceive+0x3c0>
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f47f af2a 	bne.w	8005cf2 <HAL_SPI_TransmitReceive+0x3c0>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ea6:	d152      	bne.n	8005f4e <HAL_SPI_TransmitReceive+0x61c>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eaa:	9300      	str	r3, [sp, #0]
 8005eac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005eae:	2201      	movs	r2, #1
 8005eb0:	2101      	movs	r1, #1
 8005eb2:	68f8      	ldr	r0, [r7, #12]
 8005eb4:	f000 fea2 	bl	8006bfc <SPI_WaitFlagStateUntilTimeout>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00f      	beq.n	8005ede <HAL_SPI_TransmitReceive+0x5ac>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ec2:	f043 0202 	orr.w	r2, r3, #2
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2201      	movs	r2, #1
 8005ece:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e06f      	b.n	8005fbe <HAL_SPI_TransmitReceive+0x68c>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005ee6:	d105      	bne.n	8005ef4 <HAL_SPI_TransmitReceive+0x5c2>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	e02c      	b.n	8005f4e <HAL_SPI_TransmitReceive+0x61c>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	330c      	adds	r3, #12
 8005efa:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005f04:	7cfb      	ldrb	r3, [r7, #19]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	d11f      	bne.n	8005f4e <HAL_SPI_TransmitReceive+0x61c>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f14:	2201      	movs	r2, #1
 8005f16:	2101      	movs	r1, #1
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f000 fe6f 	bl	8006bfc <SPI_WaitFlagStateUntilTimeout>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d00f      	beq.n	8005f44 <HAL_SPI_TransmitReceive+0x612>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f28:	f043 0202 	orr.w	r2, r3, #2
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005f40:	2303      	movs	r3, #3
 8005f42:	e03c      	b.n	8005fbe <HAL_SPI_TransmitReceive+0x68c>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8005f44:	69bb      	ldr	r3, [r7, #24]
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8005f4c:	7cfb      	ldrb	r3, [r7, #19]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	f003 0310 	and.w	r3, r3, #16
 8005f58:	2b10      	cmp	r3, #16
 8005f5a:	d110      	bne.n	8005f7e <HAL_SPI_TransmitReceive+0x64c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f60:	f043 0202 	orr.w	r2, r3, #2
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8005f70:	609a      	str	r2, [r3, #8]
    __HAL_UNLOCK(hspi);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e01f      	b.n	8005fbe <HAL_SPI_TransmitReceive+0x68c>
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f000 ffb0 	bl	8006ee8 <SPI_EndRxTxTransaction>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d008      	beq.n	8005fa0 <HAL_SPI_TransmitReceive+0x66e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2220      	movs	r2, #32
 8005f92:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e00e      	b.n	8005fbe <HAL_SPI_TransmitReceive+0x68c>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2200      	movs	r2, #0
 8005fac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d001      	beq.n	8005fbc <HAL_SPI_TransmitReceive+0x68a>
  {
    return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e000      	b.n	8005fbe <HAL_SPI_TransmitReceive+0x68c>
  }
  else
  {
    return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
  }
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3738      	adds	r7, #56	@ 0x38
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
	...

08005fc8 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d002      	beq.n	8005fe2 <HAL_SPI_Transmit_IT+0x1a>
 8005fdc:	88fb      	ldrh	r3, [r7, #6]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e082      	b.n	80060ec <HAL_SPI_Transmit_IT+0x124>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d001      	beq.n	8005ff6 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	e07a      	b.n	80060ec <HAL_SPI_Transmit_IT+0x124>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d101      	bne.n	8006004 <HAL_SPI_Transmit_IT+0x3c>
 8006000:	2302      	movs	r3, #2
 8006002:	e073      	b.n	80060ec <HAL_SPI_Transmit_IT+0x124>
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2203      	movs	r2, #3
 8006010:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	88fa      	ldrh	r2, [r7, #6]
 8006024:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	88fa      	ldrh	r2, [r7, #6]
 800602a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2200      	movs	r2, #0
 8006030:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2200      	movs	r2, #0
 8006046:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006050:	d903      	bls.n	800605a <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	4a28      	ldr	r2, [pc, #160]	@ (80060f8 <HAL_SPI_Transmit_IT+0x130>)
 8006056:	651a      	str	r2, [r3, #80]	@ 0x50
 8006058:	e002      	b.n	8006060 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	4a27      	ldr	r2, [pc, #156]	@ (80060fc <HAL_SPI_Transmit_IT+0x134>)
 800605e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006068:	d10f      	bne.n	800608a <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006078:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006088:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006092:	d10f      	bne.n	80060b4 <HAL_SPI_Transmit_IT+0xec>
  {
    SPI_RESET_CRC(hspi);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80060a2:	601a      	str	r2, [r3, #0]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80060b2:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060be:	2b40      	cmp	r3, #64	@ 0x40
 80060c0:	d007      	beq.n	80060d2 <HAL_SPI_Transmit_IT+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80060d0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	685a      	ldr	r2, [r3, #4]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80060e8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3714      	adds	r7, #20
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr
 80060f8:	08006b9d 	.word	0x08006b9d
 80060fc:	08006b3d 	.word	0x08006b3d

08006100 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	4613      	mov	r3, r2
 800610c:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006114:	b2db      	uxtb	r3, r3
 8006116:	2b01      	cmp	r3, #1
 8006118:	d001      	beq.n	800611e <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 800611a:	2302      	movs	r3, #2
 800611c:	e0ba      	b.n	8006294 <HAL_SPI_Receive_IT+0x194>
  }

  if ((pData == NULL) || (Size == 0U))
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d002      	beq.n	800612a <HAL_SPI_Receive_IT+0x2a>
 8006124:	88fb      	ldrh	r3, [r7, #6]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d101      	bne.n	800612e <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 800612a:	2301      	movs	r3, #1
 800612c:	e0b2      	b.n	8006294 <HAL_SPI_Receive_IT+0x194>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d110      	bne.n	8006158 <HAL_SPI_Receive_IT+0x58>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800613e:	d10b      	bne.n	8006158 <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2204      	movs	r2, #4
 8006144:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8006148:	88fb      	ldrh	r3, [r7, #6]
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	68b9      	ldr	r1, [r7, #8]
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	f000 f8a8 	bl	80062a4 <HAL_SPI_TransmitReceive_IT>
 8006154:	4603      	mov	r3, r0
 8006156:	e09d      	b.n	8006294 <HAL_SPI_Receive_IT+0x194>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800615e:	2b01      	cmp	r3, #1
 8006160:	d101      	bne.n	8006166 <HAL_SPI_Receive_IT+0x66>
 8006162:	2302      	movs	r3, #2
 8006164:	e096      	b.n	8006294 <HAL_SPI_Receive_IT+0x194>
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2204      	movs	r2, #4
 8006172:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	88fa      	ldrh	r2, [r7, #6]
 8006186:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	88fa      	ldrh	r2, [r7, #6]
 800618e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2200      	movs	r2, #0
 800619c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2200      	movs	r2, #0
 80061a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2200      	movs	r2, #0
 80061a8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061b2:	d90b      	bls.n	80061cc <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685a      	ldr	r2, [r3, #4]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80061c2:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	4a35      	ldr	r2, [pc, #212]	@ (800629c <HAL_SPI_Receive_IT+0x19c>)
 80061c8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80061ca:	e00a      	b.n	80061e2 <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	685a      	ldr	r2, [r3, #4]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80061da:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	4a30      	ldr	r2, [pc, #192]	@ (80062a0 <HAL_SPI_Receive_IT+0x1a0>)
 80061e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061ea:	d10f      	bne.n	800620c <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800620a:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006210:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006214:	d11f      	bne.n	8006256 <HAL_SPI_Receive_IT+0x156>
  {
    hspi->CRCSize = 1U;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2201      	movs	r2, #1
 800621a:	649a      	str	r2, [r3, #72]	@ 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006224:	d806      	bhi.n	8006234 <HAL_SPI_Receive_IT+0x134>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800622a:	2b02      	cmp	r3, #2
 800622c:	d102      	bne.n	8006234 <HAL_SPI_Receive_IT+0x134>
    {
      hspi->CRCSize = 2U;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2202      	movs	r2, #2
 8006232:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    SPI_RESET_CRC(hspi);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006242:	601a      	str	r2, [r3, #0]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006252:	601a      	str	r2, [r3, #0]
 8006254:	e002      	b.n	800625c <HAL_SPI_Receive_IT+0x15c>
  }
  else
  {
    hspi->CRCSize = 0U;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2200      	movs	r2, #0
 800625a:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006266:	2b40      	cmp	r3, #64	@ 0x40
 8006268:	d007      	beq.n	800627a <HAL_SPI_Receive_IT+0x17a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006278:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	685a      	ldr	r2, [r3, #4]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8006290:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006292:	2300      	movs	r3, #0
}
 8006294:	4618      	mov	r0, r3
 8006296:	3710      	adds	r7, #16
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}
 800629c:	08006ab5 	.word	0x08006ab5
 80062a0:	080069f5 	.word	0x080069f5

080062a4 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b087      	sub	sp, #28
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	607a      	str	r2, [r7, #4]
 80062b0:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80062b8:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80062c0:	7dfb      	ldrb	r3, [r7, #23]
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d00c      	beq.n	80062e0 <HAL_SPI_TransmitReceive_IT+0x3c>
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062cc:	d106      	bne.n	80062dc <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d102      	bne.n	80062dc <HAL_SPI_TransmitReceive_IT+0x38>
 80062d6:	7dfb      	ldrb	r3, [r7, #23]
 80062d8:	2b04      	cmp	r3, #4
 80062da:	d001      	beq.n	80062e0 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80062dc:	2302      	movs	r3, #2
 80062de:	e0a5      	b.n	800642c <HAL_SPI_TransmitReceive_IT+0x188>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d005      	beq.n	80062f2 <HAL_SPI_TransmitReceive_IT+0x4e>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d002      	beq.n	80062f2 <HAL_SPI_TransmitReceive_IT+0x4e>
 80062ec:	887b      	ldrh	r3, [r7, #2]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d101      	bne.n	80062f6 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	e09a      	b.n	800642c <HAL_SPI_TransmitReceive_IT+0x188>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d101      	bne.n	8006304 <HAL_SPI_TransmitReceive_IT+0x60>
 8006300:	2302      	movs	r3, #2
 8006302:	e093      	b.n	800642c <HAL_SPI_TransmitReceive_IT+0x188>
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006312:	b2db      	uxtb	r3, r3
 8006314:	2b04      	cmp	r3, #4
 8006316:	d003      	beq.n	8006320 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2205      	movs	r2, #5
 800631c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2200      	movs	r2, #0
 8006324:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	68ba      	ldr	r2, [r7, #8]
 800632a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	887a      	ldrh	r2, [r7, #2]
 8006330:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	887a      	ldrh	r2, [r7, #2]
 8006336:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	887a      	ldrh	r2, [r7, #2]
 8006342:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	887a      	ldrh	r2, [r7, #2]
 800634a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	68db      	ldr	r3, [r3, #12]
 8006352:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006356:	d906      	bls.n	8006366 <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	4a37      	ldr	r2, [pc, #220]	@ (8006438 <HAL_SPI_TransmitReceive_IT+0x194>)
 800635c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	4a36      	ldr	r2, [pc, #216]	@ (800643c <HAL_SPI_TransmitReceive_IT+0x198>)
 8006362:	651a      	str	r2, [r3, #80]	@ 0x50
 8006364:	e005      	b.n	8006372 <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	4a35      	ldr	r2, [pc, #212]	@ (8006440 <HAL_SPI_TransmitReceive_IT+0x19c>)
 800636a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	4a35      	ldr	r2, [pc, #212]	@ (8006444 <HAL_SPI_TransmitReceive_IT+0x1a0>)
 8006370:	651a      	str	r2, [r3, #80]	@ 0x50
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006376:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800637a:	d11f      	bne.n	80063bc <HAL_SPI_TransmitReceive_IT+0x118>
  {
    hspi->CRCSize = 1U;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2201      	movs	r2, #1
 8006380:	649a      	str	r2, [r3, #72]	@ 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800638a:	d806      	bhi.n	800639a <HAL_SPI_TransmitReceive_IT+0xf6>
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006390:	2b02      	cmp	r3, #2
 8006392:	d102      	bne.n	800639a <HAL_SPI_TransmitReceive_IT+0xf6>
    {
      hspi->CRCSize = 2U;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2202      	movs	r2, #2
 8006398:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    SPI_RESET_CRC(hspi);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	681a      	ldr	r2, [r3, #0]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063a8:	601a      	str	r2, [r3, #0]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063b8:	601a      	str	r2, [r3, #0]
 80063ba:	e002      	b.n	80063c2 <HAL_SPI_TransmitReceive_IT+0x11e>
  }
  else
  {
    hspi->CRCSize = 0U;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2200      	movs	r2, #0
 80063c0:	649a      	str	r2, [r3, #72]	@ 0x48
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80063ca:	d802      	bhi.n	80063d2 <HAL_SPI_TransmitReceive_IT+0x12e>
 80063cc:	887b      	ldrh	r3, [r7, #2]
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d908      	bls.n	80063e4 <HAL_SPI_TransmitReceive_IT+0x140>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80063e0:	605a      	str	r2, [r3, #4]
 80063e2:	e007      	b.n	80063f4 <HAL_SPI_TransmitReceive_IT+0x150>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80063f2:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063fe:	2b40      	cmp	r3, #64	@ 0x40
 8006400:	d007      	beq.n	8006412 <HAL_SPI_TransmitReceive_IT+0x16e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006410:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	685a      	ldr	r2, [r3, #4]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8006428:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800642a:	2300      	movs	r3, #0
}
 800642c:	4618      	mov	r0, r3
 800642e:	371c      	adds	r7, #28
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr
 8006438:	0800687d 	.word	0x0800687d
 800643c:	0800692d 	.word	0x0800692d
 8006440:	08006685 	.word	0x08006685
 8006444:	080067c1 	.word	0x080067c1

08006448 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b088      	sub	sp, #32
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006466:	2b00      	cmp	r3, #0
 8006468:	d10e      	bne.n	8006488 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800646a:	69bb      	ldr	r3, [r7, #24]
 800646c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006470:	2b00      	cmp	r3, #0
 8006472:	d009      	beq.n	8006488 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800647a:	2b00      	cmp	r3, #0
 800647c:	d004      	beq.n	8006488 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	4798      	blx	r3
    return;
 8006486:	e0ce      	b.n	8006626 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	f003 0302 	and.w	r3, r3, #2
 800648e:	2b00      	cmp	r3, #0
 8006490:	d009      	beq.n	80064a6 <HAL_SPI_IRQHandler+0x5e>
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006498:	2b00      	cmp	r3, #0
 800649a:	d004      	beq.n	80064a6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	4798      	blx	r3
    return;
 80064a4:	e0bf      	b.n	8006626 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	f003 0320 	and.w	r3, r3, #32
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d10a      	bne.n	80064c6 <HAL_SPI_IRQHandler+0x7e>
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d105      	bne.n	80064c6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 80b0 	beq.w	8006626 <HAL_SPI_IRQHandler+0x1de>
 80064c6:	69fb      	ldr	r3, [r7, #28]
 80064c8:	f003 0320 	and.w	r3, r3, #32
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f000 80aa 	beq.w	8006626 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d023      	beq.n	8006524 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	2b03      	cmp	r3, #3
 80064e6:	d011      	beq.n	800650c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064ec:	f043 0204 	orr.w	r2, r3, #4
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064f4:	2300      	movs	r3, #0
 80064f6:	617b      	str	r3, [r7, #20]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	617b      	str	r3, [r7, #20]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	617b      	str	r3, [r7, #20]
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	e00b      	b.n	8006524 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800650c:	2300      	movs	r3, #0
 800650e:	613b      	str	r3, [r7, #16]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68db      	ldr	r3, [r3, #12]
 8006516:	613b      	str	r3, [r7, #16]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	613b      	str	r3, [r7, #16]
 8006520:	693b      	ldr	r3, [r7, #16]
        return;
 8006522:	e080      	b.n	8006626 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	f003 0320 	and.w	r3, r3, #32
 800652a:	2b00      	cmp	r3, #0
 800652c:	d014      	beq.n	8006558 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006532:	f043 0201 	orr.w	r2, r3, #1
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800653a:	2300      	movs	r3, #0
 800653c:	60fb      	str	r3, [r7, #12]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	60fb      	str	r3, [r7, #12]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006554:	601a      	str	r2, [r3, #0]
 8006556:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00c      	beq.n	800657c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006566:	f043 0208 	orr.w	r2, r3, #8
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800656e:	2300      	movs	r3, #0
 8006570:	60bb      	str	r3, [r7, #8]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	60bb      	str	r3, [r7, #8]
 800657a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006580:	2b00      	cmp	r3, #0
 8006582:	d04f      	beq.n	8006624 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	685a      	ldr	r2, [r3, #4]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006592:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	f003 0302 	and.w	r3, r3, #2
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d104      	bne.n	80065b0 <HAL_SPI_IRQHandler+0x168>
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	f003 0301 	and.w	r3, r3, #1
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d034      	beq.n	800661a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	685a      	ldr	r2, [r3, #4]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f022 0203 	bic.w	r2, r2, #3
 80065be:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d011      	beq.n	80065ec <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065cc:	4a17      	ldr	r2, [pc, #92]	@ (800662c <HAL_SPI_IRQHandler+0x1e4>)
 80065ce:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065d4:	4618      	mov	r0, r3
 80065d6:	f7fd f850 	bl	800367a <HAL_DMA_Abort_IT>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d005      	beq.n	80065ec <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065e4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d016      	beq.n	8006622 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f8:	4a0c      	ldr	r2, [pc, #48]	@ (800662c <HAL_SPI_IRQHandler+0x1e4>)
 80065fa:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006600:	4618      	mov	r0, r3
 8006602:	f7fd f83a 	bl	800367a <HAL_DMA_Abort_IT>
 8006606:	4603      	mov	r3, r0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d00a      	beq.n	8006622 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006610:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006618:	e003      	b.n	8006622 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 f812 	bl	8006644 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006620:	e000      	b.n	8006624 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8006622:	bf00      	nop
    return;
 8006624:	bf00      	nop
  }
}
 8006626:	3720      	adds	r7, #32
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}
 800662c:	08006659 	.word	0x08006659

08006630 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006638:	bf00      	nop
 800663a:	370c      	adds	r7, #12
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr

08006644 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800664c:	bf00      	nop
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006664:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2200      	movs	r2, #0
 800666a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006674:	68f8      	ldr	r0, [r7, #12]
 8006676:	f7ff ffe5 	bl	8006644 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800667a:	bf00      	nop
 800667c:	3710      	adds	r7, #16
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
	...

08006684 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006692:	b29b      	uxth	r3, r3
 8006694:	2b01      	cmp	r3, #1
 8006696:	d923      	bls.n	80066e0 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68da      	ldr	r2, [r3, #12]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a2:	b292      	uxth	r2, r2
 80066a4:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066aa:	1c9a      	adds	r2, r3, #2
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80066b6:	b29b      	uxth	r3, r3
 80066b8:	3b02      	subs	r3, #2
 80066ba:	b29a      	uxth	r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d11f      	bne.n	800670e <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	685a      	ldr	r2, [r3, #4]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80066dc:	605a      	str	r2, [r3, #4]
 80066de:	e016      	b.n	800670e <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f103 020c 	add.w	r2, r3, #12
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ec:	7812      	ldrb	r2, [r2, #0]
 80066ee:	b2d2      	uxtb	r2, r2
 80066f0:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f6:	1c5a      	adds	r2, r3, #1
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006702:	b29b      	uxth	r3, r3
 8006704:	3b01      	subs	r3, #1
 8006706:	b29a      	uxth	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006714:	b29b      	uxth	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	d120      	bne.n	800675c <SPI_2linesRxISR_8BIT+0xd8>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800671e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006722:	d10b      	bne.n	800673c <SPI_2linesRxISR_8BIT+0xb8>
    {
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	685a      	ldr	r2, [r3, #4]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006732:	605a      	str	r2, [r3, #4]
      hspi->RxISR =  SPI_2linesRxISR_8BITCRC;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a0b      	ldr	r2, [pc, #44]	@ (8006764 <SPI_2linesRxISR_8BIT+0xe0>)
 8006738:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 800673a:	e00f      	b.n	800675c <SPI_2linesRxISR_8BIT+0xd8>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	685a      	ldr	r2, [r3, #4]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800674a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006750:	b29b      	uxth	r3, r3
 8006752:	2b00      	cmp	r3, #0
 8006754:	d102      	bne.n	800675c <SPI_2linesRxISR_8BIT+0xd8>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fc0c 	bl	8006f74 <SPI_CloseRxTx_ISR>
    }
  }
}
 800675c:	3708      	adds	r7, #8
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	08006769 	.word	0x08006769

08006768 <SPI_2linesRxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006770:	2300      	movs	r3, #0
 8006772:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	330c      	adds	r3, #12
 800677a:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	b2db      	uxtb	r3, r3
 8006782:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 8006784:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800678a:	1e5a      	subs	r2, r3, #1
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check end of the reception */
  if (hspi->CRCSize == 0U)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006794:	2b00      	cmp	r3, #0
 8006796:	d10f      	bne.n	80067b8 <SPI_2linesRxISR_8BITCRC+0x50>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	685a      	ldr	r2, [r3, #4]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80067a6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d102      	bne.n	80067b8 <SPI_2linesRxISR_8BITCRC+0x50>
    {
      SPI_CloseRxTx_ISR(hspi);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 fbde 	bl	8006f74 <SPI_CloseRxTx_ISR>
    }
  }
}
 80067b8:	bf00      	nop
 80067ba:	3710      	adds	r7, #16
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b082      	sub	sp, #8
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d912      	bls.n	80067f8 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d6:	881a      	ldrh	r2, [r3, #0]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e2:	1c9a      	adds	r2, r3, #2
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	3b02      	subs	r3, #2
 80067f0:	b29a      	uxth	r2, r3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80067f6:	e012      	b.n	800681e <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	330c      	adds	r3, #12
 8006802:	7812      	ldrb	r2, [r2, #0]
 8006804:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800680a:	1c5a      	adds	r2, r3, #1
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006814:	b29b      	uxth	r3, r3
 8006816:	3b01      	subs	r3, #1
 8006818:	b29a      	uxth	r2, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006822:	b29b      	uxth	r3, r3
 8006824:	2b00      	cmp	r3, #0
 8006826:	d126      	bne.n	8006876 <SPI_2linesTxISR_8BIT+0xb6>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800682c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006830:	d110      	bne.n	8006854 <SPI_2linesTxISR_8BIT+0x94>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006840:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006850:	605a      	str	r2, [r3, #4]
      return;
 8006852:	e010      	b.n	8006876 <SPI_2linesTxISR_8BIT+0xb6>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	685a      	ldr	r2, [r3, #4]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006862:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800686a:	b29b      	uxth	r3, r3
 800686c:	2b00      	cmp	r3, #0
 800686e:	d102      	bne.n	8006876 <SPI_2linesTxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fb7f 	bl	8006f74 <SPI_CloseRxTx_ISR>
    }
  }
}
 8006876:	3708      	adds	r7, #8
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b082      	sub	sp, #8
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68da      	ldr	r2, [r3, #12]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800688e:	b292      	uxth	r2, r2
 8006890:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006896:	1c9a      	adds	r2, r3, #2
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	3b01      	subs	r3, #1
 80068a6:	b29a      	uxth	r2, r3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d118      	bne.n	80068ec <SPI_2linesRxISR_16BIT+0x70>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068c2:	d103      	bne.n	80068cc <SPI_2linesRxISR_16BIT+0x50>
    {
      hspi->RxISR =  SPI_2linesRxISR_16BITCRC;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4a0b      	ldr	r2, [pc, #44]	@ (80068f4 <SPI_2linesRxISR_16BIT+0x78>)
 80068c8:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 80068ca:	e00f      	b.n	80068ec <SPI_2linesRxISR_16BIT+0x70>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	685a      	ldr	r2, [r3, #4]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068da:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d102      	bne.n	80068ec <SPI_2linesRxISR_16BIT+0x70>
    {
      SPI_CloseRxTx_ISR(hspi);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 fb44 	bl	8006f74 <SPI_CloseRxTx_ISR>
    }
  }
}
 80068ec:	3708      	adds	r7, #8
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}
 80068f2:	bf00      	nop
 80068f4:	080068f9 	.word	0x080068f9

080068f8 <SPI_2linesRxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8006900:	2300      	movs	r3, #0
 8006902:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 800690c:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	685a      	ldr	r2, [r3, #4]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800691c:	605a      	str	r2, [r3, #4]

  SPI_CloseRxTx_ISR(hspi);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 fb28 	bl	8006f74 <SPI_CloseRxTx_ISR>
}
 8006924:	bf00      	nop
 8006926:	3710      	adds	r7, #16
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b082      	sub	sp, #8
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006938:	881a      	ldrh	r2, [r3, #0]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006944:	1c9a      	adds	r2, r3, #2
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800694e:	b29b      	uxth	r3, r3
 8006950:	3b01      	subs	r3, #1
 8006952:	b29a      	uxth	r2, r3
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800695c:	b29b      	uxth	r3, r3
 800695e:	2b00      	cmp	r3, #0
 8006960:	d126      	bne.n	80069b0 <SPI_2linesTxISR_16BIT+0x84>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006966:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800696a:	d110      	bne.n	800698e <SPI_2linesTxISR_16BIT+0x62>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800697a:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800698a:	605a      	str	r2, [r3, #4]
      return;
 800698c:	e010      	b.n	80069b0 <SPI_2linesTxISR_16BIT+0x84>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	685a      	ldr	r2, [r3, #4]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800699c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d102      	bne.n	80069b0 <SPI_2linesTxISR_16BIT+0x84>
    {
      SPI_CloseRxTx_ISR(hspi);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 fae2 	bl	8006f74 <SPI_CloseRxTx_ISR>
    }
  }
}
 80069b0:	3708      	adds	r7, #8
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <SPI_RxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b084      	sub	sp, #16
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80069be:	2300      	movs	r3, #0
 80069c0:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	330c      	adds	r3, #12
 80069c8:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 80069d2:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069d8:	1e5a      	subs	r2, r3, #1
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	649a      	str	r2, [r3, #72]	@ 0x48

  if (hspi->CRCSize == 0U)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d102      	bne.n	80069ec <SPI_RxISR_8BITCRC+0x36>
  {
    SPI_CloseRx_ISR(hspi);
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f000 fb20 	bl	800702c <SPI_CloseRx_ISR>
  }
}
 80069ec:	bf00      	nop
 80069ee:	3710      	adds	r7, #16
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}

080069f4 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f103 020c 	add.w	r2, r3, #12
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a08:	7812      	ldrb	r2, [r2, #0]
 8006a0a:	b2d2      	uxtb	r2, r2
 8006a0c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a12:	1c5a      	adds	r2, r3, #1
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	3b01      	subs	r3, #1
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d10c      	bne.n	8006a50 <SPI_RxISR_8BIT+0x5c>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a3e:	d107      	bne.n	8006a50 <SPI_RxISR_8BIT+0x5c>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006a4e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d10b      	bne.n	8006a74 <SPI_RxISR_8BIT+0x80>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a64:	d103      	bne.n	8006a6e <SPI_RxISR_8BIT+0x7a>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4a04      	ldr	r2, [pc, #16]	@ (8006a7c <SPI_RxISR_8BIT+0x88>)
 8006a6a:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8006a6c:	e002      	b.n	8006a74 <SPI_RxISR_8BIT+0x80>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f000 fadc 	bl	800702c <SPI_CloseRx_ISR>
  }
}
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	080069b7 	.word	0x080069b7

08006a80 <SPI_RxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b084      	sub	sp, #16
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8006a94:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	685a      	ldr	r2, [r3, #4]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006aa4:	605a      	str	r2, [r3, #4]

  SPI_CloseRx_ISR(hspi);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fac0 	bl	800702c <SPI_CloseRx_ISR>
}
 8006aac:	bf00      	nop
 8006aae:	3710      	adds	r7, #16
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b082      	sub	sp, #8
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68da      	ldr	r2, [r3, #12]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac6:	b292      	uxth	r2, r2
 8006ac8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ace:	1c9a      	adds	r2, r3, #2
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	3b01      	subs	r3, #1
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d10c      	bne.n	8006b0c <SPI_RxISR_16BIT+0x58>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006afa:	d107      	bne.n	8006b0c <SPI_RxISR_16BIT+0x58>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b0a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d10b      	bne.n	8006b30 <SPI_RxISR_16BIT+0x7c>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b20:	d103      	bne.n	8006b2a <SPI_RxISR_16BIT+0x76>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a04      	ldr	r2, [pc, #16]	@ (8006b38 <SPI_RxISR_16BIT+0x84>)
 8006b26:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8006b28:	e002      	b.n	8006b30 <SPI_RxISR_16BIT+0x7c>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 fa7e 	bl	800702c <SPI_CloseRx_ISR>
  }
}
 8006b30:	3708      	adds	r7, #8
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop
 8006b38:	08006a81 	.word	0x08006a81

08006b3c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b082      	sub	sp, #8
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	330c      	adds	r3, #12
 8006b4e:	7812      	ldrb	r2, [r2, #0]
 8006b50:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b56:	1c5a      	adds	r2, r3, #1
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	3b01      	subs	r3, #1
 8006b64:	b29a      	uxth	r2, r3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d10f      	bne.n	8006b94 <SPI_TxISR_8BIT+0x58>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b7c:	d107      	bne.n	8006b8e <SPI_TxISR_8BIT+0x52>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b8c:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 fa92 	bl	80070b8 <SPI_CloseTx_ISR>
  }
}
 8006b94:	bf00      	nop
 8006b96:	3708      	adds	r7, #8
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}

08006b9c <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b082      	sub	sp, #8
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba8:	881a      	ldrh	r2, [r3, #0]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb4:	1c9a      	adds	r2, r3, #2
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	b29a      	uxth	r2, r3
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d10f      	bne.n	8006bf2 <SPI_TxISR_16BIT+0x56>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bda:	d107      	bne.n	8006bec <SPI_TxISR_16BIT+0x50>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006bea:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f000 fa63 	bl	80070b8 <SPI_CloseTx_ISR>
  }
}
 8006bf2:	bf00      	nop
 8006bf4:	3708      	adds	r7, #8
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
	...

08006bfc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b088      	sub	sp, #32
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	603b      	str	r3, [r7, #0]
 8006c08:	4613      	mov	r3, r2
 8006c0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c0c:	f7fc fbf4 	bl	80033f8 <HAL_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c14:	1a9b      	subs	r3, r3, r2
 8006c16:	683a      	ldr	r2, [r7, #0]
 8006c18:	4413      	add	r3, r2
 8006c1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c1c:	f7fc fbec 	bl	80033f8 <HAL_GetTick>
 8006c20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c22:	4b39      	ldr	r3, [pc, #228]	@ (8006d08 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	015b      	lsls	r3, r3, #5
 8006c28:	0d1b      	lsrs	r3, r3, #20
 8006c2a:	69fa      	ldr	r2, [r7, #28]
 8006c2c:	fb02 f303 	mul.w	r3, r2, r3
 8006c30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c32:	e054      	b.n	8006cde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c3a:	d050      	beq.n	8006cde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c3c:	f7fc fbdc 	bl	80033f8 <HAL_GetTick>
 8006c40:	4602      	mov	r2, r0
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	1ad3      	subs	r3, r2, r3
 8006c46:	69fa      	ldr	r2, [r7, #28]
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d902      	bls.n	8006c52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d13d      	bne.n	8006cce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	685a      	ldr	r2, [r3, #4]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c6a:	d111      	bne.n	8006c90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c74:	d004      	beq.n	8006c80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c7e:	d107      	bne.n	8006c90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c98:	d10f      	bne.n	8006cba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ca8:	601a      	str	r2, [r3, #0]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006cb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006cca:	2303      	movs	r3, #3
 8006ccc:	e017      	b.n	8006cfe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d101      	bne.n	8006cd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	3b01      	subs	r3, #1
 8006cdc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	689a      	ldr	r2, [r3, #8]
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	68ba      	ldr	r2, [r7, #8]
 8006cea:	429a      	cmp	r2, r3
 8006cec:	bf0c      	ite	eq
 8006cee:	2301      	moveq	r3, #1
 8006cf0:	2300      	movne	r3, #0
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	79fb      	ldrb	r3, [r7, #7]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d19b      	bne.n	8006c34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006cfc:	2300      	movs	r3, #0
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3720      	adds	r7, #32
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	20000048 	.word	0x20000048

08006d0c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b08a      	sub	sp, #40	@ 0x28
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	607a      	str	r2, [r7, #4]
 8006d18:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006d1e:	f7fc fb6b 	bl	80033f8 <HAL_GetTick>
 8006d22:	4602      	mov	r2, r0
 8006d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d26:	1a9b      	subs	r3, r3, r2
 8006d28:	683a      	ldr	r2, [r7, #0]
 8006d2a:	4413      	add	r3, r2
 8006d2c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006d2e:	f7fc fb63 	bl	80033f8 <HAL_GetTick>
 8006d32:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	330c      	adds	r3, #12
 8006d3a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006d3c:	4b3d      	ldr	r3, [pc, #244]	@ (8006e34 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	4613      	mov	r3, r2
 8006d42:	009b      	lsls	r3, r3, #2
 8006d44:	4413      	add	r3, r2
 8006d46:	00da      	lsls	r2, r3, #3
 8006d48:	1ad3      	subs	r3, r2, r3
 8006d4a:	0d1b      	lsrs	r3, r3, #20
 8006d4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d4e:	fb02 f303 	mul.w	r3, r2, r3
 8006d52:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006d54:	e060      	b.n	8006e18 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006d5c:	d107      	bne.n	8006d6e <SPI_WaitFifoStateUntilTimeout+0x62>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d104      	bne.n	8006d6e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006d64:	69fb      	ldr	r3, [r7, #28]
 8006d66:	781b      	ldrb	r3, [r3, #0]
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006d6c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d74:	d050      	beq.n	8006e18 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d76:	f7fc fb3f 	bl	80033f8 <HAL_GetTick>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	6a3b      	ldr	r3, [r7, #32]
 8006d7e:	1ad3      	subs	r3, r2, r3
 8006d80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d902      	bls.n	8006d8c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d13d      	bne.n	8006e08 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	685a      	ldr	r2, [r3, #4]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006d9a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006da4:	d111      	bne.n	8006dca <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dae:	d004      	beq.n	8006dba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006db8:	d107      	bne.n	8006dca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dc8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006dd2:	d10f      	bne.n	8006df4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006de2:	601a      	str	r2, [r3, #0]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006df2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006e04:	2303      	movs	r3, #3
 8006e06:	e010      	b.n	8006e2a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d101      	bne.n	8006e12 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	3b01      	subs	r3, #1
 8006e16:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	689a      	ldr	r2, [r3, #8]
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	4013      	ands	r3, r2
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d196      	bne.n	8006d56 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3728      	adds	r7, #40	@ 0x28
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	20000048 	.word	0x20000048

08006e38 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b086      	sub	sp, #24
 8006e3c:	af02      	add	r7, sp, #8
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e4c:	d111      	bne.n	8006e72 <SPI_EndRxTransaction+0x3a>
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e56:	d004      	beq.n	8006e62 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e60:	d107      	bne.n	8006e72 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e70:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	9300      	str	r3, [sp, #0]
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	2180      	movs	r1, #128	@ 0x80
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	f7ff febd 	bl	8006bfc <SPI_WaitFlagStateUntilTimeout>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d007      	beq.n	8006e98 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e8c:	f043 0220 	orr.w	r2, r3, #32
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e94:	2303      	movs	r3, #3
 8006e96:	e023      	b.n	8006ee0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ea0:	d11d      	bne.n	8006ede <SPI_EndRxTransaction+0xa6>
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006eaa:	d004      	beq.n	8006eb6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006eb4:	d113      	bne.n	8006ede <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	9300      	str	r3, [sp, #0]
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006ec2:	68f8      	ldr	r0, [r7, #12]
 8006ec4:	f7ff ff22 	bl	8006d0c <SPI_WaitFifoStateUntilTimeout>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d007      	beq.n	8006ede <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ed2:	f043 0220 	orr.w	r2, r3, #32
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006eda:	2303      	movs	r3, #3
 8006edc:	e000      	b.n	8006ee0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b086      	sub	sp, #24
 8006eec:	af02      	add	r7, sp, #8
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	2200      	movs	r2, #0
 8006efc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006f00:	68f8      	ldr	r0, [r7, #12]
 8006f02:	f7ff ff03 	bl	8006d0c <SPI_WaitFifoStateUntilTimeout>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d007      	beq.n	8006f1c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f10:	f043 0220 	orr.w	r2, r3, #32
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f18:	2303      	movs	r3, #3
 8006f1a:	e027      	b.n	8006f6c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	9300      	str	r3, [sp, #0]
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	2200      	movs	r2, #0
 8006f24:	2180      	movs	r1, #128	@ 0x80
 8006f26:	68f8      	ldr	r0, [r7, #12]
 8006f28:	f7ff fe68 	bl	8006bfc <SPI_WaitFlagStateUntilTimeout>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d007      	beq.n	8006f42 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f36:	f043 0220 	orr.w	r2, r3, #32
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f3e:	2303      	movs	r3, #3
 8006f40:	e014      	b.n	8006f6c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	9300      	str	r3, [sp, #0]
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006f4e:	68f8      	ldr	r0, [r7, #12]
 8006f50:	f7ff fedc 	bl	8006d0c <SPI_WaitFifoStateUntilTimeout>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d007      	beq.n	8006f6a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f5e:	f043 0220 	orr.w	r2, r3, #32
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f66:	2303      	movs	r3, #3
 8006f68:	e000      	b.n	8006f6c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f7c:	f7fc fa3c 	bl	80033f8 <HAL_GetTick>
 8006f80:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	685a      	ldr	r2, [r3, #4]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f022 0220 	bic.w	r2, r2, #32
 8006f90:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	2164      	movs	r1, #100	@ 0x64
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f7ff ffa6 	bl	8006ee8 <SPI_EndRxTxTransaction>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d005      	beq.n	8006fae <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fa6:	f043 0220 	orr.w	r2, r3, #32
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	f003 0310 	and.w	r3, r3, #16
 8006fb8:	2b10      	cmp	r3, #16
 8006fba:	d112      	bne.n	8006fe2 <SPI_CloseRxTx_ISR+0x6e>
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fc8:	f043 0202 	orr.w	r2, r3, #2
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8006fd8:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f7ff fb32 	bl	8006644 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8006fe0:	e020      	b.n	8007024 <SPI_CloseRxTx_ISR+0xb0>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d115      	bne.n	8007016 <SPI_CloseRxTx_ISR+0xa2>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	2b04      	cmp	r3, #4
 8006ff4:	d107      	bne.n	8007006 <SPI_CloseRxTx_ISR+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_RxCpltCallback(hspi);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f7fb fcbe 	bl	8002980 <HAL_SPI_RxCpltCallback>
}
 8007004:	e00e      	b.n	8007024 <SPI_CloseRxTx_ISR+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2201      	movs	r2, #1
 800700a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f7ff fb0e 	bl	8006630 <HAL_SPI_TxRxCpltCallback>
}
 8007014:	e006      	b.n	8007024 <SPI_CloseRxTx_ISR+0xb0>
      hspi->State = HAL_SPI_STATE_READY;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2201      	movs	r2, #1
 800701a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f7ff fb10 	bl	8006644 <HAL_SPI_ErrorCallback>
}
 8007024:	bf00      	nop
 8007026:	3710      	adds	r7, #16
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}

0800702c <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	685a      	ldr	r2, [r3, #4]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007042:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007044:	f7fc f9d8 	bl	80033f8 <HAL_GetTick>
 8007048:	4603      	mov	r3, r0
 800704a:	461a      	mov	r2, r3
 800704c:	2164      	movs	r1, #100	@ 0x64
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f7ff fef2 	bl	8006e38 <SPI_EndRxTransaction>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d005      	beq.n	8007066 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800705e:	f043 0220 	orr.w	r2, r3, #32
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2201      	movs	r2, #1
 800706a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	f003 0310 	and.w	r3, r3, #16
 8007078:	2b10      	cmp	r3, #16
 800707a:	d10e      	bne.n	800709a <SPI_CloseRx_ISR+0x6e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007080:	f043 0202 	orr.w	r2, r3, #2
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8007090:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f7ff fad6 	bl	8006644 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007098:	e00a      	b.n	80070b0 <SPI_CloseRx_ISR+0x84>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d103      	bne.n	80070aa <SPI_CloseRx_ISR+0x7e>
      HAL_SPI_RxCpltCallback(hspi);
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f7fb fc6c 	bl	8002980 <HAL_SPI_RxCpltCallback>
}
 80070a8:	e002      	b.n	80070b0 <SPI_CloseRx_ISR+0x84>
      HAL_SPI_ErrorCallback(hspi);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f7ff faca 	bl	8006644 <HAL_SPI_ErrorCallback>
}
 80070b0:	bf00      	nop
 80070b2:	3708      	adds	r7, #8
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070c0:	f7fc f99a 	bl	80033f8 <HAL_GetTick>
 80070c4:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	685a      	ldr	r2, [r3, #4]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80070d4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	2164      	movs	r1, #100	@ 0x64
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f7ff ff04 	bl	8006ee8 <SPI_EndRxTxTransaction>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d005      	beq.n	80070f2 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070ea:	f043 0220 	orr.w	r2, r3, #32
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d10a      	bne.n	8007110 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070fa:	2300      	movs	r3, #0
 80070fc:	60bb      	str	r3, [r7, #8]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	60bb      	str	r3, [r7, #8]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	60bb      	str	r3, [r7, #8]
 800710e:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800711c:	2b00      	cmp	r3, #0
 800711e:	d003      	beq.n	8007128 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f7ff fa8f 	bl	8006644 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8007126:	e002      	b.n	800712e <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f7fb fc3d 	bl	80029a8 <HAL_SPI_TxCpltCallback>
}
 800712e:	bf00      	nop
 8007130:	3710      	adds	r7, #16
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}

08007136 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b082      	sub	sp, #8
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d101      	bne.n	8007148 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	e040      	b.n	80071ca <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800714c:	2b00      	cmp	r3, #0
 800714e:	d106      	bne.n	800715e <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 f83a 	bl	80071d2 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2224      	movs	r2, #36	@ 0x24
 8007162:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f022 0201 	bic.w	r2, r2, #1
 8007172:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007178:	2b00      	cmp	r3, #0
 800717a:	d002      	beq.n	8007182 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 fb73 	bl	8007868 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f8b8 	bl	80072f8 <UART_SetConfig>
 8007188:	4603      	mov	r3, r0
 800718a:	2b01      	cmp	r3, #1
 800718c:	d101      	bne.n	8007192 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	e01b      	b.n	80071ca <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	685a      	ldr	r2, [r3, #4]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80071a0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	689a      	ldr	r2, [r3, #8]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80071b0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f042 0201 	orr.w	r2, r2, #1
 80071c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fbf2 	bl	80079ac <UART_CheckIdleState>
 80071c8:	4603      	mov	r3, r0
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3708      	adds	r7, #8
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}

080071d2 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80071d2:	b480      	push	{r7}
 80071d4:	b083      	sub	sp, #12
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80071da:	bf00      	nop
 80071dc:	370c      	adds	r7, #12
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr

080071e6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b08a      	sub	sp, #40	@ 0x28
 80071ea:	af02      	add	r7, sp, #8
 80071ec:	60f8      	str	r0, [r7, #12]
 80071ee:	60b9      	str	r1, [r7, #8]
 80071f0:	603b      	str	r3, [r7, #0]
 80071f2:	4613      	mov	r3, r2
 80071f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071fa:	2b20      	cmp	r3, #32
 80071fc:	d177      	bne.n	80072ee <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d002      	beq.n	800720a <HAL_UART_Transmit+0x24>
 8007204:	88fb      	ldrh	r3, [r7, #6]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d101      	bne.n	800720e <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	e070      	b.n	80072f0 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2200      	movs	r2, #0
 8007212:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2221      	movs	r2, #33	@ 0x21
 800721a:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800721c:	f7fc f8ec 	bl	80033f8 <HAL_GetTick>
 8007220:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	88fa      	ldrh	r2, [r7, #6]
 8007226:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	88fa      	ldrh	r2, [r7, #6]
 800722e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800723a:	d108      	bne.n	800724e <HAL_UART_Transmit+0x68>
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	691b      	ldr	r3, [r3, #16]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d104      	bne.n	800724e <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007244:	2300      	movs	r3, #0
 8007246:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	61bb      	str	r3, [r7, #24]
 800724c:	e003      	b.n	8007256 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007252:	2300      	movs	r3, #0
 8007254:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007256:	e02f      	b.n	80072b8 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	9300      	str	r3, [sp, #0]
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	2200      	movs	r2, #0
 8007260:	2180      	movs	r1, #128	@ 0x80
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	f000 fc4a 	bl	8007afc <UART_WaitOnFlagUntilTimeout>
 8007268:	4603      	mov	r3, r0
 800726a:	2b00      	cmp	r3, #0
 800726c:	d004      	beq.n	8007278 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2220      	movs	r2, #32
 8007272:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007274:	2303      	movs	r3, #3
 8007276:	e03b      	b.n	80072f0 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007278:	69fb      	ldr	r3, [r7, #28]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10b      	bne.n	8007296 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	881a      	ldrh	r2, [r3, #0]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800728a:	b292      	uxth	r2, r2
 800728c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	3302      	adds	r3, #2
 8007292:	61bb      	str	r3, [r7, #24]
 8007294:	e007      	b.n	80072a6 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007296:	69fb      	ldr	r3, [r7, #28]
 8007298:	781a      	ldrb	r2, [r3, #0]
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	3301      	adds	r3, #1
 80072a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	3b01      	subs	r3, #1
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80072be:	b29b      	uxth	r3, r3
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1c9      	bne.n	8007258 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	9300      	str	r3, [sp, #0]
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	2200      	movs	r2, #0
 80072cc:	2140      	movs	r1, #64	@ 0x40
 80072ce:	68f8      	ldr	r0, [r7, #12]
 80072d0:	f000 fc14 	bl	8007afc <UART_WaitOnFlagUntilTimeout>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d004      	beq.n	80072e4 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2220      	movs	r2, #32
 80072de:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80072e0:	2303      	movs	r3, #3
 80072e2:	e005      	b.n	80072f0 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2220      	movs	r2, #32
 80072e8:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80072ea:	2300      	movs	r3, #0
 80072ec:	e000      	b.n	80072f0 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80072ee:	2302      	movs	r3, #2
  }
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3720      	adds	r7, #32
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072fc:	b08a      	sub	sp, #40	@ 0x28
 80072fe:	af00      	add	r7, sp, #0
 8007300:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007302:	2300      	movs	r3, #0
 8007304:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	689a      	ldr	r2, [r3, #8]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	431a      	orrs	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	431a      	orrs	r2, r3
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	69db      	ldr	r3, [r3, #28]
 800731c:	4313      	orrs	r3, r2
 800731e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	4ba4      	ldr	r3, [pc, #656]	@ (80075b8 <UART_SetConfig+0x2c0>)
 8007328:	4013      	ands	r3, r2
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	6812      	ldr	r2, [r2, #0]
 800732e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007330:	430b      	orrs	r3, r1
 8007332:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	68da      	ldr	r2, [r3, #12]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	430a      	orrs	r2, r1
 8007348:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	699b      	ldr	r3, [r3, #24]
 800734e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a99      	ldr	r2, [pc, #612]	@ (80075bc <UART_SetConfig+0x2c4>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d004      	beq.n	8007364 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6a1b      	ldr	r3, [r3, #32]
 800735e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007360:	4313      	orrs	r3, r2
 8007362:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007374:	430a      	orrs	r2, r1
 8007376:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a90      	ldr	r2, [pc, #576]	@ (80075c0 <UART_SetConfig+0x2c8>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d126      	bne.n	80073d0 <UART_SetConfig+0xd8>
 8007382:	4b90      	ldr	r3, [pc, #576]	@ (80075c4 <UART_SetConfig+0x2cc>)
 8007384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007388:	f003 0303 	and.w	r3, r3, #3
 800738c:	2b03      	cmp	r3, #3
 800738e:	d81b      	bhi.n	80073c8 <UART_SetConfig+0xd0>
 8007390:	a201      	add	r2, pc, #4	@ (adr r2, 8007398 <UART_SetConfig+0xa0>)
 8007392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007396:	bf00      	nop
 8007398:	080073a9 	.word	0x080073a9
 800739c:	080073b9 	.word	0x080073b9
 80073a0:	080073b1 	.word	0x080073b1
 80073a4:	080073c1 	.word	0x080073c1
 80073a8:	2301      	movs	r3, #1
 80073aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073ae:	e116      	b.n	80075de <UART_SetConfig+0x2e6>
 80073b0:	2302      	movs	r3, #2
 80073b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073b6:	e112      	b.n	80075de <UART_SetConfig+0x2e6>
 80073b8:	2304      	movs	r3, #4
 80073ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073be:	e10e      	b.n	80075de <UART_SetConfig+0x2e6>
 80073c0:	2308      	movs	r3, #8
 80073c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073c6:	e10a      	b.n	80075de <UART_SetConfig+0x2e6>
 80073c8:	2310      	movs	r3, #16
 80073ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073ce:	e106      	b.n	80075de <UART_SetConfig+0x2e6>
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a7c      	ldr	r2, [pc, #496]	@ (80075c8 <UART_SetConfig+0x2d0>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d138      	bne.n	800744c <UART_SetConfig+0x154>
 80073da:	4b7a      	ldr	r3, [pc, #488]	@ (80075c4 <UART_SetConfig+0x2cc>)
 80073dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073e0:	f003 030c 	and.w	r3, r3, #12
 80073e4:	2b0c      	cmp	r3, #12
 80073e6:	d82d      	bhi.n	8007444 <UART_SetConfig+0x14c>
 80073e8:	a201      	add	r2, pc, #4	@ (adr r2, 80073f0 <UART_SetConfig+0xf8>)
 80073ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ee:	bf00      	nop
 80073f0:	08007425 	.word	0x08007425
 80073f4:	08007445 	.word	0x08007445
 80073f8:	08007445 	.word	0x08007445
 80073fc:	08007445 	.word	0x08007445
 8007400:	08007435 	.word	0x08007435
 8007404:	08007445 	.word	0x08007445
 8007408:	08007445 	.word	0x08007445
 800740c:	08007445 	.word	0x08007445
 8007410:	0800742d 	.word	0x0800742d
 8007414:	08007445 	.word	0x08007445
 8007418:	08007445 	.word	0x08007445
 800741c:	08007445 	.word	0x08007445
 8007420:	0800743d 	.word	0x0800743d
 8007424:	2300      	movs	r3, #0
 8007426:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800742a:	e0d8      	b.n	80075de <UART_SetConfig+0x2e6>
 800742c:	2302      	movs	r3, #2
 800742e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007432:	e0d4      	b.n	80075de <UART_SetConfig+0x2e6>
 8007434:	2304      	movs	r3, #4
 8007436:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800743a:	e0d0      	b.n	80075de <UART_SetConfig+0x2e6>
 800743c:	2308      	movs	r3, #8
 800743e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007442:	e0cc      	b.n	80075de <UART_SetConfig+0x2e6>
 8007444:	2310      	movs	r3, #16
 8007446:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800744a:	e0c8      	b.n	80075de <UART_SetConfig+0x2e6>
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a5e      	ldr	r2, [pc, #376]	@ (80075cc <UART_SetConfig+0x2d4>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d125      	bne.n	80074a2 <UART_SetConfig+0x1aa>
 8007456:	4b5b      	ldr	r3, [pc, #364]	@ (80075c4 <UART_SetConfig+0x2cc>)
 8007458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800745c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007460:	2b30      	cmp	r3, #48	@ 0x30
 8007462:	d016      	beq.n	8007492 <UART_SetConfig+0x19a>
 8007464:	2b30      	cmp	r3, #48	@ 0x30
 8007466:	d818      	bhi.n	800749a <UART_SetConfig+0x1a2>
 8007468:	2b20      	cmp	r3, #32
 800746a:	d00a      	beq.n	8007482 <UART_SetConfig+0x18a>
 800746c:	2b20      	cmp	r3, #32
 800746e:	d814      	bhi.n	800749a <UART_SetConfig+0x1a2>
 8007470:	2b00      	cmp	r3, #0
 8007472:	d002      	beq.n	800747a <UART_SetConfig+0x182>
 8007474:	2b10      	cmp	r3, #16
 8007476:	d008      	beq.n	800748a <UART_SetConfig+0x192>
 8007478:	e00f      	b.n	800749a <UART_SetConfig+0x1a2>
 800747a:	2300      	movs	r3, #0
 800747c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007480:	e0ad      	b.n	80075de <UART_SetConfig+0x2e6>
 8007482:	2302      	movs	r3, #2
 8007484:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007488:	e0a9      	b.n	80075de <UART_SetConfig+0x2e6>
 800748a:	2304      	movs	r3, #4
 800748c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007490:	e0a5      	b.n	80075de <UART_SetConfig+0x2e6>
 8007492:	2308      	movs	r3, #8
 8007494:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007498:	e0a1      	b.n	80075de <UART_SetConfig+0x2e6>
 800749a:	2310      	movs	r3, #16
 800749c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074a0:	e09d      	b.n	80075de <UART_SetConfig+0x2e6>
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a4a      	ldr	r2, [pc, #296]	@ (80075d0 <UART_SetConfig+0x2d8>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d125      	bne.n	80074f8 <UART_SetConfig+0x200>
 80074ac:	4b45      	ldr	r3, [pc, #276]	@ (80075c4 <UART_SetConfig+0x2cc>)
 80074ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80074b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80074b8:	d016      	beq.n	80074e8 <UART_SetConfig+0x1f0>
 80074ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80074bc:	d818      	bhi.n	80074f0 <UART_SetConfig+0x1f8>
 80074be:	2b80      	cmp	r3, #128	@ 0x80
 80074c0:	d00a      	beq.n	80074d8 <UART_SetConfig+0x1e0>
 80074c2:	2b80      	cmp	r3, #128	@ 0x80
 80074c4:	d814      	bhi.n	80074f0 <UART_SetConfig+0x1f8>
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d002      	beq.n	80074d0 <UART_SetConfig+0x1d8>
 80074ca:	2b40      	cmp	r3, #64	@ 0x40
 80074cc:	d008      	beq.n	80074e0 <UART_SetConfig+0x1e8>
 80074ce:	e00f      	b.n	80074f0 <UART_SetConfig+0x1f8>
 80074d0:	2300      	movs	r3, #0
 80074d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074d6:	e082      	b.n	80075de <UART_SetConfig+0x2e6>
 80074d8:	2302      	movs	r3, #2
 80074da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074de:	e07e      	b.n	80075de <UART_SetConfig+0x2e6>
 80074e0:	2304      	movs	r3, #4
 80074e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074e6:	e07a      	b.n	80075de <UART_SetConfig+0x2e6>
 80074e8:	2308      	movs	r3, #8
 80074ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ee:	e076      	b.n	80075de <UART_SetConfig+0x2e6>
 80074f0:	2310      	movs	r3, #16
 80074f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074f6:	e072      	b.n	80075de <UART_SetConfig+0x2e6>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a35      	ldr	r2, [pc, #212]	@ (80075d4 <UART_SetConfig+0x2dc>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d12a      	bne.n	8007558 <UART_SetConfig+0x260>
 8007502:	4b30      	ldr	r3, [pc, #192]	@ (80075c4 <UART_SetConfig+0x2cc>)
 8007504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007508:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800750c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007510:	d01a      	beq.n	8007548 <UART_SetConfig+0x250>
 8007512:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007516:	d81b      	bhi.n	8007550 <UART_SetConfig+0x258>
 8007518:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800751c:	d00c      	beq.n	8007538 <UART_SetConfig+0x240>
 800751e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007522:	d815      	bhi.n	8007550 <UART_SetConfig+0x258>
 8007524:	2b00      	cmp	r3, #0
 8007526:	d003      	beq.n	8007530 <UART_SetConfig+0x238>
 8007528:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800752c:	d008      	beq.n	8007540 <UART_SetConfig+0x248>
 800752e:	e00f      	b.n	8007550 <UART_SetConfig+0x258>
 8007530:	2300      	movs	r3, #0
 8007532:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007536:	e052      	b.n	80075de <UART_SetConfig+0x2e6>
 8007538:	2302      	movs	r3, #2
 800753a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800753e:	e04e      	b.n	80075de <UART_SetConfig+0x2e6>
 8007540:	2304      	movs	r3, #4
 8007542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007546:	e04a      	b.n	80075de <UART_SetConfig+0x2e6>
 8007548:	2308      	movs	r3, #8
 800754a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800754e:	e046      	b.n	80075de <UART_SetConfig+0x2e6>
 8007550:	2310      	movs	r3, #16
 8007552:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007556:	e042      	b.n	80075de <UART_SetConfig+0x2e6>
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a17      	ldr	r2, [pc, #92]	@ (80075bc <UART_SetConfig+0x2c4>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d13a      	bne.n	80075d8 <UART_SetConfig+0x2e0>
 8007562:	4b18      	ldr	r3, [pc, #96]	@ (80075c4 <UART_SetConfig+0x2cc>)
 8007564:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007568:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800756c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007570:	d01a      	beq.n	80075a8 <UART_SetConfig+0x2b0>
 8007572:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007576:	d81b      	bhi.n	80075b0 <UART_SetConfig+0x2b8>
 8007578:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800757c:	d00c      	beq.n	8007598 <UART_SetConfig+0x2a0>
 800757e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007582:	d815      	bhi.n	80075b0 <UART_SetConfig+0x2b8>
 8007584:	2b00      	cmp	r3, #0
 8007586:	d003      	beq.n	8007590 <UART_SetConfig+0x298>
 8007588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800758c:	d008      	beq.n	80075a0 <UART_SetConfig+0x2a8>
 800758e:	e00f      	b.n	80075b0 <UART_SetConfig+0x2b8>
 8007590:	2300      	movs	r3, #0
 8007592:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007596:	e022      	b.n	80075de <UART_SetConfig+0x2e6>
 8007598:	2302      	movs	r3, #2
 800759a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800759e:	e01e      	b.n	80075de <UART_SetConfig+0x2e6>
 80075a0:	2304      	movs	r3, #4
 80075a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075a6:	e01a      	b.n	80075de <UART_SetConfig+0x2e6>
 80075a8:	2308      	movs	r3, #8
 80075aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ae:	e016      	b.n	80075de <UART_SetConfig+0x2e6>
 80075b0:	2310      	movs	r3, #16
 80075b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075b6:	e012      	b.n	80075de <UART_SetConfig+0x2e6>
 80075b8:	efff69f3 	.word	0xefff69f3
 80075bc:	40008000 	.word	0x40008000
 80075c0:	40013800 	.word	0x40013800
 80075c4:	40021000 	.word	0x40021000
 80075c8:	40004400 	.word	0x40004400
 80075cc:	40004800 	.word	0x40004800
 80075d0:	40004c00 	.word	0x40004c00
 80075d4:	40005000 	.word	0x40005000
 80075d8:	2310      	movs	r3, #16
 80075da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a9f      	ldr	r2, [pc, #636]	@ (8007860 <UART_SetConfig+0x568>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d17a      	bne.n	80076de <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80075e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80075ec:	2b08      	cmp	r3, #8
 80075ee:	d824      	bhi.n	800763a <UART_SetConfig+0x342>
 80075f0:	a201      	add	r2, pc, #4	@ (adr r2, 80075f8 <UART_SetConfig+0x300>)
 80075f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075f6:	bf00      	nop
 80075f8:	0800761d 	.word	0x0800761d
 80075fc:	0800763b 	.word	0x0800763b
 8007600:	08007625 	.word	0x08007625
 8007604:	0800763b 	.word	0x0800763b
 8007608:	0800762b 	.word	0x0800762b
 800760c:	0800763b 	.word	0x0800763b
 8007610:	0800763b 	.word	0x0800763b
 8007614:	0800763b 	.word	0x0800763b
 8007618:	08007633 	.word	0x08007633
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800761c:	f7fd fdfc 	bl	8005218 <HAL_RCC_GetPCLK1Freq>
 8007620:	61f8      	str	r0, [r7, #28]
        break;
 8007622:	e010      	b.n	8007646 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007624:	4b8f      	ldr	r3, [pc, #572]	@ (8007864 <UART_SetConfig+0x56c>)
 8007626:	61fb      	str	r3, [r7, #28]
        break;
 8007628:	e00d      	b.n	8007646 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800762a:	f7fd fd5d 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 800762e:	61f8      	str	r0, [r7, #28]
        break;
 8007630:	e009      	b.n	8007646 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007632:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007636:	61fb      	str	r3, [r7, #28]
        break;
 8007638:	e005      	b.n	8007646 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800763a:	2300      	movs	r3, #0
 800763c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007644:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007646:	69fb      	ldr	r3, [r7, #28]
 8007648:	2b00      	cmp	r3, #0
 800764a:	f000 80fb 	beq.w	8007844 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	685a      	ldr	r2, [r3, #4]
 8007652:	4613      	mov	r3, r2
 8007654:	005b      	lsls	r3, r3, #1
 8007656:	4413      	add	r3, r2
 8007658:	69fa      	ldr	r2, [r7, #28]
 800765a:	429a      	cmp	r2, r3
 800765c:	d305      	bcc.n	800766a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007664:	69fa      	ldr	r2, [r7, #28]
 8007666:	429a      	cmp	r2, r3
 8007668:	d903      	bls.n	8007672 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007670:	e0e8      	b.n	8007844 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007672:	69fb      	ldr	r3, [r7, #28]
 8007674:	2200      	movs	r2, #0
 8007676:	461c      	mov	r4, r3
 8007678:	4615      	mov	r5, r2
 800767a:	f04f 0200 	mov.w	r2, #0
 800767e:	f04f 0300 	mov.w	r3, #0
 8007682:	022b      	lsls	r3, r5, #8
 8007684:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007688:	0222      	lsls	r2, r4, #8
 800768a:	68f9      	ldr	r1, [r7, #12]
 800768c:	6849      	ldr	r1, [r1, #4]
 800768e:	0849      	lsrs	r1, r1, #1
 8007690:	2000      	movs	r0, #0
 8007692:	4688      	mov	r8, r1
 8007694:	4681      	mov	r9, r0
 8007696:	eb12 0a08 	adds.w	sl, r2, r8
 800769a:	eb43 0b09 	adc.w	fp, r3, r9
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	603b      	str	r3, [r7, #0]
 80076a6:	607a      	str	r2, [r7, #4]
 80076a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076ac:	4650      	mov	r0, sl
 80076ae:	4659      	mov	r1, fp
 80076b0:	f7f9 faea 	bl	8000c88 <__aeabi_uldivmod>
 80076b4:	4602      	mov	r2, r0
 80076b6:	460b      	mov	r3, r1
 80076b8:	4613      	mov	r3, r2
 80076ba:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076c2:	d308      	bcc.n	80076d6 <UART_SetConfig+0x3de>
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076ca:	d204      	bcs.n	80076d6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	69ba      	ldr	r2, [r7, #24]
 80076d2:	60da      	str	r2, [r3, #12]
 80076d4:	e0b6      	b.n	8007844 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80076dc:	e0b2      	b.n	8007844 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	69db      	ldr	r3, [r3, #28]
 80076e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076e6:	d15e      	bne.n	80077a6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80076e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80076ec:	2b08      	cmp	r3, #8
 80076ee:	d828      	bhi.n	8007742 <UART_SetConfig+0x44a>
 80076f0:	a201      	add	r2, pc, #4	@ (adr r2, 80076f8 <UART_SetConfig+0x400>)
 80076f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f6:	bf00      	nop
 80076f8:	0800771d 	.word	0x0800771d
 80076fc:	08007725 	.word	0x08007725
 8007700:	0800772d 	.word	0x0800772d
 8007704:	08007743 	.word	0x08007743
 8007708:	08007733 	.word	0x08007733
 800770c:	08007743 	.word	0x08007743
 8007710:	08007743 	.word	0x08007743
 8007714:	08007743 	.word	0x08007743
 8007718:	0800773b 	.word	0x0800773b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800771c:	f7fd fd7c 	bl	8005218 <HAL_RCC_GetPCLK1Freq>
 8007720:	61f8      	str	r0, [r7, #28]
        break;
 8007722:	e014      	b.n	800774e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007724:	f7fd fd8e 	bl	8005244 <HAL_RCC_GetPCLK2Freq>
 8007728:	61f8      	str	r0, [r7, #28]
        break;
 800772a:	e010      	b.n	800774e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800772c:	4b4d      	ldr	r3, [pc, #308]	@ (8007864 <UART_SetConfig+0x56c>)
 800772e:	61fb      	str	r3, [r7, #28]
        break;
 8007730:	e00d      	b.n	800774e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007732:	f7fd fcd9 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 8007736:	61f8      	str	r0, [r7, #28]
        break;
 8007738:	e009      	b.n	800774e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800773a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800773e:	61fb      	str	r3, [r7, #28]
        break;
 8007740:	e005      	b.n	800774e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007742:	2300      	movs	r3, #0
 8007744:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800774c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800774e:	69fb      	ldr	r3, [r7, #28]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d077      	beq.n	8007844 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	005a      	lsls	r2, r3, #1
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	085b      	lsrs	r3, r3, #1
 800775e:	441a      	add	r2, r3
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	fbb2 f3f3 	udiv	r3, r2, r3
 8007768:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800776a:	69bb      	ldr	r3, [r7, #24]
 800776c:	2b0f      	cmp	r3, #15
 800776e:	d916      	bls.n	800779e <UART_SetConfig+0x4a6>
 8007770:	69bb      	ldr	r3, [r7, #24]
 8007772:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007776:	d212      	bcs.n	800779e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	b29b      	uxth	r3, r3
 800777c:	f023 030f 	bic.w	r3, r3, #15
 8007780:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	085b      	lsrs	r3, r3, #1
 8007786:	b29b      	uxth	r3, r3
 8007788:	f003 0307 	and.w	r3, r3, #7
 800778c:	b29a      	uxth	r2, r3
 800778e:	8afb      	ldrh	r3, [r7, #22]
 8007790:	4313      	orrs	r3, r2
 8007792:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	8afa      	ldrh	r2, [r7, #22]
 800779a:	60da      	str	r2, [r3, #12]
 800779c:	e052      	b.n	8007844 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80077a4:	e04e      	b.n	8007844 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80077aa:	2b08      	cmp	r3, #8
 80077ac:	d827      	bhi.n	80077fe <UART_SetConfig+0x506>
 80077ae:	a201      	add	r2, pc, #4	@ (adr r2, 80077b4 <UART_SetConfig+0x4bc>)
 80077b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b4:	080077d9 	.word	0x080077d9
 80077b8:	080077e1 	.word	0x080077e1
 80077bc:	080077e9 	.word	0x080077e9
 80077c0:	080077ff 	.word	0x080077ff
 80077c4:	080077ef 	.word	0x080077ef
 80077c8:	080077ff 	.word	0x080077ff
 80077cc:	080077ff 	.word	0x080077ff
 80077d0:	080077ff 	.word	0x080077ff
 80077d4:	080077f7 	.word	0x080077f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077d8:	f7fd fd1e 	bl	8005218 <HAL_RCC_GetPCLK1Freq>
 80077dc:	61f8      	str	r0, [r7, #28]
        break;
 80077de:	e014      	b.n	800780a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077e0:	f7fd fd30 	bl	8005244 <HAL_RCC_GetPCLK2Freq>
 80077e4:	61f8      	str	r0, [r7, #28]
        break;
 80077e6:	e010      	b.n	800780a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077e8:	4b1e      	ldr	r3, [pc, #120]	@ (8007864 <UART_SetConfig+0x56c>)
 80077ea:	61fb      	str	r3, [r7, #28]
        break;
 80077ec:	e00d      	b.n	800780a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077ee:	f7fd fc7b 	bl	80050e8 <HAL_RCC_GetSysClockFreq>
 80077f2:	61f8      	str	r0, [r7, #28]
        break;
 80077f4:	e009      	b.n	800780a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077fa:	61fb      	str	r3, [r7, #28]
        break;
 80077fc:	e005      	b.n	800780a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80077fe:	2300      	movs	r3, #0
 8007800:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007808:	bf00      	nop
    }

    if (pclk != 0U)
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d019      	beq.n	8007844 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	085a      	lsrs	r2, r3, #1
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	441a      	add	r2, r3
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007822:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007824:	69bb      	ldr	r3, [r7, #24]
 8007826:	2b0f      	cmp	r3, #15
 8007828:	d909      	bls.n	800783e <UART_SetConfig+0x546>
 800782a:	69bb      	ldr	r3, [r7, #24]
 800782c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007830:	d205      	bcs.n	800783e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	b29a      	uxth	r2, r3
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	60da      	str	r2, [r3, #12]
 800783c:	e002      	b.n	8007844 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2200      	movs	r2, #0
 8007848:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2200      	movs	r2, #0
 800784e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007850:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007854:	4618      	mov	r0, r3
 8007856:	3728      	adds	r7, #40	@ 0x28
 8007858:	46bd      	mov	sp, r7
 800785a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800785e:	bf00      	nop
 8007860:	40008000 	.word	0x40008000
 8007864:	00f42400 	.word	0x00f42400

08007868 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007874:	f003 0308 	and.w	r3, r3, #8
 8007878:	2b00      	cmp	r3, #0
 800787a:	d00a      	beq.n	8007892 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	430a      	orrs	r2, r1
 8007890:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007896:	f003 0301 	and.w	r3, r3, #1
 800789a:	2b00      	cmp	r3, #0
 800789c:	d00a      	beq.n	80078b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	430a      	orrs	r2, r1
 80078b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078b8:	f003 0302 	and.w	r3, r3, #2
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00a      	beq.n	80078d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	430a      	orrs	r2, r1
 80078d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078da:	f003 0304 	and.w	r3, r3, #4
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d00a      	beq.n	80078f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	430a      	orrs	r2, r1
 80078f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078fc:	f003 0310 	and.w	r3, r3, #16
 8007900:	2b00      	cmp	r3, #0
 8007902:	d00a      	beq.n	800791a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	689b      	ldr	r3, [r3, #8]
 800790a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	430a      	orrs	r2, r1
 8007918:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800791e:	f003 0320 	and.w	r3, r3, #32
 8007922:	2b00      	cmp	r3, #0
 8007924:	d00a      	beq.n	800793c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	430a      	orrs	r2, r1
 800793a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007944:	2b00      	cmp	r3, #0
 8007946:	d01a      	beq.n	800797e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	430a      	orrs	r2, r1
 800795c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007962:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007966:	d10a      	bne.n	800797e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	430a      	orrs	r2, r1
 800797c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007986:	2b00      	cmp	r3, #0
 8007988:	d00a      	beq.n	80079a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	430a      	orrs	r2, r1
 800799e:	605a      	str	r2, [r3, #4]
  }
}
 80079a0:	bf00      	nop
 80079a2:	370c      	adds	r7, #12
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b098      	sub	sp, #96	@ 0x60
 80079b0:	af02      	add	r7, sp, #8
 80079b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80079bc:	f7fb fd1c 	bl	80033f8 <HAL_GetTick>
 80079c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 0308 	and.w	r3, r3, #8
 80079cc:	2b08      	cmp	r3, #8
 80079ce:	d12e      	bne.n	8007a2e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079d4:	9300      	str	r3, [sp, #0]
 80079d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079d8:	2200      	movs	r2, #0
 80079da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f000 f88c 	bl	8007afc <UART_WaitOnFlagUntilTimeout>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d021      	beq.n	8007a2e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079f2:	e853 3f00 	ldrex	r3, [r3]
 80079f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	461a      	mov	r2, r3
 8007a06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a08:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a0a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a10:	e841 2300 	strex	r3, r2, [r1]
 8007a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d1e6      	bne.n	80079ea <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2220      	movs	r2, #32
 8007a20:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a2a:	2303      	movs	r3, #3
 8007a2c:	e062      	b.n	8007af4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f003 0304 	and.w	r3, r3, #4
 8007a38:	2b04      	cmp	r3, #4
 8007a3a:	d149      	bne.n	8007ad0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a40:	9300      	str	r3, [sp, #0]
 8007a42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a44:	2200      	movs	r2, #0
 8007a46:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 f856 	bl	8007afc <UART_WaitOnFlagUntilTimeout>
 8007a50:	4603      	mov	r3, r0
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d03c      	beq.n	8007ad0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a5e:	e853 3f00 	ldrex	r3, [r3]
 8007a62:	623b      	str	r3, [r7, #32]
   return(result);
 8007a64:	6a3b      	ldr	r3, [r7, #32]
 8007a66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	461a      	mov	r2, r3
 8007a72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a74:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a76:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a7c:	e841 2300 	strex	r3, r2, [r1]
 8007a80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d1e6      	bne.n	8007a56 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	3308      	adds	r3, #8
 8007a8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	e853 3f00 	ldrex	r3, [r3]
 8007a96:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f023 0301 	bic.w	r3, r3, #1
 8007a9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	3308      	adds	r3, #8
 8007aa6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007aa8:	61fa      	str	r2, [r7, #28]
 8007aaa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aac:	69b9      	ldr	r1, [r7, #24]
 8007aae:	69fa      	ldr	r2, [r7, #28]
 8007ab0:	e841 2300 	strex	r3, r2, [r1]
 8007ab4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d1e5      	bne.n	8007a88 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2220      	movs	r2, #32
 8007ac0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007acc:	2303      	movs	r3, #3
 8007ace:	e011      	b.n	8007af4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2220      	movs	r2, #32
 8007ad4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007af2:	2300      	movs	r3, #0
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3758      	adds	r7, #88	@ 0x58
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}

08007afc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	60b9      	str	r1, [r7, #8]
 8007b06:	603b      	str	r3, [r7, #0]
 8007b08:	4613      	mov	r3, r2
 8007b0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b0c:	e04f      	b.n	8007bae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b0e:	69bb      	ldr	r3, [r7, #24]
 8007b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b14:	d04b      	beq.n	8007bae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b16:	f7fb fc6f 	bl	80033f8 <HAL_GetTick>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	1ad3      	subs	r3, r2, r3
 8007b20:	69ba      	ldr	r2, [r7, #24]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d302      	bcc.n	8007b2c <UART_WaitOnFlagUntilTimeout+0x30>
 8007b26:	69bb      	ldr	r3, [r7, #24]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d101      	bne.n	8007b30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b2c:	2303      	movs	r3, #3
 8007b2e:	e04e      	b.n	8007bce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f003 0304 	and.w	r3, r3, #4
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d037      	beq.n	8007bae <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	2b80      	cmp	r3, #128	@ 0x80
 8007b42:	d034      	beq.n	8007bae <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	2b40      	cmp	r3, #64	@ 0x40
 8007b48:	d031      	beq.n	8007bae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	69db      	ldr	r3, [r3, #28]
 8007b50:	f003 0308 	and.w	r3, r3, #8
 8007b54:	2b08      	cmp	r3, #8
 8007b56:	d110      	bne.n	8007b7a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	2208      	movs	r2, #8
 8007b5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b60:	68f8      	ldr	r0, [r7, #12]
 8007b62:	f000 f838 	bl	8007bd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2208      	movs	r2, #8
 8007b6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2200      	movs	r2, #0
 8007b72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e029      	b.n	8007bce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	69db      	ldr	r3, [r3, #28]
 8007b80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b88:	d111      	bne.n	8007bae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b94:	68f8      	ldr	r0, [r7, #12]
 8007b96:	f000 f81e 	bl	8007bd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2220      	movs	r2, #32
 8007b9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007baa:	2303      	movs	r3, #3
 8007bac:	e00f      	b.n	8007bce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	69da      	ldr	r2, [r3, #28]
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	4013      	ands	r3, r2
 8007bb8:	68ba      	ldr	r2, [r7, #8]
 8007bba:	429a      	cmp	r2, r3
 8007bbc:	bf0c      	ite	eq
 8007bbe:	2301      	moveq	r3, #1
 8007bc0:	2300      	movne	r3, #0
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	79fb      	ldrb	r3, [r7, #7]
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d0a0      	beq.n	8007b0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3710      	adds	r7, #16
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007bd6:	b480      	push	{r7}
 8007bd8:	b095      	sub	sp, #84	@ 0x54
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007be6:	e853 3f00 	ldrex	r3, [r3]
 8007bea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bfc:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bfe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c04:	e841 2300 	strex	r3, r2, [r1]
 8007c08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d1e6      	bne.n	8007bde <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	3308      	adds	r3, #8
 8007c16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c18:	6a3b      	ldr	r3, [r7, #32]
 8007c1a:	e853 3f00 	ldrex	r3, [r3]
 8007c1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c20:	69fb      	ldr	r3, [r7, #28]
 8007c22:	f023 0301 	bic.w	r3, r3, #1
 8007c26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	3308      	adds	r3, #8
 8007c2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c38:	e841 2300 	strex	r3, r2, [r1]
 8007c3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d1e5      	bne.n	8007c10 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d118      	bne.n	8007c7e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	e853 3f00 	ldrex	r3, [r3]
 8007c58:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	f023 0310 	bic.w	r3, r3, #16
 8007c60:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	461a      	mov	r2, r3
 8007c68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c6a:	61bb      	str	r3, [r7, #24]
 8007c6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c6e:	6979      	ldr	r1, [r7, #20]
 8007c70:	69ba      	ldr	r2, [r7, #24]
 8007c72:	e841 2300 	strex	r3, r2, [r1]
 8007c76:	613b      	str	r3, [r7, #16]
   return(result);
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d1e6      	bne.n	8007c4c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2220      	movs	r2, #32
 8007c82:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007c92:	bf00      	nop
 8007c94:	3754      	adds	r7, #84	@ 0x54
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <__cvt>:
 8007c9e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ca2:	ec57 6b10 	vmov	r6, r7, d0
 8007ca6:	2f00      	cmp	r7, #0
 8007ca8:	460c      	mov	r4, r1
 8007caa:	4619      	mov	r1, r3
 8007cac:	463b      	mov	r3, r7
 8007cae:	bfbb      	ittet	lt
 8007cb0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007cb4:	461f      	movlt	r7, r3
 8007cb6:	2300      	movge	r3, #0
 8007cb8:	232d      	movlt	r3, #45	@ 0x2d
 8007cba:	700b      	strb	r3, [r1, #0]
 8007cbc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007cbe:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007cc2:	4691      	mov	r9, r2
 8007cc4:	f023 0820 	bic.w	r8, r3, #32
 8007cc8:	bfbc      	itt	lt
 8007cca:	4632      	movlt	r2, r6
 8007ccc:	4616      	movlt	r6, r2
 8007cce:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007cd2:	d005      	beq.n	8007ce0 <__cvt+0x42>
 8007cd4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007cd8:	d100      	bne.n	8007cdc <__cvt+0x3e>
 8007cda:	3401      	adds	r4, #1
 8007cdc:	2102      	movs	r1, #2
 8007cde:	e000      	b.n	8007ce2 <__cvt+0x44>
 8007ce0:	2103      	movs	r1, #3
 8007ce2:	ab03      	add	r3, sp, #12
 8007ce4:	9301      	str	r3, [sp, #4]
 8007ce6:	ab02      	add	r3, sp, #8
 8007ce8:	9300      	str	r3, [sp, #0]
 8007cea:	ec47 6b10 	vmov	d0, r6, r7
 8007cee:	4653      	mov	r3, sl
 8007cf0:	4622      	mov	r2, r4
 8007cf2:	f001 fa3d 	bl	8009170 <_dtoa_r>
 8007cf6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007cfa:	4605      	mov	r5, r0
 8007cfc:	d119      	bne.n	8007d32 <__cvt+0x94>
 8007cfe:	f019 0f01 	tst.w	r9, #1
 8007d02:	d00e      	beq.n	8007d22 <__cvt+0x84>
 8007d04:	eb00 0904 	add.w	r9, r0, r4
 8007d08:	2200      	movs	r2, #0
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	4639      	mov	r1, r7
 8007d10:	f7f8 feda 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d14:	b108      	cbz	r0, 8007d1a <__cvt+0x7c>
 8007d16:	f8cd 900c 	str.w	r9, [sp, #12]
 8007d1a:	2230      	movs	r2, #48	@ 0x30
 8007d1c:	9b03      	ldr	r3, [sp, #12]
 8007d1e:	454b      	cmp	r3, r9
 8007d20:	d31e      	bcc.n	8007d60 <__cvt+0xc2>
 8007d22:	9b03      	ldr	r3, [sp, #12]
 8007d24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d26:	1b5b      	subs	r3, r3, r5
 8007d28:	4628      	mov	r0, r5
 8007d2a:	6013      	str	r3, [r2, #0]
 8007d2c:	b004      	add	sp, #16
 8007d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d32:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d36:	eb00 0904 	add.w	r9, r0, r4
 8007d3a:	d1e5      	bne.n	8007d08 <__cvt+0x6a>
 8007d3c:	7803      	ldrb	r3, [r0, #0]
 8007d3e:	2b30      	cmp	r3, #48	@ 0x30
 8007d40:	d10a      	bne.n	8007d58 <__cvt+0xba>
 8007d42:	2200      	movs	r2, #0
 8007d44:	2300      	movs	r3, #0
 8007d46:	4630      	mov	r0, r6
 8007d48:	4639      	mov	r1, r7
 8007d4a:	f7f8 febd 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d4e:	b918      	cbnz	r0, 8007d58 <__cvt+0xba>
 8007d50:	f1c4 0401 	rsb	r4, r4, #1
 8007d54:	f8ca 4000 	str.w	r4, [sl]
 8007d58:	f8da 3000 	ldr.w	r3, [sl]
 8007d5c:	4499      	add	r9, r3
 8007d5e:	e7d3      	b.n	8007d08 <__cvt+0x6a>
 8007d60:	1c59      	adds	r1, r3, #1
 8007d62:	9103      	str	r1, [sp, #12]
 8007d64:	701a      	strb	r2, [r3, #0]
 8007d66:	e7d9      	b.n	8007d1c <__cvt+0x7e>

08007d68 <__exponent>:
 8007d68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d6a:	2900      	cmp	r1, #0
 8007d6c:	bfba      	itte	lt
 8007d6e:	4249      	neglt	r1, r1
 8007d70:	232d      	movlt	r3, #45	@ 0x2d
 8007d72:	232b      	movge	r3, #43	@ 0x2b
 8007d74:	2909      	cmp	r1, #9
 8007d76:	7002      	strb	r2, [r0, #0]
 8007d78:	7043      	strb	r3, [r0, #1]
 8007d7a:	dd29      	ble.n	8007dd0 <__exponent+0x68>
 8007d7c:	f10d 0307 	add.w	r3, sp, #7
 8007d80:	461d      	mov	r5, r3
 8007d82:	270a      	movs	r7, #10
 8007d84:	461a      	mov	r2, r3
 8007d86:	fbb1 f6f7 	udiv	r6, r1, r7
 8007d8a:	fb07 1416 	mls	r4, r7, r6, r1
 8007d8e:	3430      	adds	r4, #48	@ 0x30
 8007d90:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007d94:	460c      	mov	r4, r1
 8007d96:	2c63      	cmp	r4, #99	@ 0x63
 8007d98:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d9c:	4631      	mov	r1, r6
 8007d9e:	dcf1      	bgt.n	8007d84 <__exponent+0x1c>
 8007da0:	3130      	adds	r1, #48	@ 0x30
 8007da2:	1e94      	subs	r4, r2, #2
 8007da4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007da8:	1c41      	adds	r1, r0, #1
 8007daa:	4623      	mov	r3, r4
 8007dac:	42ab      	cmp	r3, r5
 8007dae:	d30a      	bcc.n	8007dc6 <__exponent+0x5e>
 8007db0:	f10d 0309 	add.w	r3, sp, #9
 8007db4:	1a9b      	subs	r3, r3, r2
 8007db6:	42ac      	cmp	r4, r5
 8007db8:	bf88      	it	hi
 8007dba:	2300      	movhi	r3, #0
 8007dbc:	3302      	adds	r3, #2
 8007dbe:	4403      	add	r3, r0
 8007dc0:	1a18      	subs	r0, r3, r0
 8007dc2:	b003      	add	sp, #12
 8007dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dc6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007dca:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007dce:	e7ed      	b.n	8007dac <__exponent+0x44>
 8007dd0:	2330      	movs	r3, #48	@ 0x30
 8007dd2:	3130      	adds	r1, #48	@ 0x30
 8007dd4:	7083      	strb	r3, [r0, #2]
 8007dd6:	70c1      	strb	r1, [r0, #3]
 8007dd8:	1d03      	adds	r3, r0, #4
 8007dda:	e7f1      	b.n	8007dc0 <__exponent+0x58>

08007ddc <_printf_float>:
 8007ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007de0:	b08d      	sub	sp, #52	@ 0x34
 8007de2:	460c      	mov	r4, r1
 8007de4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007de8:	4616      	mov	r6, r2
 8007dea:	461f      	mov	r7, r3
 8007dec:	4605      	mov	r5, r0
 8007dee:	f001 f88b 	bl	8008f08 <_localeconv_r>
 8007df2:	6803      	ldr	r3, [r0, #0]
 8007df4:	9304      	str	r3, [sp, #16]
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7f8 fa3a 	bl	8000270 <strlen>
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e00:	f8d8 3000 	ldr.w	r3, [r8]
 8007e04:	9005      	str	r0, [sp, #20]
 8007e06:	3307      	adds	r3, #7
 8007e08:	f023 0307 	bic.w	r3, r3, #7
 8007e0c:	f103 0208 	add.w	r2, r3, #8
 8007e10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007e14:	f8d4 b000 	ldr.w	fp, [r4]
 8007e18:	f8c8 2000 	str.w	r2, [r8]
 8007e1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e20:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007e24:	9307      	str	r3, [sp, #28]
 8007e26:	f8cd 8018 	str.w	r8, [sp, #24]
 8007e2a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007e2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e32:	4b9c      	ldr	r3, [pc, #624]	@ (80080a4 <_printf_float+0x2c8>)
 8007e34:	f04f 32ff 	mov.w	r2, #4294967295
 8007e38:	f7f8 fe78 	bl	8000b2c <__aeabi_dcmpun>
 8007e3c:	bb70      	cbnz	r0, 8007e9c <_printf_float+0xc0>
 8007e3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e42:	4b98      	ldr	r3, [pc, #608]	@ (80080a4 <_printf_float+0x2c8>)
 8007e44:	f04f 32ff 	mov.w	r2, #4294967295
 8007e48:	f7f8 fe52 	bl	8000af0 <__aeabi_dcmple>
 8007e4c:	bb30      	cbnz	r0, 8007e9c <_printf_float+0xc0>
 8007e4e:	2200      	movs	r2, #0
 8007e50:	2300      	movs	r3, #0
 8007e52:	4640      	mov	r0, r8
 8007e54:	4649      	mov	r1, r9
 8007e56:	f7f8 fe41 	bl	8000adc <__aeabi_dcmplt>
 8007e5a:	b110      	cbz	r0, 8007e62 <_printf_float+0x86>
 8007e5c:	232d      	movs	r3, #45	@ 0x2d
 8007e5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e62:	4a91      	ldr	r2, [pc, #580]	@ (80080a8 <_printf_float+0x2cc>)
 8007e64:	4b91      	ldr	r3, [pc, #580]	@ (80080ac <_printf_float+0x2d0>)
 8007e66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007e6a:	bf94      	ite	ls
 8007e6c:	4690      	movls	r8, r2
 8007e6e:	4698      	movhi	r8, r3
 8007e70:	2303      	movs	r3, #3
 8007e72:	6123      	str	r3, [r4, #16]
 8007e74:	f02b 0304 	bic.w	r3, fp, #4
 8007e78:	6023      	str	r3, [r4, #0]
 8007e7a:	f04f 0900 	mov.w	r9, #0
 8007e7e:	9700      	str	r7, [sp, #0]
 8007e80:	4633      	mov	r3, r6
 8007e82:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007e84:	4621      	mov	r1, r4
 8007e86:	4628      	mov	r0, r5
 8007e88:	f000 f9d2 	bl	8008230 <_printf_common>
 8007e8c:	3001      	adds	r0, #1
 8007e8e:	f040 808d 	bne.w	8007fac <_printf_float+0x1d0>
 8007e92:	f04f 30ff 	mov.w	r0, #4294967295
 8007e96:	b00d      	add	sp, #52	@ 0x34
 8007e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e9c:	4642      	mov	r2, r8
 8007e9e:	464b      	mov	r3, r9
 8007ea0:	4640      	mov	r0, r8
 8007ea2:	4649      	mov	r1, r9
 8007ea4:	f7f8 fe42 	bl	8000b2c <__aeabi_dcmpun>
 8007ea8:	b140      	cbz	r0, 8007ebc <_printf_float+0xe0>
 8007eaa:	464b      	mov	r3, r9
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	bfbc      	itt	lt
 8007eb0:	232d      	movlt	r3, #45	@ 0x2d
 8007eb2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007eb6:	4a7e      	ldr	r2, [pc, #504]	@ (80080b0 <_printf_float+0x2d4>)
 8007eb8:	4b7e      	ldr	r3, [pc, #504]	@ (80080b4 <_printf_float+0x2d8>)
 8007eba:	e7d4      	b.n	8007e66 <_printf_float+0x8a>
 8007ebc:	6863      	ldr	r3, [r4, #4]
 8007ebe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007ec2:	9206      	str	r2, [sp, #24]
 8007ec4:	1c5a      	adds	r2, r3, #1
 8007ec6:	d13b      	bne.n	8007f40 <_printf_float+0x164>
 8007ec8:	2306      	movs	r3, #6
 8007eca:	6063      	str	r3, [r4, #4]
 8007ecc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	6022      	str	r2, [r4, #0]
 8007ed4:	9303      	str	r3, [sp, #12]
 8007ed6:	ab0a      	add	r3, sp, #40	@ 0x28
 8007ed8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007edc:	ab09      	add	r3, sp, #36	@ 0x24
 8007ede:	9300      	str	r3, [sp, #0]
 8007ee0:	6861      	ldr	r1, [r4, #4]
 8007ee2:	ec49 8b10 	vmov	d0, r8, r9
 8007ee6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007eea:	4628      	mov	r0, r5
 8007eec:	f7ff fed7 	bl	8007c9e <__cvt>
 8007ef0:	9b06      	ldr	r3, [sp, #24]
 8007ef2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ef4:	2b47      	cmp	r3, #71	@ 0x47
 8007ef6:	4680      	mov	r8, r0
 8007ef8:	d129      	bne.n	8007f4e <_printf_float+0x172>
 8007efa:	1cc8      	adds	r0, r1, #3
 8007efc:	db02      	blt.n	8007f04 <_printf_float+0x128>
 8007efe:	6863      	ldr	r3, [r4, #4]
 8007f00:	4299      	cmp	r1, r3
 8007f02:	dd41      	ble.n	8007f88 <_printf_float+0x1ac>
 8007f04:	f1aa 0a02 	sub.w	sl, sl, #2
 8007f08:	fa5f fa8a 	uxtb.w	sl, sl
 8007f0c:	3901      	subs	r1, #1
 8007f0e:	4652      	mov	r2, sl
 8007f10:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007f14:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f16:	f7ff ff27 	bl	8007d68 <__exponent>
 8007f1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f1c:	1813      	adds	r3, r2, r0
 8007f1e:	2a01      	cmp	r2, #1
 8007f20:	4681      	mov	r9, r0
 8007f22:	6123      	str	r3, [r4, #16]
 8007f24:	dc02      	bgt.n	8007f2c <_printf_float+0x150>
 8007f26:	6822      	ldr	r2, [r4, #0]
 8007f28:	07d2      	lsls	r2, r2, #31
 8007f2a:	d501      	bpl.n	8007f30 <_printf_float+0x154>
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	6123      	str	r3, [r4, #16]
 8007f30:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d0a2      	beq.n	8007e7e <_printf_float+0xa2>
 8007f38:	232d      	movs	r3, #45	@ 0x2d
 8007f3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f3e:	e79e      	b.n	8007e7e <_printf_float+0xa2>
 8007f40:	9a06      	ldr	r2, [sp, #24]
 8007f42:	2a47      	cmp	r2, #71	@ 0x47
 8007f44:	d1c2      	bne.n	8007ecc <_printf_float+0xf0>
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d1c0      	bne.n	8007ecc <_printf_float+0xf0>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e7bd      	b.n	8007eca <_printf_float+0xee>
 8007f4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f52:	d9db      	bls.n	8007f0c <_printf_float+0x130>
 8007f54:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007f58:	d118      	bne.n	8007f8c <_printf_float+0x1b0>
 8007f5a:	2900      	cmp	r1, #0
 8007f5c:	6863      	ldr	r3, [r4, #4]
 8007f5e:	dd0b      	ble.n	8007f78 <_printf_float+0x19c>
 8007f60:	6121      	str	r1, [r4, #16]
 8007f62:	b913      	cbnz	r3, 8007f6a <_printf_float+0x18e>
 8007f64:	6822      	ldr	r2, [r4, #0]
 8007f66:	07d0      	lsls	r0, r2, #31
 8007f68:	d502      	bpl.n	8007f70 <_printf_float+0x194>
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	440b      	add	r3, r1
 8007f6e:	6123      	str	r3, [r4, #16]
 8007f70:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007f72:	f04f 0900 	mov.w	r9, #0
 8007f76:	e7db      	b.n	8007f30 <_printf_float+0x154>
 8007f78:	b913      	cbnz	r3, 8007f80 <_printf_float+0x1a4>
 8007f7a:	6822      	ldr	r2, [r4, #0]
 8007f7c:	07d2      	lsls	r2, r2, #31
 8007f7e:	d501      	bpl.n	8007f84 <_printf_float+0x1a8>
 8007f80:	3302      	adds	r3, #2
 8007f82:	e7f4      	b.n	8007f6e <_printf_float+0x192>
 8007f84:	2301      	movs	r3, #1
 8007f86:	e7f2      	b.n	8007f6e <_printf_float+0x192>
 8007f88:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007f8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f8e:	4299      	cmp	r1, r3
 8007f90:	db05      	blt.n	8007f9e <_printf_float+0x1c2>
 8007f92:	6823      	ldr	r3, [r4, #0]
 8007f94:	6121      	str	r1, [r4, #16]
 8007f96:	07d8      	lsls	r0, r3, #31
 8007f98:	d5ea      	bpl.n	8007f70 <_printf_float+0x194>
 8007f9a:	1c4b      	adds	r3, r1, #1
 8007f9c:	e7e7      	b.n	8007f6e <_printf_float+0x192>
 8007f9e:	2900      	cmp	r1, #0
 8007fa0:	bfd4      	ite	le
 8007fa2:	f1c1 0202 	rsble	r2, r1, #2
 8007fa6:	2201      	movgt	r2, #1
 8007fa8:	4413      	add	r3, r2
 8007faa:	e7e0      	b.n	8007f6e <_printf_float+0x192>
 8007fac:	6823      	ldr	r3, [r4, #0]
 8007fae:	055a      	lsls	r2, r3, #21
 8007fb0:	d407      	bmi.n	8007fc2 <_printf_float+0x1e6>
 8007fb2:	6923      	ldr	r3, [r4, #16]
 8007fb4:	4642      	mov	r2, r8
 8007fb6:	4631      	mov	r1, r6
 8007fb8:	4628      	mov	r0, r5
 8007fba:	47b8      	blx	r7
 8007fbc:	3001      	adds	r0, #1
 8007fbe:	d12b      	bne.n	8008018 <_printf_float+0x23c>
 8007fc0:	e767      	b.n	8007e92 <_printf_float+0xb6>
 8007fc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007fc6:	f240 80dd 	bls.w	8008184 <_printf_float+0x3a8>
 8007fca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007fce:	2200      	movs	r2, #0
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	f7f8 fd79 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fd6:	2800      	cmp	r0, #0
 8007fd8:	d033      	beq.n	8008042 <_printf_float+0x266>
 8007fda:	4a37      	ldr	r2, [pc, #220]	@ (80080b8 <_printf_float+0x2dc>)
 8007fdc:	2301      	movs	r3, #1
 8007fde:	4631      	mov	r1, r6
 8007fe0:	4628      	mov	r0, r5
 8007fe2:	47b8      	blx	r7
 8007fe4:	3001      	adds	r0, #1
 8007fe6:	f43f af54 	beq.w	8007e92 <_printf_float+0xb6>
 8007fea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007fee:	4543      	cmp	r3, r8
 8007ff0:	db02      	blt.n	8007ff8 <_printf_float+0x21c>
 8007ff2:	6823      	ldr	r3, [r4, #0]
 8007ff4:	07d8      	lsls	r0, r3, #31
 8007ff6:	d50f      	bpl.n	8008018 <_printf_float+0x23c>
 8007ff8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ffc:	4631      	mov	r1, r6
 8007ffe:	4628      	mov	r0, r5
 8008000:	47b8      	blx	r7
 8008002:	3001      	adds	r0, #1
 8008004:	f43f af45 	beq.w	8007e92 <_printf_float+0xb6>
 8008008:	f04f 0900 	mov.w	r9, #0
 800800c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008010:	f104 0a1a 	add.w	sl, r4, #26
 8008014:	45c8      	cmp	r8, r9
 8008016:	dc09      	bgt.n	800802c <_printf_float+0x250>
 8008018:	6823      	ldr	r3, [r4, #0]
 800801a:	079b      	lsls	r3, r3, #30
 800801c:	f100 8103 	bmi.w	8008226 <_printf_float+0x44a>
 8008020:	68e0      	ldr	r0, [r4, #12]
 8008022:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008024:	4298      	cmp	r0, r3
 8008026:	bfb8      	it	lt
 8008028:	4618      	movlt	r0, r3
 800802a:	e734      	b.n	8007e96 <_printf_float+0xba>
 800802c:	2301      	movs	r3, #1
 800802e:	4652      	mov	r2, sl
 8008030:	4631      	mov	r1, r6
 8008032:	4628      	mov	r0, r5
 8008034:	47b8      	blx	r7
 8008036:	3001      	adds	r0, #1
 8008038:	f43f af2b 	beq.w	8007e92 <_printf_float+0xb6>
 800803c:	f109 0901 	add.w	r9, r9, #1
 8008040:	e7e8      	b.n	8008014 <_printf_float+0x238>
 8008042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008044:	2b00      	cmp	r3, #0
 8008046:	dc39      	bgt.n	80080bc <_printf_float+0x2e0>
 8008048:	4a1b      	ldr	r2, [pc, #108]	@ (80080b8 <_printf_float+0x2dc>)
 800804a:	2301      	movs	r3, #1
 800804c:	4631      	mov	r1, r6
 800804e:	4628      	mov	r0, r5
 8008050:	47b8      	blx	r7
 8008052:	3001      	adds	r0, #1
 8008054:	f43f af1d 	beq.w	8007e92 <_printf_float+0xb6>
 8008058:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800805c:	ea59 0303 	orrs.w	r3, r9, r3
 8008060:	d102      	bne.n	8008068 <_printf_float+0x28c>
 8008062:	6823      	ldr	r3, [r4, #0]
 8008064:	07d9      	lsls	r1, r3, #31
 8008066:	d5d7      	bpl.n	8008018 <_printf_float+0x23c>
 8008068:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800806c:	4631      	mov	r1, r6
 800806e:	4628      	mov	r0, r5
 8008070:	47b8      	blx	r7
 8008072:	3001      	adds	r0, #1
 8008074:	f43f af0d 	beq.w	8007e92 <_printf_float+0xb6>
 8008078:	f04f 0a00 	mov.w	sl, #0
 800807c:	f104 0b1a 	add.w	fp, r4, #26
 8008080:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008082:	425b      	negs	r3, r3
 8008084:	4553      	cmp	r3, sl
 8008086:	dc01      	bgt.n	800808c <_printf_float+0x2b0>
 8008088:	464b      	mov	r3, r9
 800808a:	e793      	b.n	8007fb4 <_printf_float+0x1d8>
 800808c:	2301      	movs	r3, #1
 800808e:	465a      	mov	r2, fp
 8008090:	4631      	mov	r1, r6
 8008092:	4628      	mov	r0, r5
 8008094:	47b8      	blx	r7
 8008096:	3001      	adds	r0, #1
 8008098:	f43f aefb 	beq.w	8007e92 <_printf_float+0xb6>
 800809c:	f10a 0a01 	add.w	sl, sl, #1
 80080a0:	e7ee      	b.n	8008080 <_printf_float+0x2a4>
 80080a2:	bf00      	nop
 80080a4:	7fefffff 	.word	0x7fefffff
 80080a8:	0800ce38 	.word	0x0800ce38
 80080ac:	0800ce3c 	.word	0x0800ce3c
 80080b0:	0800ce40 	.word	0x0800ce40
 80080b4:	0800ce44 	.word	0x0800ce44
 80080b8:	0800ce48 	.word	0x0800ce48
 80080bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080be:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80080c2:	4553      	cmp	r3, sl
 80080c4:	bfa8      	it	ge
 80080c6:	4653      	movge	r3, sl
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	4699      	mov	r9, r3
 80080cc:	dc36      	bgt.n	800813c <_printf_float+0x360>
 80080ce:	f04f 0b00 	mov.w	fp, #0
 80080d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080d6:	f104 021a 	add.w	r2, r4, #26
 80080da:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080dc:	9306      	str	r3, [sp, #24]
 80080de:	eba3 0309 	sub.w	r3, r3, r9
 80080e2:	455b      	cmp	r3, fp
 80080e4:	dc31      	bgt.n	800814a <_printf_float+0x36e>
 80080e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080e8:	459a      	cmp	sl, r3
 80080ea:	dc3a      	bgt.n	8008162 <_printf_float+0x386>
 80080ec:	6823      	ldr	r3, [r4, #0]
 80080ee:	07da      	lsls	r2, r3, #31
 80080f0:	d437      	bmi.n	8008162 <_printf_float+0x386>
 80080f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080f4:	ebaa 0903 	sub.w	r9, sl, r3
 80080f8:	9b06      	ldr	r3, [sp, #24]
 80080fa:	ebaa 0303 	sub.w	r3, sl, r3
 80080fe:	4599      	cmp	r9, r3
 8008100:	bfa8      	it	ge
 8008102:	4699      	movge	r9, r3
 8008104:	f1b9 0f00 	cmp.w	r9, #0
 8008108:	dc33      	bgt.n	8008172 <_printf_float+0x396>
 800810a:	f04f 0800 	mov.w	r8, #0
 800810e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008112:	f104 0b1a 	add.w	fp, r4, #26
 8008116:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008118:	ebaa 0303 	sub.w	r3, sl, r3
 800811c:	eba3 0309 	sub.w	r3, r3, r9
 8008120:	4543      	cmp	r3, r8
 8008122:	f77f af79 	ble.w	8008018 <_printf_float+0x23c>
 8008126:	2301      	movs	r3, #1
 8008128:	465a      	mov	r2, fp
 800812a:	4631      	mov	r1, r6
 800812c:	4628      	mov	r0, r5
 800812e:	47b8      	blx	r7
 8008130:	3001      	adds	r0, #1
 8008132:	f43f aeae 	beq.w	8007e92 <_printf_float+0xb6>
 8008136:	f108 0801 	add.w	r8, r8, #1
 800813a:	e7ec      	b.n	8008116 <_printf_float+0x33a>
 800813c:	4642      	mov	r2, r8
 800813e:	4631      	mov	r1, r6
 8008140:	4628      	mov	r0, r5
 8008142:	47b8      	blx	r7
 8008144:	3001      	adds	r0, #1
 8008146:	d1c2      	bne.n	80080ce <_printf_float+0x2f2>
 8008148:	e6a3      	b.n	8007e92 <_printf_float+0xb6>
 800814a:	2301      	movs	r3, #1
 800814c:	4631      	mov	r1, r6
 800814e:	4628      	mov	r0, r5
 8008150:	9206      	str	r2, [sp, #24]
 8008152:	47b8      	blx	r7
 8008154:	3001      	adds	r0, #1
 8008156:	f43f ae9c 	beq.w	8007e92 <_printf_float+0xb6>
 800815a:	9a06      	ldr	r2, [sp, #24]
 800815c:	f10b 0b01 	add.w	fp, fp, #1
 8008160:	e7bb      	b.n	80080da <_printf_float+0x2fe>
 8008162:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008166:	4631      	mov	r1, r6
 8008168:	4628      	mov	r0, r5
 800816a:	47b8      	blx	r7
 800816c:	3001      	adds	r0, #1
 800816e:	d1c0      	bne.n	80080f2 <_printf_float+0x316>
 8008170:	e68f      	b.n	8007e92 <_printf_float+0xb6>
 8008172:	9a06      	ldr	r2, [sp, #24]
 8008174:	464b      	mov	r3, r9
 8008176:	4442      	add	r2, r8
 8008178:	4631      	mov	r1, r6
 800817a:	4628      	mov	r0, r5
 800817c:	47b8      	blx	r7
 800817e:	3001      	adds	r0, #1
 8008180:	d1c3      	bne.n	800810a <_printf_float+0x32e>
 8008182:	e686      	b.n	8007e92 <_printf_float+0xb6>
 8008184:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008188:	f1ba 0f01 	cmp.w	sl, #1
 800818c:	dc01      	bgt.n	8008192 <_printf_float+0x3b6>
 800818e:	07db      	lsls	r3, r3, #31
 8008190:	d536      	bpl.n	8008200 <_printf_float+0x424>
 8008192:	2301      	movs	r3, #1
 8008194:	4642      	mov	r2, r8
 8008196:	4631      	mov	r1, r6
 8008198:	4628      	mov	r0, r5
 800819a:	47b8      	blx	r7
 800819c:	3001      	adds	r0, #1
 800819e:	f43f ae78 	beq.w	8007e92 <_printf_float+0xb6>
 80081a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081a6:	4631      	mov	r1, r6
 80081a8:	4628      	mov	r0, r5
 80081aa:	47b8      	blx	r7
 80081ac:	3001      	adds	r0, #1
 80081ae:	f43f ae70 	beq.w	8007e92 <_printf_float+0xb6>
 80081b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80081b6:	2200      	movs	r2, #0
 80081b8:	2300      	movs	r3, #0
 80081ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081be:	f7f8 fc83 	bl	8000ac8 <__aeabi_dcmpeq>
 80081c2:	b9c0      	cbnz	r0, 80081f6 <_printf_float+0x41a>
 80081c4:	4653      	mov	r3, sl
 80081c6:	f108 0201 	add.w	r2, r8, #1
 80081ca:	4631      	mov	r1, r6
 80081cc:	4628      	mov	r0, r5
 80081ce:	47b8      	blx	r7
 80081d0:	3001      	adds	r0, #1
 80081d2:	d10c      	bne.n	80081ee <_printf_float+0x412>
 80081d4:	e65d      	b.n	8007e92 <_printf_float+0xb6>
 80081d6:	2301      	movs	r3, #1
 80081d8:	465a      	mov	r2, fp
 80081da:	4631      	mov	r1, r6
 80081dc:	4628      	mov	r0, r5
 80081de:	47b8      	blx	r7
 80081e0:	3001      	adds	r0, #1
 80081e2:	f43f ae56 	beq.w	8007e92 <_printf_float+0xb6>
 80081e6:	f108 0801 	add.w	r8, r8, #1
 80081ea:	45d0      	cmp	r8, sl
 80081ec:	dbf3      	blt.n	80081d6 <_printf_float+0x3fa>
 80081ee:	464b      	mov	r3, r9
 80081f0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80081f4:	e6df      	b.n	8007fb6 <_printf_float+0x1da>
 80081f6:	f04f 0800 	mov.w	r8, #0
 80081fa:	f104 0b1a 	add.w	fp, r4, #26
 80081fe:	e7f4      	b.n	80081ea <_printf_float+0x40e>
 8008200:	2301      	movs	r3, #1
 8008202:	4642      	mov	r2, r8
 8008204:	e7e1      	b.n	80081ca <_printf_float+0x3ee>
 8008206:	2301      	movs	r3, #1
 8008208:	464a      	mov	r2, r9
 800820a:	4631      	mov	r1, r6
 800820c:	4628      	mov	r0, r5
 800820e:	47b8      	blx	r7
 8008210:	3001      	adds	r0, #1
 8008212:	f43f ae3e 	beq.w	8007e92 <_printf_float+0xb6>
 8008216:	f108 0801 	add.w	r8, r8, #1
 800821a:	68e3      	ldr	r3, [r4, #12]
 800821c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800821e:	1a5b      	subs	r3, r3, r1
 8008220:	4543      	cmp	r3, r8
 8008222:	dcf0      	bgt.n	8008206 <_printf_float+0x42a>
 8008224:	e6fc      	b.n	8008020 <_printf_float+0x244>
 8008226:	f04f 0800 	mov.w	r8, #0
 800822a:	f104 0919 	add.w	r9, r4, #25
 800822e:	e7f4      	b.n	800821a <_printf_float+0x43e>

08008230 <_printf_common>:
 8008230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008234:	4616      	mov	r6, r2
 8008236:	4698      	mov	r8, r3
 8008238:	688a      	ldr	r2, [r1, #8]
 800823a:	690b      	ldr	r3, [r1, #16]
 800823c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008240:	4293      	cmp	r3, r2
 8008242:	bfb8      	it	lt
 8008244:	4613      	movlt	r3, r2
 8008246:	6033      	str	r3, [r6, #0]
 8008248:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800824c:	4607      	mov	r7, r0
 800824e:	460c      	mov	r4, r1
 8008250:	b10a      	cbz	r2, 8008256 <_printf_common+0x26>
 8008252:	3301      	adds	r3, #1
 8008254:	6033      	str	r3, [r6, #0]
 8008256:	6823      	ldr	r3, [r4, #0]
 8008258:	0699      	lsls	r1, r3, #26
 800825a:	bf42      	ittt	mi
 800825c:	6833      	ldrmi	r3, [r6, #0]
 800825e:	3302      	addmi	r3, #2
 8008260:	6033      	strmi	r3, [r6, #0]
 8008262:	6825      	ldr	r5, [r4, #0]
 8008264:	f015 0506 	ands.w	r5, r5, #6
 8008268:	d106      	bne.n	8008278 <_printf_common+0x48>
 800826a:	f104 0a19 	add.w	sl, r4, #25
 800826e:	68e3      	ldr	r3, [r4, #12]
 8008270:	6832      	ldr	r2, [r6, #0]
 8008272:	1a9b      	subs	r3, r3, r2
 8008274:	42ab      	cmp	r3, r5
 8008276:	dc26      	bgt.n	80082c6 <_printf_common+0x96>
 8008278:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800827c:	6822      	ldr	r2, [r4, #0]
 800827e:	3b00      	subs	r3, #0
 8008280:	bf18      	it	ne
 8008282:	2301      	movne	r3, #1
 8008284:	0692      	lsls	r2, r2, #26
 8008286:	d42b      	bmi.n	80082e0 <_printf_common+0xb0>
 8008288:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800828c:	4641      	mov	r1, r8
 800828e:	4638      	mov	r0, r7
 8008290:	47c8      	blx	r9
 8008292:	3001      	adds	r0, #1
 8008294:	d01e      	beq.n	80082d4 <_printf_common+0xa4>
 8008296:	6823      	ldr	r3, [r4, #0]
 8008298:	6922      	ldr	r2, [r4, #16]
 800829a:	f003 0306 	and.w	r3, r3, #6
 800829e:	2b04      	cmp	r3, #4
 80082a0:	bf02      	ittt	eq
 80082a2:	68e5      	ldreq	r5, [r4, #12]
 80082a4:	6833      	ldreq	r3, [r6, #0]
 80082a6:	1aed      	subeq	r5, r5, r3
 80082a8:	68a3      	ldr	r3, [r4, #8]
 80082aa:	bf0c      	ite	eq
 80082ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082b0:	2500      	movne	r5, #0
 80082b2:	4293      	cmp	r3, r2
 80082b4:	bfc4      	itt	gt
 80082b6:	1a9b      	subgt	r3, r3, r2
 80082b8:	18ed      	addgt	r5, r5, r3
 80082ba:	2600      	movs	r6, #0
 80082bc:	341a      	adds	r4, #26
 80082be:	42b5      	cmp	r5, r6
 80082c0:	d11a      	bne.n	80082f8 <_printf_common+0xc8>
 80082c2:	2000      	movs	r0, #0
 80082c4:	e008      	b.n	80082d8 <_printf_common+0xa8>
 80082c6:	2301      	movs	r3, #1
 80082c8:	4652      	mov	r2, sl
 80082ca:	4641      	mov	r1, r8
 80082cc:	4638      	mov	r0, r7
 80082ce:	47c8      	blx	r9
 80082d0:	3001      	adds	r0, #1
 80082d2:	d103      	bne.n	80082dc <_printf_common+0xac>
 80082d4:	f04f 30ff 	mov.w	r0, #4294967295
 80082d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082dc:	3501      	adds	r5, #1
 80082de:	e7c6      	b.n	800826e <_printf_common+0x3e>
 80082e0:	18e1      	adds	r1, r4, r3
 80082e2:	1c5a      	adds	r2, r3, #1
 80082e4:	2030      	movs	r0, #48	@ 0x30
 80082e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80082ea:	4422      	add	r2, r4
 80082ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80082f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80082f4:	3302      	adds	r3, #2
 80082f6:	e7c7      	b.n	8008288 <_printf_common+0x58>
 80082f8:	2301      	movs	r3, #1
 80082fa:	4622      	mov	r2, r4
 80082fc:	4641      	mov	r1, r8
 80082fe:	4638      	mov	r0, r7
 8008300:	47c8      	blx	r9
 8008302:	3001      	adds	r0, #1
 8008304:	d0e6      	beq.n	80082d4 <_printf_common+0xa4>
 8008306:	3601      	adds	r6, #1
 8008308:	e7d9      	b.n	80082be <_printf_common+0x8e>
	...

0800830c <_printf_i>:
 800830c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008310:	7e0f      	ldrb	r7, [r1, #24]
 8008312:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008314:	2f78      	cmp	r7, #120	@ 0x78
 8008316:	4691      	mov	r9, r2
 8008318:	4680      	mov	r8, r0
 800831a:	460c      	mov	r4, r1
 800831c:	469a      	mov	sl, r3
 800831e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008322:	d807      	bhi.n	8008334 <_printf_i+0x28>
 8008324:	2f62      	cmp	r7, #98	@ 0x62
 8008326:	d80a      	bhi.n	800833e <_printf_i+0x32>
 8008328:	2f00      	cmp	r7, #0
 800832a:	f000 80d2 	beq.w	80084d2 <_printf_i+0x1c6>
 800832e:	2f58      	cmp	r7, #88	@ 0x58
 8008330:	f000 80b9 	beq.w	80084a6 <_printf_i+0x19a>
 8008334:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008338:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800833c:	e03a      	b.n	80083b4 <_printf_i+0xa8>
 800833e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008342:	2b15      	cmp	r3, #21
 8008344:	d8f6      	bhi.n	8008334 <_printf_i+0x28>
 8008346:	a101      	add	r1, pc, #4	@ (adr r1, 800834c <_printf_i+0x40>)
 8008348:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800834c:	080083a5 	.word	0x080083a5
 8008350:	080083b9 	.word	0x080083b9
 8008354:	08008335 	.word	0x08008335
 8008358:	08008335 	.word	0x08008335
 800835c:	08008335 	.word	0x08008335
 8008360:	08008335 	.word	0x08008335
 8008364:	080083b9 	.word	0x080083b9
 8008368:	08008335 	.word	0x08008335
 800836c:	08008335 	.word	0x08008335
 8008370:	08008335 	.word	0x08008335
 8008374:	08008335 	.word	0x08008335
 8008378:	080084b9 	.word	0x080084b9
 800837c:	080083e3 	.word	0x080083e3
 8008380:	08008473 	.word	0x08008473
 8008384:	08008335 	.word	0x08008335
 8008388:	08008335 	.word	0x08008335
 800838c:	080084db 	.word	0x080084db
 8008390:	08008335 	.word	0x08008335
 8008394:	080083e3 	.word	0x080083e3
 8008398:	08008335 	.word	0x08008335
 800839c:	08008335 	.word	0x08008335
 80083a0:	0800847b 	.word	0x0800847b
 80083a4:	6833      	ldr	r3, [r6, #0]
 80083a6:	1d1a      	adds	r2, r3, #4
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	6032      	str	r2, [r6, #0]
 80083ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083b4:	2301      	movs	r3, #1
 80083b6:	e09d      	b.n	80084f4 <_printf_i+0x1e8>
 80083b8:	6833      	ldr	r3, [r6, #0]
 80083ba:	6820      	ldr	r0, [r4, #0]
 80083bc:	1d19      	adds	r1, r3, #4
 80083be:	6031      	str	r1, [r6, #0]
 80083c0:	0606      	lsls	r6, r0, #24
 80083c2:	d501      	bpl.n	80083c8 <_printf_i+0xbc>
 80083c4:	681d      	ldr	r5, [r3, #0]
 80083c6:	e003      	b.n	80083d0 <_printf_i+0xc4>
 80083c8:	0645      	lsls	r5, r0, #25
 80083ca:	d5fb      	bpl.n	80083c4 <_printf_i+0xb8>
 80083cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80083d0:	2d00      	cmp	r5, #0
 80083d2:	da03      	bge.n	80083dc <_printf_i+0xd0>
 80083d4:	232d      	movs	r3, #45	@ 0x2d
 80083d6:	426d      	negs	r5, r5
 80083d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083dc:	4859      	ldr	r0, [pc, #356]	@ (8008544 <_printf_i+0x238>)
 80083de:	230a      	movs	r3, #10
 80083e0:	e011      	b.n	8008406 <_printf_i+0xfa>
 80083e2:	6821      	ldr	r1, [r4, #0]
 80083e4:	6833      	ldr	r3, [r6, #0]
 80083e6:	0608      	lsls	r0, r1, #24
 80083e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80083ec:	d402      	bmi.n	80083f4 <_printf_i+0xe8>
 80083ee:	0649      	lsls	r1, r1, #25
 80083f0:	bf48      	it	mi
 80083f2:	b2ad      	uxthmi	r5, r5
 80083f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80083f6:	4853      	ldr	r0, [pc, #332]	@ (8008544 <_printf_i+0x238>)
 80083f8:	6033      	str	r3, [r6, #0]
 80083fa:	bf14      	ite	ne
 80083fc:	230a      	movne	r3, #10
 80083fe:	2308      	moveq	r3, #8
 8008400:	2100      	movs	r1, #0
 8008402:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008406:	6866      	ldr	r6, [r4, #4]
 8008408:	60a6      	str	r6, [r4, #8]
 800840a:	2e00      	cmp	r6, #0
 800840c:	bfa2      	ittt	ge
 800840e:	6821      	ldrge	r1, [r4, #0]
 8008410:	f021 0104 	bicge.w	r1, r1, #4
 8008414:	6021      	strge	r1, [r4, #0]
 8008416:	b90d      	cbnz	r5, 800841c <_printf_i+0x110>
 8008418:	2e00      	cmp	r6, #0
 800841a:	d04b      	beq.n	80084b4 <_printf_i+0x1a8>
 800841c:	4616      	mov	r6, r2
 800841e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008422:	fb03 5711 	mls	r7, r3, r1, r5
 8008426:	5dc7      	ldrb	r7, [r0, r7]
 8008428:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800842c:	462f      	mov	r7, r5
 800842e:	42bb      	cmp	r3, r7
 8008430:	460d      	mov	r5, r1
 8008432:	d9f4      	bls.n	800841e <_printf_i+0x112>
 8008434:	2b08      	cmp	r3, #8
 8008436:	d10b      	bne.n	8008450 <_printf_i+0x144>
 8008438:	6823      	ldr	r3, [r4, #0]
 800843a:	07df      	lsls	r7, r3, #31
 800843c:	d508      	bpl.n	8008450 <_printf_i+0x144>
 800843e:	6923      	ldr	r3, [r4, #16]
 8008440:	6861      	ldr	r1, [r4, #4]
 8008442:	4299      	cmp	r1, r3
 8008444:	bfde      	ittt	le
 8008446:	2330      	movle	r3, #48	@ 0x30
 8008448:	f806 3c01 	strble.w	r3, [r6, #-1]
 800844c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008450:	1b92      	subs	r2, r2, r6
 8008452:	6122      	str	r2, [r4, #16]
 8008454:	f8cd a000 	str.w	sl, [sp]
 8008458:	464b      	mov	r3, r9
 800845a:	aa03      	add	r2, sp, #12
 800845c:	4621      	mov	r1, r4
 800845e:	4640      	mov	r0, r8
 8008460:	f7ff fee6 	bl	8008230 <_printf_common>
 8008464:	3001      	adds	r0, #1
 8008466:	d14a      	bne.n	80084fe <_printf_i+0x1f2>
 8008468:	f04f 30ff 	mov.w	r0, #4294967295
 800846c:	b004      	add	sp, #16
 800846e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	f043 0320 	orr.w	r3, r3, #32
 8008478:	6023      	str	r3, [r4, #0]
 800847a:	4833      	ldr	r0, [pc, #204]	@ (8008548 <_printf_i+0x23c>)
 800847c:	2778      	movs	r7, #120	@ 0x78
 800847e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008482:	6823      	ldr	r3, [r4, #0]
 8008484:	6831      	ldr	r1, [r6, #0]
 8008486:	061f      	lsls	r7, r3, #24
 8008488:	f851 5b04 	ldr.w	r5, [r1], #4
 800848c:	d402      	bmi.n	8008494 <_printf_i+0x188>
 800848e:	065f      	lsls	r7, r3, #25
 8008490:	bf48      	it	mi
 8008492:	b2ad      	uxthmi	r5, r5
 8008494:	6031      	str	r1, [r6, #0]
 8008496:	07d9      	lsls	r1, r3, #31
 8008498:	bf44      	itt	mi
 800849a:	f043 0320 	orrmi.w	r3, r3, #32
 800849e:	6023      	strmi	r3, [r4, #0]
 80084a0:	b11d      	cbz	r5, 80084aa <_printf_i+0x19e>
 80084a2:	2310      	movs	r3, #16
 80084a4:	e7ac      	b.n	8008400 <_printf_i+0xf4>
 80084a6:	4827      	ldr	r0, [pc, #156]	@ (8008544 <_printf_i+0x238>)
 80084a8:	e7e9      	b.n	800847e <_printf_i+0x172>
 80084aa:	6823      	ldr	r3, [r4, #0]
 80084ac:	f023 0320 	bic.w	r3, r3, #32
 80084b0:	6023      	str	r3, [r4, #0]
 80084b2:	e7f6      	b.n	80084a2 <_printf_i+0x196>
 80084b4:	4616      	mov	r6, r2
 80084b6:	e7bd      	b.n	8008434 <_printf_i+0x128>
 80084b8:	6833      	ldr	r3, [r6, #0]
 80084ba:	6825      	ldr	r5, [r4, #0]
 80084bc:	6961      	ldr	r1, [r4, #20]
 80084be:	1d18      	adds	r0, r3, #4
 80084c0:	6030      	str	r0, [r6, #0]
 80084c2:	062e      	lsls	r6, r5, #24
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	d501      	bpl.n	80084cc <_printf_i+0x1c0>
 80084c8:	6019      	str	r1, [r3, #0]
 80084ca:	e002      	b.n	80084d2 <_printf_i+0x1c6>
 80084cc:	0668      	lsls	r0, r5, #25
 80084ce:	d5fb      	bpl.n	80084c8 <_printf_i+0x1bc>
 80084d0:	8019      	strh	r1, [r3, #0]
 80084d2:	2300      	movs	r3, #0
 80084d4:	6123      	str	r3, [r4, #16]
 80084d6:	4616      	mov	r6, r2
 80084d8:	e7bc      	b.n	8008454 <_printf_i+0x148>
 80084da:	6833      	ldr	r3, [r6, #0]
 80084dc:	1d1a      	adds	r2, r3, #4
 80084de:	6032      	str	r2, [r6, #0]
 80084e0:	681e      	ldr	r6, [r3, #0]
 80084e2:	6862      	ldr	r2, [r4, #4]
 80084e4:	2100      	movs	r1, #0
 80084e6:	4630      	mov	r0, r6
 80084e8:	f7f7 fe72 	bl	80001d0 <memchr>
 80084ec:	b108      	cbz	r0, 80084f2 <_printf_i+0x1e6>
 80084ee:	1b80      	subs	r0, r0, r6
 80084f0:	6060      	str	r0, [r4, #4]
 80084f2:	6863      	ldr	r3, [r4, #4]
 80084f4:	6123      	str	r3, [r4, #16]
 80084f6:	2300      	movs	r3, #0
 80084f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084fc:	e7aa      	b.n	8008454 <_printf_i+0x148>
 80084fe:	6923      	ldr	r3, [r4, #16]
 8008500:	4632      	mov	r2, r6
 8008502:	4649      	mov	r1, r9
 8008504:	4640      	mov	r0, r8
 8008506:	47d0      	blx	sl
 8008508:	3001      	adds	r0, #1
 800850a:	d0ad      	beq.n	8008468 <_printf_i+0x15c>
 800850c:	6823      	ldr	r3, [r4, #0]
 800850e:	079b      	lsls	r3, r3, #30
 8008510:	d413      	bmi.n	800853a <_printf_i+0x22e>
 8008512:	68e0      	ldr	r0, [r4, #12]
 8008514:	9b03      	ldr	r3, [sp, #12]
 8008516:	4298      	cmp	r0, r3
 8008518:	bfb8      	it	lt
 800851a:	4618      	movlt	r0, r3
 800851c:	e7a6      	b.n	800846c <_printf_i+0x160>
 800851e:	2301      	movs	r3, #1
 8008520:	4632      	mov	r2, r6
 8008522:	4649      	mov	r1, r9
 8008524:	4640      	mov	r0, r8
 8008526:	47d0      	blx	sl
 8008528:	3001      	adds	r0, #1
 800852a:	d09d      	beq.n	8008468 <_printf_i+0x15c>
 800852c:	3501      	adds	r5, #1
 800852e:	68e3      	ldr	r3, [r4, #12]
 8008530:	9903      	ldr	r1, [sp, #12]
 8008532:	1a5b      	subs	r3, r3, r1
 8008534:	42ab      	cmp	r3, r5
 8008536:	dcf2      	bgt.n	800851e <_printf_i+0x212>
 8008538:	e7eb      	b.n	8008512 <_printf_i+0x206>
 800853a:	2500      	movs	r5, #0
 800853c:	f104 0619 	add.w	r6, r4, #25
 8008540:	e7f5      	b.n	800852e <_printf_i+0x222>
 8008542:	bf00      	nop
 8008544:	0800ce4a 	.word	0x0800ce4a
 8008548:	0800ce5b 	.word	0x0800ce5b

0800854c <_scanf_float>:
 800854c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008550:	b087      	sub	sp, #28
 8008552:	4617      	mov	r7, r2
 8008554:	9303      	str	r3, [sp, #12]
 8008556:	688b      	ldr	r3, [r1, #8]
 8008558:	1e5a      	subs	r2, r3, #1
 800855a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800855e:	bf81      	itttt	hi
 8008560:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008564:	eb03 0b05 	addhi.w	fp, r3, r5
 8008568:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800856c:	608b      	strhi	r3, [r1, #8]
 800856e:	680b      	ldr	r3, [r1, #0]
 8008570:	460a      	mov	r2, r1
 8008572:	f04f 0500 	mov.w	r5, #0
 8008576:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800857a:	f842 3b1c 	str.w	r3, [r2], #28
 800857e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008582:	4680      	mov	r8, r0
 8008584:	460c      	mov	r4, r1
 8008586:	bf98      	it	ls
 8008588:	f04f 0b00 	movls.w	fp, #0
 800858c:	9201      	str	r2, [sp, #4]
 800858e:	4616      	mov	r6, r2
 8008590:	46aa      	mov	sl, r5
 8008592:	46a9      	mov	r9, r5
 8008594:	9502      	str	r5, [sp, #8]
 8008596:	68a2      	ldr	r2, [r4, #8]
 8008598:	b152      	cbz	r2, 80085b0 <_scanf_float+0x64>
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	781b      	ldrb	r3, [r3, #0]
 800859e:	2b4e      	cmp	r3, #78	@ 0x4e
 80085a0:	d864      	bhi.n	800866c <_scanf_float+0x120>
 80085a2:	2b40      	cmp	r3, #64	@ 0x40
 80085a4:	d83c      	bhi.n	8008620 <_scanf_float+0xd4>
 80085a6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80085aa:	b2c8      	uxtb	r0, r1
 80085ac:	280e      	cmp	r0, #14
 80085ae:	d93a      	bls.n	8008626 <_scanf_float+0xda>
 80085b0:	f1b9 0f00 	cmp.w	r9, #0
 80085b4:	d003      	beq.n	80085be <_scanf_float+0x72>
 80085b6:	6823      	ldr	r3, [r4, #0]
 80085b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085bc:	6023      	str	r3, [r4, #0]
 80085be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80085c2:	f1ba 0f01 	cmp.w	sl, #1
 80085c6:	f200 8117 	bhi.w	80087f8 <_scanf_float+0x2ac>
 80085ca:	9b01      	ldr	r3, [sp, #4]
 80085cc:	429e      	cmp	r6, r3
 80085ce:	f200 8108 	bhi.w	80087e2 <_scanf_float+0x296>
 80085d2:	2001      	movs	r0, #1
 80085d4:	b007      	add	sp, #28
 80085d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085da:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80085de:	2a0d      	cmp	r2, #13
 80085e0:	d8e6      	bhi.n	80085b0 <_scanf_float+0x64>
 80085e2:	a101      	add	r1, pc, #4	@ (adr r1, 80085e8 <_scanf_float+0x9c>)
 80085e4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80085e8:	0800872f 	.word	0x0800872f
 80085ec:	080085b1 	.word	0x080085b1
 80085f0:	080085b1 	.word	0x080085b1
 80085f4:	080085b1 	.word	0x080085b1
 80085f8:	0800878f 	.word	0x0800878f
 80085fc:	08008767 	.word	0x08008767
 8008600:	080085b1 	.word	0x080085b1
 8008604:	080085b1 	.word	0x080085b1
 8008608:	0800873d 	.word	0x0800873d
 800860c:	080085b1 	.word	0x080085b1
 8008610:	080085b1 	.word	0x080085b1
 8008614:	080085b1 	.word	0x080085b1
 8008618:	080085b1 	.word	0x080085b1
 800861c:	080086f5 	.word	0x080086f5
 8008620:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008624:	e7db      	b.n	80085de <_scanf_float+0x92>
 8008626:	290e      	cmp	r1, #14
 8008628:	d8c2      	bhi.n	80085b0 <_scanf_float+0x64>
 800862a:	a001      	add	r0, pc, #4	@ (adr r0, 8008630 <_scanf_float+0xe4>)
 800862c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008630:	080086e5 	.word	0x080086e5
 8008634:	080085b1 	.word	0x080085b1
 8008638:	080086e5 	.word	0x080086e5
 800863c:	0800877b 	.word	0x0800877b
 8008640:	080085b1 	.word	0x080085b1
 8008644:	0800868d 	.word	0x0800868d
 8008648:	080086cb 	.word	0x080086cb
 800864c:	080086cb 	.word	0x080086cb
 8008650:	080086cb 	.word	0x080086cb
 8008654:	080086cb 	.word	0x080086cb
 8008658:	080086cb 	.word	0x080086cb
 800865c:	080086cb 	.word	0x080086cb
 8008660:	080086cb 	.word	0x080086cb
 8008664:	080086cb 	.word	0x080086cb
 8008668:	080086cb 	.word	0x080086cb
 800866c:	2b6e      	cmp	r3, #110	@ 0x6e
 800866e:	d809      	bhi.n	8008684 <_scanf_float+0x138>
 8008670:	2b60      	cmp	r3, #96	@ 0x60
 8008672:	d8b2      	bhi.n	80085da <_scanf_float+0x8e>
 8008674:	2b54      	cmp	r3, #84	@ 0x54
 8008676:	d07b      	beq.n	8008770 <_scanf_float+0x224>
 8008678:	2b59      	cmp	r3, #89	@ 0x59
 800867a:	d199      	bne.n	80085b0 <_scanf_float+0x64>
 800867c:	2d07      	cmp	r5, #7
 800867e:	d197      	bne.n	80085b0 <_scanf_float+0x64>
 8008680:	2508      	movs	r5, #8
 8008682:	e02c      	b.n	80086de <_scanf_float+0x192>
 8008684:	2b74      	cmp	r3, #116	@ 0x74
 8008686:	d073      	beq.n	8008770 <_scanf_float+0x224>
 8008688:	2b79      	cmp	r3, #121	@ 0x79
 800868a:	e7f6      	b.n	800867a <_scanf_float+0x12e>
 800868c:	6821      	ldr	r1, [r4, #0]
 800868e:	05c8      	lsls	r0, r1, #23
 8008690:	d51b      	bpl.n	80086ca <_scanf_float+0x17e>
 8008692:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008696:	6021      	str	r1, [r4, #0]
 8008698:	f109 0901 	add.w	r9, r9, #1
 800869c:	f1bb 0f00 	cmp.w	fp, #0
 80086a0:	d003      	beq.n	80086aa <_scanf_float+0x15e>
 80086a2:	3201      	adds	r2, #1
 80086a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80086a8:	60a2      	str	r2, [r4, #8]
 80086aa:	68a3      	ldr	r3, [r4, #8]
 80086ac:	3b01      	subs	r3, #1
 80086ae:	60a3      	str	r3, [r4, #8]
 80086b0:	6923      	ldr	r3, [r4, #16]
 80086b2:	3301      	adds	r3, #1
 80086b4:	6123      	str	r3, [r4, #16]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	3b01      	subs	r3, #1
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	607b      	str	r3, [r7, #4]
 80086be:	f340 8087 	ble.w	80087d0 <_scanf_float+0x284>
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	3301      	adds	r3, #1
 80086c6:	603b      	str	r3, [r7, #0]
 80086c8:	e765      	b.n	8008596 <_scanf_float+0x4a>
 80086ca:	eb1a 0105 	adds.w	r1, sl, r5
 80086ce:	f47f af6f 	bne.w	80085b0 <_scanf_float+0x64>
 80086d2:	6822      	ldr	r2, [r4, #0]
 80086d4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80086d8:	6022      	str	r2, [r4, #0]
 80086da:	460d      	mov	r5, r1
 80086dc:	468a      	mov	sl, r1
 80086de:	f806 3b01 	strb.w	r3, [r6], #1
 80086e2:	e7e2      	b.n	80086aa <_scanf_float+0x15e>
 80086e4:	6822      	ldr	r2, [r4, #0]
 80086e6:	0610      	lsls	r0, r2, #24
 80086e8:	f57f af62 	bpl.w	80085b0 <_scanf_float+0x64>
 80086ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80086f0:	6022      	str	r2, [r4, #0]
 80086f2:	e7f4      	b.n	80086de <_scanf_float+0x192>
 80086f4:	f1ba 0f00 	cmp.w	sl, #0
 80086f8:	d10e      	bne.n	8008718 <_scanf_float+0x1cc>
 80086fa:	f1b9 0f00 	cmp.w	r9, #0
 80086fe:	d10e      	bne.n	800871e <_scanf_float+0x1d2>
 8008700:	6822      	ldr	r2, [r4, #0]
 8008702:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008706:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800870a:	d108      	bne.n	800871e <_scanf_float+0x1d2>
 800870c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008710:	6022      	str	r2, [r4, #0]
 8008712:	f04f 0a01 	mov.w	sl, #1
 8008716:	e7e2      	b.n	80086de <_scanf_float+0x192>
 8008718:	f1ba 0f02 	cmp.w	sl, #2
 800871c:	d055      	beq.n	80087ca <_scanf_float+0x27e>
 800871e:	2d01      	cmp	r5, #1
 8008720:	d002      	beq.n	8008728 <_scanf_float+0x1dc>
 8008722:	2d04      	cmp	r5, #4
 8008724:	f47f af44 	bne.w	80085b0 <_scanf_float+0x64>
 8008728:	3501      	adds	r5, #1
 800872a:	b2ed      	uxtb	r5, r5
 800872c:	e7d7      	b.n	80086de <_scanf_float+0x192>
 800872e:	f1ba 0f01 	cmp.w	sl, #1
 8008732:	f47f af3d 	bne.w	80085b0 <_scanf_float+0x64>
 8008736:	f04f 0a02 	mov.w	sl, #2
 800873a:	e7d0      	b.n	80086de <_scanf_float+0x192>
 800873c:	b97d      	cbnz	r5, 800875e <_scanf_float+0x212>
 800873e:	f1b9 0f00 	cmp.w	r9, #0
 8008742:	f47f af38 	bne.w	80085b6 <_scanf_float+0x6a>
 8008746:	6822      	ldr	r2, [r4, #0]
 8008748:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800874c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008750:	f040 8108 	bne.w	8008964 <_scanf_float+0x418>
 8008754:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008758:	6022      	str	r2, [r4, #0]
 800875a:	2501      	movs	r5, #1
 800875c:	e7bf      	b.n	80086de <_scanf_float+0x192>
 800875e:	2d03      	cmp	r5, #3
 8008760:	d0e2      	beq.n	8008728 <_scanf_float+0x1dc>
 8008762:	2d05      	cmp	r5, #5
 8008764:	e7de      	b.n	8008724 <_scanf_float+0x1d8>
 8008766:	2d02      	cmp	r5, #2
 8008768:	f47f af22 	bne.w	80085b0 <_scanf_float+0x64>
 800876c:	2503      	movs	r5, #3
 800876e:	e7b6      	b.n	80086de <_scanf_float+0x192>
 8008770:	2d06      	cmp	r5, #6
 8008772:	f47f af1d 	bne.w	80085b0 <_scanf_float+0x64>
 8008776:	2507      	movs	r5, #7
 8008778:	e7b1      	b.n	80086de <_scanf_float+0x192>
 800877a:	6822      	ldr	r2, [r4, #0]
 800877c:	0591      	lsls	r1, r2, #22
 800877e:	f57f af17 	bpl.w	80085b0 <_scanf_float+0x64>
 8008782:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008786:	6022      	str	r2, [r4, #0]
 8008788:	f8cd 9008 	str.w	r9, [sp, #8]
 800878c:	e7a7      	b.n	80086de <_scanf_float+0x192>
 800878e:	6822      	ldr	r2, [r4, #0]
 8008790:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008794:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008798:	d006      	beq.n	80087a8 <_scanf_float+0x25c>
 800879a:	0550      	lsls	r0, r2, #21
 800879c:	f57f af08 	bpl.w	80085b0 <_scanf_float+0x64>
 80087a0:	f1b9 0f00 	cmp.w	r9, #0
 80087a4:	f000 80de 	beq.w	8008964 <_scanf_float+0x418>
 80087a8:	0591      	lsls	r1, r2, #22
 80087aa:	bf58      	it	pl
 80087ac:	9902      	ldrpl	r1, [sp, #8]
 80087ae:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80087b2:	bf58      	it	pl
 80087b4:	eba9 0101 	subpl.w	r1, r9, r1
 80087b8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80087bc:	bf58      	it	pl
 80087be:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80087c2:	6022      	str	r2, [r4, #0]
 80087c4:	f04f 0900 	mov.w	r9, #0
 80087c8:	e789      	b.n	80086de <_scanf_float+0x192>
 80087ca:	f04f 0a03 	mov.w	sl, #3
 80087ce:	e786      	b.n	80086de <_scanf_float+0x192>
 80087d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80087d4:	4639      	mov	r1, r7
 80087d6:	4640      	mov	r0, r8
 80087d8:	4798      	blx	r3
 80087da:	2800      	cmp	r0, #0
 80087dc:	f43f aedb 	beq.w	8008596 <_scanf_float+0x4a>
 80087e0:	e6e6      	b.n	80085b0 <_scanf_float+0x64>
 80087e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80087ea:	463a      	mov	r2, r7
 80087ec:	4640      	mov	r0, r8
 80087ee:	4798      	blx	r3
 80087f0:	6923      	ldr	r3, [r4, #16]
 80087f2:	3b01      	subs	r3, #1
 80087f4:	6123      	str	r3, [r4, #16]
 80087f6:	e6e8      	b.n	80085ca <_scanf_float+0x7e>
 80087f8:	1e6b      	subs	r3, r5, #1
 80087fa:	2b06      	cmp	r3, #6
 80087fc:	d824      	bhi.n	8008848 <_scanf_float+0x2fc>
 80087fe:	2d02      	cmp	r5, #2
 8008800:	d836      	bhi.n	8008870 <_scanf_float+0x324>
 8008802:	9b01      	ldr	r3, [sp, #4]
 8008804:	429e      	cmp	r6, r3
 8008806:	f67f aee4 	bls.w	80085d2 <_scanf_float+0x86>
 800880a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800880e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008812:	463a      	mov	r2, r7
 8008814:	4640      	mov	r0, r8
 8008816:	4798      	blx	r3
 8008818:	6923      	ldr	r3, [r4, #16]
 800881a:	3b01      	subs	r3, #1
 800881c:	6123      	str	r3, [r4, #16]
 800881e:	e7f0      	b.n	8008802 <_scanf_float+0x2b6>
 8008820:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008824:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008828:	463a      	mov	r2, r7
 800882a:	4640      	mov	r0, r8
 800882c:	4798      	blx	r3
 800882e:	6923      	ldr	r3, [r4, #16]
 8008830:	3b01      	subs	r3, #1
 8008832:	6123      	str	r3, [r4, #16]
 8008834:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008838:	fa5f fa8a 	uxtb.w	sl, sl
 800883c:	f1ba 0f02 	cmp.w	sl, #2
 8008840:	d1ee      	bne.n	8008820 <_scanf_float+0x2d4>
 8008842:	3d03      	subs	r5, #3
 8008844:	b2ed      	uxtb	r5, r5
 8008846:	1b76      	subs	r6, r6, r5
 8008848:	6823      	ldr	r3, [r4, #0]
 800884a:	05da      	lsls	r2, r3, #23
 800884c:	d530      	bpl.n	80088b0 <_scanf_float+0x364>
 800884e:	055b      	lsls	r3, r3, #21
 8008850:	d511      	bpl.n	8008876 <_scanf_float+0x32a>
 8008852:	9b01      	ldr	r3, [sp, #4]
 8008854:	429e      	cmp	r6, r3
 8008856:	f67f aebc 	bls.w	80085d2 <_scanf_float+0x86>
 800885a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800885e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008862:	463a      	mov	r2, r7
 8008864:	4640      	mov	r0, r8
 8008866:	4798      	blx	r3
 8008868:	6923      	ldr	r3, [r4, #16]
 800886a:	3b01      	subs	r3, #1
 800886c:	6123      	str	r3, [r4, #16]
 800886e:	e7f0      	b.n	8008852 <_scanf_float+0x306>
 8008870:	46aa      	mov	sl, r5
 8008872:	46b3      	mov	fp, r6
 8008874:	e7de      	b.n	8008834 <_scanf_float+0x2e8>
 8008876:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800887a:	6923      	ldr	r3, [r4, #16]
 800887c:	2965      	cmp	r1, #101	@ 0x65
 800887e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008882:	f106 35ff 	add.w	r5, r6, #4294967295
 8008886:	6123      	str	r3, [r4, #16]
 8008888:	d00c      	beq.n	80088a4 <_scanf_float+0x358>
 800888a:	2945      	cmp	r1, #69	@ 0x45
 800888c:	d00a      	beq.n	80088a4 <_scanf_float+0x358>
 800888e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008892:	463a      	mov	r2, r7
 8008894:	4640      	mov	r0, r8
 8008896:	4798      	blx	r3
 8008898:	6923      	ldr	r3, [r4, #16]
 800889a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800889e:	3b01      	subs	r3, #1
 80088a0:	1eb5      	subs	r5, r6, #2
 80088a2:	6123      	str	r3, [r4, #16]
 80088a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80088a8:	463a      	mov	r2, r7
 80088aa:	4640      	mov	r0, r8
 80088ac:	4798      	blx	r3
 80088ae:	462e      	mov	r6, r5
 80088b0:	6822      	ldr	r2, [r4, #0]
 80088b2:	f012 0210 	ands.w	r2, r2, #16
 80088b6:	d001      	beq.n	80088bc <_scanf_float+0x370>
 80088b8:	2000      	movs	r0, #0
 80088ba:	e68b      	b.n	80085d4 <_scanf_float+0x88>
 80088bc:	7032      	strb	r2, [r6, #0]
 80088be:	6823      	ldr	r3, [r4, #0]
 80088c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80088c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088c8:	d11c      	bne.n	8008904 <_scanf_float+0x3b8>
 80088ca:	9b02      	ldr	r3, [sp, #8]
 80088cc:	454b      	cmp	r3, r9
 80088ce:	eba3 0209 	sub.w	r2, r3, r9
 80088d2:	d123      	bne.n	800891c <_scanf_float+0x3d0>
 80088d4:	9901      	ldr	r1, [sp, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	4640      	mov	r0, r8
 80088da:	f002 fdc1 	bl	800b460 <_strtod_r>
 80088de:	9b03      	ldr	r3, [sp, #12]
 80088e0:	6821      	ldr	r1, [r4, #0]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f011 0f02 	tst.w	r1, #2
 80088e8:	ec57 6b10 	vmov	r6, r7, d0
 80088ec:	f103 0204 	add.w	r2, r3, #4
 80088f0:	d01f      	beq.n	8008932 <_scanf_float+0x3e6>
 80088f2:	9903      	ldr	r1, [sp, #12]
 80088f4:	600a      	str	r2, [r1, #0]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	e9c3 6700 	strd	r6, r7, [r3]
 80088fc:	68e3      	ldr	r3, [r4, #12]
 80088fe:	3301      	adds	r3, #1
 8008900:	60e3      	str	r3, [r4, #12]
 8008902:	e7d9      	b.n	80088b8 <_scanf_float+0x36c>
 8008904:	9b04      	ldr	r3, [sp, #16]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d0e4      	beq.n	80088d4 <_scanf_float+0x388>
 800890a:	9905      	ldr	r1, [sp, #20]
 800890c:	230a      	movs	r3, #10
 800890e:	3101      	adds	r1, #1
 8008910:	4640      	mov	r0, r8
 8008912:	f002 fe25 	bl	800b560 <_strtol_r>
 8008916:	9b04      	ldr	r3, [sp, #16]
 8008918:	9e05      	ldr	r6, [sp, #20]
 800891a:	1ac2      	subs	r2, r0, r3
 800891c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008920:	429e      	cmp	r6, r3
 8008922:	bf28      	it	cs
 8008924:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008928:	4910      	ldr	r1, [pc, #64]	@ (800896c <_scanf_float+0x420>)
 800892a:	4630      	mov	r0, r6
 800892c:	f000 f954 	bl	8008bd8 <siprintf>
 8008930:	e7d0      	b.n	80088d4 <_scanf_float+0x388>
 8008932:	f011 0f04 	tst.w	r1, #4
 8008936:	9903      	ldr	r1, [sp, #12]
 8008938:	600a      	str	r2, [r1, #0]
 800893a:	d1dc      	bne.n	80088f6 <_scanf_float+0x3aa>
 800893c:	681d      	ldr	r5, [r3, #0]
 800893e:	4632      	mov	r2, r6
 8008940:	463b      	mov	r3, r7
 8008942:	4630      	mov	r0, r6
 8008944:	4639      	mov	r1, r7
 8008946:	f7f8 f8f1 	bl	8000b2c <__aeabi_dcmpun>
 800894a:	b128      	cbz	r0, 8008958 <_scanf_float+0x40c>
 800894c:	4808      	ldr	r0, [pc, #32]	@ (8008970 <_scanf_float+0x424>)
 800894e:	f000 fb61 	bl	8009014 <nanf>
 8008952:	ed85 0a00 	vstr	s0, [r5]
 8008956:	e7d1      	b.n	80088fc <_scanf_float+0x3b0>
 8008958:	4630      	mov	r0, r6
 800895a:	4639      	mov	r1, r7
 800895c:	f7f8 f944 	bl	8000be8 <__aeabi_d2f>
 8008960:	6028      	str	r0, [r5, #0]
 8008962:	e7cb      	b.n	80088fc <_scanf_float+0x3b0>
 8008964:	f04f 0900 	mov.w	r9, #0
 8008968:	e629      	b.n	80085be <_scanf_float+0x72>
 800896a:	bf00      	nop
 800896c:	0800ce6c 	.word	0x0800ce6c
 8008970:	0800cf1d 	.word	0x0800cf1d

08008974 <std>:
 8008974:	2300      	movs	r3, #0
 8008976:	b510      	push	{r4, lr}
 8008978:	4604      	mov	r4, r0
 800897a:	e9c0 3300 	strd	r3, r3, [r0]
 800897e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008982:	6083      	str	r3, [r0, #8]
 8008984:	8181      	strh	r1, [r0, #12]
 8008986:	6643      	str	r3, [r0, #100]	@ 0x64
 8008988:	81c2      	strh	r2, [r0, #14]
 800898a:	6183      	str	r3, [r0, #24]
 800898c:	4619      	mov	r1, r3
 800898e:	2208      	movs	r2, #8
 8008990:	305c      	adds	r0, #92	@ 0x5c
 8008992:	f000 fa19 	bl	8008dc8 <memset>
 8008996:	4b0d      	ldr	r3, [pc, #52]	@ (80089cc <std+0x58>)
 8008998:	6263      	str	r3, [r4, #36]	@ 0x24
 800899a:	4b0d      	ldr	r3, [pc, #52]	@ (80089d0 <std+0x5c>)
 800899c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800899e:	4b0d      	ldr	r3, [pc, #52]	@ (80089d4 <std+0x60>)
 80089a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80089a2:	4b0d      	ldr	r3, [pc, #52]	@ (80089d8 <std+0x64>)
 80089a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80089a6:	4b0d      	ldr	r3, [pc, #52]	@ (80089dc <std+0x68>)
 80089a8:	6224      	str	r4, [r4, #32]
 80089aa:	429c      	cmp	r4, r3
 80089ac:	d006      	beq.n	80089bc <std+0x48>
 80089ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80089b2:	4294      	cmp	r4, r2
 80089b4:	d002      	beq.n	80089bc <std+0x48>
 80089b6:	33d0      	adds	r3, #208	@ 0xd0
 80089b8:	429c      	cmp	r4, r3
 80089ba:	d105      	bne.n	80089c8 <std+0x54>
 80089bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80089c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089c4:	f000 bb14 	b.w	8008ff0 <__retarget_lock_init_recursive>
 80089c8:	bd10      	pop	{r4, pc}
 80089ca:	bf00      	nop
 80089cc:	08008c19 	.word	0x08008c19
 80089d0:	08008c3b 	.word	0x08008c3b
 80089d4:	08008c73 	.word	0x08008c73
 80089d8:	08008c97 	.word	0x08008c97
 80089dc:	20000c94 	.word	0x20000c94

080089e0 <stdio_exit_handler>:
 80089e0:	4a02      	ldr	r2, [pc, #8]	@ (80089ec <stdio_exit_handler+0xc>)
 80089e2:	4903      	ldr	r1, [pc, #12]	@ (80089f0 <stdio_exit_handler+0x10>)
 80089e4:	4803      	ldr	r0, [pc, #12]	@ (80089f4 <stdio_exit_handler+0x14>)
 80089e6:	f000 b869 	b.w	8008abc <_fwalk_sglue>
 80089ea:	bf00      	nop
 80089ec:	20000054 	.word	0x20000054
 80089f0:	0800bba1 	.word	0x0800bba1
 80089f4:	20000064 	.word	0x20000064

080089f8 <cleanup_stdio>:
 80089f8:	6841      	ldr	r1, [r0, #4]
 80089fa:	4b0c      	ldr	r3, [pc, #48]	@ (8008a2c <cleanup_stdio+0x34>)
 80089fc:	4299      	cmp	r1, r3
 80089fe:	b510      	push	{r4, lr}
 8008a00:	4604      	mov	r4, r0
 8008a02:	d001      	beq.n	8008a08 <cleanup_stdio+0x10>
 8008a04:	f003 f8cc 	bl	800bba0 <_fflush_r>
 8008a08:	68a1      	ldr	r1, [r4, #8]
 8008a0a:	4b09      	ldr	r3, [pc, #36]	@ (8008a30 <cleanup_stdio+0x38>)
 8008a0c:	4299      	cmp	r1, r3
 8008a0e:	d002      	beq.n	8008a16 <cleanup_stdio+0x1e>
 8008a10:	4620      	mov	r0, r4
 8008a12:	f003 f8c5 	bl	800bba0 <_fflush_r>
 8008a16:	68e1      	ldr	r1, [r4, #12]
 8008a18:	4b06      	ldr	r3, [pc, #24]	@ (8008a34 <cleanup_stdio+0x3c>)
 8008a1a:	4299      	cmp	r1, r3
 8008a1c:	d004      	beq.n	8008a28 <cleanup_stdio+0x30>
 8008a1e:	4620      	mov	r0, r4
 8008a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a24:	f003 b8bc 	b.w	800bba0 <_fflush_r>
 8008a28:	bd10      	pop	{r4, pc}
 8008a2a:	bf00      	nop
 8008a2c:	20000c94 	.word	0x20000c94
 8008a30:	20000cfc 	.word	0x20000cfc
 8008a34:	20000d64 	.word	0x20000d64

08008a38 <global_stdio_init.part.0>:
 8008a38:	b510      	push	{r4, lr}
 8008a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8008a68 <global_stdio_init.part.0+0x30>)
 8008a3c:	4c0b      	ldr	r4, [pc, #44]	@ (8008a6c <global_stdio_init.part.0+0x34>)
 8008a3e:	4a0c      	ldr	r2, [pc, #48]	@ (8008a70 <global_stdio_init.part.0+0x38>)
 8008a40:	601a      	str	r2, [r3, #0]
 8008a42:	4620      	mov	r0, r4
 8008a44:	2200      	movs	r2, #0
 8008a46:	2104      	movs	r1, #4
 8008a48:	f7ff ff94 	bl	8008974 <std>
 8008a4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008a50:	2201      	movs	r2, #1
 8008a52:	2109      	movs	r1, #9
 8008a54:	f7ff ff8e 	bl	8008974 <std>
 8008a58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008a5c:	2202      	movs	r2, #2
 8008a5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a62:	2112      	movs	r1, #18
 8008a64:	f7ff bf86 	b.w	8008974 <std>
 8008a68:	20000dcc 	.word	0x20000dcc
 8008a6c:	20000c94 	.word	0x20000c94
 8008a70:	080089e1 	.word	0x080089e1

08008a74 <__sfp_lock_acquire>:
 8008a74:	4801      	ldr	r0, [pc, #4]	@ (8008a7c <__sfp_lock_acquire+0x8>)
 8008a76:	f000 babc 	b.w	8008ff2 <__retarget_lock_acquire_recursive>
 8008a7a:	bf00      	nop
 8008a7c:	20000dd5 	.word	0x20000dd5

08008a80 <__sfp_lock_release>:
 8008a80:	4801      	ldr	r0, [pc, #4]	@ (8008a88 <__sfp_lock_release+0x8>)
 8008a82:	f000 bab7 	b.w	8008ff4 <__retarget_lock_release_recursive>
 8008a86:	bf00      	nop
 8008a88:	20000dd5 	.word	0x20000dd5

08008a8c <__sinit>:
 8008a8c:	b510      	push	{r4, lr}
 8008a8e:	4604      	mov	r4, r0
 8008a90:	f7ff fff0 	bl	8008a74 <__sfp_lock_acquire>
 8008a94:	6a23      	ldr	r3, [r4, #32]
 8008a96:	b11b      	cbz	r3, 8008aa0 <__sinit+0x14>
 8008a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a9c:	f7ff bff0 	b.w	8008a80 <__sfp_lock_release>
 8008aa0:	4b04      	ldr	r3, [pc, #16]	@ (8008ab4 <__sinit+0x28>)
 8008aa2:	6223      	str	r3, [r4, #32]
 8008aa4:	4b04      	ldr	r3, [pc, #16]	@ (8008ab8 <__sinit+0x2c>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d1f5      	bne.n	8008a98 <__sinit+0xc>
 8008aac:	f7ff ffc4 	bl	8008a38 <global_stdio_init.part.0>
 8008ab0:	e7f2      	b.n	8008a98 <__sinit+0xc>
 8008ab2:	bf00      	nop
 8008ab4:	080089f9 	.word	0x080089f9
 8008ab8:	20000dcc 	.word	0x20000dcc

08008abc <_fwalk_sglue>:
 8008abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ac0:	4607      	mov	r7, r0
 8008ac2:	4688      	mov	r8, r1
 8008ac4:	4614      	mov	r4, r2
 8008ac6:	2600      	movs	r6, #0
 8008ac8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008acc:	f1b9 0901 	subs.w	r9, r9, #1
 8008ad0:	d505      	bpl.n	8008ade <_fwalk_sglue+0x22>
 8008ad2:	6824      	ldr	r4, [r4, #0]
 8008ad4:	2c00      	cmp	r4, #0
 8008ad6:	d1f7      	bne.n	8008ac8 <_fwalk_sglue+0xc>
 8008ad8:	4630      	mov	r0, r6
 8008ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ade:	89ab      	ldrh	r3, [r5, #12]
 8008ae0:	2b01      	cmp	r3, #1
 8008ae2:	d907      	bls.n	8008af4 <_fwalk_sglue+0x38>
 8008ae4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ae8:	3301      	adds	r3, #1
 8008aea:	d003      	beq.n	8008af4 <_fwalk_sglue+0x38>
 8008aec:	4629      	mov	r1, r5
 8008aee:	4638      	mov	r0, r7
 8008af0:	47c0      	blx	r8
 8008af2:	4306      	orrs	r6, r0
 8008af4:	3568      	adds	r5, #104	@ 0x68
 8008af6:	e7e9      	b.n	8008acc <_fwalk_sglue+0x10>

08008af8 <iprintf>:
 8008af8:	b40f      	push	{r0, r1, r2, r3}
 8008afa:	b507      	push	{r0, r1, r2, lr}
 8008afc:	4906      	ldr	r1, [pc, #24]	@ (8008b18 <iprintf+0x20>)
 8008afe:	ab04      	add	r3, sp, #16
 8008b00:	6808      	ldr	r0, [r1, #0]
 8008b02:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b06:	6881      	ldr	r1, [r0, #8]
 8008b08:	9301      	str	r3, [sp, #4]
 8008b0a:	f002 fead 	bl	800b868 <_vfiprintf_r>
 8008b0e:	b003      	add	sp, #12
 8008b10:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b14:	b004      	add	sp, #16
 8008b16:	4770      	bx	lr
 8008b18:	20000060 	.word	0x20000060

08008b1c <_puts_r>:
 8008b1c:	6a03      	ldr	r3, [r0, #32]
 8008b1e:	b570      	push	{r4, r5, r6, lr}
 8008b20:	6884      	ldr	r4, [r0, #8]
 8008b22:	4605      	mov	r5, r0
 8008b24:	460e      	mov	r6, r1
 8008b26:	b90b      	cbnz	r3, 8008b2c <_puts_r+0x10>
 8008b28:	f7ff ffb0 	bl	8008a8c <__sinit>
 8008b2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b2e:	07db      	lsls	r3, r3, #31
 8008b30:	d405      	bmi.n	8008b3e <_puts_r+0x22>
 8008b32:	89a3      	ldrh	r3, [r4, #12]
 8008b34:	0598      	lsls	r0, r3, #22
 8008b36:	d402      	bmi.n	8008b3e <_puts_r+0x22>
 8008b38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b3a:	f000 fa5a 	bl	8008ff2 <__retarget_lock_acquire_recursive>
 8008b3e:	89a3      	ldrh	r3, [r4, #12]
 8008b40:	0719      	lsls	r1, r3, #28
 8008b42:	d502      	bpl.n	8008b4a <_puts_r+0x2e>
 8008b44:	6923      	ldr	r3, [r4, #16]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d135      	bne.n	8008bb6 <_puts_r+0x9a>
 8008b4a:	4621      	mov	r1, r4
 8008b4c:	4628      	mov	r0, r5
 8008b4e:	f000 f8e5 	bl	8008d1c <__swsetup_r>
 8008b52:	b380      	cbz	r0, 8008bb6 <_puts_r+0x9a>
 8008b54:	f04f 35ff 	mov.w	r5, #4294967295
 8008b58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b5a:	07da      	lsls	r2, r3, #31
 8008b5c:	d405      	bmi.n	8008b6a <_puts_r+0x4e>
 8008b5e:	89a3      	ldrh	r3, [r4, #12]
 8008b60:	059b      	lsls	r3, r3, #22
 8008b62:	d402      	bmi.n	8008b6a <_puts_r+0x4e>
 8008b64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b66:	f000 fa45 	bl	8008ff4 <__retarget_lock_release_recursive>
 8008b6a:	4628      	mov	r0, r5
 8008b6c:	bd70      	pop	{r4, r5, r6, pc}
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	da04      	bge.n	8008b7c <_puts_r+0x60>
 8008b72:	69a2      	ldr	r2, [r4, #24]
 8008b74:	429a      	cmp	r2, r3
 8008b76:	dc17      	bgt.n	8008ba8 <_puts_r+0x8c>
 8008b78:	290a      	cmp	r1, #10
 8008b7a:	d015      	beq.n	8008ba8 <_puts_r+0x8c>
 8008b7c:	6823      	ldr	r3, [r4, #0]
 8008b7e:	1c5a      	adds	r2, r3, #1
 8008b80:	6022      	str	r2, [r4, #0]
 8008b82:	7019      	strb	r1, [r3, #0]
 8008b84:	68a3      	ldr	r3, [r4, #8]
 8008b86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008b8a:	3b01      	subs	r3, #1
 8008b8c:	60a3      	str	r3, [r4, #8]
 8008b8e:	2900      	cmp	r1, #0
 8008b90:	d1ed      	bne.n	8008b6e <_puts_r+0x52>
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	da11      	bge.n	8008bba <_puts_r+0x9e>
 8008b96:	4622      	mov	r2, r4
 8008b98:	210a      	movs	r1, #10
 8008b9a:	4628      	mov	r0, r5
 8008b9c:	f000 f87f 	bl	8008c9e <__swbuf_r>
 8008ba0:	3001      	adds	r0, #1
 8008ba2:	d0d7      	beq.n	8008b54 <_puts_r+0x38>
 8008ba4:	250a      	movs	r5, #10
 8008ba6:	e7d7      	b.n	8008b58 <_puts_r+0x3c>
 8008ba8:	4622      	mov	r2, r4
 8008baa:	4628      	mov	r0, r5
 8008bac:	f000 f877 	bl	8008c9e <__swbuf_r>
 8008bb0:	3001      	adds	r0, #1
 8008bb2:	d1e7      	bne.n	8008b84 <_puts_r+0x68>
 8008bb4:	e7ce      	b.n	8008b54 <_puts_r+0x38>
 8008bb6:	3e01      	subs	r6, #1
 8008bb8:	e7e4      	b.n	8008b84 <_puts_r+0x68>
 8008bba:	6823      	ldr	r3, [r4, #0]
 8008bbc:	1c5a      	adds	r2, r3, #1
 8008bbe:	6022      	str	r2, [r4, #0]
 8008bc0:	220a      	movs	r2, #10
 8008bc2:	701a      	strb	r2, [r3, #0]
 8008bc4:	e7ee      	b.n	8008ba4 <_puts_r+0x88>
	...

08008bc8 <puts>:
 8008bc8:	4b02      	ldr	r3, [pc, #8]	@ (8008bd4 <puts+0xc>)
 8008bca:	4601      	mov	r1, r0
 8008bcc:	6818      	ldr	r0, [r3, #0]
 8008bce:	f7ff bfa5 	b.w	8008b1c <_puts_r>
 8008bd2:	bf00      	nop
 8008bd4:	20000060 	.word	0x20000060

08008bd8 <siprintf>:
 8008bd8:	b40e      	push	{r1, r2, r3}
 8008bda:	b500      	push	{lr}
 8008bdc:	b09c      	sub	sp, #112	@ 0x70
 8008bde:	ab1d      	add	r3, sp, #116	@ 0x74
 8008be0:	9002      	str	r0, [sp, #8]
 8008be2:	9006      	str	r0, [sp, #24]
 8008be4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008be8:	4809      	ldr	r0, [pc, #36]	@ (8008c10 <siprintf+0x38>)
 8008bea:	9107      	str	r1, [sp, #28]
 8008bec:	9104      	str	r1, [sp, #16]
 8008bee:	4909      	ldr	r1, [pc, #36]	@ (8008c14 <siprintf+0x3c>)
 8008bf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bf4:	9105      	str	r1, [sp, #20]
 8008bf6:	6800      	ldr	r0, [r0, #0]
 8008bf8:	9301      	str	r3, [sp, #4]
 8008bfa:	a902      	add	r1, sp, #8
 8008bfc:	f002 fd0e 	bl	800b61c <_svfiprintf_r>
 8008c00:	9b02      	ldr	r3, [sp, #8]
 8008c02:	2200      	movs	r2, #0
 8008c04:	701a      	strb	r2, [r3, #0]
 8008c06:	b01c      	add	sp, #112	@ 0x70
 8008c08:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c0c:	b003      	add	sp, #12
 8008c0e:	4770      	bx	lr
 8008c10:	20000060 	.word	0x20000060
 8008c14:	ffff0208 	.word	0xffff0208

08008c18 <__sread>:
 8008c18:	b510      	push	{r4, lr}
 8008c1a:	460c      	mov	r4, r1
 8008c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c20:	f000 f998 	bl	8008f54 <_read_r>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	bfab      	itete	ge
 8008c28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008c2a:	89a3      	ldrhlt	r3, [r4, #12]
 8008c2c:	181b      	addge	r3, r3, r0
 8008c2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008c32:	bfac      	ite	ge
 8008c34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008c36:	81a3      	strhlt	r3, [r4, #12]
 8008c38:	bd10      	pop	{r4, pc}

08008c3a <__swrite>:
 8008c3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c3e:	461f      	mov	r7, r3
 8008c40:	898b      	ldrh	r3, [r1, #12]
 8008c42:	05db      	lsls	r3, r3, #23
 8008c44:	4605      	mov	r5, r0
 8008c46:	460c      	mov	r4, r1
 8008c48:	4616      	mov	r6, r2
 8008c4a:	d505      	bpl.n	8008c58 <__swrite+0x1e>
 8008c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c50:	2302      	movs	r3, #2
 8008c52:	2200      	movs	r2, #0
 8008c54:	f000 f96c 	bl	8008f30 <_lseek_r>
 8008c58:	89a3      	ldrh	r3, [r4, #12]
 8008c5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008c62:	81a3      	strh	r3, [r4, #12]
 8008c64:	4632      	mov	r2, r6
 8008c66:	463b      	mov	r3, r7
 8008c68:	4628      	mov	r0, r5
 8008c6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c6e:	f000 b983 	b.w	8008f78 <_write_r>

08008c72 <__sseek>:
 8008c72:	b510      	push	{r4, lr}
 8008c74:	460c      	mov	r4, r1
 8008c76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c7a:	f000 f959 	bl	8008f30 <_lseek_r>
 8008c7e:	1c43      	adds	r3, r0, #1
 8008c80:	89a3      	ldrh	r3, [r4, #12]
 8008c82:	bf15      	itete	ne
 8008c84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008c86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008c8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008c8e:	81a3      	strheq	r3, [r4, #12]
 8008c90:	bf18      	it	ne
 8008c92:	81a3      	strhne	r3, [r4, #12]
 8008c94:	bd10      	pop	{r4, pc}

08008c96 <__sclose>:
 8008c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c9a:	f000 b939 	b.w	8008f10 <_close_r>

08008c9e <__swbuf_r>:
 8008c9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ca0:	460e      	mov	r6, r1
 8008ca2:	4614      	mov	r4, r2
 8008ca4:	4605      	mov	r5, r0
 8008ca6:	b118      	cbz	r0, 8008cb0 <__swbuf_r+0x12>
 8008ca8:	6a03      	ldr	r3, [r0, #32]
 8008caa:	b90b      	cbnz	r3, 8008cb0 <__swbuf_r+0x12>
 8008cac:	f7ff feee 	bl	8008a8c <__sinit>
 8008cb0:	69a3      	ldr	r3, [r4, #24]
 8008cb2:	60a3      	str	r3, [r4, #8]
 8008cb4:	89a3      	ldrh	r3, [r4, #12]
 8008cb6:	071a      	lsls	r2, r3, #28
 8008cb8:	d501      	bpl.n	8008cbe <__swbuf_r+0x20>
 8008cba:	6923      	ldr	r3, [r4, #16]
 8008cbc:	b943      	cbnz	r3, 8008cd0 <__swbuf_r+0x32>
 8008cbe:	4621      	mov	r1, r4
 8008cc0:	4628      	mov	r0, r5
 8008cc2:	f000 f82b 	bl	8008d1c <__swsetup_r>
 8008cc6:	b118      	cbz	r0, 8008cd0 <__swbuf_r+0x32>
 8008cc8:	f04f 37ff 	mov.w	r7, #4294967295
 8008ccc:	4638      	mov	r0, r7
 8008cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cd0:	6823      	ldr	r3, [r4, #0]
 8008cd2:	6922      	ldr	r2, [r4, #16]
 8008cd4:	1a98      	subs	r0, r3, r2
 8008cd6:	6963      	ldr	r3, [r4, #20]
 8008cd8:	b2f6      	uxtb	r6, r6
 8008cda:	4283      	cmp	r3, r0
 8008cdc:	4637      	mov	r7, r6
 8008cde:	dc05      	bgt.n	8008cec <__swbuf_r+0x4e>
 8008ce0:	4621      	mov	r1, r4
 8008ce2:	4628      	mov	r0, r5
 8008ce4:	f002 ff5c 	bl	800bba0 <_fflush_r>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	d1ed      	bne.n	8008cc8 <__swbuf_r+0x2a>
 8008cec:	68a3      	ldr	r3, [r4, #8]
 8008cee:	3b01      	subs	r3, #1
 8008cf0:	60a3      	str	r3, [r4, #8]
 8008cf2:	6823      	ldr	r3, [r4, #0]
 8008cf4:	1c5a      	adds	r2, r3, #1
 8008cf6:	6022      	str	r2, [r4, #0]
 8008cf8:	701e      	strb	r6, [r3, #0]
 8008cfa:	6962      	ldr	r2, [r4, #20]
 8008cfc:	1c43      	adds	r3, r0, #1
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	d004      	beq.n	8008d0c <__swbuf_r+0x6e>
 8008d02:	89a3      	ldrh	r3, [r4, #12]
 8008d04:	07db      	lsls	r3, r3, #31
 8008d06:	d5e1      	bpl.n	8008ccc <__swbuf_r+0x2e>
 8008d08:	2e0a      	cmp	r6, #10
 8008d0a:	d1df      	bne.n	8008ccc <__swbuf_r+0x2e>
 8008d0c:	4621      	mov	r1, r4
 8008d0e:	4628      	mov	r0, r5
 8008d10:	f002 ff46 	bl	800bba0 <_fflush_r>
 8008d14:	2800      	cmp	r0, #0
 8008d16:	d0d9      	beq.n	8008ccc <__swbuf_r+0x2e>
 8008d18:	e7d6      	b.n	8008cc8 <__swbuf_r+0x2a>
	...

08008d1c <__swsetup_r>:
 8008d1c:	b538      	push	{r3, r4, r5, lr}
 8008d1e:	4b29      	ldr	r3, [pc, #164]	@ (8008dc4 <__swsetup_r+0xa8>)
 8008d20:	4605      	mov	r5, r0
 8008d22:	6818      	ldr	r0, [r3, #0]
 8008d24:	460c      	mov	r4, r1
 8008d26:	b118      	cbz	r0, 8008d30 <__swsetup_r+0x14>
 8008d28:	6a03      	ldr	r3, [r0, #32]
 8008d2a:	b90b      	cbnz	r3, 8008d30 <__swsetup_r+0x14>
 8008d2c:	f7ff feae 	bl	8008a8c <__sinit>
 8008d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d34:	0719      	lsls	r1, r3, #28
 8008d36:	d422      	bmi.n	8008d7e <__swsetup_r+0x62>
 8008d38:	06da      	lsls	r2, r3, #27
 8008d3a:	d407      	bmi.n	8008d4c <__swsetup_r+0x30>
 8008d3c:	2209      	movs	r2, #9
 8008d3e:	602a      	str	r2, [r5, #0]
 8008d40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d44:	81a3      	strh	r3, [r4, #12]
 8008d46:	f04f 30ff 	mov.w	r0, #4294967295
 8008d4a:	e033      	b.n	8008db4 <__swsetup_r+0x98>
 8008d4c:	0758      	lsls	r0, r3, #29
 8008d4e:	d512      	bpl.n	8008d76 <__swsetup_r+0x5a>
 8008d50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d52:	b141      	cbz	r1, 8008d66 <__swsetup_r+0x4a>
 8008d54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d58:	4299      	cmp	r1, r3
 8008d5a:	d002      	beq.n	8008d62 <__swsetup_r+0x46>
 8008d5c:	4628      	mov	r0, r5
 8008d5e:	f000 ffcb 	bl	8009cf8 <_free_r>
 8008d62:	2300      	movs	r3, #0
 8008d64:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d66:	89a3      	ldrh	r3, [r4, #12]
 8008d68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008d6c:	81a3      	strh	r3, [r4, #12]
 8008d6e:	2300      	movs	r3, #0
 8008d70:	6063      	str	r3, [r4, #4]
 8008d72:	6923      	ldr	r3, [r4, #16]
 8008d74:	6023      	str	r3, [r4, #0]
 8008d76:	89a3      	ldrh	r3, [r4, #12]
 8008d78:	f043 0308 	orr.w	r3, r3, #8
 8008d7c:	81a3      	strh	r3, [r4, #12]
 8008d7e:	6923      	ldr	r3, [r4, #16]
 8008d80:	b94b      	cbnz	r3, 8008d96 <__swsetup_r+0x7a>
 8008d82:	89a3      	ldrh	r3, [r4, #12]
 8008d84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008d88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d8c:	d003      	beq.n	8008d96 <__swsetup_r+0x7a>
 8008d8e:	4621      	mov	r1, r4
 8008d90:	4628      	mov	r0, r5
 8008d92:	f002 ff65 	bl	800bc60 <__smakebuf_r>
 8008d96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d9a:	f013 0201 	ands.w	r2, r3, #1
 8008d9e:	d00a      	beq.n	8008db6 <__swsetup_r+0x9a>
 8008da0:	2200      	movs	r2, #0
 8008da2:	60a2      	str	r2, [r4, #8]
 8008da4:	6962      	ldr	r2, [r4, #20]
 8008da6:	4252      	negs	r2, r2
 8008da8:	61a2      	str	r2, [r4, #24]
 8008daa:	6922      	ldr	r2, [r4, #16]
 8008dac:	b942      	cbnz	r2, 8008dc0 <__swsetup_r+0xa4>
 8008dae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008db2:	d1c5      	bne.n	8008d40 <__swsetup_r+0x24>
 8008db4:	bd38      	pop	{r3, r4, r5, pc}
 8008db6:	0799      	lsls	r1, r3, #30
 8008db8:	bf58      	it	pl
 8008dba:	6962      	ldrpl	r2, [r4, #20]
 8008dbc:	60a2      	str	r2, [r4, #8]
 8008dbe:	e7f4      	b.n	8008daa <__swsetup_r+0x8e>
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	e7f7      	b.n	8008db4 <__swsetup_r+0x98>
 8008dc4:	20000060 	.word	0x20000060

08008dc8 <memset>:
 8008dc8:	4402      	add	r2, r0
 8008dca:	4603      	mov	r3, r0
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d100      	bne.n	8008dd2 <memset+0xa>
 8008dd0:	4770      	bx	lr
 8008dd2:	f803 1b01 	strb.w	r1, [r3], #1
 8008dd6:	e7f9      	b.n	8008dcc <memset+0x4>

08008dd8 <strncmp>:
 8008dd8:	b510      	push	{r4, lr}
 8008dda:	b16a      	cbz	r2, 8008df8 <strncmp+0x20>
 8008ddc:	3901      	subs	r1, #1
 8008dde:	1884      	adds	r4, r0, r2
 8008de0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008de4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008de8:	429a      	cmp	r2, r3
 8008dea:	d103      	bne.n	8008df4 <strncmp+0x1c>
 8008dec:	42a0      	cmp	r0, r4
 8008dee:	d001      	beq.n	8008df4 <strncmp+0x1c>
 8008df0:	2a00      	cmp	r2, #0
 8008df2:	d1f5      	bne.n	8008de0 <strncmp+0x8>
 8008df4:	1ad0      	subs	r0, r2, r3
 8008df6:	bd10      	pop	{r4, pc}
 8008df8:	4610      	mov	r0, r2
 8008dfa:	e7fc      	b.n	8008df6 <strncmp+0x1e>

08008dfc <strncpy>:
 8008dfc:	b510      	push	{r4, lr}
 8008dfe:	3901      	subs	r1, #1
 8008e00:	4603      	mov	r3, r0
 8008e02:	b132      	cbz	r2, 8008e12 <strncpy+0x16>
 8008e04:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008e08:	f803 4b01 	strb.w	r4, [r3], #1
 8008e0c:	3a01      	subs	r2, #1
 8008e0e:	2c00      	cmp	r4, #0
 8008e10:	d1f7      	bne.n	8008e02 <strncpy+0x6>
 8008e12:	441a      	add	r2, r3
 8008e14:	2100      	movs	r1, #0
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d100      	bne.n	8008e1c <strncpy+0x20>
 8008e1a:	bd10      	pop	{r4, pc}
 8008e1c:	f803 1b01 	strb.w	r1, [r3], #1
 8008e20:	e7f9      	b.n	8008e16 <strncpy+0x1a>
	...

08008e24 <strtok>:
 8008e24:	4b16      	ldr	r3, [pc, #88]	@ (8008e80 <strtok+0x5c>)
 8008e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e2a:	681f      	ldr	r7, [r3, #0]
 8008e2c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8008e2e:	4605      	mov	r5, r0
 8008e30:	460e      	mov	r6, r1
 8008e32:	b9ec      	cbnz	r4, 8008e70 <strtok+0x4c>
 8008e34:	2050      	movs	r0, #80	@ 0x50
 8008e36:	f000 ffa9 	bl	8009d8c <malloc>
 8008e3a:	4602      	mov	r2, r0
 8008e3c:	6478      	str	r0, [r7, #68]	@ 0x44
 8008e3e:	b920      	cbnz	r0, 8008e4a <strtok+0x26>
 8008e40:	4b10      	ldr	r3, [pc, #64]	@ (8008e84 <strtok+0x60>)
 8008e42:	4811      	ldr	r0, [pc, #68]	@ (8008e88 <strtok+0x64>)
 8008e44:	215b      	movs	r1, #91	@ 0x5b
 8008e46:	f000 f8eb 	bl	8009020 <__assert_func>
 8008e4a:	e9c0 4400 	strd	r4, r4, [r0]
 8008e4e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008e52:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008e56:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8008e5a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8008e5e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8008e62:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8008e66:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8008e6a:	6184      	str	r4, [r0, #24]
 8008e6c:	7704      	strb	r4, [r0, #28]
 8008e6e:	6244      	str	r4, [r0, #36]	@ 0x24
 8008e70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e72:	4631      	mov	r1, r6
 8008e74:	4628      	mov	r0, r5
 8008e76:	2301      	movs	r3, #1
 8008e78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e7c:	f000 b806 	b.w	8008e8c <__strtok_r>
 8008e80:	20000060 	.word	0x20000060
 8008e84:	0800ce71 	.word	0x0800ce71
 8008e88:	0800ce88 	.word	0x0800ce88

08008e8c <__strtok_r>:
 8008e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e8e:	4604      	mov	r4, r0
 8008e90:	b908      	cbnz	r0, 8008e96 <__strtok_r+0xa>
 8008e92:	6814      	ldr	r4, [r2, #0]
 8008e94:	b144      	cbz	r4, 8008ea8 <__strtok_r+0x1c>
 8008e96:	4620      	mov	r0, r4
 8008e98:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008e9c:	460f      	mov	r7, r1
 8008e9e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008ea2:	b91e      	cbnz	r6, 8008eac <__strtok_r+0x20>
 8008ea4:	b965      	cbnz	r5, 8008ec0 <__strtok_r+0x34>
 8008ea6:	6015      	str	r5, [r2, #0]
 8008ea8:	2000      	movs	r0, #0
 8008eaa:	e005      	b.n	8008eb8 <__strtok_r+0x2c>
 8008eac:	42b5      	cmp	r5, r6
 8008eae:	d1f6      	bne.n	8008e9e <__strtok_r+0x12>
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d1f0      	bne.n	8008e96 <__strtok_r+0xa>
 8008eb4:	6014      	str	r4, [r2, #0]
 8008eb6:	7003      	strb	r3, [r0, #0]
 8008eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008eba:	461c      	mov	r4, r3
 8008ebc:	e00c      	b.n	8008ed8 <__strtok_r+0x4c>
 8008ebe:	b915      	cbnz	r5, 8008ec6 <__strtok_r+0x3a>
 8008ec0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008ec4:	460e      	mov	r6, r1
 8008ec6:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008eca:	42ab      	cmp	r3, r5
 8008ecc:	d1f7      	bne.n	8008ebe <__strtok_r+0x32>
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d0f3      	beq.n	8008eba <__strtok_r+0x2e>
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008ed8:	6014      	str	r4, [r2, #0]
 8008eda:	e7ed      	b.n	8008eb8 <__strtok_r+0x2c>

08008edc <strstr>:
 8008edc:	780a      	ldrb	r2, [r1, #0]
 8008ede:	b570      	push	{r4, r5, r6, lr}
 8008ee0:	b96a      	cbnz	r2, 8008efe <strstr+0x22>
 8008ee2:	bd70      	pop	{r4, r5, r6, pc}
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d109      	bne.n	8008efc <strstr+0x20>
 8008ee8:	460c      	mov	r4, r1
 8008eea:	4605      	mov	r5, r0
 8008eec:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d0f6      	beq.n	8008ee2 <strstr+0x6>
 8008ef4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8008ef8:	429e      	cmp	r6, r3
 8008efa:	d0f7      	beq.n	8008eec <strstr+0x10>
 8008efc:	3001      	adds	r0, #1
 8008efe:	7803      	ldrb	r3, [r0, #0]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d1ef      	bne.n	8008ee4 <strstr+0x8>
 8008f04:	4618      	mov	r0, r3
 8008f06:	e7ec      	b.n	8008ee2 <strstr+0x6>

08008f08 <_localeconv_r>:
 8008f08:	4800      	ldr	r0, [pc, #0]	@ (8008f0c <_localeconv_r+0x4>)
 8008f0a:	4770      	bx	lr
 8008f0c:	200001a0 	.word	0x200001a0

08008f10 <_close_r>:
 8008f10:	b538      	push	{r3, r4, r5, lr}
 8008f12:	4d06      	ldr	r5, [pc, #24]	@ (8008f2c <_close_r+0x1c>)
 8008f14:	2300      	movs	r3, #0
 8008f16:	4604      	mov	r4, r0
 8008f18:	4608      	mov	r0, r1
 8008f1a:	602b      	str	r3, [r5, #0]
 8008f1c:	f7f8 faed 	bl	80014fa <_close>
 8008f20:	1c43      	adds	r3, r0, #1
 8008f22:	d102      	bne.n	8008f2a <_close_r+0x1a>
 8008f24:	682b      	ldr	r3, [r5, #0]
 8008f26:	b103      	cbz	r3, 8008f2a <_close_r+0x1a>
 8008f28:	6023      	str	r3, [r4, #0]
 8008f2a:	bd38      	pop	{r3, r4, r5, pc}
 8008f2c:	20000dd0 	.word	0x20000dd0

08008f30 <_lseek_r>:
 8008f30:	b538      	push	{r3, r4, r5, lr}
 8008f32:	4d07      	ldr	r5, [pc, #28]	@ (8008f50 <_lseek_r+0x20>)
 8008f34:	4604      	mov	r4, r0
 8008f36:	4608      	mov	r0, r1
 8008f38:	4611      	mov	r1, r2
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	602a      	str	r2, [r5, #0]
 8008f3e:	461a      	mov	r2, r3
 8008f40:	f7f8 fb02 	bl	8001548 <_lseek>
 8008f44:	1c43      	adds	r3, r0, #1
 8008f46:	d102      	bne.n	8008f4e <_lseek_r+0x1e>
 8008f48:	682b      	ldr	r3, [r5, #0]
 8008f4a:	b103      	cbz	r3, 8008f4e <_lseek_r+0x1e>
 8008f4c:	6023      	str	r3, [r4, #0]
 8008f4e:	bd38      	pop	{r3, r4, r5, pc}
 8008f50:	20000dd0 	.word	0x20000dd0

08008f54 <_read_r>:
 8008f54:	b538      	push	{r3, r4, r5, lr}
 8008f56:	4d07      	ldr	r5, [pc, #28]	@ (8008f74 <_read_r+0x20>)
 8008f58:	4604      	mov	r4, r0
 8008f5a:	4608      	mov	r0, r1
 8008f5c:	4611      	mov	r1, r2
 8008f5e:	2200      	movs	r2, #0
 8008f60:	602a      	str	r2, [r5, #0]
 8008f62:	461a      	mov	r2, r3
 8008f64:	f7f8 fa90 	bl	8001488 <_read>
 8008f68:	1c43      	adds	r3, r0, #1
 8008f6a:	d102      	bne.n	8008f72 <_read_r+0x1e>
 8008f6c:	682b      	ldr	r3, [r5, #0]
 8008f6e:	b103      	cbz	r3, 8008f72 <_read_r+0x1e>
 8008f70:	6023      	str	r3, [r4, #0]
 8008f72:	bd38      	pop	{r3, r4, r5, pc}
 8008f74:	20000dd0 	.word	0x20000dd0

08008f78 <_write_r>:
 8008f78:	b538      	push	{r3, r4, r5, lr}
 8008f7a:	4d07      	ldr	r5, [pc, #28]	@ (8008f98 <_write_r+0x20>)
 8008f7c:	4604      	mov	r4, r0
 8008f7e:	4608      	mov	r0, r1
 8008f80:	4611      	mov	r1, r2
 8008f82:	2200      	movs	r2, #0
 8008f84:	602a      	str	r2, [r5, #0]
 8008f86:	461a      	mov	r2, r3
 8008f88:	f7f8 fa9b 	bl	80014c2 <_write>
 8008f8c:	1c43      	adds	r3, r0, #1
 8008f8e:	d102      	bne.n	8008f96 <_write_r+0x1e>
 8008f90:	682b      	ldr	r3, [r5, #0]
 8008f92:	b103      	cbz	r3, 8008f96 <_write_r+0x1e>
 8008f94:	6023      	str	r3, [r4, #0]
 8008f96:	bd38      	pop	{r3, r4, r5, pc}
 8008f98:	20000dd0 	.word	0x20000dd0

08008f9c <__errno>:
 8008f9c:	4b01      	ldr	r3, [pc, #4]	@ (8008fa4 <__errno+0x8>)
 8008f9e:	6818      	ldr	r0, [r3, #0]
 8008fa0:	4770      	bx	lr
 8008fa2:	bf00      	nop
 8008fa4:	20000060 	.word	0x20000060

08008fa8 <__libc_init_array>:
 8008fa8:	b570      	push	{r4, r5, r6, lr}
 8008faa:	4d0d      	ldr	r5, [pc, #52]	@ (8008fe0 <__libc_init_array+0x38>)
 8008fac:	4c0d      	ldr	r4, [pc, #52]	@ (8008fe4 <__libc_init_array+0x3c>)
 8008fae:	1b64      	subs	r4, r4, r5
 8008fb0:	10a4      	asrs	r4, r4, #2
 8008fb2:	2600      	movs	r6, #0
 8008fb4:	42a6      	cmp	r6, r4
 8008fb6:	d109      	bne.n	8008fcc <__libc_init_array+0x24>
 8008fb8:	4d0b      	ldr	r5, [pc, #44]	@ (8008fe8 <__libc_init_array+0x40>)
 8008fba:	4c0c      	ldr	r4, [pc, #48]	@ (8008fec <__libc_init_array+0x44>)
 8008fbc:	f003 facc 	bl	800c558 <_init>
 8008fc0:	1b64      	subs	r4, r4, r5
 8008fc2:	10a4      	asrs	r4, r4, #2
 8008fc4:	2600      	movs	r6, #0
 8008fc6:	42a6      	cmp	r6, r4
 8008fc8:	d105      	bne.n	8008fd6 <__libc_init_array+0x2e>
 8008fca:	bd70      	pop	{r4, r5, r6, pc}
 8008fcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fd0:	4798      	blx	r3
 8008fd2:	3601      	adds	r6, #1
 8008fd4:	e7ee      	b.n	8008fb4 <__libc_init_array+0xc>
 8008fd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fda:	4798      	blx	r3
 8008fdc:	3601      	adds	r6, #1
 8008fde:	e7f2      	b.n	8008fc6 <__libc_init_array+0x1e>
 8008fe0:	0800d2cc 	.word	0x0800d2cc
 8008fe4:	0800d2cc 	.word	0x0800d2cc
 8008fe8:	0800d2cc 	.word	0x0800d2cc
 8008fec:	0800d2d0 	.word	0x0800d2d0

08008ff0 <__retarget_lock_init_recursive>:
 8008ff0:	4770      	bx	lr

08008ff2 <__retarget_lock_acquire_recursive>:
 8008ff2:	4770      	bx	lr

08008ff4 <__retarget_lock_release_recursive>:
 8008ff4:	4770      	bx	lr

08008ff6 <memcpy>:
 8008ff6:	440a      	add	r2, r1
 8008ff8:	4291      	cmp	r1, r2
 8008ffa:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ffe:	d100      	bne.n	8009002 <memcpy+0xc>
 8009000:	4770      	bx	lr
 8009002:	b510      	push	{r4, lr}
 8009004:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009008:	f803 4f01 	strb.w	r4, [r3, #1]!
 800900c:	4291      	cmp	r1, r2
 800900e:	d1f9      	bne.n	8009004 <memcpy+0xe>
 8009010:	bd10      	pop	{r4, pc}
	...

08009014 <nanf>:
 8009014:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800901c <nanf+0x8>
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	7fc00000 	.word	0x7fc00000

08009020 <__assert_func>:
 8009020:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009022:	4614      	mov	r4, r2
 8009024:	461a      	mov	r2, r3
 8009026:	4b09      	ldr	r3, [pc, #36]	@ (800904c <__assert_func+0x2c>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	4605      	mov	r5, r0
 800902c:	68d8      	ldr	r0, [r3, #12]
 800902e:	b954      	cbnz	r4, 8009046 <__assert_func+0x26>
 8009030:	4b07      	ldr	r3, [pc, #28]	@ (8009050 <__assert_func+0x30>)
 8009032:	461c      	mov	r4, r3
 8009034:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009038:	9100      	str	r1, [sp, #0]
 800903a:	462b      	mov	r3, r5
 800903c:	4905      	ldr	r1, [pc, #20]	@ (8009054 <__assert_func+0x34>)
 800903e:	f002 fdd7 	bl	800bbf0 <fiprintf>
 8009042:	f002 fe9d 	bl	800bd80 <abort>
 8009046:	4b04      	ldr	r3, [pc, #16]	@ (8009058 <__assert_func+0x38>)
 8009048:	e7f4      	b.n	8009034 <__assert_func+0x14>
 800904a:	bf00      	nop
 800904c:	20000060 	.word	0x20000060
 8009050:	0800cf1d 	.word	0x0800cf1d
 8009054:	0800ceef 	.word	0x0800ceef
 8009058:	0800cee2 	.word	0x0800cee2

0800905c <quorem>:
 800905c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009060:	6903      	ldr	r3, [r0, #16]
 8009062:	690c      	ldr	r4, [r1, #16]
 8009064:	42a3      	cmp	r3, r4
 8009066:	4607      	mov	r7, r0
 8009068:	db7e      	blt.n	8009168 <quorem+0x10c>
 800906a:	3c01      	subs	r4, #1
 800906c:	f101 0814 	add.w	r8, r1, #20
 8009070:	00a3      	lsls	r3, r4, #2
 8009072:	f100 0514 	add.w	r5, r0, #20
 8009076:	9300      	str	r3, [sp, #0]
 8009078:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800907c:	9301      	str	r3, [sp, #4]
 800907e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009082:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009086:	3301      	adds	r3, #1
 8009088:	429a      	cmp	r2, r3
 800908a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800908e:	fbb2 f6f3 	udiv	r6, r2, r3
 8009092:	d32e      	bcc.n	80090f2 <quorem+0x96>
 8009094:	f04f 0a00 	mov.w	sl, #0
 8009098:	46c4      	mov	ip, r8
 800909a:	46ae      	mov	lr, r5
 800909c:	46d3      	mov	fp, sl
 800909e:	f85c 3b04 	ldr.w	r3, [ip], #4
 80090a2:	b298      	uxth	r0, r3
 80090a4:	fb06 a000 	mla	r0, r6, r0, sl
 80090a8:	0c02      	lsrs	r2, r0, #16
 80090aa:	0c1b      	lsrs	r3, r3, #16
 80090ac:	fb06 2303 	mla	r3, r6, r3, r2
 80090b0:	f8de 2000 	ldr.w	r2, [lr]
 80090b4:	b280      	uxth	r0, r0
 80090b6:	b292      	uxth	r2, r2
 80090b8:	1a12      	subs	r2, r2, r0
 80090ba:	445a      	add	r2, fp
 80090bc:	f8de 0000 	ldr.w	r0, [lr]
 80090c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090c4:	b29b      	uxth	r3, r3
 80090c6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80090ca:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80090ce:	b292      	uxth	r2, r2
 80090d0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80090d4:	45e1      	cmp	r9, ip
 80090d6:	f84e 2b04 	str.w	r2, [lr], #4
 80090da:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80090de:	d2de      	bcs.n	800909e <quorem+0x42>
 80090e0:	9b00      	ldr	r3, [sp, #0]
 80090e2:	58eb      	ldr	r3, [r5, r3]
 80090e4:	b92b      	cbnz	r3, 80090f2 <quorem+0x96>
 80090e6:	9b01      	ldr	r3, [sp, #4]
 80090e8:	3b04      	subs	r3, #4
 80090ea:	429d      	cmp	r5, r3
 80090ec:	461a      	mov	r2, r3
 80090ee:	d32f      	bcc.n	8009150 <quorem+0xf4>
 80090f0:	613c      	str	r4, [r7, #16]
 80090f2:	4638      	mov	r0, r7
 80090f4:	f001 f9c4 	bl	800a480 <__mcmp>
 80090f8:	2800      	cmp	r0, #0
 80090fa:	db25      	blt.n	8009148 <quorem+0xec>
 80090fc:	4629      	mov	r1, r5
 80090fe:	2000      	movs	r0, #0
 8009100:	f858 2b04 	ldr.w	r2, [r8], #4
 8009104:	f8d1 c000 	ldr.w	ip, [r1]
 8009108:	fa1f fe82 	uxth.w	lr, r2
 800910c:	fa1f f38c 	uxth.w	r3, ip
 8009110:	eba3 030e 	sub.w	r3, r3, lr
 8009114:	4403      	add	r3, r0
 8009116:	0c12      	lsrs	r2, r2, #16
 8009118:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800911c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009120:	b29b      	uxth	r3, r3
 8009122:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009126:	45c1      	cmp	r9, r8
 8009128:	f841 3b04 	str.w	r3, [r1], #4
 800912c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009130:	d2e6      	bcs.n	8009100 <quorem+0xa4>
 8009132:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009136:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800913a:	b922      	cbnz	r2, 8009146 <quorem+0xea>
 800913c:	3b04      	subs	r3, #4
 800913e:	429d      	cmp	r5, r3
 8009140:	461a      	mov	r2, r3
 8009142:	d30b      	bcc.n	800915c <quorem+0x100>
 8009144:	613c      	str	r4, [r7, #16]
 8009146:	3601      	adds	r6, #1
 8009148:	4630      	mov	r0, r6
 800914a:	b003      	add	sp, #12
 800914c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009150:	6812      	ldr	r2, [r2, #0]
 8009152:	3b04      	subs	r3, #4
 8009154:	2a00      	cmp	r2, #0
 8009156:	d1cb      	bne.n	80090f0 <quorem+0x94>
 8009158:	3c01      	subs	r4, #1
 800915a:	e7c6      	b.n	80090ea <quorem+0x8e>
 800915c:	6812      	ldr	r2, [r2, #0]
 800915e:	3b04      	subs	r3, #4
 8009160:	2a00      	cmp	r2, #0
 8009162:	d1ef      	bne.n	8009144 <quorem+0xe8>
 8009164:	3c01      	subs	r4, #1
 8009166:	e7ea      	b.n	800913e <quorem+0xe2>
 8009168:	2000      	movs	r0, #0
 800916a:	e7ee      	b.n	800914a <quorem+0xee>
 800916c:	0000      	movs	r0, r0
	...

08009170 <_dtoa_r>:
 8009170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009174:	69c7      	ldr	r7, [r0, #28]
 8009176:	b099      	sub	sp, #100	@ 0x64
 8009178:	ed8d 0b02 	vstr	d0, [sp, #8]
 800917c:	ec55 4b10 	vmov	r4, r5, d0
 8009180:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009182:	9109      	str	r1, [sp, #36]	@ 0x24
 8009184:	4683      	mov	fp, r0
 8009186:	920e      	str	r2, [sp, #56]	@ 0x38
 8009188:	9313      	str	r3, [sp, #76]	@ 0x4c
 800918a:	b97f      	cbnz	r7, 80091ac <_dtoa_r+0x3c>
 800918c:	2010      	movs	r0, #16
 800918e:	f000 fdfd 	bl	8009d8c <malloc>
 8009192:	4602      	mov	r2, r0
 8009194:	f8cb 001c 	str.w	r0, [fp, #28]
 8009198:	b920      	cbnz	r0, 80091a4 <_dtoa_r+0x34>
 800919a:	4ba7      	ldr	r3, [pc, #668]	@ (8009438 <_dtoa_r+0x2c8>)
 800919c:	21ef      	movs	r1, #239	@ 0xef
 800919e:	48a7      	ldr	r0, [pc, #668]	@ (800943c <_dtoa_r+0x2cc>)
 80091a0:	f7ff ff3e 	bl	8009020 <__assert_func>
 80091a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80091a8:	6007      	str	r7, [r0, #0]
 80091aa:	60c7      	str	r7, [r0, #12]
 80091ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80091b0:	6819      	ldr	r1, [r3, #0]
 80091b2:	b159      	cbz	r1, 80091cc <_dtoa_r+0x5c>
 80091b4:	685a      	ldr	r2, [r3, #4]
 80091b6:	604a      	str	r2, [r1, #4]
 80091b8:	2301      	movs	r3, #1
 80091ba:	4093      	lsls	r3, r2
 80091bc:	608b      	str	r3, [r1, #8]
 80091be:	4658      	mov	r0, fp
 80091c0:	f000 feda 	bl	8009f78 <_Bfree>
 80091c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80091c8:	2200      	movs	r2, #0
 80091ca:	601a      	str	r2, [r3, #0]
 80091cc:	1e2b      	subs	r3, r5, #0
 80091ce:	bfb9      	ittee	lt
 80091d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80091d4:	9303      	strlt	r3, [sp, #12]
 80091d6:	2300      	movge	r3, #0
 80091d8:	6033      	strge	r3, [r6, #0]
 80091da:	9f03      	ldr	r7, [sp, #12]
 80091dc:	4b98      	ldr	r3, [pc, #608]	@ (8009440 <_dtoa_r+0x2d0>)
 80091de:	bfbc      	itt	lt
 80091e0:	2201      	movlt	r2, #1
 80091e2:	6032      	strlt	r2, [r6, #0]
 80091e4:	43bb      	bics	r3, r7
 80091e6:	d112      	bne.n	800920e <_dtoa_r+0x9e>
 80091e8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80091ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80091ee:	6013      	str	r3, [r2, #0]
 80091f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091f4:	4323      	orrs	r3, r4
 80091f6:	f000 854d 	beq.w	8009c94 <_dtoa_r+0xb24>
 80091fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80091fc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009454 <_dtoa_r+0x2e4>
 8009200:	2b00      	cmp	r3, #0
 8009202:	f000 854f 	beq.w	8009ca4 <_dtoa_r+0xb34>
 8009206:	f10a 0303 	add.w	r3, sl, #3
 800920a:	f000 bd49 	b.w	8009ca0 <_dtoa_r+0xb30>
 800920e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009212:	2200      	movs	r2, #0
 8009214:	ec51 0b17 	vmov	r0, r1, d7
 8009218:	2300      	movs	r3, #0
 800921a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800921e:	f7f7 fc53 	bl	8000ac8 <__aeabi_dcmpeq>
 8009222:	4680      	mov	r8, r0
 8009224:	b158      	cbz	r0, 800923e <_dtoa_r+0xce>
 8009226:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009228:	2301      	movs	r3, #1
 800922a:	6013      	str	r3, [r2, #0]
 800922c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800922e:	b113      	cbz	r3, 8009236 <_dtoa_r+0xc6>
 8009230:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009232:	4b84      	ldr	r3, [pc, #528]	@ (8009444 <_dtoa_r+0x2d4>)
 8009234:	6013      	str	r3, [r2, #0]
 8009236:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009458 <_dtoa_r+0x2e8>
 800923a:	f000 bd33 	b.w	8009ca4 <_dtoa_r+0xb34>
 800923e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009242:	aa16      	add	r2, sp, #88	@ 0x58
 8009244:	a917      	add	r1, sp, #92	@ 0x5c
 8009246:	4658      	mov	r0, fp
 8009248:	f001 fa3a 	bl	800a6c0 <__d2b>
 800924c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009250:	4681      	mov	r9, r0
 8009252:	2e00      	cmp	r6, #0
 8009254:	d077      	beq.n	8009346 <_dtoa_r+0x1d6>
 8009256:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009258:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800925c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009260:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009264:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009268:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800926c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009270:	4619      	mov	r1, r3
 8009272:	2200      	movs	r2, #0
 8009274:	4b74      	ldr	r3, [pc, #464]	@ (8009448 <_dtoa_r+0x2d8>)
 8009276:	f7f7 f807 	bl	8000288 <__aeabi_dsub>
 800927a:	a369      	add	r3, pc, #420	@ (adr r3, 8009420 <_dtoa_r+0x2b0>)
 800927c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009280:	f7f7 f9ba 	bl	80005f8 <__aeabi_dmul>
 8009284:	a368      	add	r3, pc, #416	@ (adr r3, 8009428 <_dtoa_r+0x2b8>)
 8009286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800928a:	f7f6 ffff 	bl	800028c <__adddf3>
 800928e:	4604      	mov	r4, r0
 8009290:	4630      	mov	r0, r6
 8009292:	460d      	mov	r5, r1
 8009294:	f7f7 f946 	bl	8000524 <__aeabi_i2d>
 8009298:	a365      	add	r3, pc, #404	@ (adr r3, 8009430 <_dtoa_r+0x2c0>)
 800929a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800929e:	f7f7 f9ab 	bl	80005f8 <__aeabi_dmul>
 80092a2:	4602      	mov	r2, r0
 80092a4:	460b      	mov	r3, r1
 80092a6:	4620      	mov	r0, r4
 80092a8:	4629      	mov	r1, r5
 80092aa:	f7f6 ffef 	bl	800028c <__adddf3>
 80092ae:	4604      	mov	r4, r0
 80092b0:	460d      	mov	r5, r1
 80092b2:	f7f7 fc51 	bl	8000b58 <__aeabi_d2iz>
 80092b6:	2200      	movs	r2, #0
 80092b8:	4607      	mov	r7, r0
 80092ba:	2300      	movs	r3, #0
 80092bc:	4620      	mov	r0, r4
 80092be:	4629      	mov	r1, r5
 80092c0:	f7f7 fc0c 	bl	8000adc <__aeabi_dcmplt>
 80092c4:	b140      	cbz	r0, 80092d8 <_dtoa_r+0x168>
 80092c6:	4638      	mov	r0, r7
 80092c8:	f7f7 f92c 	bl	8000524 <__aeabi_i2d>
 80092cc:	4622      	mov	r2, r4
 80092ce:	462b      	mov	r3, r5
 80092d0:	f7f7 fbfa 	bl	8000ac8 <__aeabi_dcmpeq>
 80092d4:	b900      	cbnz	r0, 80092d8 <_dtoa_r+0x168>
 80092d6:	3f01      	subs	r7, #1
 80092d8:	2f16      	cmp	r7, #22
 80092da:	d851      	bhi.n	8009380 <_dtoa_r+0x210>
 80092dc:	4b5b      	ldr	r3, [pc, #364]	@ (800944c <_dtoa_r+0x2dc>)
 80092de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80092e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092ea:	f7f7 fbf7 	bl	8000adc <__aeabi_dcmplt>
 80092ee:	2800      	cmp	r0, #0
 80092f0:	d048      	beq.n	8009384 <_dtoa_r+0x214>
 80092f2:	3f01      	subs	r7, #1
 80092f4:	2300      	movs	r3, #0
 80092f6:	9312      	str	r3, [sp, #72]	@ 0x48
 80092f8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80092fa:	1b9b      	subs	r3, r3, r6
 80092fc:	1e5a      	subs	r2, r3, #1
 80092fe:	bf44      	itt	mi
 8009300:	f1c3 0801 	rsbmi	r8, r3, #1
 8009304:	2300      	movmi	r3, #0
 8009306:	9208      	str	r2, [sp, #32]
 8009308:	bf54      	ite	pl
 800930a:	f04f 0800 	movpl.w	r8, #0
 800930e:	9308      	strmi	r3, [sp, #32]
 8009310:	2f00      	cmp	r7, #0
 8009312:	db39      	blt.n	8009388 <_dtoa_r+0x218>
 8009314:	9b08      	ldr	r3, [sp, #32]
 8009316:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009318:	443b      	add	r3, r7
 800931a:	9308      	str	r3, [sp, #32]
 800931c:	2300      	movs	r3, #0
 800931e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009322:	2b09      	cmp	r3, #9
 8009324:	d864      	bhi.n	80093f0 <_dtoa_r+0x280>
 8009326:	2b05      	cmp	r3, #5
 8009328:	bfc4      	itt	gt
 800932a:	3b04      	subgt	r3, #4
 800932c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800932e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009330:	f1a3 0302 	sub.w	r3, r3, #2
 8009334:	bfcc      	ite	gt
 8009336:	2400      	movgt	r4, #0
 8009338:	2401      	movle	r4, #1
 800933a:	2b03      	cmp	r3, #3
 800933c:	d863      	bhi.n	8009406 <_dtoa_r+0x296>
 800933e:	e8df f003 	tbb	[pc, r3]
 8009342:	372a      	.short	0x372a
 8009344:	5535      	.short	0x5535
 8009346:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800934a:	441e      	add	r6, r3
 800934c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009350:	2b20      	cmp	r3, #32
 8009352:	bfc1      	itttt	gt
 8009354:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009358:	409f      	lslgt	r7, r3
 800935a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800935e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009362:	bfd6      	itet	le
 8009364:	f1c3 0320 	rsble	r3, r3, #32
 8009368:	ea47 0003 	orrgt.w	r0, r7, r3
 800936c:	fa04 f003 	lslle.w	r0, r4, r3
 8009370:	f7f7 f8c8 	bl	8000504 <__aeabi_ui2d>
 8009374:	2201      	movs	r2, #1
 8009376:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800937a:	3e01      	subs	r6, #1
 800937c:	9214      	str	r2, [sp, #80]	@ 0x50
 800937e:	e777      	b.n	8009270 <_dtoa_r+0x100>
 8009380:	2301      	movs	r3, #1
 8009382:	e7b8      	b.n	80092f6 <_dtoa_r+0x186>
 8009384:	9012      	str	r0, [sp, #72]	@ 0x48
 8009386:	e7b7      	b.n	80092f8 <_dtoa_r+0x188>
 8009388:	427b      	negs	r3, r7
 800938a:	930a      	str	r3, [sp, #40]	@ 0x28
 800938c:	2300      	movs	r3, #0
 800938e:	eba8 0807 	sub.w	r8, r8, r7
 8009392:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009394:	e7c4      	b.n	8009320 <_dtoa_r+0x1b0>
 8009396:	2300      	movs	r3, #0
 8009398:	930b      	str	r3, [sp, #44]	@ 0x2c
 800939a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800939c:	2b00      	cmp	r3, #0
 800939e:	dc35      	bgt.n	800940c <_dtoa_r+0x29c>
 80093a0:	2301      	movs	r3, #1
 80093a2:	9300      	str	r3, [sp, #0]
 80093a4:	9307      	str	r3, [sp, #28]
 80093a6:	461a      	mov	r2, r3
 80093a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80093aa:	e00b      	b.n	80093c4 <_dtoa_r+0x254>
 80093ac:	2301      	movs	r3, #1
 80093ae:	e7f3      	b.n	8009398 <_dtoa_r+0x228>
 80093b0:	2300      	movs	r3, #0
 80093b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80093b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093b6:	18fb      	adds	r3, r7, r3
 80093b8:	9300      	str	r3, [sp, #0]
 80093ba:	3301      	adds	r3, #1
 80093bc:	2b01      	cmp	r3, #1
 80093be:	9307      	str	r3, [sp, #28]
 80093c0:	bfb8      	it	lt
 80093c2:	2301      	movlt	r3, #1
 80093c4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80093c8:	2100      	movs	r1, #0
 80093ca:	2204      	movs	r2, #4
 80093cc:	f102 0514 	add.w	r5, r2, #20
 80093d0:	429d      	cmp	r5, r3
 80093d2:	d91f      	bls.n	8009414 <_dtoa_r+0x2a4>
 80093d4:	6041      	str	r1, [r0, #4]
 80093d6:	4658      	mov	r0, fp
 80093d8:	f000 fd8e 	bl	8009ef8 <_Balloc>
 80093dc:	4682      	mov	sl, r0
 80093de:	2800      	cmp	r0, #0
 80093e0:	d13c      	bne.n	800945c <_dtoa_r+0x2ec>
 80093e2:	4b1b      	ldr	r3, [pc, #108]	@ (8009450 <_dtoa_r+0x2e0>)
 80093e4:	4602      	mov	r2, r0
 80093e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80093ea:	e6d8      	b.n	800919e <_dtoa_r+0x2e>
 80093ec:	2301      	movs	r3, #1
 80093ee:	e7e0      	b.n	80093b2 <_dtoa_r+0x242>
 80093f0:	2401      	movs	r4, #1
 80093f2:	2300      	movs	r3, #0
 80093f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80093f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80093f8:	f04f 33ff 	mov.w	r3, #4294967295
 80093fc:	9300      	str	r3, [sp, #0]
 80093fe:	9307      	str	r3, [sp, #28]
 8009400:	2200      	movs	r2, #0
 8009402:	2312      	movs	r3, #18
 8009404:	e7d0      	b.n	80093a8 <_dtoa_r+0x238>
 8009406:	2301      	movs	r3, #1
 8009408:	930b      	str	r3, [sp, #44]	@ 0x2c
 800940a:	e7f5      	b.n	80093f8 <_dtoa_r+0x288>
 800940c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800940e:	9300      	str	r3, [sp, #0]
 8009410:	9307      	str	r3, [sp, #28]
 8009412:	e7d7      	b.n	80093c4 <_dtoa_r+0x254>
 8009414:	3101      	adds	r1, #1
 8009416:	0052      	lsls	r2, r2, #1
 8009418:	e7d8      	b.n	80093cc <_dtoa_r+0x25c>
 800941a:	bf00      	nop
 800941c:	f3af 8000 	nop.w
 8009420:	636f4361 	.word	0x636f4361
 8009424:	3fd287a7 	.word	0x3fd287a7
 8009428:	8b60c8b3 	.word	0x8b60c8b3
 800942c:	3fc68a28 	.word	0x3fc68a28
 8009430:	509f79fb 	.word	0x509f79fb
 8009434:	3fd34413 	.word	0x3fd34413
 8009438:	0800ce71 	.word	0x0800ce71
 800943c:	0800cf2b 	.word	0x0800cf2b
 8009440:	7ff00000 	.word	0x7ff00000
 8009444:	0800ce49 	.word	0x0800ce49
 8009448:	3ff80000 	.word	0x3ff80000
 800944c:	0800d028 	.word	0x0800d028
 8009450:	0800cf83 	.word	0x0800cf83
 8009454:	0800cf27 	.word	0x0800cf27
 8009458:	0800ce48 	.word	0x0800ce48
 800945c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009460:	6018      	str	r0, [r3, #0]
 8009462:	9b07      	ldr	r3, [sp, #28]
 8009464:	2b0e      	cmp	r3, #14
 8009466:	f200 80a4 	bhi.w	80095b2 <_dtoa_r+0x442>
 800946a:	2c00      	cmp	r4, #0
 800946c:	f000 80a1 	beq.w	80095b2 <_dtoa_r+0x442>
 8009470:	2f00      	cmp	r7, #0
 8009472:	dd33      	ble.n	80094dc <_dtoa_r+0x36c>
 8009474:	4bad      	ldr	r3, [pc, #692]	@ (800972c <_dtoa_r+0x5bc>)
 8009476:	f007 020f 	and.w	r2, r7, #15
 800947a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800947e:	ed93 7b00 	vldr	d7, [r3]
 8009482:	05f8      	lsls	r0, r7, #23
 8009484:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009488:	ea4f 1427 	mov.w	r4, r7, asr #4
 800948c:	d516      	bpl.n	80094bc <_dtoa_r+0x34c>
 800948e:	4ba8      	ldr	r3, [pc, #672]	@ (8009730 <_dtoa_r+0x5c0>)
 8009490:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009494:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009498:	f7f7 f9d8 	bl	800084c <__aeabi_ddiv>
 800949c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80094a0:	f004 040f 	and.w	r4, r4, #15
 80094a4:	2603      	movs	r6, #3
 80094a6:	4da2      	ldr	r5, [pc, #648]	@ (8009730 <_dtoa_r+0x5c0>)
 80094a8:	b954      	cbnz	r4, 80094c0 <_dtoa_r+0x350>
 80094aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094b2:	f7f7 f9cb 	bl	800084c <__aeabi_ddiv>
 80094b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80094ba:	e028      	b.n	800950e <_dtoa_r+0x39e>
 80094bc:	2602      	movs	r6, #2
 80094be:	e7f2      	b.n	80094a6 <_dtoa_r+0x336>
 80094c0:	07e1      	lsls	r1, r4, #31
 80094c2:	d508      	bpl.n	80094d6 <_dtoa_r+0x366>
 80094c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80094cc:	f7f7 f894 	bl	80005f8 <__aeabi_dmul>
 80094d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094d4:	3601      	adds	r6, #1
 80094d6:	1064      	asrs	r4, r4, #1
 80094d8:	3508      	adds	r5, #8
 80094da:	e7e5      	b.n	80094a8 <_dtoa_r+0x338>
 80094dc:	f000 80d2 	beq.w	8009684 <_dtoa_r+0x514>
 80094e0:	427c      	negs	r4, r7
 80094e2:	4b92      	ldr	r3, [pc, #584]	@ (800972c <_dtoa_r+0x5bc>)
 80094e4:	4d92      	ldr	r5, [pc, #584]	@ (8009730 <_dtoa_r+0x5c0>)
 80094e6:	f004 020f 	and.w	r2, r4, #15
 80094ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80094f6:	f7f7 f87f 	bl	80005f8 <__aeabi_dmul>
 80094fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80094fe:	1124      	asrs	r4, r4, #4
 8009500:	2300      	movs	r3, #0
 8009502:	2602      	movs	r6, #2
 8009504:	2c00      	cmp	r4, #0
 8009506:	f040 80b2 	bne.w	800966e <_dtoa_r+0x4fe>
 800950a:	2b00      	cmp	r3, #0
 800950c:	d1d3      	bne.n	80094b6 <_dtoa_r+0x346>
 800950e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009510:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009514:	2b00      	cmp	r3, #0
 8009516:	f000 80b7 	beq.w	8009688 <_dtoa_r+0x518>
 800951a:	4b86      	ldr	r3, [pc, #536]	@ (8009734 <_dtoa_r+0x5c4>)
 800951c:	2200      	movs	r2, #0
 800951e:	4620      	mov	r0, r4
 8009520:	4629      	mov	r1, r5
 8009522:	f7f7 fadb 	bl	8000adc <__aeabi_dcmplt>
 8009526:	2800      	cmp	r0, #0
 8009528:	f000 80ae 	beq.w	8009688 <_dtoa_r+0x518>
 800952c:	9b07      	ldr	r3, [sp, #28]
 800952e:	2b00      	cmp	r3, #0
 8009530:	f000 80aa 	beq.w	8009688 <_dtoa_r+0x518>
 8009534:	9b00      	ldr	r3, [sp, #0]
 8009536:	2b00      	cmp	r3, #0
 8009538:	dd37      	ble.n	80095aa <_dtoa_r+0x43a>
 800953a:	1e7b      	subs	r3, r7, #1
 800953c:	9304      	str	r3, [sp, #16]
 800953e:	4620      	mov	r0, r4
 8009540:	4b7d      	ldr	r3, [pc, #500]	@ (8009738 <_dtoa_r+0x5c8>)
 8009542:	2200      	movs	r2, #0
 8009544:	4629      	mov	r1, r5
 8009546:	f7f7 f857 	bl	80005f8 <__aeabi_dmul>
 800954a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800954e:	9c00      	ldr	r4, [sp, #0]
 8009550:	3601      	adds	r6, #1
 8009552:	4630      	mov	r0, r6
 8009554:	f7f6 ffe6 	bl	8000524 <__aeabi_i2d>
 8009558:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800955c:	f7f7 f84c 	bl	80005f8 <__aeabi_dmul>
 8009560:	4b76      	ldr	r3, [pc, #472]	@ (800973c <_dtoa_r+0x5cc>)
 8009562:	2200      	movs	r2, #0
 8009564:	f7f6 fe92 	bl	800028c <__adddf3>
 8009568:	4605      	mov	r5, r0
 800956a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800956e:	2c00      	cmp	r4, #0
 8009570:	f040 808d 	bne.w	800968e <_dtoa_r+0x51e>
 8009574:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009578:	4b71      	ldr	r3, [pc, #452]	@ (8009740 <_dtoa_r+0x5d0>)
 800957a:	2200      	movs	r2, #0
 800957c:	f7f6 fe84 	bl	8000288 <__aeabi_dsub>
 8009580:	4602      	mov	r2, r0
 8009582:	460b      	mov	r3, r1
 8009584:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009588:	462a      	mov	r2, r5
 800958a:	4633      	mov	r3, r6
 800958c:	f7f7 fac4 	bl	8000b18 <__aeabi_dcmpgt>
 8009590:	2800      	cmp	r0, #0
 8009592:	f040 828b 	bne.w	8009aac <_dtoa_r+0x93c>
 8009596:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800959a:	462a      	mov	r2, r5
 800959c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80095a0:	f7f7 fa9c 	bl	8000adc <__aeabi_dcmplt>
 80095a4:	2800      	cmp	r0, #0
 80095a6:	f040 8128 	bne.w	80097fa <_dtoa_r+0x68a>
 80095aa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80095ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80095b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	f2c0 815a 	blt.w	800986e <_dtoa_r+0x6fe>
 80095ba:	2f0e      	cmp	r7, #14
 80095bc:	f300 8157 	bgt.w	800986e <_dtoa_r+0x6fe>
 80095c0:	4b5a      	ldr	r3, [pc, #360]	@ (800972c <_dtoa_r+0x5bc>)
 80095c2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80095c6:	ed93 7b00 	vldr	d7, [r3]
 80095ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	ed8d 7b00 	vstr	d7, [sp]
 80095d2:	da03      	bge.n	80095dc <_dtoa_r+0x46c>
 80095d4:	9b07      	ldr	r3, [sp, #28]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	f340 8101 	ble.w	80097de <_dtoa_r+0x66e>
 80095dc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80095e0:	4656      	mov	r6, sl
 80095e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095e6:	4620      	mov	r0, r4
 80095e8:	4629      	mov	r1, r5
 80095ea:	f7f7 f92f 	bl	800084c <__aeabi_ddiv>
 80095ee:	f7f7 fab3 	bl	8000b58 <__aeabi_d2iz>
 80095f2:	4680      	mov	r8, r0
 80095f4:	f7f6 ff96 	bl	8000524 <__aeabi_i2d>
 80095f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095fc:	f7f6 fffc 	bl	80005f8 <__aeabi_dmul>
 8009600:	4602      	mov	r2, r0
 8009602:	460b      	mov	r3, r1
 8009604:	4620      	mov	r0, r4
 8009606:	4629      	mov	r1, r5
 8009608:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800960c:	f7f6 fe3c 	bl	8000288 <__aeabi_dsub>
 8009610:	f806 4b01 	strb.w	r4, [r6], #1
 8009614:	9d07      	ldr	r5, [sp, #28]
 8009616:	eba6 040a 	sub.w	r4, r6, sl
 800961a:	42a5      	cmp	r5, r4
 800961c:	4602      	mov	r2, r0
 800961e:	460b      	mov	r3, r1
 8009620:	f040 8117 	bne.w	8009852 <_dtoa_r+0x6e2>
 8009624:	f7f6 fe32 	bl	800028c <__adddf3>
 8009628:	e9dd 2300 	ldrd	r2, r3, [sp]
 800962c:	4604      	mov	r4, r0
 800962e:	460d      	mov	r5, r1
 8009630:	f7f7 fa72 	bl	8000b18 <__aeabi_dcmpgt>
 8009634:	2800      	cmp	r0, #0
 8009636:	f040 80f9 	bne.w	800982c <_dtoa_r+0x6bc>
 800963a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800963e:	4620      	mov	r0, r4
 8009640:	4629      	mov	r1, r5
 8009642:	f7f7 fa41 	bl	8000ac8 <__aeabi_dcmpeq>
 8009646:	b118      	cbz	r0, 8009650 <_dtoa_r+0x4e0>
 8009648:	f018 0f01 	tst.w	r8, #1
 800964c:	f040 80ee 	bne.w	800982c <_dtoa_r+0x6bc>
 8009650:	4649      	mov	r1, r9
 8009652:	4658      	mov	r0, fp
 8009654:	f000 fc90 	bl	8009f78 <_Bfree>
 8009658:	2300      	movs	r3, #0
 800965a:	7033      	strb	r3, [r6, #0]
 800965c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800965e:	3701      	adds	r7, #1
 8009660:	601f      	str	r7, [r3, #0]
 8009662:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009664:	2b00      	cmp	r3, #0
 8009666:	f000 831d 	beq.w	8009ca4 <_dtoa_r+0xb34>
 800966a:	601e      	str	r6, [r3, #0]
 800966c:	e31a      	b.n	8009ca4 <_dtoa_r+0xb34>
 800966e:	07e2      	lsls	r2, r4, #31
 8009670:	d505      	bpl.n	800967e <_dtoa_r+0x50e>
 8009672:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009676:	f7f6 ffbf 	bl	80005f8 <__aeabi_dmul>
 800967a:	3601      	adds	r6, #1
 800967c:	2301      	movs	r3, #1
 800967e:	1064      	asrs	r4, r4, #1
 8009680:	3508      	adds	r5, #8
 8009682:	e73f      	b.n	8009504 <_dtoa_r+0x394>
 8009684:	2602      	movs	r6, #2
 8009686:	e742      	b.n	800950e <_dtoa_r+0x39e>
 8009688:	9c07      	ldr	r4, [sp, #28]
 800968a:	9704      	str	r7, [sp, #16]
 800968c:	e761      	b.n	8009552 <_dtoa_r+0x3e2>
 800968e:	4b27      	ldr	r3, [pc, #156]	@ (800972c <_dtoa_r+0x5bc>)
 8009690:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009692:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009696:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800969a:	4454      	add	r4, sl
 800969c:	2900      	cmp	r1, #0
 800969e:	d053      	beq.n	8009748 <_dtoa_r+0x5d8>
 80096a0:	4928      	ldr	r1, [pc, #160]	@ (8009744 <_dtoa_r+0x5d4>)
 80096a2:	2000      	movs	r0, #0
 80096a4:	f7f7 f8d2 	bl	800084c <__aeabi_ddiv>
 80096a8:	4633      	mov	r3, r6
 80096aa:	462a      	mov	r2, r5
 80096ac:	f7f6 fdec 	bl	8000288 <__aeabi_dsub>
 80096b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80096b4:	4656      	mov	r6, sl
 80096b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096ba:	f7f7 fa4d 	bl	8000b58 <__aeabi_d2iz>
 80096be:	4605      	mov	r5, r0
 80096c0:	f7f6 ff30 	bl	8000524 <__aeabi_i2d>
 80096c4:	4602      	mov	r2, r0
 80096c6:	460b      	mov	r3, r1
 80096c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096cc:	f7f6 fddc 	bl	8000288 <__aeabi_dsub>
 80096d0:	3530      	adds	r5, #48	@ 0x30
 80096d2:	4602      	mov	r2, r0
 80096d4:	460b      	mov	r3, r1
 80096d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80096da:	f806 5b01 	strb.w	r5, [r6], #1
 80096de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80096e2:	f7f7 f9fb 	bl	8000adc <__aeabi_dcmplt>
 80096e6:	2800      	cmp	r0, #0
 80096e8:	d171      	bne.n	80097ce <_dtoa_r+0x65e>
 80096ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80096ee:	4911      	ldr	r1, [pc, #68]	@ (8009734 <_dtoa_r+0x5c4>)
 80096f0:	2000      	movs	r0, #0
 80096f2:	f7f6 fdc9 	bl	8000288 <__aeabi_dsub>
 80096f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80096fa:	f7f7 f9ef 	bl	8000adc <__aeabi_dcmplt>
 80096fe:	2800      	cmp	r0, #0
 8009700:	f040 8095 	bne.w	800982e <_dtoa_r+0x6be>
 8009704:	42a6      	cmp	r6, r4
 8009706:	f43f af50 	beq.w	80095aa <_dtoa_r+0x43a>
 800970a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800970e:	4b0a      	ldr	r3, [pc, #40]	@ (8009738 <_dtoa_r+0x5c8>)
 8009710:	2200      	movs	r2, #0
 8009712:	f7f6 ff71 	bl	80005f8 <__aeabi_dmul>
 8009716:	4b08      	ldr	r3, [pc, #32]	@ (8009738 <_dtoa_r+0x5c8>)
 8009718:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800971c:	2200      	movs	r2, #0
 800971e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009722:	f7f6 ff69 	bl	80005f8 <__aeabi_dmul>
 8009726:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800972a:	e7c4      	b.n	80096b6 <_dtoa_r+0x546>
 800972c:	0800d028 	.word	0x0800d028
 8009730:	0800d000 	.word	0x0800d000
 8009734:	3ff00000 	.word	0x3ff00000
 8009738:	40240000 	.word	0x40240000
 800973c:	401c0000 	.word	0x401c0000
 8009740:	40140000 	.word	0x40140000
 8009744:	3fe00000 	.word	0x3fe00000
 8009748:	4631      	mov	r1, r6
 800974a:	4628      	mov	r0, r5
 800974c:	f7f6 ff54 	bl	80005f8 <__aeabi_dmul>
 8009750:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009754:	9415      	str	r4, [sp, #84]	@ 0x54
 8009756:	4656      	mov	r6, sl
 8009758:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800975c:	f7f7 f9fc 	bl	8000b58 <__aeabi_d2iz>
 8009760:	4605      	mov	r5, r0
 8009762:	f7f6 fedf 	bl	8000524 <__aeabi_i2d>
 8009766:	4602      	mov	r2, r0
 8009768:	460b      	mov	r3, r1
 800976a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800976e:	f7f6 fd8b 	bl	8000288 <__aeabi_dsub>
 8009772:	3530      	adds	r5, #48	@ 0x30
 8009774:	f806 5b01 	strb.w	r5, [r6], #1
 8009778:	4602      	mov	r2, r0
 800977a:	460b      	mov	r3, r1
 800977c:	42a6      	cmp	r6, r4
 800977e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009782:	f04f 0200 	mov.w	r2, #0
 8009786:	d124      	bne.n	80097d2 <_dtoa_r+0x662>
 8009788:	4bac      	ldr	r3, [pc, #688]	@ (8009a3c <_dtoa_r+0x8cc>)
 800978a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800978e:	f7f6 fd7d 	bl	800028c <__adddf3>
 8009792:	4602      	mov	r2, r0
 8009794:	460b      	mov	r3, r1
 8009796:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800979a:	f7f7 f9bd 	bl	8000b18 <__aeabi_dcmpgt>
 800979e:	2800      	cmp	r0, #0
 80097a0:	d145      	bne.n	800982e <_dtoa_r+0x6be>
 80097a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80097a6:	49a5      	ldr	r1, [pc, #660]	@ (8009a3c <_dtoa_r+0x8cc>)
 80097a8:	2000      	movs	r0, #0
 80097aa:	f7f6 fd6d 	bl	8000288 <__aeabi_dsub>
 80097ae:	4602      	mov	r2, r0
 80097b0:	460b      	mov	r3, r1
 80097b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097b6:	f7f7 f991 	bl	8000adc <__aeabi_dcmplt>
 80097ba:	2800      	cmp	r0, #0
 80097bc:	f43f aef5 	beq.w	80095aa <_dtoa_r+0x43a>
 80097c0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80097c2:	1e73      	subs	r3, r6, #1
 80097c4:	9315      	str	r3, [sp, #84]	@ 0x54
 80097c6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80097ca:	2b30      	cmp	r3, #48	@ 0x30
 80097cc:	d0f8      	beq.n	80097c0 <_dtoa_r+0x650>
 80097ce:	9f04      	ldr	r7, [sp, #16]
 80097d0:	e73e      	b.n	8009650 <_dtoa_r+0x4e0>
 80097d2:	4b9b      	ldr	r3, [pc, #620]	@ (8009a40 <_dtoa_r+0x8d0>)
 80097d4:	f7f6 ff10 	bl	80005f8 <__aeabi_dmul>
 80097d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80097dc:	e7bc      	b.n	8009758 <_dtoa_r+0x5e8>
 80097de:	d10c      	bne.n	80097fa <_dtoa_r+0x68a>
 80097e0:	4b98      	ldr	r3, [pc, #608]	@ (8009a44 <_dtoa_r+0x8d4>)
 80097e2:	2200      	movs	r2, #0
 80097e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80097e8:	f7f6 ff06 	bl	80005f8 <__aeabi_dmul>
 80097ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80097f0:	f7f7 f988 	bl	8000b04 <__aeabi_dcmpge>
 80097f4:	2800      	cmp	r0, #0
 80097f6:	f000 8157 	beq.w	8009aa8 <_dtoa_r+0x938>
 80097fa:	2400      	movs	r4, #0
 80097fc:	4625      	mov	r5, r4
 80097fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009800:	43db      	mvns	r3, r3
 8009802:	9304      	str	r3, [sp, #16]
 8009804:	4656      	mov	r6, sl
 8009806:	2700      	movs	r7, #0
 8009808:	4621      	mov	r1, r4
 800980a:	4658      	mov	r0, fp
 800980c:	f000 fbb4 	bl	8009f78 <_Bfree>
 8009810:	2d00      	cmp	r5, #0
 8009812:	d0dc      	beq.n	80097ce <_dtoa_r+0x65e>
 8009814:	b12f      	cbz	r7, 8009822 <_dtoa_r+0x6b2>
 8009816:	42af      	cmp	r7, r5
 8009818:	d003      	beq.n	8009822 <_dtoa_r+0x6b2>
 800981a:	4639      	mov	r1, r7
 800981c:	4658      	mov	r0, fp
 800981e:	f000 fbab 	bl	8009f78 <_Bfree>
 8009822:	4629      	mov	r1, r5
 8009824:	4658      	mov	r0, fp
 8009826:	f000 fba7 	bl	8009f78 <_Bfree>
 800982a:	e7d0      	b.n	80097ce <_dtoa_r+0x65e>
 800982c:	9704      	str	r7, [sp, #16]
 800982e:	4633      	mov	r3, r6
 8009830:	461e      	mov	r6, r3
 8009832:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009836:	2a39      	cmp	r2, #57	@ 0x39
 8009838:	d107      	bne.n	800984a <_dtoa_r+0x6da>
 800983a:	459a      	cmp	sl, r3
 800983c:	d1f8      	bne.n	8009830 <_dtoa_r+0x6c0>
 800983e:	9a04      	ldr	r2, [sp, #16]
 8009840:	3201      	adds	r2, #1
 8009842:	9204      	str	r2, [sp, #16]
 8009844:	2230      	movs	r2, #48	@ 0x30
 8009846:	f88a 2000 	strb.w	r2, [sl]
 800984a:	781a      	ldrb	r2, [r3, #0]
 800984c:	3201      	adds	r2, #1
 800984e:	701a      	strb	r2, [r3, #0]
 8009850:	e7bd      	b.n	80097ce <_dtoa_r+0x65e>
 8009852:	4b7b      	ldr	r3, [pc, #492]	@ (8009a40 <_dtoa_r+0x8d0>)
 8009854:	2200      	movs	r2, #0
 8009856:	f7f6 fecf 	bl	80005f8 <__aeabi_dmul>
 800985a:	2200      	movs	r2, #0
 800985c:	2300      	movs	r3, #0
 800985e:	4604      	mov	r4, r0
 8009860:	460d      	mov	r5, r1
 8009862:	f7f7 f931 	bl	8000ac8 <__aeabi_dcmpeq>
 8009866:	2800      	cmp	r0, #0
 8009868:	f43f aebb 	beq.w	80095e2 <_dtoa_r+0x472>
 800986c:	e6f0      	b.n	8009650 <_dtoa_r+0x4e0>
 800986e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009870:	2a00      	cmp	r2, #0
 8009872:	f000 80db 	beq.w	8009a2c <_dtoa_r+0x8bc>
 8009876:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009878:	2a01      	cmp	r2, #1
 800987a:	f300 80bf 	bgt.w	80099fc <_dtoa_r+0x88c>
 800987e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009880:	2a00      	cmp	r2, #0
 8009882:	f000 80b7 	beq.w	80099f4 <_dtoa_r+0x884>
 8009886:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800988a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800988c:	4646      	mov	r6, r8
 800988e:	9a08      	ldr	r2, [sp, #32]
 8009890:	2101      	movs	r1, #1
 8009892:	441a      	add	r2, r3
 8009894:	4658      	mov	r0, fp
 8009896:	4498      	add	r8, r3
 8009898:	9208      	str	r2, [sp, #32]
 800989a:	f000 fc6b 	bl	800a174 <__i2b>
 800989e:	4605      	mov	r5, r0
 80098a0:	b15e      	cbz	r6, 80098ba <_dtoa_r+0x74a>
 80098a2:	9b08      	ldr	r3, [sp, #32]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	dd08      	ble.n	80098ba <_dtoa_r+0x74a>
 80098a8:	42b3      	cmp	r3, r6
 80098aa:	9a08      	ldr	r2, [sp, #32]
 80098ac:	bfa8      	it	ge
 80098ae:	4633      	movge	r3, r6
 80098b0:	eba8 0803 	sub.w	r8, r8, r3
 80098b4:	1af6      	subs	r6, r6, r3
 80098b6:	1ad3      	subs	r3, r2, r3
 80098b8:	9308      	str	r3, [sp, #32]
 80098ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098bc:	b1f3      	cbz	r3, 80098fc <_dtoa_r+0x78c>
 80098be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	f000 80b7 	beq.w	8009a34 <_dtoa_r+0x8c4>
 80098c6:	b18c      	cbz	r4, 80098ec <_dtoa_r+0x77c>
 80098c8:	4629      	mov	r1, r5
 80098ca:	4622      	mov	r2, r4
 80098cc:	4658      	mov	r0, fp
 80098ce:	f000 fd11 	bl	800a2f4 <__pow5mult>
 80098d2:	464a      	mov	r2, r9
 80098d4:	4601      	mov	r1, r0
 80098d6:	4605      	mov	r5, r0
 80098d8:	4658      	mov	r0, fp
 80098da:	f000 fc61 	bl	800a1a0 <__multiply>
 80098de:	4649      	mov	r1, r9
 80098e0:	9004      	str	r0, [sp, #16]
 80098e2:	4658      	mov	r0, fp
 80098e4:	f000 fb48 	bl	8009f78 <_Bfree>
 80098e8:	9b04      	ldr	r3, [sp, #16]
 80098ea:	4699      	mov	r9, r3
 80098ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098ee:	1b1a      	subs	r2, r3, r4
 80098f0:	d004      	beq.n	80098fc <_dtoa_r+0x78c>
 80098f2:	4649      	mov	r1, r9
 80098f4:	4658      	mov	r0, fp
 80098f6:	f000 fcfd 	bl	800a2f4 <__pow5mult>
 80098fa:	4681      	mov	r9, r0
 80098fc:	2101      	movs	r1, #1
 80098fe:	4658      	mov	r0, fp
 8009900:	f000 fc38 	bl	800a174 <__i2b>
 8009904:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009906:	4604      	mov	r4, r0
 8009908:	2b00      	cmp	r3, #0
 800990a:	f000 81cf 	beq.w	8009cac <_dtoa_r+0xb3c>
 800990e:	461a      	mov	r2, r3
 8009910:	4601      	mov	r1, r0
 8009912:	4658      	mov	r0, fp
 8009914:	f000 fcee 	bl	800a2f4 <__pow5mult>
 8009918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800991a:	2b01      	cmp	r3, #1
 800991c:	4604      	mov	r4, r0
 800991e:	f300 8095 	bgt.w	8009a4c <_dtoa_r+0x8dc>
 8009922:	9b02      	ldr	r3, [sp, #8]
 8009924:	2b00      	cmp	r3, #0
 8009926:	f040 8087 	bne.w	8009a38 <_dtoa_r+0x8c8>
 800992a:	9b03      	ldr	r3, [sp, #12]
 800992c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009930:	2b00      	cmp	r3, #0
 8009932:	f040 8089 	bne.w	8009a48 <_dtoa_r+0x8d8>
 8009936:	9b03      	ldr	r3, [sp, #12]
 8009938:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800993c:	0d1b      	lsrs	r3, r3, #20
 800993e:	051b      	lsls	r3, r3, #20
 8009940:	b12b      	cbz	r3, 800994e <_dtoa_r+0x7de>
 8009942:	9b08      	ldr	r3, [sp, #32]
 8009944:	3301      	adds	r3, #1
 8009946:	9308      	str	r3, [sp, #32]
 8009948:	f108 0801 	add.w	r8, r8, #1
 800994c:	2301      	movs	r3, #1
 800994e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009950:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009952:	2b00      	cmp	r3, #0
 8009954:	f000 81b0 	beq.w	8009cb8 <_dtoa_r+0xb48>
 8009958:	6923      	ldr	r3, [r4, #16]
 800995a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800995e:	6918      	ldr	r0, [r3, #16]
 8009960:	f000 fbbc 	bl	800a0dc <__hi0bits>
 8009964:	f1c0 0020 	rsb	r0, r0, #32
 8009968:	9b08      	ldr	r3, [sp, #32]
 800996a:	4418      	add	r0, r3
 800996c:	f010 001f 	ands.w	r0, r0, #31
 8009970:	d077      	beq.n	8009a62 <_dtoa_r+0x8f2>
 8009972:	f1c0 0320 	rsb	r3, r0, #32
 8009976:	2b04      	cmp	r3, #4
 8009978:	dd6b      	ble.n	8009a52 <_dtoa_r+0x8e2>
 800997a:	9b08      	ldr	r3, [sp, #32]
 800997c:	f1c0 001c 	rsb	r0, r0, #28
 8009980:	4403      	add	r3, r0
 8009982:	4480      	add	r8, r0
 8009984:	4406      	add	r6, r0
 8009986:	9308      	str	r3, [sp, #32]
 8009988:	f1b8 0f00 	cmp.w	r8, #0
 800998c:	dd05      	ble.n	800999a <_dtoa_r+0x82a>
 800998e:	4649      	mov	r1, r9
 8009990:	4642      	mov	r2, r8
 8009992:	4658      	mov	r0, fp
 8009994:	f000 fd08 	bl	800a3a8 <__lshift>
 8009998:	4681      	mov	r9, r0
 800999a:	9b08      	ldr	r3, [sp, #32]
 800999c:	2b00      	cmp	r3, #0
 800999e:	dd05      	ble.n	80099ac <_dtoa_r+0x83c>
 80099a0:	4621      	mov	r1, r4
 80099a2:	461a      	mov	r2, r3
 80099a4:	4658      	mov	r0, fp
 80099a6:	f000 fcff 	bl	800a3a8 <__lshift>
 80099aa:	4604      	mov	r4, r0
 80099ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d059      	beq.n	8009a66 <_dtoa_r+0x8f6>
 80099b2:	4621      	mov	r1, r4
 80099b4:	4648      	mov	r0, r9
 80099b6:	f000 fd63 	bl	800a480 <__mcmp>
 80099ba:	2800      	cmp	r0, #0
 80099bc:	da53      	bge.n	8009a66 <_dtoa_r+0x8f6>
 80099be:	1e7b      	subs	r3, r7, #1
 80099c0:	9304      	str	r3, [sp, #16]
 80099c2:	4649      	mov	r1, r9
 80099c4:	2300      	movs	r3, #0
 80099c6:	220a      	movs	r2, #10
 80099c8:	4658      	mov	r0, fp
 80099ca:	f000 faf7 	bl	8009fbc <__multadd>
 80099ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099d0:	4681      	mov	r9, r0
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	f000 8172 	beq.w	8009cbc <_dtoa_r+0xb4c>
 80099d8:	2300      	movs	r3, #0
 80099da:	4629      	mov	r1, r5
 80099dc:	220a      	movs	r2, #10
 80099de:	4658      	mov	r0, fp
 80099e0:	f000 faec 	bl	8009fbc <__multadd>
 80099e4:	9b00      	ldr	r3, [sp, #0]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	4605      	mov	r5, r0
 80099ea:	dc67      	bgt.n	8009abc <_dtoa_r+0x94c>
 80099ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099ee:	2b02      	cmp	r3, #2
 80099f0:	dc41      	bgt.n	8009a76 <_dtoa_r+0x906>
 80099f2:	e063      	b.n	8009abc <_dtoa_r+0x94c>
 80099f4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80099f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80099fa:	e746      	b.n	800988a <_dtoa_r+0x71a>
 80099fc:	9b07      	ldr	r3, [sp, #28]
 80099fe:	1e5c      	subs	r4, r3, #1
 8009a00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a02:	42a3      	cmp	r3, r4
 8009a04:	bfbf      	itttt	lt
 8009a06:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009a08:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009a0a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009a0c:	1ae3      	sublt	r3, r4, r3
 8009a0e:	bfb4      	ite	lt
 8009a10:	18d2      	addlt	r2, r2, r3
 8009a12:	1b1c      	subge	r4, r3, r4
 8009a14:	9b07      	ldr	r3, [sp, #28]
 8009a16:	bfbc      	itt	lt
 8009a18:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009a1a:	2400      	movlt	r4, #0
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	bfb5      	itete	lt
 8009a20:	eba8 0603 	sublt.w	r6, r8, r3
 8009a24:	9b07      	ldrge	r3, [sp, #28]
 8009a26:	2300      	movlt	r3, #0
 8009a28:	4646      	movge	r6, r8
 8009a2a:	e730      	b.n	800988e <_dtoa_r+0x71e>
 8009a2c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009a2e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009a30:	4646      	mov	r6, r8
 8009a32:	e735      	b.n	80098a0 <_dtoa_r+0x730>
 8009a34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a36:	e75c      	b.n	80098f2 <_dtoa_r+0x782>
 8009a38:	2300      	movs	r3, #0
 8009a3a:	e788      	b.n	800994e <_dtoa_r+0x7de>
 8009a3c:	3fe00000 	.word	0x3fe00000
 8009a40:	40240000 	.word	0x40240000
 8009a44:	40140000 	.word	0x40140000
 8009a48:	9b02      	ldr	r3, [sp, #8]
 8009a4a:	e780      	b.n	800994e <_dtoa_r+0x7de>
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a50:	e782      	b.n	8009958 <_dtoa_r+0x7e8>
 8009a52:	d099      	beq.n	8009988 <_dtoa_r+0x818>
 8009a54:	9a08      	ldr	r2, [sp, #32]
 8009a56:	331c      	adds	r3, #28
 8009a58:	441a      	add	r2, r3
 8009a5a:	4498      	add	r8, r3
 8009a5c:	441e      	add	r6, r3
 8009a5e:	9208      	str	r2, [sp, #32]
 8009a60:	e792      	b.n	8009988 <_dtoa_r+0x818>
 8009a62:	4603      	mov	r3, r0
 8009a64:	e7f6      	b.n	8009a54 <_dtoa_r+0x8e4>
 8009a66:	9b07      	ldr	r3, [sp, #28]
 8009a68:	9704      	str	r7, [sp, #16]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	dc20      	bgt.n	8009ab0 <_dtoa_r+0x940>
 8009a6e:	9300      	str	r3, [sp, #0]
 8009a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	dd1e      	ble.n	8009ab4 <_dtoa_r+0x944>
 8009a76:	9b00      	ldr	r3, [sp, #0]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	f47f aec0 	bne.w	80097fe <_dtoa_r+0x68e>
 8009a7e:	4621      	mov	r1, r4
 8009a80:	2205      	movs	r2, #5
 8009a82:	4658      	mov	r0, fp
 8009a84:	f000 fa9a 	bl	8009fbc <__multadd>
 8009a88:	4601      	mov	r1, r0
 8009a8a:	4604      	mov	r4, r0
 8009a8c:	4648      	mov	r0, r9
 8009a8e:	f000 fcf7 	bl	800a480 <__mcmp>
 8009a92:	2800      	cmp	r0, #0
 8009a94:	f77f aeb3 	ble.w	80097fe <_dtoa_r+0x68e>
 8009a98:	4656      	mov	r6, sl
 8009a9a:	2331      	movs	r3, #49	@ 0x31
 8009a9c:	f806 3b01 	strb.w	r3, [r6], #1
 8009aa0:	9b04      	ldr	r3, [sp, #16]
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	9304      	str	r3, [sp, #16]
 8009aa6:	e6ae      	b.n	8009806 <_dtoa_r+0x696>
 8009aa8:	9c07      	ldr	r4, [sp, #28]
 8009aaa:	9704      	str	r7, [sp, #16]
 8009aac:	4625      	mov	r5, r4
 8009aae:	e7f3      	b.n	8009a98 <_dtoa_r+0x928>
 8009ab0:	9b07      	ldr	r3, [sp, #28]
 8009ab2:	9300      	str	r3, [sp, #0]
 8009ab4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	f000 8104 	beq.w	8009cc4 <_dtoa_r+0xb54>
 8009abc:	2e00      	cmp	r6, #0
 8009abe:	dd05      	ble.n	8009acc <_dtoa_r+0x95c>
 8009ac0:	4629      	mov	r1, r5
 8009ac2:	4632      	mov	r2, r6
 8009ac4:	4658      	mov	r0, fp
 8009ac6:	f000 fc6f 	bl	800a3a8 <__lshift>
 8009aca:	4605      	mov	r5, r0
 8009acc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d05a      	beq.n	8009b88 <_dtoa_r+0xa18>
 8009ad2:	6869      	ldr	r1, [r5, #4]
 8009ad4:	4658      	mov	r0, fp
 8009ad6:	f000 fa0f 	bl	8009ef8 <_Balloc>
 8009ada:	4606      	mov	r6, r0
 8009adc:	b928      	cbnz	r0, 8009aea <_dtoa_r+0x97a>
 8009ade:	4b84      	ldr	r3, [pc, #528]	@ (8009cf0 <_dtoa_r+0xb80>)
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009ae6:	f7ff bb5a 	b.w	800919e <_dtoa_r+0x2e>
 8009aea:	692a      	ldr	r2, [r5, #16]
 8009aec:	3202      	adds	r2, #2
 8009aee:	0092      	lsls	r2, r2, #2
 8009af0:	f105 010c 	add.w	r1, r5, #12
 8009af4:	300c      	adds	r0, #12
 8009af6:	f7ff fa7e 	bl	8008ff6 <memcpy>
 8009afa:	2201      	movs	r2, #1
 8009afc:	4631      	mov	r1, r6
 8009afe:	4658      	mov	r0, fp
 8009b00:	f000 fc52 	bl	800a3a8 <__lshift>
 8009b04:	f10a 0301 	add.w	r3, sl, #1
 8009b08:	9307      	str	r3, [sp, #28]
 8009b0a:	9b00      	ldr	r3, [sp, #0]
 8009b0c:	4453      	add	r3, sl
 8009b0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b10:	9b02      	ldr	r3, [sp, #8]
 8009b12:	f003 0301 	and.w	r3, r3, #1
 8009b16:	462f      	mov	r7, r5
 8009b18:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b1a:	4605      	mov	r5, r0
 8009b1c:	9b07      	ldr	r3, [sp, #28]
 8009b1e:	4621      	mov	r1, r4
 8009b20:	3b01      	subs	r3, #1
 8009b22:	4648      	mov	r0, r9
 8009b24:	9300      	str	r3, [sp, #0]
 8009b26:	f7ff fa99 	bl	800905c <quorem>
 8009b2a:	4639      	mov	r1, r7
 8009b2c:	9002      	str	r0, [sp, #8]
 8009b2e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009b32:	4648      	mov	r0, r9
 8009b34:	f000 fca4 	bl	800a480 <__mcmp>
 8009b38:	462a      	mov	r2, r5
 8009b3a:	9008      	str	r0, [sp, #32]
 8009b3c:	4621      	mov	r1, r4
 8009b3e:	4658      	mov	r0, fp
 8009b40:	f000 fcba 	bl	800a4b8 <__mdiff>
 8009b44:	68c2      	ldr	r2, [r0, #12]
 8009b46:	4606      	mov	r6, r0
 8009b48:	bb02      	cbnz	r2, 8009b8c <_dtoa_r+0xa1c>
 8009b4a:	4601      	mov	r1, r0
 8009b4c:	4648      	mov	r0, r9
 8009b4e:	f000 fc97 	bl	800a480 <__mcmp>
 8009b52:	4602      	mov	r2, r0
 8009b54:	4631      	mov	r1, r6
 8009b56:	4658      	mov	r0, fp
 8009b58:	920e      	str	r2, [sp, #56]	@ 0x38
 8009b5a:	f000 fa0d 	bl	8009f78 <_Bfree>
 8009b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b62:	9e07      	ldr	r6, [sp, #28]
 8009b64:	ea43 0102 	orr.w	r1, r3, r2
 8009b68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b6a:	4319      	orrs	r1, r3
 8009b6c:	d110      	bne.n	8009b90 <_dtoa_r+0xa20>
 8009b6e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009b72:	d029      	beq.n	8009bc8 <_dtoa_r+0xa58>
 8009b74:	9b08      	ldr	r3, [sp, #32]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	dd02      	ble.n	8009b80 <_dtoa_r+0xa10>
 8009b7a:	9b02      	ldr	r3, [sp, #8]
 8009b7c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009b80:	9b00      	ldr	r3, [sp, #0]
 8009b82:	f883 8000 	strb.w	r8, [r3]
 8009b86:	e63f      	b.n	8009808 <_dtoa_r+0x698>
 8009b88:	4628      	mov	r0, r5
 8009b8a:	e7bb      	b.n	8009b04 <_dtoa_r+0x994>
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	e7e1      	b.n	8009b54 <_dtoa_r+0x9e4>
 8009b90:	9b08      	ldr	r3, [sp, #32]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	db04      	blt.n	8009ba0 <_dtoa_r+0xa30>
 8009b96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b98:	430b      	orrs	r3, r1
 8009b9a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009b9c:	430b      	orrs	r3, r1
 8009b9e:	d120      	bne.n	8009be2 <_dtoa_r+0xa72>
 8009ba0:	2a00      	cmp	r2, #0
 8009ba2:	dded      	ble.n	8009b80 <_dtoa_r+0xa10>
 8009ba4:	4649      	mov	r1, r9
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	4658      	mov	r0, fp
 8009baa:	f000 fbfd 	bl	800a3a8 <__lshift>
 8009bae:	4621      	mov	r1, r4
 8009bb0:	4681      	mov	r9, r0
 8009bb2:	f000 fc65 	bl	800a480 <__mcmp>
 8009bb6:	2800      	cmp	r0, #0
 8009bb8:	dc03      	bgt.n	8009bc2 <_dtoa_r+0xa52>
 8009bba:	d1e1      	bne.n	8009b80 <_dtoa_r+0xa10>
 8009bbc:	f018 0f01 	tst.w	r8, #1
 8009bc0:	d0de      	beq.n	8009b80 <_dtoa_r+0xa10>
 8009bc2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009bc6:	d1d8      	bne.n	8009b7a <_dtoa_r+0xa0a>
 8009bc8:	9a00      	ldr	r2, [sp, #0]
 8009bca:	2339      	movs	r3, #57	@ 0x39
 8009bcc:	7013      	strb	r3, [r2, #0]
 8009bce:	4633      	mov	r3, r6
 8009bd0:	461e      	mov	r6, r3
 8009bd2:	3b01      	subs	r3, #1
 8009bd4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009bd8:	2a39      	cmp	r2, #57	@ 0x39
 8009bda:	d052      	beq.n	8009c82 <_dtoa_r+0xb12>
 8009bdc:	3201      	adds	r2, #1
 8009bde:	701a      	strb	r2, [r3, #0]
 8009be0:	e612      	b.n	8009808 <_dtoa_r+0x698>
 8009be2:	2a00      	cmp	r2, #0
 8009be4:	dd07      	ble.n	8009bf6 <_dtoa_r+0xa86>
 8009be6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009bea:	d0ed      	beq.n	8009bc8 <_dtoa_r+0xa58>
 8009bec:	9a00      	ldr	r2, [sp, #0]
 8009bee:	f108 0301 	add.w	r3, r8, #1
 8009bf2:	7013      	strb	r3, [r2, #0]
 8009bf4:	e608      	b.n	8009808 <_dtoa_r+0x698>
 8009bf6:	9b07      	ldr	r3, [sp, #28]
 8009bf8:	9a07      	ldr	r2, [sp, #28]
 8009bfa:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009bfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c00:	4293      	cmp	r3, r2
 8009c02:	d028      	beq.n	8009c56 <_dtoa_r+0xae6>
 8009c04:	4649      	mov	r1, r9
 8009c06:	2300      	movs	r3, #0
 8009c08:	220a      	movs	r2, #10
 8009c0a:	4658      	mov	r0, fp
 8009c0c:	f000 f9d6 	bl	8009fbc <__multadd>
 8009c10:	42af      	cmp	r7, r5
 8009c12:	4681      	mov	r9, r0
 8009c14:	f04f 0300 	mov.w	r3, #0
 8009c18:	f04f 020a 	mov.w	r2, #10
 8009c1c:	4639      	mov	r1, r7
 8009c1e:	4658      	mov	r0, fp
 8009c20:	d107      	bne.n	8009c32 <_dtoa_r+0xac2>
 8009c22:	f000 f9cb 	bl	8009fbc <__multadd>
 8009c26:	4607      	mov	r7, r0
 8009c28:	4605      	mov	r5, r0
 8009c2a:	9b07      	ldr	r3, [sp, #28]
 8009c2c:	3301      	adds	r3, #1
 8009c2e:	9307      	str	r3, [sp, #28]
 8009c30:	e774      	b.n	8009b1c <_dtoa_r+0x9ac>
 8009c32:	f000 f9c3 	bl	8009fbc <__multadd>
 8009c36:	4629      	mov	r1, r5
 8009c38:	4607      	mov	r7, r0
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	220a      	movs	r2, #10
 8009c3e:	4658      	mov	r0, fp
 8009c40:	f000 f9bc 	bl	8009fbc <__multadd>
 8009c44:	4605      	mov	r5, r0
 8009c46:	e7f0      	b.n	8009c2a <_dtoa_r+0xaba>
 8009c48:	9b00      	ldr	r3, [sp, #0]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	bfcc      	ite	gt
 8009c4e:	461e      	movgt	r6, r3
 8009c50:	2601      	movle	r6, #1
 8009c52:	4456      	add	r6, sl
 8009c54:	2700      	movs	r7, #0
 8009c56:	4649      	mov	r1, r9
 8009c58:	2201      	movs	r2, #1
 8009c5a:	4658      	mov	r0, fp
 8009c5c:	f000 fba4 	bl	800a3a8 <__lshift>
 8009c60:	4621      	mov	r1, r4
 8009c62:	4681      	mov	r9, r0
 8009c64:	f000 fc0c 	bl	800a480 <__mcmp>
 8009c68:	2800      	cmp	r0, #0
 8009c6a:	dcb0      	bgt.n	8009bce <_dtoa_r+0xa5e>
 8009c6c:	d102      	bne.n	8009c74 <_dtoa_r+0xb04>
 8009c6e:	f018 0f01 	tst.w	r8, #1
 8009c72:	d1ac      	bne.n	8009bce <_dtoa_r+0xa5e>
 8009c74:	4633      	mov	r3, r6
 8009c76:	461e      	mov	r6, r3
 8009c78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c7c:	2a30      	cmp	r2, #48	@ 0x30
 8009c7e:	d0fa      	beq.n	8009c76 <_dtoa_r+0xb06>
 8009c80:	e5c2      	b.n	8009808 <_dtoa_r+0x698>
 8009c82:	459a      	cmp	sl, r3
 8009c84:	d1a4      	bne.n	8009bd0 <_dtoa_r+0xa60>
 8009c86:	9b04      	ldr	r3, [sp, #16]
 8009c88:	3301      	adds	r3, #1
 8009c8a:	9304      	str	r3, [sp, #16]
 8009c8c:	2331      	movs	r3, #49	@ 0x31
 8009c8e:	f88a 3000 	strb.w	r3, [sl]
 8009c92:	e5b9      	b.n	8009808 <_dtoa_r+0x698>
 8009c94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009c96:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009cf4 <_dtoa_r+0xb84>
 8009c9a:	b11b      	cbz	r3, 8009ca4 <_dtoa_r+0xb34>
 8009c9c:	f10a 0308 	add.w	r3, sl, #8
 8009ca0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009ca2:	6013      	str	r3, [r2, #0]
 8009ca4:	4650      	mov	r0, sl
 8009ca6:	b019      	add	sp, #100	@ 0x64
 8009ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cae:	2b01      	cmp	r3, #1
 8009cb0:	f77f ae37 	ble.w	8009922 <_dtoa_r+0x7b2>
 8009cb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009cb8:	2001      	movs	r0, #1
 8009cba:	e655      	b.n	8009968 <_dtoa_r+0x7f8>
 8009cbc:	9b00      	ldr	r3, [sp, #0]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	f77f aed6 	ble.w	8009a70 <_dtoa_r+0x900>
 8009cc4:	4656      	mov	r6, sl
 8009cc6:	4621      	mov	r1, r4
 8009cc8:	4648      	mov	r0, r9
 8009cca:	f7ff f9c7 	bl	800905c <quorem>
 8009cce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009cd2:	f806 8b01 	strb.w	r8, [r6], #1
 8009cd6:	9b00      	ldr	r3, [sp, #0]
 8009cd8:	eba6 020a 	sub.w	r2, r6, sl
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	ddb3      	ble.n	8009c48 <_dtoa_r+0xad8>
 8009ce0:	4649      	mov	r1, r9
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	220a      	movs	r2, #10
 8009ce6:	4658      	mov	r0, fp
 8009ce8:	f000 f968 	bl	8009fbc <__multadd>
 8009cec:	4681      	mov	r9, r0
 8009cee:	e7ea      	b.n	8009cc6 <_dtoa_r+0xb56>
 8009cf0:	0800cf83 	.word	0x0800cf83
 8009cf4:	0800cf1e 	.word	0x0800cf1e

08009cf8 <_free_r>:
 8009cf8:	b538      	push	{r3, r4, r5, lr}
 8009cfa:	4605      	mov	r5, r0
 8009cfc:	2900      	cmp	r1, #0
 8009cfe:	d041      	beq.n	8009d84 <_free_r+0x8c>
 8009d00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d04:	1f0c      	subs	r4, r1, #4
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	bfb8      	it	lt
 8009d0a:	18e4      	addlt	r4, r4, r3
 8009d0c:	f000 f8e8 	bl	8009ee0 <__malloc_lock>
 8009d10:	4a1d      	ldr	r2, [pc, #116]	@ (8009d88 <_free_r+0x90>)
 8009d12:	6813      	ldr	r3, [r2, #0]
 8009d14:	b933      	cbnz	r3, 8009d24 <_free_r+0x2c>
 8009d16:	6063      	str	r3, [r4, #4]
 8009d18:	6014      	str	r4, [r2, #0]
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d20:	f000 b8e4 	b.w	8009eec <__malloc_unlock>
 8009d24:	42a3      	cmp	r3, r4
 8009d26:	d908      	bls.n	8009d3a <_free_r+0x42>
 8009d28:	6820      	ldr	r0, [r4, #0]
 8009d2a:	1821      	adds	r1, r4, r0
 8009d2c:	428b      	cmp	r3, r1
 8009d2e:	bf01      	itttt	eq
 8009d30:	6819      	ldreq	r1, [r3, #0]
 8009d32:	685b      	ldreq	r3, [r3, #4]
 8009d34:	1809      	addeq	r1, r1, r0
 8009d36:	6021      	streq	r1, [r4, #0]
 8009d38:	e7ed      	b.n	8009d16 <_free_r+0x1e>
 8009d3a:	461a      	mov	r2, r3
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	b10b      	cbz	r3, 8009d44 <_free_r+0x4c>
 8009d40:	42a3      	cmp	r3, r4
 8009d42:	d9fa      	bls.n	8009d3a <_free_r+0x42>
 8009d44:	6811      	ldr	r1, [r2, #0]
 8009d46:	1850      	adds	r0, r2, r1
 8009d48:	42a0      	cmp	r0, r4
 8009d4a:	d10b      	bne.n	8009d64 <_free_r+0x6c>
 8009d4c:	6820      	ldr	r0, [r4, #0]
 8009d4e:	4401      	add	r1, r0
 8009d50:	1850      	adds	r0, r2, r1
 8009d52:	4283      	cmp	r3, r0
 8009d54:	6011      	str	r1, [r2, #0]
 8009d56:	d1e0      	bne.n	8009d1a <_free_r+0x22>
 8009d58:	6818      	ldr	r0, [r3, #0]
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	6053      	str	r3, [r2, #4]
 8009d5e:	4408      	add	r0, r1
 8009d60:	6010      	str	r0, [r2, #0]
 8009d62:	e7da      	b.n	8009d1a <_free_r+0x22>
 8009d64:	d902      	bls.n	8009d6c <_free_r+0x74>
 8009d66:	230c      	movs	r3, #12
 8009d68:	602b      	str	r3, [r5, #0]
 8009d6a:	e7d6      	b.n	8009d1a <_free_r+0x22>
 8009d6c:	6820      	ldr	r0, [r4, #0]
 8009d6e:	1821      	adds	r1, r4, r0
 8009d70:	428b      	cmp	r3, r1
 8009d72:	bf04      	itt	eq
 8009d74:	6819      	ldreq	r1, [r3, #0]
 8009d76:	685b      	ldreq	r3, [r3, #4]
 8009d78:	6063      	str	r3, [r4, #4]
 8009d7a:	bf04      	itt	eq
 8009d7c:	1809      	addeq	r1, r1, r0
 8009d7e:	6021      	streq	r1, [r4, #0]
 8009d80:	6054      	str	r4, [r2, #4]
 8009d82:	e7ca      	b.n	8009d1a <_free_r+0x22>
 8009d84:	bd38      	pop	{r3, r4, r5, pc}
 8009d86:	bf00      	nop
 8009d88:	20000ddc 	.word	0x20000ddc

08009d8c <malloc>:
 8009d8c:	4b02      	ldr	r3, [pc, #8]	@ (8009d98 <malloc+0xc>)
 8009d8e:	4601      	mov	r1, r0
 8009d90:	6818      	ldr	r0, [r3, #0]
 8009d92:	f000 b825 	b.w	8009de0 <_malloc_r>
 8009d96:	bf00      	nop
 8009d98:	20000060 	.word	0x20000060

08009d9c <sbrk_aligned>:
 8009d9c:	b570      	push	{r4, r5, r6, lr}
 8009d9e:	4e0f      	ldr	r6, [pc, #60]	@ (8009ddc <sbrk_aligned+0x40>)
 8009da0:	460c      	mov	r4, r1
 8009da2:	6831      	ldr	r1, [r6, #0]
 8009da4:	4605      	mov	r5, r0
 8009da6:	b911      	cbnz	r1, 8009dae <sbrk_aligned+0x12>
 8009da8:	f001 ffd2 	bl	800bd50 <_sbrk_r>
 8009dac:	6030      	str	r0, [r6, #0]
 8009dae:	4621      	mov	r1, r4
 8009db0:	4628      	mov	r0, r5
 8009db2:	f001 ffcd 	bl	800bd50 <_sbrk_r>
 8009db6:	1c43      	adds	r3, r0, #1
 8009db8:	d103      	bne.n	8009dc2 <sbrk_aligned+0x26>
 8009dba:	f04f 34ff 	mov.w	r4, #4294967295
 8009dbe:	4620      	mov	r0, r4
 8009dc0:	bd70      	pop	{r4, r5, r6, pc}
 8009dc2:	1cc4      	adds	r4, r0, #3
 8009dc4:	f024 0403 	bic.w	r4, r4, #3
 8009dc8:	42a0      	cmp	r0, r4
 8009dca:	d0f8      	beq.n	8009dbe <sbrk_aligned+0x22>
 8009dcc:	1a21      	subs	r1, r4, r0
 8009dce:	4628      	mov	r0, r5
 8009dd0:	f001 ffbe 	bl	800bd50 <_sbrk_r>
 8009dd4:	3001      	adds	r0, #1
 8009dd6:	d1f2      	bne.n	8009dbe <sbrk_aligned+0x22>
 8009dd8:	e7ef      	b.n	8009dba <sbrk_aligned+0x1e>
 8009dda:	bf00      	nop
 8009ddc:	20000dd8 	.word	0x20000dd8

08009de0 <_malloc_r>:
 8009de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009de4:	1ccd      	adds	r5, r1, #3
 8009de6:	f025 0503 	bic.w	r5, r5, #3
 8009dea:	3508      	adds	r5, #8
 8009dec:	2d0c      	cmp	r5, #12
 8009dee:	bf38      	it	cc
 8009df0:	250c      	movcc	r5, #12
 8009df2:	2d00      	cmp	r5, #0
 8009df4:	4606      	mov	r6, r0
 8009df6:	db01      	blt.n	8009dfc <_malloc_r+0x1c>
 8009df8:	42a9      	cmp	r1, r5
 8009dfa:	d904      	bls.n	8009e06 <_malloc_r+0x26>
 8009dfc:	230c      	movs	r3, #12
 8009dfe:	6033      	str	r3, [r6, #0]
 8009e00:	2000      	movs	r0, #0
 8009e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009edc <_malloc_r+0xfc>
 8009e0a:	f000 f869 	bl	8009ee0 <__malloc_lock>
 8009e0e:	f8d8 3000 	ldr.w	r3, [r8]
 8009e12:	461c      	mov	r4, r3
 8009e14:	bb44      	cbnz	r4, 8009e68 <_malloc_r+0x88>
 8009e16:	4629      	mov	r1, r5
 8009e18:	4630      	mov	r0, r6
 8009e1a:	f7ff ffbf 	bl	8009d9c <sbrk_aligned>
 8009e1e:	1c43      	adds	r3, r0, #1
 8009e20:	4604      	mov	r4, r0
 8009e22:	d158      	bne.n	8009ed6 <_malloc_r+0xf6>
 8009e24:	f8d8 4000 	ldr.w	r4, [r8]
 8009e28:	4627      	mov	r7, r4
 8009e2a:	2f00      	cmp	r7, #0
 8009e2c:	d143      	bne.n	8009eb6 <_malloc_r+0xd6>
 8009e2e:	2c00      	cmp	r4, #0
 8009e30:	d04b      	beq.n	8009eca <_malloc_r+0xea>
 8009e32:	6823      	ldr	r3, [r4, #0]
 8009e34:	4639      	mov	r1, r7
 8009e36:	4630      	mov	r0, r6
 8009e38:	eb04 0903 	add.w	r9, r4, r3
 8009e3c:	f001 ff88 	bl	800bd50 <_sbrk_r>
 8009e40:	4581      	cmp	r9, r0
 8009e42:	d142      	bne.n	8009eca <_malloc_r+0xea>
 8009e44:	6821      	ldr	r1, [r4, #0]
 8009e46:	1a6d      	subs	r5, r5, r1
 8009e48:	4629      	mov	r1, r5
 8009e4a:	4630      	mov	r0, r6
 8009e4c:	f7ff ffa6 	bl	8009d9c <sbrk_aligned>
 8009e50:	3001      	adds	r0, #1
 8009e52:	d03a      	beq.n	8009eca <_malloc_r+0xea>
 8009e54:	6823      	ldr	r3, [r4, #0]
 8009e56:	442b      	add	r3, r5
 8009e58:	6023      	str	r3, [r4, #0]
 8009e5a:	f8d8 3000 	ldr.w	r3, [r8]
 8009e5e:	685a      	ldr	r2, [r3, #4]
 8009e60:	bb62      	cbnz	r2, 8009ebc <_malloc_r+0xdc>
 8009e62:	f8c8 7000 	str.w	r7, [r8]
 8009e66:	e00f      	b.n	8009e88 <_malloc_r+0xa8>
 8009e68:	6822      	ldr	r2, [r4, #0]
 8009e6a:	1b52      	subs	r2, r2, r5
 8009e6c:	d420      	bmi.n	8009eb0 <_malloc_r+0xd0>
 8009e6e:	2a0b      	cmp	r2, #11
 8009e70:	d917      	bls.n	8009ea2 <_malloc_r+0xc2>
 8009e72:	1961      	adds	r1, r4, r5
 8009e74:	42a3      	cmp	r3, r4
 8009e76:	6025      	str	r5, [r4, #0]
 8009e78:	bf18      	it	ne
 8009e7a:	6059      	strne	r1, [r3, #4]
 8009e7c:	6863      	ldr	r3, [r4, #4]
 8009e7e:	bf08      	it	eq
 8009e80:	f8c8 1000 	streq.w	r1, [r8]
 8009e84:	5162      	str	r2, [r4, r5]
 8009e86:	604b      	str	r3, [r1, #4]
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f000 f82f 	bl	8009eec <__malloc_unlock>
 8009e8e:	f104 000b 	add.w	r0, r4, #11
 8009e92:	1d23      	adds	r3, r4, #4
 8009e94:	f020 0007 	bic.w	r0, r0, #7
 8009e98:	1ac2      	subs	r2, r0, r3
 8009e9a:	bf1c      	itt	ne
 8009e9c:	1a1b      	subne	r3, r3, r0
 8009e9e:	50a3      	strne	r3, [r4, r2]
 8009ea0:	e7af      	b.n	8009e02 <_malloc_r+0x22>
 8009ea2:	6862      	ldr	r2, [r4, #4]
 8009ea4:	42a3      	cmp	r3, r4
 8009ea6:	bf0c      	ite	eq
 8009ea8:	f8c8 2000 	streq.w	r2, [r8]
 8009eac:	605a      	strne	r2, [r3, #4]
 8009eae:	e7eb      	b.n	8009e88 <_malloc_r+0xa8>
 8009eb0:	4623      	mov	r3, r4
 8009eb2:	6864      	ldr	r4, [r4, #4]
 8009eb4:	e7ae      	b.n	8009e14 <_malloc_r+0x34>
 8009eb6:	463c      	mov	r4, r7
 8009eb8:	687f      	ldr	r7, [r7, #4]
 8009eba:	e7b6      	b.n	8009e2a <_malloc_r+0x4a>
 8009ebc:	461a      	mov	r2, r3
 8009ebe:	685b      	ldr	r3, [r3, #4]
 8009ec0:	42a3      	cmp	r3, r4
 8009ec2:	d1fb      	bne.n	8009ebc <_malloc_r+0xdc>
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	6053      	str	r3, [r2, #4]
 8009ec8:	e7de      	b.n	8009e88 <_malloc_r+0xa8>
 8009eca:	230c      	movs	r3, #12
 8009ecc:	6033      	str	r3, [r6, #0]
 8009ece:	4630      	mov	r0, r6
 8009ed0:	f000 f80c 	bl	8009eec <__malloc_unlock>
 8009ed4:	e794      	b.n	8009e00 <_malloc_r+0x20>
 8009ed6:	6005      	str	r5, [r0, #0]
 8009ed8:	e7d6      	b.n	8009e88 <_malloc_r+0xa8>
 8009eda:	bf00      	nop
 8009edc:	20000ddc 	.word	0x20000ddc

08009ee0 <__malloc_lock>:
 8009ee0:	4801      	ldr	r0, [pc, #4]	@ (8009ee8 <__malloc_lock+0x8>)
 8009ee2:	f7ff b886 	b.w	8008ff2 <__retarget_lock_acquire_recursive>
 8009ee6:	bf00      	nop
 8009ee8:	20000dd4 	.word	0x20000dd4

08009eec <__malloc_unlock>:
 8009eec:	4801      	ldr	r0, [pc, #4]	@ (8009ef4 <__malloc_unlock+0x8>)
 8009eee:	f7ff b881 	b.w	8008ff4 <__retarget_lock_release_recursive>
 8009ef2:	bf00      	nop
 8009ef4:	20000dd4 	.word	0x20000dd4

08009ef8 <_Balloc>:
 8009ef8:	b570      	push	{r4, r5, r6, lr}
 8009efa:	69c6      	ldr	r6, [r0, #28]
 8009efc:	4604      	mov	r4, r0
 8009efe:	460d      	mov	r5, r1
 8009f00:	b976      	cbnz	r6, 8009f20 <_Balloc+0x28>
 8009f02:	2010      	movs	r0, #16
 8009f04:	f7ff ff42 	bl	8009d8c <malloc>
 8009f08:	4602      	mov	r2, r0
 8009f0a:	61e0      	str	r0, [r4, #28]
 8009f0c:	b920      	cbnz	r0, 8009f18 <_Balloc+0x20>
 8009f0e:	4b18      	ldr	r3, [pc, #96]	@ (8009f70 <_Balloc+0x78>)
 8009f10:	4818      	ldr	r0, [pc, #96]	@ (8009f74 <_Balloc+0x7c>)
 8009f12:	216b      	movs	r1, #107	@ 0x6b
 8009f14:	f7ff f884 	bl	8009020 <__assert_func>
 8009f18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f1c:	6006      	str	r6, [r0, #0]
 8009f1e:	60c6      	str	r6, [r0, #12]
 8009f20:	69e6      	ldr	r6, [r4, #28]
 8009f22:	68f3      	ldr	r3, [r6, #12]
 8009f24:	b183      	cbz	r3, 8009f48 <_Balloc+0x50>
 8009f26:	69e3      	ldr	r3, [r4, #28]
 8009f28:	68db      	ldr	r3, [r3, #12]
 8009f2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f2e:	b9b8      	cbnz	r0, 8009f60 <_Balloc+0x68>
 8009f30:	2101      	movs	r1, #1
 8009f32:	fa01 f605 	lsl.w	r6, r1, r5
 8009f36:	1d72      	adds	r2, r6, #5
 8009f38:	0092      	lsls	r2, r2, #2
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	f001 ff27 	bl	800bd8e <_calloc_r>
 8009f40:	b160      	cbz	r0, 8009f5c <_Balloc+0x64>
 8009f42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f46:	e00e      	b.n	8009f66 <_Balloc+0x6e>
 8009f48:	2221      	movs	r2, #33	@ 0x21
 8009f4a:	2104      	movs	r1, #4
 8009f4c:	4620      	mov	r0, r4
 8009f4e:	f001 ff1e 	bl	800bd8e <_calloc_r>
 8009f52:	69e3      	ldr	r3, [r4, #28]
 8009f54:	60f0      	str	r0, [r6, #12]
 8009f56:	68db      	ldr	r3, [r3, #12]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d1e4      	bne.n	8009f26 <_Balloc+0x2e>
 8009f5c:	2000      	movs	r0, #0
 8009f5e:	bd70      	pop	{r4, r5, r6, pc}
 8009f60:	6802      	ldr	r2, [r0, #0]
 8009f62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f66:	2300      	movs	r3, #0
 8009f68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f6c:	e7f7      	b.n	8009f5e <_Balloc+0x66>
 8009f6e:	bf00      	nop
 8009f70:	0800ce71 	.word	0x0800ce71
 8009f74:	0800cf94 	.word	0x0800cf94

08009f78 <_Bfree>:
 8009f78:	b570      	push	{r4, r5, r6, lr}
 8009f7a:	69c6      	ldr	r6, [r0, #28]
 8009f7c:	4605      	mov	r5, r0
 8009f7e:	460c      	mov	r4, r1
 8009f80:	b976      	cbnz	r6, 8009fa0 <_Bfree+0x28>
 8009f82:	2010      	movs	r0, #16
 8009f84:	f7ff ff02 	bl	8009d8c <malloc>
 8009f88:	4602      	mov	r2, r0
 8009f8a:	61e8      	str	r0, [r5, #28]
 8009f8c:	b920      	cbnz	r0, 8009f98 <_Bfree+0x20>
 8009f8e:	4b09      	ldr	r3, [pc, #36]	@ (8009fb4 <_Bfree+0x3c>)
 8009f90:	4809      	ldr	r0, [pc, #36]	@ (8009fb8 <_Bfree+0x40>)
 8009f92:	218f      	movs	r1, #143	@ 0x8f
 8009f94:	f7ff f844 	bl	8009020 <__assert_func>
 8009f98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f9c:	6006      	str	r6, [r0, #0]
 8009f9e:	60c6      	str	r6, [r0, #12]
 8009fa0:	b13c      	cbz	r4, 8009fb2 <_Bfree+0x3a>
 8009fa2:	69eb      	ldr	r3, [r5, #28]
 8009fa4:	6862      	ldr	r2, [r4, #4]
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009fac:	6021      	str	r1, [r4, #0]
 8009fae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009fb2:	bd70      	pop	{r4, r5, r6, pc}
 8009fb4:	0800ce71 	.word	0x0800ce71
 8009fb8:	0800cf94 	.word	0x0800cf94

08009fbc <__multadd>:
 8009fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fc0:	690d      	ldr	r5, [r1, #16]
 8009fc2:	4607      	mov	r7, r0
 8009fc4:	460c      	mov	r4, r1
 8009fc6:	461e      	mov	r6, r3
 8009fc8:	f101 0c14 	add.w	ip, r1, #20
 8009fcc:	2000      	movs	r0, #0
 8009fce:	f8dc 3000 	ldr.w	r3, [ip]
 8009fd2:	b299      	uxth	r1, r3
 8009fd4:	fb02 6101 	mla	r1, r2, r1, r6
 8009fd8:	0c1e      	lsrs	r6, r3, #16
 8009fda:	0c0b      	lsrs	r3, r1, #16
 8009fdc:	fb02 3306 	mla	r3, r2, r6, r3
 8009fe0:	b289      	uxth	r1, r1
 8009fe2:	3001      	adds	r0, #1
 8009fe4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009fe8:	4285      	cmp	r5, r0
 8009fea:	f84c 1b04 	str.w	r1, [ip], #4
 8009fee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009ff2:	dcec      	bgt.n	8009fce <__multadd+0x12>
 8009ff4:	b30e      	cbz	r6, 800a03a <__multadd+0x7e>
 8009ff6:	68a3      	ldr	r3, [r4, #8]
 8009ff8:	42ab      	cmp	r3, r5
 8009ffa:	dc19      	bgt.n	800a030 <__multadd+0x74>
 8009ffc:	6861      	ldr	r1, [r4, #4]
 8009ffe:	4638      	mov	r0, r7
 800a000:	3101      	adds	r1, #1
 800a002:	f7ff ff79 	bl	8009ef8 <_Balloc>
 800a006:	4680      	mov	r8, r0
 800a008:	b928      	cbnz	r0, 800a016 <__multadd+0x5a>
 800a00a:	4602      	mov	r2, r0
 800a00c:	4b0c      	ldr	r3, [pc, #48]	@ (800a040 <__multadd+0x84>)
 800a00e:	480d      	ldr	r0, [pc, #52]	@ (800a044 <__multadd+0x88>)
 800a010:	21ba      	movs	r1, #186	@ 0xba
 800a012:	f7ff f805 	bl	8009020 <__assert_func>
 800a016:	6922      	ldr	r2, [r4, #16]
 800a018:	3202      	adds	r2, #2
 800a01a:	f104 010c 	add.w	r1, r4, #12
 800a01e:	0092      	lsls	r2, r2, #2
 800a020:	300c      	adds	r0, #12
 800a022:	f7fe ffe8 	bl	8008ff6 <memcpy>
 800a026:	4621      	mov	r1, r4
 800a028:	4638      	mov	r0, r7
 800a02a:	f7ff ffa5 	bl	8009f78 <_Bfree>
 800a02e:	4644      	mov	r4, r8
 800a030:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a034:	3501      	adds	r5, #1
 800a036:	615e      	str	r6, [r3, #20]
 800a038:	6125      	str	r5, [r4, #16]
 800a03a:	4620      	mov	r0, r4
 800a03c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a040:	0800cf83 	.word	0x0800cf83
 800a044:	0800cf94 	.word	0x0800cf94

0800a048 <__s2b>:
 800a048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a04c:	460c      	mov	r4, r1
 800a04e:	4615      	mov	r5, r2
 800a050:	461f      	mov	r7, r3
 800a052:	2209      	movs	r2, #9
 800a054:	3308      	adds	r3, #8
 800a056:	4606      	mov	r6, r0
 800a058:	fb93 f3f2 	sdiv	r3, r3, r2
 800a05c:	2100      	movs	r1, #0
 800a05e:	2201      	movs	r2, #1
 800a060:	429a      	cmp	r2, r3
 800a062:	db09      	blt.n	800a078 <__s2b+0x30>
 800a064:	4630      	mov	r0, r6
 800a066:	f7ff ff47 	bl	8009ef8 <_Balloc>
 800a06a:	b940      	cbnz	r0, 800a07e <__s2b+0x36>
 800a06c:	4602      	mov	r2, r0
 800a06e:	4b19      	ldr	r3, [pc, #100]	@ (800a0d4 <__s2b+0x8c>)
 800a070:	4819      	ldr	r0, [pc, #100]	@ (800a0d8 <__s2b+0x90>)
 800a072:	21d3      	movs	r1, #211	@ 0xd3
 800a074:	f7fe ffd4 	bl	8009020 <__assert_func>
 800a078:	0052      	lsls	r2, r2, #1
 800a07a:	3101      	adds	r1, #1
 800a07c:	e7f0      	b.n	800a060 <__s2b+0x18>
 800a07e:	9b08      	ldr	r3, [sp, #32]
 800a080:	6143      	str	r3, [r0, #20]
 800a082:	2d09      	cmp	r5, #9
 800a084:	f04f 0301 	mov.w	r3, #1
 800a088:	6103      	str	r3, [r0, #16]
 800a08a:	dd16      	ble.n	800a0ba <__s2b+0x72>
 800a08c:	f104 0909 	add.w	r9, r4, #9
 800a090:	46c8      	mov	r8, r9
 800a092:	442c      	add	r4, r5
 800a094:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a098:	4601      	mov	r1, r0
 800a09a:	3b30      	subs	r3, #48	@ 0x30
 800a09c:	220a      	movs	r2, #10
 800a09e:	4630      	mov	r0, r6
 800a0a0:	f7ff ff8c 	bl	8009fbc <__multadd>
 800a0a4:	45a0      	cmp	r8, r4
 800a0a6:	d1f5      	bne.n	800a094 <__s2b+0x4c>
 800a0a8:	f1a5 0408 	sub.w	r4, r5, #8
 800a0ac:	444c      	add	r4, r9
 800a0ae:	1b2d      	subs	r5, r5, r4
 800a0b0:	1963      	adds	r3, r4, r5
 800a0b2:	42bb      	cmp	r3, r7
 800a0b4:	db04      	blt.n	800a0c0 <__s2b+0x78>
 800a0b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0ba:	340a      	adds	r4, #10
 800a0bc:	2509      	movs	r5, #9
 800a0be:	e7f6      	b.n	800a0ae <__s2b+0x66>
 800a0c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a0c4:	4601      	mov	r1, r0
 800a0c6:	3b30      	subs	r3, #48	@ 0x30
 800a0c8:	220a      	movs	r2, #10
 800a0ca:	4630      	mov	r0, r6
 800a0cc:	f7ff ff76 	bl	8009fbc <__multadd>
 800a0d0:	e7ee      	b.n	800a0b0 <__s2b+0x68>
 800a0d2:	bf00      	nop
 800a0d4:	0800cf83 	.word	0x0800cf83
 800a0d8:	0800cf94 	.word	0x0800cf94

0800a0dc <__hi0bits>:
 800a0dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	bf36      	itet	cc
 800a0e4:	0403      	lslcc	r3, r0, #16
 800a0e6:	2000      	movcs	r0, #0
 800a0e8:	2010      	movcc	r0, #16
 800a0ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a0ee:	bf3c      	itt	cc
 800a0f0:	021b      	lslcc	r3, r3, #8
 800a0f2:	3008      	addcc	r0, #8
 800a0f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0f8:	bf3c      	itt	cc
 800a0fa:	011b      	lslcc	r3, r3, #4
 800a0fc:	3004      	addcc	r0, #4
 800a0fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a102:	bf3c      	itt	cc
 800a104:	009b      	lslcc	r3, r3, #2
 800a106:	3002      	addcc	r0, #2
 800a108:	2b00      	cmp	r3, #0
 800a10a:	db05      	blt.n	800a118 <__hi0bits+0x3c>
 800a10c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a110:	f100 0001 	add.w	r0, r0, #1
 800a114:	bf08      	it	eq
 800a116:	2020      	moveq	r0, #32
 800a118:	4770      	bx	lr

0800a11a <__lo0bits>:
 800a11a:	6803      	ldr	r3, [r0, #0]
 800a11c:	4602      	mov	r2, r0
 800a11e:	f013 0007 	ands.w	r0, r3, #7
 800a122:	d00b      	beq.n	800a13c <__lo0bits+0x22>
 800a124:	07d9      	lsls	r1, r3, #31
 800a126:	d421      	bmi.n	800a16c <__lo0bits+0x52>
 800a128:	0798      	lsls	r0, r3, #30
 800a12a:	bf49      	itett	mi
 800a12c:	085b      	lsrmi	r3, r3, #1
 800a12e:	089b      	lsrpl	r3, r3, #2
 800a130:	2001      	movmi	r0, #1
 800a132:	6013      	strmi	r3, [r2, #0]
 800a134:	bf5c      	itt	pl
 800a136:	6013      	strpl	r3, [r2, #0]
 800a138:	2002      	movpl	r0, #2
 800a13a:	4770      	bx	lr
 800a13c:	b299      	uxth	r1, r3
 800a13e:	b909      	cbnz	r1, 800a144 <__lo0bits+0x2a>
 800a140:	0c1b      	lsrs	r3, r3, #16
 800a142:	2010      	movs	r0, #16
 800a144:	b2d9      	uxtb	r1, r3
 800a146:	b909      	cbnz	r1, 800a14c <__lo0bits+0x32>
 800a148:	3008      	adds	r0, #8
 800a14a:	0a1b      	lsrs	r3, r3, #8
 800a14c:	0719      	lsls	r1, r3, #28
 800a14e:	bf04      	itt	eq
 800a150:	091b      	lsreq	r3, r3, #4
 800a152:	3004      	addeq	r0, #4
 800a154:	0799      	lsls	r1, r3, #30
 800a156:	bf04      	itt	eq
 800a158:	089b      	lsreq	r3, r3, #2
 800a15a:	3002      	addeq	r0, #2
 800a15c:	07d9      	lsls	r1, r3, #31
 800a15e:	d403      	bmi.n	800a168 <__lo0bits+0x4e>
 800a160:	085b      	lsrs	r3, r3, #1
 800a162:	f100 0001 	add.w	r0, r0, #1
 800a166:	d003      	beq.n	800a170 <__lo0bits+0x56>
 800a168:	6013      	str	r3, [r2, #0]
 800a16a:	4770      	bx	lr
 800a16c:	2000      	movs	r0, #0
 800a16e:	4770      	bx	lr
 800a170:	2020      	movs	r0, #32
 800a172:	4770      	bx	lr

0800a174 <__i2b>:
 800a174:	b510      	push	{r4, lr}
 800a176:	460c      	mov	r4, r1
 800a178:	2101      	movs	r1, #1
 800a17a:	f7ff febd 	bl	8009ef8 <_Balloc>
 800a17e:	4602      	mov	r2, r0
 800a180:	b928      	cbnz	r0, 800a18e <__i2b+0x1a>
 800a182:	4b05      	ldr	r3, [pc, #20]	@ (800a198 <__i2b+0x24>)
 800a184:	4805      	ldr	r0, [pc, #20]	@ (800a19c <__i2b+0x28>)
 800a186:	f240 1145 	movw	r1, #325	@ 0x145
 800a18a:	f7fe ff49 	bl	8009020 <__assert_func>
 800a18e:	2301      	movs	r3, #1
 800a190:	6144      	str	r4, [r0, #20]
 800a192:	6103      	str	r3, [r0, #16]
 800a194:	bd10      	pop	{r4, pc}
 800a196:	bf00      	nop
 800a198:	0800cf83 	.word	0x0800cf83
 800a19c:	0800cf94 	.word	0x0800cf94

0800a1a0 <__multiply>:
 800a1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1a4:	4614      	mov	r4, r2
 800a1a6:	690a      	ldr	r2, [r1, #16]
 800a1a8:	6923      	ldr	r3, [r4, #16]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	bfa8      	it	ge
 800a1ae:	4623      	movge	r3, r4
 800a1b0:	460f      	mov	r7, r1
 800a1b2:	bfa4      	itt	ge
 800a1b4:	460c      	movge	r4, r1
 800a1b6:	461f      	movge	r7, r3
 800a1b8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a1bc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a1c0:	68a3      	ldr	r3, [r4, #8]
 800a1c2:	6861      	ldr	r1, [r4, #4]
 800a1c4:	eb0a 0609 	add.w	r6, sl, r9
 800a1c8:	42b3      	cmp	r3, r6
 800a1ca:	b085      	sub	sp, #20
 800a1cc:	bfb8      	it	lt
 800a1ce:	3101      	addlt	r1, #1
 800a1d0:	f7ff fe92 	bl	8009ef8 <_Balloc>
 800a1d4:	b930      	cbnz	r0, 800a1e4 <__multiply+0x44>
 800a1d6:	4602      	mov	r2, r0
 800a1d8:	4b44      	ldr	r3, [pc, #272]	@ (800a2ec <__multiply+0x14c>)
 800a1da:	4845      	ldr	r0, [pc, #276]	@ (800a2f0 <__multiply+0x150>)
 800a1dc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a1e0:	f7fe ff1e 	bl	8009020 <__assert_func>
 800a1e4:	f100 0514 	add.w	r5, r0, #20
 800a1e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a1ec:	462b      	mov	r3, r5
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	4543      	cmp	r3, r8
 800a1f2:	d321      	bcc.n	800a238 <__multiply+0x98>
 800a1f4:	f107 0114 	add.w	r1, r7, #20
 800a1f8:	f104 0214 	add.w	r2, r4, #20
 800a1fc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a200:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a204:	9302      	str	r3, [sp, #8]
 800a206:	1b13      	subs	r3, r2, r4
 800a208:	3b15      	subs	r3, #21
 800a20a:	f023 0303 	bic.w	r3, r3, #3
 800a20e:	3304      	adds	r3, #4
 800a210:	f104 0715 	add.w	r7, r4, #21
 800a214:	42ba      	cmp	r2, r7
 800a216:	bf38      	it	cc
 800a218:	2304      	movcc	r3, #4
 800a21a:	9301      	str	r3, [sp, #4]
 800a21c:	9b02      	ldr	r3, [sp, #8]
 800a21e:	9103      	str	r1, [sp, #12]
 800a220:	428b      	cmp	r3, r1
 800a222:	d80c      	bhi.n	800a23e <__multiply+0x9e>
 800a224:	2e00      	cmp	r6, #0
 800a226:	dd03      	ble.n	800a230 <__multiply+0x90>
 800a228:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d05b      	beq.n	800a2e8 <__multiply+0x148>
 800a230:	6106      	str	r6, [r0, #16]
 800a232:	b005      	add	sp, #20
 800a234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a238:	f843 2b04 	str.w	r2, [r3], #4
 800a23c:	e7d8      	b.n	800a1f0 <__multiply+0x50>
 800a23e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a242:	f1ba 0f00 	cmp.w	sl, #0
 800a246:	d024      	beq.n	800a292 <__multiply+0xf2>
 800a248:	f104 0e14 	add.w	lr, r4, #20
 800a24c:	46a9      	mov	r9, r5
 800a24e:	f04f 0c00 	mov.w	ip, #0
 800a252:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a256:	f8d9 3000 	ldr.w	r3, [r9]
 800a25a:	fa1f fb87 	uxth.w	fp, r7
 800a25e:	b29b      	uxth	r3, r3
 800a260:	fb0a 330b 	mla	r3, sl, fp, r3
 800a264:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a268:	f8d9 7000 	ldr.w	r7, [r9]
 800a26c:	4463      	add	r3, ip
 800a26e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a272:	fb0a c70b 	mla	r7, sl, fp, ip
 800a276:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a27a:	b29b      	uxth	r3, r3
 800a27c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a280:	4572      	cmp	r2, lr
 800a282:	f849 3b04 	str.w	r3, [r9], #4
 800a286:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a28a:	d8e2      	bhi.n	800a252 <__multiply+0xb2>
 800a28c:	9b01      	ldr	r3, [sp, #4]
 800a28e:	f845 c003 	str.w	ip, [r5, r3]
 800a292:	9b03      	ldr	r3, [sp, #12]
 800a294:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a298:	3104      	adds	r1, #4
 800a29a:	f1b9 0f00 	cmp.w	r9, #0
 800a29e:	d021      	beq.n	800a2e4 <__multiply+0x144>
 800a2a0:	682b      	ldr	r3, [r5, #0]
 800a2a2:	f104 0c14 	add.w	ip, r4, #20
 800a2a6:	46ae      	mov	lr, r5
 800a2a8:	f04f 0a00 	mov.w	sl, #0
 800a2ac:	f8bc b000 	ldrh.w	fp, [ip]
 800a2b0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a2b4:	fb09 770b 	mla	r7, r9, fp, r7
 800a2b8:	4457      	add	r7, sl
 800a2ba:	b29b      	uxth	r3, r3
 800a2bc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a2c0:	f84e 3b04 	str.w	r3, [lr], #4
 800a2c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a2c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a2cc:	f8be 3000 	ldrh.w	r3, [lr]
 800a2d0:	fb09 330a 	mla	r3, r9, sl, r3
 800a2d4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a2d8:	4562      	cmp	r2, ip
 800a2da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a2de:	d8e5      	bhi.n	800a2ac <__multiply+0x10c>
 800a2e0:	9f01      	ldr	r7, [sp, #4]
 800a2e2:	51eb      	str	r3, [r5, r7]
 800a2e4:	3504      	adds	r5, #4
 800a2e6:	e799      	b.n	800a21c <__multiply+0x7c>
 800a2e8:	3e01      	subs	r6, #1
 800a2ea:	e79b      	b.n	800a224 <__multiply+0x84>
 800a2ec:	0800cf83 	.word	0x0800cf83
 800a2f0:	0800cf94 	.word	0x0800cf94

0800a2f4 <__pow5mult>:
 800a2f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2f8:	4615      	mov	r5, r2
 800a2fa:	f012 0203 	ands.w	r2, r2, #3
 800a2fe:	4607      	mov	r7, r0
 800a300:	460e      	mov	r6, r1
 800a302:	d007      	beq.n	800a314 <__pow5mult+0x20>
 800a304:	4c25      	ldr	r4, [pc, #148]	@ (800a39c <__pow5mult+0xa8>)
 800a306:	3a01      	subs	r2, #1
 800a308:	2300      	movs	r3, #0
 800a30a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a30e:	f7ff fe55 	bl	8009fbc <__multadd>
 800a312:	4606      	mov	r6, r0
 800a314:	10ad      	asrs	r5, r5, #2
 800a316:	d03d      	beq.n	800a394 <__pow5mult+0xa0>
 800a318:	69fc      	ldr	r4, [r7, #28]
 800a31a:	b97c      	cbnz	r4, 800a33c <__pow5mult+0x48>
 800a31c:	2010      	movs	r0, #16
 800a31e:	f7ff fd35 	bl	8009d8c <malloc>
 800a322:	4602      	mov	r2, r0
 800a324:	61f8      	str	r0, [r7, #28]
 800a326:	b928      	cbnz	r0, 800a334 <__pow5mult+0x40>
 800a328:	4b1d      	ldr	r3, [pc, #116]	@ (800a3a0 <__pow5mult+0xac>)
 800a32a:	481e      	ldr	r0, [pc, #120]	@ (800a3a4 <__pow5mult+0xb0>)
 800a32c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a330:	f7fe fe76 	bl	8009020 <__assert_func>
 800a334:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a338:	6004      	str	r4, [r0, #0]
 800a33a:	60c4      	str	r4, [r0, #12]
 800a33c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a340:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a344:	b94c      	cbnz	r4, 800a35a <__pow5mult+0x66>
 800a346:	f240 2171 	movw	r1, #625	@ 0x271
 800a34a:	4638      	mov	r0, r7
 800a34c:	f7ff ff12 	bl	800a174 <__i2b>
 800a350:	2300      	movs	r3, #0
 800a352:	f8c8 0008 	str.w	r0, [r8, #8]
 800a356:	4604      	mov	r4, r0
 800a358:	6003      	str	r3, [r0, #0]
 800a35a:	f04f 0900 	mov.w	r9, #0
 800a35e:	07eb      	lsls	r3, r5, #31
 800a360:	d50a      	bpl.n	800a378 <__pow5mult+0x84>
 800a362:	4631      	mov	r1, r6
 800a364:	4622      	mov	r2, r4
 800a366:	4638      	mov	r0, r7
 800a368:	f7ff ff1a 	bl	800a1a0 <__multiply>
 800a36c:	4631      	mov	r1, r6
 800a36e:	4680      	mov	r8, r0
 800a370:	4638      	mov	r0, r7
 800a372:	f7ff fe01 	bl	8009f78 <_Bfree>
 800a376:	4646      	mov	r6, r8
 800a378:	106d      	asrs	r5, r5, #1
 800a37a:	d00b      	beq.n	800a394 <__pow5mult+0xa0>
 800a37c:	6820      	ldr	r0, [r4, #0]
 800a37e:	b938      	cbnz	r0, 800a390 <__pow5mult+0x9c>
 800a380:	4622      	mov	r2, r4
 800a382:	4621      	mov	r1, r4
 800a384:	4638      	mov	r0, r7
 800a386:	f7ff ff0b 	bl	800a1a0 <__multiply>
 800a38a:	6020      	str	r0, [r4, #0]
 800a38c:	f8c0 9000 	str.w	r9, [r0]
 800a390:	4604      	mov	r4, r0
 800a392:	e7e4      	b.n	800a35e <__pow5mult+0x6a>
 800a394:	4630      	mov	r0, r6
 800a396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a39a:	bf00      	nop
 800a39c:	0800cff0 	.word	0x0800cff0
 800a3a0:	0800ce71 	.word	0x0800ce71
 800a3a4:	0800cf94 	.word	0x0800cf94

0800a3a8 <__lshift>:
 800a3a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3ac:	460c      	mov	r4, r1
 800a3ae:	6849      	ldr	r1, [r1, #4]
 800a3b0:	6923      	ldr	r3, [r4, #16]
 800a3b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a3b6:	68a3      	ldr	r3, [r4, #8]
 800a3b8:	4607      	mov	r7, r0
 800a3ba:	4691      	mov	r9, r2
 800a3bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a3c0:	f108 0601 	add.w	r6, r8, #1
 800a3c4:	42b3      	cmp	r3, r6
 800a3c6:	db0b      	blt.n	800a3e0 <__lshift+0x38>
 800a3c8:	4638      	mov	r0, r7
 800a3ca:	f7ff fd95 	bl	8009ef8 <_Balloc>
 800a3ce:	4605      	mov	r5, r0
 800a3d0:	b948      	cbnz	r0, 800a3e6 <__lshift+0x3e>
 800a3d2:	4602      	mov	r2, r0
 800a3d4:	4b28      	ldr	r3, [pc, #160]	@ (800a478 <__lshift+0xd0>)
 800a3d6:	4829      	ldr	r0, [pc, #164]	@ (800a47c <__lshift+0xd4>)
 800a3d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a3dc:	f7fe fe20 	bl	8009020 <__assert_func>
 800a3e0:	3101      	adds	r1, #1
 800a3e2:	005b      	lsls	r3, r3, #1
 800a3e4:	e7ee      	b.n	800a3c4 <__lshift+0x1c>
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	f100 0114 	add.w	r1, r0, #20
 800a3ec:	f100 0210 	add.w	r2, r0, #16
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	4553      	cmp	r3, sl
 800a3f4:	db33      	blt.n	800a45e <__lshift+0xb6>
 800a3f6:	6920      	ldr	r0, [r4, #16]
 800a3f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a3fc:	f104 0314 	add.w	r3, r4, #20
 800a400:	f019 091f 	ands.w	r9, r9, #31
 800a404:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a408:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a40c:	d02b      	beq.n	800a466 <__lshift+0xbe>
 800a40e:	f1c9 0e20 	rsb	lr, r9, #32
 800a412:	468a      	mov	sl, r1
 800a414:	2200      	movs	r2, #0
 800a416:	6818      	ldr	r0, [r3, #0]
 800a418:	fa00 f009 	lsl.w	r0, r0, r9
 800a41c:	4310      	orrs	r0, r2
 800a41e:	f84a 0b04 	str.w	r0, [sl], #4
 800a422:	f853 2b04 	ldr.w	r2, [r3], #4
 800a426:	459c      	cmp	ip, r3
 800a428:	fa22 f20e 	lsr.w	r2, r2, lr
 800a42c:	d8f3      	bhi.n	800a416 <__lshift+0x6e>
 800a42e:	ebac 0304 	sub.w	r3, ip, r4
 800a432:	3b15      	subs	r3, #21
 800a434:	f023 0303 	bic.w	r3, r3, #3
 800a438:	3304      	adds	r3, #4
 800a43a:	f104 0015 	add.w	r0, r4, #21
 800a43e:	4584      	cmp	ip, r0
 800a440:	bf38      	it	cc
 800a442:	2304      	movcc	r3, #4
 800a444:	50ca      	str	r2, [r1, r3]
 800a446:	b10a      	cbz	r2, 800a44c <__lshift+0xa4>
 800a448:	f108 0602 	add.w	r6, r8, #2
 800a44c:	3e01      	subs	r6, #1
 800a44e:	4638      	mov	r0, r7
 800a450:	612e      	str	r6, [r5, #16]
 800a452:	4621      	mov	r1, r4
 800a454:	f7ff fd90 	bl	8009f78 <_Bfree>
 800a458:	4628      	mov	r0, r5
 800a45a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a45e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a462:	3301      	adds	r3, #1
 800a464:	e7c5      	b.n	800a3f2 <__lshift+0x4a>
 800a466:	3904      	subs	r1, #4
 800a468:	f853 2b04 	ldr.w	r2, [r3], #4
 800a46c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a470:	459c      	cmp	ip, r3
 800a472:	d8f9      	bhi.n	800a468 <__lshift+0xc0>
 800a474:	e7ea      	b.n	800a44c <__lshift+0xa4>
 800a476:	bf00      	nop
 800a478:	0800cf83 	.word	0x0800cf83
 800a47c:	0800cf94 	.word	0x0800cf94

0800a480 <__mcmp>:
 800a480:	690a      	ldr	r2, [r1, #16]
 800a482:	4603      	mov	r3, r0
 800a484:	6900      	ldr	r0, [r0, #16]
 800a486:	1a80      	subs	r0, r0, r2
 800a488:	b530      	push	{r4, r5, lr}
 800a48a:	d10e      	bne.n	800a4aa <__mcmp+0x2a>
 800a48c:	3314      	adds	r3, #20
 800a48e:	3114      	adds	r1, #20
 800a490:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a494:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a498:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a49c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a4a0:	4295      	cmp	r5, r2
 800a4a2:	d003      	beq.n	800a4ac <__mcmp+0x2c>
 800a4a4:	d205      	bcs.n	800a4b2 <__mcmp+0x32>
 800a4a6:	f04f 30ff 	mov.w	r0, #4294967295
 800a4aa:	bd30      	pop	{r4, r5, pc}
 800a4ac:	42a3      	cmp	r3, r4
 800a4ae:	d3f3      	bcc.n	800a498 <__mcmp+0x18>
 800a4b0:	e7fb      	b.n	800a4aa <__mcmp+0x2a>
 800a4b2:	2001      	movs	r0, #1
 800a4b4:	e7f9      	b.n	800a4aa <__mcmp+0x2a>
	...

0800a4b8 <__mdiff>:
 800a4b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4bc:	4689      	mov	r9, r1
 800a4be:	4606      	mov	r6, r0
 800a4c0:	4611      	mov	r1, r2
 800a4c2:	4648      	mov	r0, r9
 800a4c4:	4614      	mov	r4, r2
 800a4c6:	f7ff ffdb 	bl	800a480 <__mcmp>
 800a4ca:	1e05      	subs	r5, r0, #0
 800a4cc:	d112      	bne.n	800a4f4 <__mdiff+0x3c>
 800a4ce:	4629      	mov	r1, r5
 800a4d0:	4630      	mov	r0, r6
 800a4d2:	f7ff fd11 	bl	8009ef8 <_Balloc>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	b928      	cbnz	r0, 800a4e6 <__mdiff+0x2e>
 800a4da:	4b3f      	ldr	r3, [pc, #252]	@ (800a5d8 <__mdiff+0x120>)
 800a4dc:	f240 2137 	movw	r1, #567	@ 0x237
 800a4e0:	483e      	ldr	r0, [pc, #248]	@ (800a5dc <__mdiff+0x124>)
 800a4e2:	f7fe fd9d 	bl	8009020 <__assert_func>
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a4ec:	4610      	mov	r0, r2
 800a4ee:	b003      	add	sp, #12
 800a4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f4:	bfbc      	itt	lt
 800a4f6:	464b      	movlt	r3, r9
 800a4f8:	46a1      	movlt	r9, r4
 800a4fa:	4630      	mov	r0, r6
 800a4fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a500:	bfba      	itte	lt
 800a502:	461c      	movlt	r4, r3
 800a504:	2501      	movlt	r5, #1
 800a506:	2500      	movge	r5, #0
 800a508:	f7ff fcf6 	bl	8009ef8 <_Balloc>
 800a50c:	4602      	mov	r2, r0
 800a50e:	b918      	cbnz	r0, 800a518 <__mdiff+0x60>
 800a510:	4b31      	ldr	r3, [pc, #196]	@ (800a5d8 <__mdiff+0x120>)
 800a512:	f240 2145 	movw	r1, #581	@ 0x245
 800a516:	e7e3      	b.n	800a4e0 <__mdiff+0x28>
 800a518:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a51c:	6926      	ldr	r6, [r4, #16]
 800a51e:	60c5      	str	r5, [r0, #12]
 800a520:	f109 0310 	add.w	r3, r9, #16
 800a524:	f109 0514 	add.w	r5, r9, #20
 800a528:	f104 0e14 	add.w	lr, r4, #20
 800a52c:	f100 0b14 	add.w	fp, r0, #20
 800a530:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a534:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a538:	9301      	str	r3, [sp, #4]
 800a53a:	46d9      	mov	r9, fp
 800a53c:	f04f 0c00 	mov.w	ip, #0
 800a540:	9b01      	ldr	r3, [sp, #4]
 800a542:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a546:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a54a:	9301      	str	r3, [sp, #4]
 800a54c:	fa1f f38a 	uxth.w	r3, sl
 800a550:	4619      	mov	r1, r3
 800a552:	b283      	uxth	r3, r0
 800a554:	1acb      	subs	r3, r1, r3
 800a556:	0c00      	lsrs	r0, r0, #16
 800a558:	4463      	add	r3, ip
 800a55a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a55e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a562:	b29b      	uxth	r3, r3
 800a564:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a568:	4576      	cmp	r6, lr
 800a56a:	f849 3b04 	str.w	r3, [r9], #4
 800a56e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a572:	d8e5      	bhi.n	800a540 <__mdiff+0x88>
 800a574:	1b33      	subs	r3, r6, r4
 800a576:	3b15      	subs	r3, #21
 800a578:	f023 0303 	bic.w	r3, r3, #3
 800a57c:	3415      	adds	r4, #21
 800a57e:	3304      	adds	r3, #4
 800a580:	42a6      	cmp	r6, r4
 800a582:	bf38      	it	cc
 800a584:	2304      	movcc	r3, #4
 800a586:	441d      	add	r5, r3
 800a588:	445b      	add	r3, fp
 800a58a:	461e      	mov	r6, r3
 800a58c:	462c      	mov	r4, r5
 800a58e:	4544      	cmp	r4, r8
 800a590:	d30e      	bcc.n	800a5b0 <__mdiff+0xf8>
 800a592:	f108 0103 	add.w	r1, r8, #3
 800a596:	1b49      	subs	r1, r1, r5
 800a598:	f021 0103 	bic.w	r1, r1, #3
 800a59c:	3d03      	subs	r5, #3
 800a59e:	45a8      	cmp	r8, r5
 800a5a0:	bf38      	it	cc
 800a5a2:	2100      	movcc	r1, #0
 800a5a4:	440b      	add	r3, r1
 800a5a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a5aa:	b191      	cbz	r1, 800a5d2 <__mdiff+0x11a>
 800a5ac:	6117      	str	r7, [r2, #16]
 800a5ae:	e79d      	b.n	800a4ec <__mdiff+0x34>
 800a5b0:	f854 1b04 	ldr.w	r1, [r4], #4
 800a5b4:	46e6      	mov	lr, ip
 800a5b6:	0c08      	lsrs	r0, r1, #16
 800a5b8:	fa1c fc81 	uxtah	ip, ip, r1
 800a5bc:	4471      	add	r1, lr
 800a5be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a5c2:	b289      	uxth	r1, r1
 800a5c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a5c8:	f846 1b04 	str.w	r1, [r6], #4
 800a5cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a5d0:	e7dd      	b.n	800a58e <__mdiff+0xd6>
 800a5d2:	3f01      	subs	r7, #1
 800a5d4:	e7e7      	b.n	800a5a6 <__mdiff+0xee>
 800a5d6:	bf00      	nop
 800a5d8:	0800cf83 	.word	0x0800cf83
 800a5dc:	0800cf94 	.word	0x0800cf94

0800a5e0 <__ulp>:
 800a5e0:	b082      	sub	sp, #8
 800a5e2:	ed8d 0b00 	vstr	d0, [sp]
 800a5e6:	9a01      	ldr	r2, [sp, #4]
 800a5e8:	4b0f      	ldr	r3, [pc, #60]	@ (800a628 <__ulp+0x48>)
 800a5ea:	4013      	ands	r3, r2
 800a5ec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	dc08      	bgt.n	800a606 <__ulp+0x26>
 800a5f4:	425b      	negs	r3, r3
 800a5f6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a5fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a5fe:	da04      	bge.n	800a60a <__ulp+0x2a>
 800a600:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a604:	4113      	asrs	r3, r2
 800a606:	2200      	movs	r2, #0
 800a608:	e008      	b.n	800a61c <__ulp+0x3c>
 800a60a:	f1a2 0314 	sub.w	r3, r2, #20
 800a60e:	2b1e      	cmp	r3, #30
 800a610:	bfda      	itte	le
 800a612:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a616:	40da      	lsrle	r2, r3
 800a618:	2201      	movgt	r2, #1
 800a61a:	2300      	movs	r3, #0
 800a61c:	4619      	mov	r1, r3
 800a61e:	4610      	mov	r0, r2
 800a620:	ec41 0b10 	vmov	d0, r0, r1
 800a624:	b002      	add	sp, #8
 800a626:	4770      	bx	lr
 800a628:	7ff00000 	.word	0x7ff00000

0800a62c <__b2d>:
 800a62c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a630:	6906      	ldr	r6, [r0, #16]
 800a632:	f100 0814 	add.w	r8, r0, #20
 800a636:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a63a:	1f37      	subs	r7, r6, #4
 800a63c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a640:	4610      	mov	r0, r2
 800a642:	f7ff fd4b 	bl	800a0dc <__hi0bits>
 800a646:	f1c0 0320 	rsb	r3, r0, #32
 800a64a:	280a      	cmp	r0, #10
 800a64c:	600b      	str	r3, [r1, #0]
 800a64e:	491b      	ldr	r1, [pc, #108]	@ (800a6bc <__b2d+0x90>)
 800a650:	dc15      	bgt.n	800a67e <__b2d+0x52>
 800a652:	f1c0 0c0b 	rsb	ip, r0, #11
 800a656:	fa22 f30c 	lsr.w	r3, r2, ip
 800a65a:	45b8      	cmp	r8, r7
 800a65c:	ea43 0501 	orr.w	r5, r3, r1
 800a660:	bf34      	ite	cc
 800a662:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a666:	2300      	movcs	r3, #0
 800a668:	3015      	adds	r0, #21
 800a66a:	fa02 f000 	lsl.w	r0, r2, r0
 800a66e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a672:	4303      	orrs	r3, r0
 800a674:	461c      	mov	r4, r3
 800a676:	ec45 4b10 	vmov	d0, r4, r5
 800a67a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a67e:	45b8      	cmp	r8, r7
 800a680:	bf3a      	itte	cc
 800a682:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a686:	f1a6 0708 	subcc.w	r7, r6, #8
 800a68a:	2300      	movcs	r3, #0
 800a68c:	380b      	subs	r0, #11
 800a68e:	d012      	beq.n	800a6b6 <__b2d+0x8a>
 800a690:	f1c0 0120 	rsb	r1, r0, #32
 800a694:	fa23 f401 	lsr.w	r4, r3, r1
 800a698:	4082      	lsls	r2, r0
 800a69a:	4322      	orrs	r2, r4
 800a69c:	4547      	cmp	r7, r8
 800a69e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a6a2:	bf8c      	ite	hi
 800a6a4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a6a8:	2200      	movls	r2, #0
 800a6aa:	4083      	lsls	r3, r0
 800a6ac:	40ca      	lsrs	r2, r1
 800a6ae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a6b2:	4313      	orrs	r3, r2
 800a6b4:	e7de      	b.n	800a674 <__b2d+0x48>
 800a6b6:	ea42 0501 	orr.w	r5, r2, r1
 800a6ba:	e7db      	b.n	800a674 <__b2d+0x48>
 800a6bc:	3ff00000 	.word	0x3ff00000

0800a6c0 <__d2b>:
 800a6c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a6c4:	460f      	mov	r7, r1
 800a6c6:	2101      	movs	r1, #1
 800a6c8:	ec59 8b10 	vmov	r8, r9, d0
 800a6cc:	4616      	mov	r6, r2
 800a6ce:	f7ff fc13 	bl	8009ef8 <_Balloc>
 800a6d2:	4604      	mov	r4, r0
 800a6d4:	b930      	cbnz	r0, 800a6e4 <__d2b+0x24>
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	4b23      	ldr	r3, [pc, #140]	@ (800a768 <__d2b+0xa8>)
 800a6da:	4824      	ldr	r0, [pc, #144]	@ (800a76c <__d2b+0xac>)
 800a6dc:	f240 310f 	movw	r1, #783	@ 0x30f
 800a6e0:	f7fe fc9e 	bl	8009020 <__assert_func>
 800a6e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a6e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a6ec:	b10d      	cbz	r5, 800a6f2 <__d2b+0x32>
 800a6ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a6f2:	9301      	str	r3, [sp, #4]
 800a6f4:	f1b8 0300 	subs.w	r3, r8, #0
 800a6f8:	d023      	beq.n	800a742 <__d2b+0x82>
 800a6fa:	4668      	mov	r0, sp
 800a6fc:	9300      	str	r3, [sp, #0]
 800a6fe:	f7ff fd0c 	bl	800a11a <__lo0bits>
 800a702:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a706:	b1d0      	cbz	r0, 800a73e <__d2b+0x7e>
 800a708:	f1c0 0320 	rsb	r3, r0, #32
 800a70c:	fa02 f303 	lsl.w	r3, r2, r3
 800a710:	430b      	orrs	r3, r1
 800a712:	40c2      	lsrs	r2, r0
 800a714:	6163      	str	r3, [r4, #20]
 800a716:	9201      	str	r2, [sp, #4]
 800a718:	9b01      	ldr	r3, [sp, #4]
 800a71a:	61a3      	str	r3, [r4, #24]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	bf0c      	ite	eq
 800a720:	2201      	moveq	r2, #1
 800a722:	2202      	movne	r2, #2
 800a724:	6122      	str	r2, [r4, #16]
 800a726:	b1a5      	cbz	r5, 800a752 <__d2b+0x92>
 800a728:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a72c:	4405      	add	r5, r0
 800a72e:	603d      	str	r5, [r7, #0]
 800a730:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a734:	6030      	str	r0, [r6, #0]
 800a736:	4620      	mov	r0, r4
 800a738:	b003      	add	sp, #12
 800a73a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a73e:	6161      	str	r1, [r4, #20]
 800a740:	e7ea      	b.n	800a718 <__d2b+0x58>
 800a742:	a801      	add	r0, sp, #4
 800a744:	f7ff fce9 	bl	800a11a <__lo0bits>
 800a748:	9b01      	ldr	r3, [sp, #4]
 800a74a:	6163      	str	r3, [r4, #20]
 800a74c:	3020      	adds	r0, #32
 800a74e:	2201      	movs	r2, #1
 800a750:	e7e8      	b.n	800a724 <__d2b+0x64>
 800a752:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a756:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a75a:	6038      	str	r0, [r7, #0]
 800a75c:	6918      	ldr	r0, [r3, #16]
 800a75e:	f7ff fcbd 	bl	800a0dc <__hi0bits>
 800a762:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a766:	e7e5      	b.n	800a734 <__d2b+0x74>
 800a768:	0800cf83 	.word	0x0800cf83
 800a76c:	0800cf94 	.word	0x0800cf94

0800a770 <__ratio>:
 800a770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a774:	b085      	sub	sp, #20
 800a776:	e9cd 1000 	strd	r1, r0, [sp]
 800a77a:	a902      	add	r1, sp, #8
 800a77c:	f7ff ff56 	bl	800a62c <__b2d>
 800a780:	9800      	ldr	r0, [sp, #0]
 800a782:	a903      	add	r1, sp, #12
 800a784:	ec55 4b10 	vmov	r4, r5, d0
 800a788:	f7ff ff50 	bl	800a62c <__b2d>
 800a78c:	9b01      	ldr	r3, [sp, #4]
 800a78e:	6919      	ldr	r1, [r3, #16]
 800a790:	9b00      	ldr	r3, [sp, #0]
 800a792:	691b      	ldr	r3, [r3, #16]
 800a794:	1ac9      	subs	r1, r1, r3
 800a796:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a79a:	1a9b      	subs	r3, r3, r2
 800a79c:	ec5b ab10 	vmov	sl, fp, d0
 800a7a0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	bfce      	itee	gt
 800a7a8:	462a      	movgt	r2, r5
 800a7aa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a7ae:	465a      	movle	r2, fp
 800a7b0:	462f      	mov	r7, r5
 800a7b2:	46d9      	mov	r9, fp
 800a7b4:	bfcc      	ite	gt
 800a7b6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a7ba:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a7be:	464b      	mov	r3, r9
 800a7c0:	4652      	mov	r2, sl
 800a7c2:	4620      	mov	r0, r4
 800a7c4:	4639      	mov	r1, r7
 800a7c6:	f7f6 f841 	bl	800084c <__aeabi_ddiv>
 800a7ca:	ec41 0b10 	vmov	d0, r0, r1
 800a7ce:	b005      	add	sp, #20
 800a7d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a7d4 <__copybits>:
 800a7d4:	3901      	subs	r1, #1
 800a7d6:	b570      	push	{r4, r5, r6, lr}
 800a7d8:	1149      	asrs	r1, r1, #5
 800a7da:	6914      	ldr	r4, [r2, #16]
 800a7dc:	3101      	adds	r1, #1
 800a7de:	f102 0314 	add.w	r3, r2, #20
 800a7e2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a7e6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a7ea:	1f05      	subs	r5, r0, #4
 800a7ec:	42a3      	cmp	r3, r4
 800a7ee:	d30c      	bcc.n	800a80a <__copybits+0x36>
 800a7f0:	1aa3      	subs	r3, r4, r2
 800a7f2:	3b11      	subs	r3, #17
 800a7f4:	f023 0303 	bic.w	r3, r3, #3
 800a7f8:	3211      	adds	r2, #17
 800a7fa:	42a2      	cmp	r2, r4
 800a7fc:	bf88      	it	hi
 800a7fe:	2300      	movhi	r3, #0
 800a800:	4418      	add	r0, r3
 800a802:	2300      	movs	r3, #0
 800a804:	4288      	cmp	r0, r1
 800a806:	d305      	bcc.n	800a814 <__copybits+0x40>
 800a808:	bd70      	pop	{r4, r5, r6, pc}
 800a80a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a80e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a812:	e7eb      	b.n	800a7ec <__copybits+0x18>
 800a814:	f840 3b04 	str.w	r3, [r0], #4
 800a818:	e7f4      	b.n	800a804 <__copybits+0x30>

0800a81a <__any_on>:
 800a81a:	f100 0214 	add.w	r2, r0, #20
 800a81e:	6900      	ldr	r0, [r0, #16]
 800a820:	114b      	asrs	r3, r1, #5
 800a822:	4298      	cmp	r0, r3
 800a824:	b510      	push	{r4, lr}
 800a826:	db11      	blt.n	800a84c <__any_on+0x32>
 800a828:	dd0a      	ble.n	800a840 <__any_on+0x26>
 800a82a:	f011 011f 	ands.w	r1, r1, #31
 800a82e:	d007      	beq.n	800a840 <__any_on+0x26>
 800a830:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a834:	fa24 f001 	lsr.w	r0, r4, r1
 800a838:	fa00 f101 	lsl.w	r1, r0, r1
 800a83c:	428c      	cmp	r4, r1
 800a83e:	d10b      	bne.n	800a858 <__any_on+0x3e>
 800a840:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a844:	4293      	cmp	r3, r2
 800a846:	d803      	bhi.n	800a850 <__any_on+0x36>
 800a848:	2000      	movs	r0, #0
 800a84a:	bd10      	pop	{r4, pc}
 800a84c:	4603      	mov	r3, r0
 800a84e:	e7f7      	b.n	800a840 <__any_on+0x26>
 800a850:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a854:	2900      	cmp	r1, #0
 800a856:	d0f5      	beq.n	800a844 <__any_on+0x2a>
 800a858:	2001      	movs	r0, #1
 800a85a:	e7f6      	b.n	800a84a <__any_on+0x30>

0800a85c <sulp>:
 800a85c:	b570      	push	{r4, r5, r6, lr}
 800a85e:	4604      	mov	r4, r0
 800a860:	460d      	mov	r5, r1
 800a862:	ec45 4b10 	vmov	d0, r4, r5
 800a866:	4616      	mov	r6, r2
 800a868:	f7ff feba 	bl	800a5e0 <__ulp>
 800a86c:	ec51 0b10 	vmov	r0, r1, d0
 800a870:	b17e      	cbz	r6, 800a892 <sulp+0x36>
 800a872:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a876:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	dd09      	ble.n	800a892 <sulp+0x36>
 800a87e:	051b      	lsls	r3, r3, #20
 800a880:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a884:	2400      	movs	r4, #0
 800a886:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a88a:	4622      	mov	r2, r4
 800a88c:	462b      	mov	r3, r5
 800a88e:	f7f5 feb3 	bl	80005f8 <__aeabi_dmul>
 800a892:	ec41 0b10 	vmov	d0, r0, r1
 800a896:	bd70      	pop	{r4, r5, r6, pc}

0800a898 <_strtod_l>:
 800a898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a89c:	b09f      	sub	sp, #124	@ 0x7c
 800a89e:	460c      	mov	r4, r1
 800a8a0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	921a      	str	r2, [sp, #104]	@ 0x68
 800a8a6:	9005      	str	r0, [sp, #20]
 800a8a8:	f04f 0a00 	mov.w	sl, #0
 800a8ac:	f04f 0b00 	mov.w	fp, #0
 800a8b0:	460a      	mov	r2, r1
 800a8b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a8b4:	7811      	ldrb	r1, [r2, #0]
 800a8b6:	292b      	cmp	r1, #43	@ 0x2b
 800a8b8:	d04a      	beq.n	800a950 <_strtod_l+0xb8>
 800a8ba:	d838      	bhi.n	800a92e <_strtod_l+0x96>
 800a8bc:	290d      	cmp	r1, #13
 800a8be:	d832      	bhi.n	800a926 <_strtod_l+0x8e>
 800a8c0:	2908      	cmp	r1, #8
 800a8c2:	d832      	bhi.n	800a92a <_strtod_l+0x92>
 800a8c4:	2900      	cmp	r1, #0
 800a8c6:	d03b      	beq.n	800a940 <_strtod_l+0xa8>
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a8cc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a8ce:	782a      	ldrb	r2, [r5, #0]
 800a8d0:	2a30      	cmp	r2, #48	@ 0x30
 800a8d2:	f040 80b3 	bne.w	800aa3c <_strtod_l+0x1a4>
 800a8d6:	786a      	ldrb	r2, [r5, #1]
 800a8d8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a8dc:	2a58      	cmp	r2, #88	@ 0x58
 800a8de:	d16e      	bne.n	800a9be <_strtod_l+0x126>
 800a8e0:	9302      	str	r3, [sp, #8]
 800a8e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8e4:	9301      	str	r3, [sp, #4]
 800a8e6:	ab1a      	add	r3, sp, #104	@ 0x68
 800a8e8:	9300      	str	r3, [sp, #0]
 800a8ea:	4a8e      	ldr	r2, [pc, #568]	@ (800ab24 <_strtod_l+0x28c>)
 800a8ec:	9805      	ldr	r0, [sp, #20]
 800a8ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a8f0:	a919      	add	r1, sp, #100	@ 0x64
 800a8f2:	f001 fac7 	bl	800be84 <__gethex>
 800a8f6:	f010 060f 	ands.w	r6, r0, #15
 800a8fa:	4604      	mov	r4, r0
 800a8fc:	d005      	beq.n	800a90a <_strtod_l+0x72>
 800a8fe:	2e06      	cmp	r6, #6
 800a900:	d128      	bne.n	800a954 <_strtod_l+0xbc>
 800a902:	3501      	adds	r5, #1
 800a904:	2300      	movs	r3, #0
 800a906:	9519      	str	r5, [sp, #100]	@ 0x64
 800a908:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a90a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	f040 858e 	bne.w	800b42e <_strtod_l+0xb96>
 800a912:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a914:	b1cb      	cbz	r3, 800a94a <_strtod_l+0xb2>
 800a916:	4652      	mov	r2, sl
 800a918:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a91c:	ec43 2b10 	vmov	d0, r2, r3
 800a920:	b01f      	add	sp, #124	@ 0x7c
 800a922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a926:	2920      	cmp	r1, #32
 800a928:	d1ce      	bne.n	800a8c8 <_strtod_l+0x30>
 800a92a:	3201      	adds	r2, #1
 800a92c:	e7c1      	b.n	800a8b2 <_strtod_l+0x1a>
 800a92e:	292d      	cmp	r1, #45	@ 0x2d
 800a930:	d1ca      	bne.n	800a8c8 <_strtod_l+0x30>
 800a932:	2101      	movs	r1, #1
 800a934:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a936:	1c51      	adds	r1, r2, #1
 800a938:	9119      	str	r1, [sp, #100]	@ 0x64
 800a93a:	7852      	ldrb	r2, [r2, #1]
 800a93c:	2a00      	cmp	r2, #0
 800a93e:	d1c5      	bne.n	800a8cc <_strtod_l+0x34>
 800a940:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a942:	9419      	str	r4, [sp, #100]	@ 0x64
 800a944:	2b00      	cmp	r3, #0
 800a946:	f040 8570 	bne.w	800b42a <_strtod_l+0xb92>
 800a94a:	4652      	mov	r2, sl
 800a94c:	465b      	mov	r3, fp
 800a94e:	e7e5      	b.n	800a91c <_strtod_l+0x84>
 800a950:	2100      	movs	r1, #0
 800a952:	e7ef      	b.n	800a934 <_strtod_l+0x9c>
 800a954:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a956:	b13a      	cbz	r2, 800a968 <_strtod_l+0xd0>
 800a958:	2135      	movs	r1, #53	@ 0x35
 800a95a:	a81c      	add	r0, sp, #112	@ 0x70
 800a95c:	f7ff ff3a 	bl	800a7d4 <__copybits>
 800a960:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a962:	9805      	ldr	r0, [sp, #20]
 800a964:	f7ff fb08 	bl	8009f78 <_Bfree>
 800a968:	3e01      	subs	r6, #1
 800a96a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a96c:	2e04      	cmp	r6, #4
 800a96e:	d806      	bhi.n	800a97e <_strtod_l+0xe6>
 800a970:	e8df f006 	tbb	[pc, r6]
 800a974:	201d0314 	.word	0x201d0314
 800a978:	14          	.byte	0x14
 800a979:	00          	.byte	0x00
 800a97a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a97e:	05e1      	lsls	r1, r4, #23
 800a980:	bf48      	it	mi
 800a982:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a986:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a98a:	0d1b      	lsrs	r3, r3, #20
 800a98c:	051b      	lsls	r3, r3, #20
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d1bb      	bne.n	800a90a <_strtod_l+0x72>
 800a992:	f7fe fb03 	bl	8008f9c <__errno>
 800a996:	2322      	movs	r3, #34	@ 0x22
 800a998:	6003      	str	r3, [r0, #0]
 800a99a:	e7b6      	b.n	800a90a <_strtod_l+0x72>
 800a99c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a9a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a9a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a9a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a9ac:	e7e7      	b.n	800a97e <_strtod_l+0xe6>
 800a9ae:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800ab2c <_strtod_l+0x294>
 800a9b2:	e7e4      	b.n	800a97e <_strtod_l+0xe6>
 800a9b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a9b8:	f04f 3aff 	mov.w	sl, #4294967295
 800a9bc:	e7df      	b.n	800a97e <_strtod_l+0xe6>
 800a9be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9c0:	1c5a      	adds	r2, r3, #1
 800a9c2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a9c4:	785b      	ldrb	r3, [r3, #1]
 800a9c6:	2b30      	cmp	r3, #48	@ 0x30
 800a9c8:	d0f9      	beq.n	800a9be <_strtod_l+0x126>
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d09d      	beq.n	800a90a <_strtod_l+0x72>
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9d4:	930c      	str	r3, [sp, #48]	@ 0x30
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	9308      	str	r3, [sp, #32]
 800a9da:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9dc:	461f      	mov	r7, r3
 800a9de:	220a      	movs	r2, #10
 800a9e0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a9e2:	7805      	ldrb	r5, [r0, #0]
 800a9e4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a9e8:	b2d9      	uxtb	r1, r3
 800a9ea:	2909      	cmp	r1, #9
 800a9ec:	d928      	bls.n	800aa40 <_strtod_l+0x1a8>
 800a9ee:	494e      	ldr	r1, [pc, #312]	@ (800ab28 <_strtod_l+0x290>)
 800a9f0:	2201      	movs	r2, #1
 800a9f2:	f7fe f9f1 	bl	8008dd8 <strncmp>
 800a9f6:	2800      	cmp	r0, #0
 800a9f8:	d032      	beq.n	800aa60 <_strtod_l+0x1c8>
 800a9fa:	2000      	movs	r0, #0
 800a9fc:	462a      	mov	r2, r5
 800a9fe:	4681      	mov	r9, r0
 800aa00:	463d      	mov	r5, r7
 800aa02:	4603      	mov	r3, r0
 800aa04:	2a65      	cmp	r2, #101	@ 0x65
 800aa06:	d001      	beq.n	800aa0c <_strtod_l+0x174>
 800aa08:	2a45      	cmp	r2, #69	@ 0x45
 800aa0a:	d114      	bne.n	800aa36 <_strtod_l+0x19e>
 800aa0c:	b91d      	cbnz	r5, 800aa16 <_strtod_l+0x17e>
 800aa0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa10:	4302      	orrs	r2, r0
 800aa12:	d095      	beq.n	800a940 <_strtod_l+0xa8>
 800aa14:	2500      	movs	r5, #0
 800aa16:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800aa18:	1c62      	adds	r2, r4, #1
 800aa1a:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa1c:	7862      	ldrb	r2, [r4, #1]
 800aa1e:	2a2b      	cmp	r2, #43	@ 0x2b
 800aa20:	d077      	beq.n	800ab12 <_strtod_l+0x27a>
 800aa22:	2a2d      	cmp	r2, #45	@ 0x2d
 800aa24:	d07b      	beq.n	800ab1e <_strtod_l+0x286>
 800aa26:	f04f 0c00 	mov.w	ip, #0
 800aa2a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800aa2e:	2909      	cmp	r1, #9
 800aa30:	f240 8082 	bls.w	800ab38 <_strtod_l+0x2a0>
 800aa34:	9419      	str	r4, [sp, #100]	@ 0x64
 800aa36:	f04f 0800 	mov.w	r8, #0
 800aa3a:	e0a2      	b.n	800ab82 <_strtod_l+0x2ea>
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	e7c7      	b.n	800a9d0 <_strtod_l+0x138>
 800aa40:	2f08      	cmp	r7, #8
 800aa42:	bfd5      	itete	le
 800aa44:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800aa46:	9908      	ldrgt	r1, [sp, #32]
 800aa48:	fb02 3301 	mlale	r3, r2, r1, r3
 800aa4c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800aa50:	f100 0001 	add.w	r0, r0, #1
 800aa54:	bfd4      	ite	le
 800aa56:	930a      	strle	r3, [sp, #40]	@ 0x28
 800aa58:	9308      	strgt	r3, [sp, #32]
 800aa5a:	3701      	adds	r7, #1
 800aa5c:	9019      	str	r0, [sp, #100]	@ 0x64
 800aa5e:	e7bf      	b.n	800a9e0 <_strtod_l+0x148>
 800aa60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa62:	1c5a      	adds	r2, r3, #1
 800aa64:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa66:	785a      	ldrb	r2, [r3, #1]
 800aa68:	b37f      	cbz	r7, 800aaca <_strtod_l+0x232>
 800aa6a:	4681      	mov	r9, r0
 800aa6c:	463d      	mov	r5, r7
 800aa6e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800aa72:	2b09      	cmp	r3, #9
 800aa74:	d912      	bls.n	800aa9c <_strtod_l+0x204>
 800aa76:	2301      	movs	r3, #1
 800aa78:	e7c4      	b.n	800aa04 <_strtod_l+0x16c>
 800aa7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa7c:	1c5a      	adds	r2, r3, #1
 800aa7e:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa80:	785a      	ldrb	r2, [r3, #1]
 800aa82:	3001      	adds	r0, #1
 800aa84:	2a30      	cmp	r2, #48	@ 0x30
 800aa86:	d0f8      	beq.n	800aa7a <_strtod_l+0x1e2>
 800aa88:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800aa8c:	2b08      	cmp	r3, #8
 800aa8e:	f200 84d3 	bhi.w	800b438 <_strtod_l+0xba0>
 800aa92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa94:	930c      	str	r3, [sp, #48]	@ 0x30
 800aa96:	4681      	mov	r9, r0
 800aa98:	2000      	movs	r0, #0
 800aa9a:	4605      	mov	r5, r0
 800aa9c:	3a30      	subs	r2, #48	@ 0x30
 800aa9e:	f100 0301 	add.w	r3, r0, #1
 800aaa2:	d02a      	beq.n	800aafa <_strtod_l+0x262>
 800aaa4:	4499      	add	r9, r3
 800aaa6:	eb00 0c05 	add.w	ip, r0, r5
 800aaaa:	462b      	mov	r3, r5
 800aaac:	210a      	movs	r1, #10
 800aaae:	4563      	cmp	r3, ip
 800aab0:	d10d      	bne.n	800aace <_strtod_l+0x236>
 800aab2:	1c69      	adds	r1, r5, #1
 800aab4:	4401      	add	r1, r0
 800aab6:	4428      	add	r0, r5
 800aab8:	2808      	cmp	r0, #8
 800aaba:	dc16      	bgt.n	800aaea <_strtod_l+0x252>
 800aabc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800aabe:	230a      	movs	r3, #10
 800aac0:	fb03 2300 	mla	r3, r3, r0, r2
 800aac4:	930a      	str	r3, [sp, #40]	@ 0x28
 800aac6:	2300      	movs	r3, #0
 800aac8:	e018      	b.n	800aafc <_strtod_l+0x264>
 800aaca:	4638      	mov	r0, r7
 800aacc:	e7da      	b.n	800aa84 <_strtod_l+0x1ec>
 800aace:	2b08      	cmp	r3, #8
 800aad0:	f103 0301 	add.w	r3, r3, #1
 800aad4:	dc03      	bgt.n	800aade <_strtod_l+0x246>
 800aad6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800aad8:	434e      	muls	r6, r1
 800aada:	960a      	str	r6, [sp, #40]	@ 0x28
 800aadc:	e7e7      	b.n	800aaae <_strtod_l+0x216>
 800aade:	2b10      	cmp	r3, #16
 800aae0:	bfde      	ittt	le
 800aae2:	9e08      	ldrle	r6, [sp, #32]
 800aae4:	434e      	mulle	r6, r1
 800aae6:	9608      	strle	r6, [sp, #32]
 800aae8:	e7e1      	b.n	800aaae <_strtod_l+0x216>
 800aaea:	280f      	cmp	r0, #15
 800aaec:	dceb      	bgt.n	800aac6 <_strtod_l+0x22e>
 800aaee:	9808      	ldr	r0, [sp, #32]
 800aaf0:	230a      	movs	r3, #10
 800aaf2:	fb03 2300 	mla	r3, r3, r0, r2
 800aaf6:	9308      	str	r3, [sp, #32]
 800aaf8:	e7e5      	b.n	800aac6 <_strtod_l+0x22e>
 800aafa:	4629      	mov	r1, r5
 800aafc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aafe:	1c50      	adds	r0, r2, #1
 800ab00:	9019      	str	r0, [sp, #100]	@ 0x64
 800ab02:	7852      	ldrb	r2, [r2, #1]
 800ab04:	4618      	mov	r0, r3
 800ab06:	460d      	mov	r5, r1
 800ab08:	e7b1      	b.n	800aa6e <_strtod_l+0x1d6>
 800ab0a:	f04f 0900 	mov.w	r9, #0
 800ab0e:	2301      	movs	r3, #1
 800ab10:	e77d      	b.n	800aa0e <_strtod_l+0x176>
 800ab12:	f04f 0c00 	mov.w	ip, #0
 800ab16:	1ca2      	adds	r2, r4, #2
 800ab18:	9219      	str	r2, [sp, #100]	@ 0x64
 800ab1a:	78a2      	ldrb	r2, [r4, #2]
 800ab1c:	e785      	b.n	800aa2a <_strtod_l+0x192>
 800ab1e:	f04f 0c01 	mov.w	ip, #1
 800ab22:	e7f8      	b.n	800ab16 <_strtod_l+0x27e>
 800ab24:	0800d108 	.word	0x0800d108
 800ab28:	0800d0f0 	.word	0x0800d0f0
 800ab2c:	7ff00000 	.word	0x7ff00000
 800ab30:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab32:	1c51      	adds	r1, r2, #1
 800ab34:	9119      	str	r1, [sp, #100]	@ 0x64
 800ab36:	7852      	ldrb	r2, [r2, #1]
 800ab38:	2a30      	cmp	r2, #48	@ 0x30
 800ab3a:	d0f9      	beq.n	800ab30 <_strtod_l+0x298>
 800ab3c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ab40:	2908      	cmp	r1, #8
 800ab42:	f63f af78 	bhi.w	800aa36 <_strtod_l+0x19e>
 800ab46:	3a30      	subs	r2, #48	@ 0x30
 800ab48:	920e      	str	r2, [sp, #56]	@ 0x38
 800ab4a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab4c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ab4e:	f04f 080a 	mov.w	r8, #10
 800ab52:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab54:	1c56      	adds	r6, r2, #1
 800ab56:	9619      	str	r6, [sp, #100]	@ 0x64
 800ab58:	7852      	ldrb	r2, [r2, #1]
 800ab5a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ab5e:	f1be 0f09 	cmp.w	lr, #9
 800ab62:	d939      	bls.n	800abd8 <_strtod_l+0x340>
 800ab64:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ab66:	1a76      	subs	r6, r6, r1
 800ab68:	2e08      	cmp	r6, #8
 800ab6a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ab6e:	dc03      	bgt.n	800ab78 <_strtod_l+0x2e0>
 800ab70:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ab72:	4588      	cmp	r8, r1
 800ab74:	bfa8      	it	ge
 800ab76:	4688      	movge	r8, r1
 800ab78:	f1bc 0f00 	cmp.w	ip, #0
 800ab7c:	d001      	beq.n	800ab82 <_strtod_l+0x2ea>
 800ab7e:	f1c8 0800 	rsb	r8, r8, #0
 800ab82:	2d00      	cmp	r5, #0
 800ab84:	d14e      	bne.n	800ac24 <_strtod_l+0x38c>
 800ab86:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab88:	4308      	orrs	r0, r1
 800ab8a:	f47f aebe 	bne.w	800a90a <_strtod_l+0x72>
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	f47f aed6 	bne.w	800a940 <_strtod_l+0xa8>
 800ab94:	2a69      	cmp	r2, #105	@ 0x69
 800ab96:	d028      	beq.n	800abea <_strtod_l+0x352>
 800ab98:	dc25      	bgt.n	800abe6 <_strtod_l+0x34e>
 800ab9a:	2a49      	cmp	r2, #73	@ 0x49
 800ab9c:	d025      	beq.n	800abea <_strtod_l+0x352>
 800ab9e:	2a4e      	cmp	r2, #78	@ 0x4e
 800aba0:	f47f aece 	bne.w	800a940 <_strtod_l+0xa8>
 800aba4:	499b      	ldr	r1, [pc, #620]	@ (800ae14 <_strtod_l+0x57c>)
 800aba6:	a819      	add	r0, sp, #100	@ 0x64
 800aba8:	f001 fb8e 	bl	800c2c8 <__match>
 800abac:	2800      	cmp	r0, #0
 800abae:	f43f aec7 	beq.w	800a940 <_strtod_l+0xa8>
 800abb2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800abb4:	781b      	ldrb	r3, [r3, #0]
 800abb6:	2b28      	cmp	r3, #40	@ 0x28
 800abb8:	d12e      	bne.n	800ac18 <_strtod_l+0x380>
 800abba:	4997      	ldr	r1, [pc, #604]	@ (800ae18 <_strtod_l+0x580>)
 800abbc:	aa1c      	add	r2, sp, #112	@ 0x70
 800abbe:	a819      	add	r0, sp, #100	@ 0x64
 800abc0:	f001 fb96 	bl	800c2f0 <__hexnan>
 800abc4:	2805      	cmp	r0, #5
 800abc6:	d127      	bne.n	800ac18 <_strtod_l+0x380>
 800abc8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800abca:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800abce:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800abd2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800abd6:	e698      	b.n	800a90a <_strtod_l+0x72>
 800abd8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800abda:	fb08 2101 	mla	r1, r8, r1, r2
 800abde:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800abe2:	920e      	str	r2, [sp, #56]	@ 0x38
 800abe4:	e7b5      	b.n	800ab52 <_strtod_l+0x2ba>
 800abe6:	2a6e      	cmp	r2, #110	@ 0x6e
 800abe8:	e7da      	b.n	800aba0 <_strtod_l+0x308>
 800abea:	498c      	ldr	r1, [pc, #560]	@ (800ae1c <_strtod_l+0x584>)
 800abec:	a819      	add	r0, sp, #100	@ 0x64
 800abee:	f001 fb6b 	bl	800c2c8 <__match>
 800abf2:	2800      	cmp	r0, #0
 800abf4:	f43f aea4 	beq.w	800a940 <_strtod_l+0xa8>
 800abf8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800abfa:	4989      	ldr	r1, [pc, #548]	@ (800ae20 <_strtod_l+0x588>)
 800abfc:	3b01      	subs	r3, #1
 800abfe:	a819      	add	r0, sp, #100	@ 0x64
 800ac00:	9319      	str	r3, [sp, #100]	@ 0x64
 800ac02:	f001 fb61 	bl	800c2c8 <__match>
 800ac06:	b910      	cbnz	r0, 800ac0e <_strtod_l+0x376>
 800ac08:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ac0e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800ae30 <_strtod_l+0x598>
 800ac12:	f04f 0a00 	mov.w	sl, #0
 800ac16:	e678      	b.n	800a90a <_strtod_l+0x72>
 800ac18:	4882      	ldr	r0, [pc, #520]	@ (800ae24 <_strtod_l+0x58c>)
 800ac1a:	f001 f8a9 	bl	800bd70 <nan>
 800ac1e:	ec5b ab10 	vmov	sl, fp, d0
 800ac22:	e672      	b.n	800a90a <_strtod_l+0x72>
 800ac24:	eba8 0309 	sub.w	r3, r8, r9
 800ac28:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ac2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac2c:	2f00      	cmp	r7, #0
 800ac2e:	bf08      	it	eq
 800ac30:	462f      	moveq	r7, r5
 800ac32:	2d10      	cmp	r5, #16
 800ac34:	462c      	mov	r4, r5
 800ac36:	bfa8      	it	ge
 800ac38:	2410      	movge	r4, #16
 800ac3a:	f7f5 fc63 	bl	8000504 <__aeabi_ui2d>
 800ac3e:	2d09      	cmp	r5, #9
 800ac40:	4682      	mov	sl, r0
 800ac42:	468b      	mov	fp, r1
 800ac44:	dc13      	bgt.n	800ac6e <_strtod_l+0x3d6>
 800ac46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	f43f ae5e 	beq.w	800a90a <_strtod_l+0x72>
 800ac4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac50:	dd78      	ble.n	800ad44 <_strtod_l+0x4ac>
 800ac52:	2b16      	cmp	r3, #22
 800ac54:	dc5f      	bgt.n	800ad16 <_strtod_l+0x47e>
 800ac56:	4974      	ldr	r1, [pc, #464]	@ (800ae28 <_strtod_l+0x590>)
 800ac58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac60:	4652      	mov	r2, sl
 800ac62:	465b      	mov	r3, fp
 800ac64:	f7f5 fcc8 	bl	80005f8 <__aeabi_dmul>
 800ac68:	4682      	mov	sl, r0
 800ac6a:	468b      	mov	fp, r1
 800ac6c:	e64d      	b.n	800a90a <_strtod_l+0x72>
 800ac6e:	4b6e      	ldr	r3, [pc, #440]	@ (800ae28 <_strtod_l+0x590>)
 800ac70:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ac74:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ac78:	f7f5 fcbe 	bl	80005f8 <__aeabi_dmul>
 800ac7c:	4682      	mov	sl, r0
 800ac7e:	9808      	ldr	r0, [sp, #32]
 800ac80:	468b      	mov	fp, r1
 800ac82:	f7f5 fc3f 	bl	8000504 <__aeabi_ui2d>
 800ac86:	4602      	mov	r2, r0
 800ac88:	460b      	mov	r3, r1
 800ac8a:	4650      	mov	r0, sl
 800ac8c:	4659      	mov	r1, fp
 800ac8e:	f7f5 fafd 	bl	800028c <__adddf3>
 800ac92:	2d0f      	cmp	r5, #15
 800ac94:	4682      	mov	sl, r0
 800ac96:	468b      	mov	fp, r1
 800ac98:	ddd5      	ble.n	800ac46 <_strtod_l+0x3ae>
 800ac9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac9c:	1b2c      	subs	r4, r5, r4
 800ac9e:	441c      	add	r4, r3
 800aca0:	2c00      	cmp	r4, #0
 800aca2:	f340 8096 	ble.w	800add2 <_strtod_l+0x53a>
 800aca6:	f014 030f 	ands.w	r3, r4, #15
 800acaa:	d00a      	beq.n	800acc2 <_strtod_l+0x42a>
 800acac:	495e      	ldr	r1, [pc, #376]	@ (800ae28 <_strtod_l+0x590>)
 800acae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800acb2:	4652      	mov	r2, sl
 800acb4:	465b      	mov	r3, fp
 800acb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acba:	f7f5 fc9d 	bl	80005f8 <__aeabi_dmul>
 800acbe:	4682      	mov	sl, r0
 800acc0:	468b      	mov	fp, r1
 800acc2:	f034 040f 	bics.w	r4, r4, #15
 800acc6:	d073      	beq.n	800adb0 <_strtod_l+0x518>
 800acc8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800accc:	dd48      	ble.n	800ad60 <_strtod_l+0x4c8>
 800acce:	2400      	movs	r4, #0
 800acd0:	46a0      	mov	r8, r4
 800acd2:	940a      	str	r4, [sp, #40]	@ 0x28
 800acd4:	46a1      	mov	r9, r4
 800acd6:	9a05      	ldr	r2, [sp, #20]
 800acd8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ae30 <_strtod_l+0x598>
 800acdc:	2322      	movs	r3, #34	@ 0x22
 800acde:	6013      	str	r3, [r2, #0]
 800ace0:	f04f 0a00 	mov.w	sl, #0
 800ace4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	f43f ae0f 	beq.w	800a90a <_strtod_l+0x72>
 800acec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800acee:	9805      	ldr	r0, [sp, #20]
 800acf0:	f7ff f942 	bl	8009f78 <_Bfree>
 800acf4:	9805      	ldr	r0, [sp, #20]
 800acf6:	4649      	mov	r1, r9
 800acf8:	f7ff f93e 	bl	8009f78 <_Bfree>
 800acfc:	9805      	ldr	r0, [sp, #20]
 800acfe:	4641      	mov	r1, r8
 800ad00:	f7ff f93a 	bl	8009f78 <_Bfree>
 800ad04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ad06:	9805      	ldr	r0, [sp, #20]
 800ad08:	f7ff f936 	bl	8009f78 <_Bfree>
 800ad0c:	9805      	ldr	r0, [sp, #20]
 800ad0e:	4621      	mov	r1, r4
 800ad10:	f7ff f932 	bl	8009f78 <_Bfree>
 800ad14:	e5f9      	b.n	800a90a <_strtod_l+0x72>
 800ad16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad18:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	dbbc      	blt.n	800ac9a <_strtod_l+0x402>
 800ad20:	4c41      	ldr	r4, [pc, #260]	@ (800ae28 <_strtod_l+0x590>)
 800ad22:	f1c5 050f 	rsb	r5, r5, #15
 800ad26:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ad2a:	4652      	mov	r2, sl
 800ad2c:	465b      	mov	r3, fp
 800ad2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad32:	f7f5 fc61 	bl	80005f8 <__aeabi_dmul>
 800ad36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad38:	1b5d      	subs	r5, r3, r5
 800ad3a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ad3e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ad42:	e78f      	b.n	800ac64 <_strtod_l+0x3cc>
 800ad44:	3316      	adds	r3, #22
 800ad46:	dba8      	blt.n	800ac9a <_strtod_l+0x402>
 800ad48:	4b37      	ldr	r3, [pc, #220]	@ (800ae28 <_strtod_l+0x590>)
 800ad4a:	eba9 0808 	sub.w	r8, r9, r8
 800ad4e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ad52:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ad56:	4650      	mov	r0, sl
 800ad58:	4659      	mov	r1, fp
 800ad5a:	f7f5 fd77 	bl	800084c <__aeabi_ddiv>
 800ad5e:	e783      	b.n	800ac68 <_strtod_l+0x3d0>
 800ad60:	4b32      	ldr	r3, [pc, #200]	@ (800ae2c <_strtod_l+0x594>)
 800ad62:	9308      	str	r3, [sp, #32]
 800ad64:	2300      	movs	r3, #0
 800ad66:	1124      	asrs	r4, r4, #4
 800ad68:	4650      	mov	r0, sl
 800ad6a:	4659      	mov	r1, fp
 800ad6c:	461e      	mov	r6, r3
 800ad6e:	2c01      	cmp	r4, #1
 800ad70:	dc21      	bgt.n	800adb6 <_strtod_l+0x51e>
 800ad72:	b10b      	cbz	r3, 800ad78 <_strtod_l+0x4e0>
 800ad74:	4682      	mov	sl, r0
 800ad76:	468b      	mov	fp, r1
 800ad78:	492c      	ldr	r1, [pc, #176]	@ (800ae2c <_strtod_l+0x594>)
 800ad7a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ad7e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ad82:	4652      	mov	r2, sl
 800ad84:	465b      	mov	r3, fp
 800ad86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad8a:	f7f5 fc35 	bl	80005f8 <__aeabi_dmul>
 800ad8e:	4b28      	ldr	r3, [pc, #160]	@ (800ae30 <_strtod_l+0x598>)
 800ad90:	460a      	mov	r2, r1
 800ad92:	400b      	ands	r3, r1
 800ad94:	4927      	ldr	r1, [pc, #156]	@ (800ae34 <_strtod_l+0x59c>)
 800ad96:	428b      	cmp	r3, r1
 800ad98:	4682      	mov	sl, r0
 800ad9a:	d898      	bhi.n	800acce <_strtod_l+0x436>
 800ad9c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ada0:	428b      	cmp	r3, r1
 800ada2:	bf86      	itte	hi
 800ada4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800ae38 <_strtod_l+0x5a0>
 800ada8:	f04f 3aff 	movhi.w	sl, #4294967295
 800adac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800adb0:	2300      	movs	r3, #0
 800adb2:	9308      	str	r3, [sp, #32]
 800adb4:	e07a      	b.n	800aeac <_strtod_l+0x614>
 800adb6:	07e2      	lsls	r2, r4, #31
 800adb8:	d505      	bpl.n	800adc6 <_strtod_l+0x52e>
 800adba:	9b08      	ldr	r3, [sp, #32]
 800adbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adc0:	f7f5 fc1a 	bl	80005f8 <__aeabi_dmul>
 800adc4:	2301      	movs	r3, #1
 800adc6:	9a08      	ldr	r2, [sp, #32]
 800adc8:	3208      	adds	r2, #8
 800adca:	3601      	adds	r6, #1
 800adcc:	1064      	asrs	r4, r4, #1
 800adce:	9208      	str	r2, [sp, #32]
 800add0:	e7cd      	b.n	800ad6e <_strtod_l+0x4d6>
 800add2:	d0ed      	beq.n	800adb0 <_strtod_l+0x518>
 800add4:	4264      	negs	r4, r4
 800add6:	f014 020f 	ands.w	r2, r4, #15
 800adda:	d00a      	beq.n	800adf2 <_strtod_l+0x55a>
 800addc:	4b12      	ldr	r3, [pc, #72]	@ (800ae28 <_strtod_l+0x590>)
 800adde:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ade2:	4650      	mov	r0, sl
 800ade4:	4659      	mov	r1, fp
 800ade6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adea:	f7f5 fd2f 	bl	800084c <__aeabi_ddiv>
 800adee:	4682      	mov	sl, r0
 800adf0:	468b      	mov	fp, r1
 800adf2:	1124      	asrs	r4, r4, #4
 800adf4:	d0dc      	beq.n	800adb0 <_strtod_l+0x518>
 800adf6:	2c1f      	cmp	r4, #31
 800adf8:	dd20      	ble.n	800ae3c <_strtod_l+0x5a4>
 800adfa:	2400      	movs	r4, #0
 800adfc:	46a0      	mov	r8, r4
 800adfe:	940a      	str	r4, [sp, #40]	@ 0x28
 800ae00:	46a1      	mov	r9, r4
 800ae02:	9a05      	ldr	r2, [sp, #20]
 800ae04:	2322      	movs	r3, #34	@ 0x22
 800ae06:	f04f 0a00 	mov.w	sl, #0
 800ae0a:	f04f 0b00 	mov.w	fp, #0
 800ae0e:	6013      	str	r3, [r2, #0]
 800ae10:	e768      	b.n	800ace4 <_strtod_l+0x44c>
 800ae12:	bf00      	nop
 800ae14:	0800ce45 	.word	0x0800ce45
 800ae18:	0800d0f4 	.word	0x0800d0f4
 800ae1c:	0800ce3d 	.word	0x0800ce3d
 800ae20:	0800cf21 	.word	0x0800cf21
 800ae24:	0800cf1d 	.word	0x0800cf1d
 800ae28:	0800d028 	.word	0x0800d028
 800ae2c:	0800d000 	.word	0x0800d000
 800ae30:	7ff00000 	.word	0x7ff00000
 800ae34:	7ca00000 	.word	0x7ca00000
 800ae38:	7fefffff 	.word	0x7fefffff
 800ae3c:	f014 0310 	ands.w	r3, r4, #16
 800ae40:	bf18      	it	ne
 800ae42:	236a      	movne	r3, #106	@ 0x6a
 800ae44:	4ea9      	ldr	r6, [pc, #676]	@ (800b0ec <_strtod_l+0x854>)
 800ae46:	9308      	str	r3, [sp, #32]
 800ae48:	4650      	mov	r0, sl
 800ae4a:	4659      	mov	r1, fp
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	07e2      	lsls	r2, r4, #31
 800ae50:	d504      	bpl.n	800ae5c <_strtod_l+0x5c4>
 800ae52:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ae56:	f7f5 fbcf 	bl	80005f8 <__aeabi_dmul>
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	1064      	asrs	r4, r4, #1
 800ae5e:	f106 0608 	add.w	r6, r6, #8
 800ae62:	d1f4      	bne.n	800ae4e <_strtod_l+0x5b6>
 800ae64:	b10b      	cbz	r3, 800ae6a <_strtod_l+0x5d2>
 800ae66:	4682      	mov	sl, r0
 800ae68:	468b      	mov	fp, r1
 800ae6a:	9b08      	ldr	r3, [sp, #32]
 800ae6c:	b1b3      	cbz	r3, 800ae9c <_strtod_l+0x604>
 800ae6e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ae72:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	4659      	mov	r1, fp
 800ae7a:	dd0f      	ble.n	800ae9c <_strtod_l+0x604>
 800ae7c:	2b1f      	cmp	r3, #31
 800ae7e:	dd55      	ble.n	800af2c <_strtod_l+0x694>
 800ae80:	2b34      	cmp	r3, #52	@ 0x34
 800ae82:	bfde      	ittt	le
 800ae84:	f04f 33ff 	movle.w	r3, #4294967295
 800ae88:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ae8c:	4093      	lslle	r3, r2
 800ae8e:	f04f 0a00 	mov.w	sl, #0
 800ae92:	bfcc      	ite	gt
 800ae94:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ae98:	ea03 0b01 	andle.w	fp, r3, r1
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	2300      	movs	r3, #0
 800aea0:	4650      	mov	r0, sl
 800aea2:	4659      	mov	r1, fp
 800aea4:	f7f5 fe10 	bl	8000ac8 <__aeabi_dcmpeq>
 800aea8:	2800      	cmp	r0, #0
 800aeaa:	d1a6      	bne.n	800adfa <_strtod_l+0x562>
 800aeac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aeae:	9300      	str	r3, [sp, #0]
 800aeb0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800aeb2:	9805      	ldr	r0, [sp, #20]
 800aeb4:	462b      	mov	r3, r5
 800aeb6:	463a      	mov	r2, r7
 800aeb8:	f7ff f8c6 	bl	800a048 <__s2b>
 800aebc:	900a      	str	r0, [sp, #40]	@ 0x28
 800aebe:	2800      	cmp	r0, #0
 800aec0:	f43f af05 	beq.w	800acce <_strtod_l+0x436>
 800aec4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aec6:	2a00      	cmp	r2, #0
 800aec8:	eba9 0308 	sub.w	r3, r9, r8
 800aecc:	bfa8      	it	ge
 800aece:	2300      	movge	r3, #0
 800aed0:	9312      	str	r3, [sp, #72]	@ 0x48
 800aed2:	2400      	movs	r4, #0
 800aed4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800aed8:	9316      	str	r3, [sp, #88]	@ 0x58
 800aeda:	46a0      	mov	r8, r4
 800aedc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aede:	9805      	ldr	r0, [sp, #20]
 800aee0:	6859      	ldr	r1, [r3, #4]
 800aee2:	f7ff f809 	bl	8009ef8 <_Balloc>
 800aee6:	4681      	mov	r9, r0
 800aee8:	2800      	cmp	r0, #0
 800aeea:	f43f aef4 	beq.w	800acd6 <_strtod_l+0x43e>
 800aeee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aef0:	691a      	ldr	r2, [r3, #16]
 800aef2:	3202      	adds	r2, #2
 800aef4:	f103 010c 	add.w	r1, r3, #12
 800aef8:	0092      	lsls	r2, r2, #2
 800aefa:	300c      	adds	r0, #12
 800aefc:	f7fe f87b 	bl	8008ff6 <memcpy>
 800af00:	ec4b ab10 	vmov	d0, sl, fp
 800af04:	9805      	ldr	r0, [sp, #20]
 800af06:	aa1c      	add	r2, sp, #112	@ 0x70
 800af08:	a91b      	add	r1, sp, #108	@ 0x6c
 800af0a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800af0e:	f7ff fbd7 	bl	800a6c0 <__d2b>
 800af12:	901a      	str	r0, [sp, #104]	@ 0x68
 800af14:	2800      	cmp	r0, #0
 800af16:	f43f aede 	beq.w	800acd6 <_strtod_l+0x43e>
 800af1a:	9805      	ldr	r0, [sp, #20]
 800af1c:	2101      	movs	r1, #1
 800af1e:	f7ff f929 	bl	800a174 <__i2b>
 800af22:	4680      	mov	r8, r0
 800af24:	b948      	cbnz	r0, 800af3a <_strtod_l+0x6a2>
 800af26:	f04f 0800 	mov.w	r8, #0
 800af2a:	e6d4      	b.n	800acd6 <_strtod_l+0x43e>
 800af2c:	f04f 32ff 	mov.w	r2, #4294967295
 800af30:	fa02 f303 	lsl.w	r3, r2, r3
 800af34:	ea03 0a0a 	and.w	sl, r3, sl
 800af38:	e7b0      	b.n	800ae9c <_strtod_l+0x604>
 800af3a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800af3c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800af3e:	2d00      	cmp	r5, #0
 800af40:	bfab      	itete	ge
 800af42:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800af44:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800af46:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800af48:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800af4a:	bfac      	ite	ge
 800af4c:	18ef      	addge	r7, r5, r3
 800af4e:	1b5e      	sublt	r6, r3, r5
 800af50:	9b08      	ldr	r3, [sp, #32]
 800af52:	1aed      	subs	r5, r5, r3
 800af54:	4415      	add	r5, r2
 800af56:	4b66      	ldr	r3, [pc, #408]	@ (800b0f0 <_strtod_l+0x858>)
 800af58:	3d01      	subs	r5, #1
 800af5a:	429d      	cmp	r5, r3
 800af5c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800af60:	da50      	bge.n	800b004 <_strtod_l+0x76c>
 800af62:	1b5b      	subs	r3, r3, r5
 800af64:	2b1f      	cmp	r3, #31
 800af66:	eba2 0203 	sub.w	r2, r2, r3
 800af6a:	f04f 0101 	mov.w	r1, #1
 800af6e:	dc3d      	bgt.n	800afec <_strtod_l+0x754>
 800af70:	fa01 f303 	lsl.w	r3, r1, r3
 800af74:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af76:	2300      	movs	r3, #0
 800af78:	9310      	str	r3, [sp, #64]	@ 0x40
 800af7a:	18bd      	adds	r5, r7, r2
 800af7c:	9b08      	ldr	r3, [sp, #32]
 800af7e:	42af      	cmp	r7, r5
 800af80:	4416      	add	r6, r2
 800af82:	441e      	add	r6, r3
 800af84:	463b      	mov	r3, r7
 800af86:	bfa8      	it	ge
 800af88:	462b      	movge	r3, r5
 800af8a:	42b3      	cmp	r3, r6
 800af8c:	bfa8      	it	ge
 800af8e:	4633      	movge	r3, r6
 800af90:	2b00      	cmp	r3, #0
 800af92:	bfc2      	ittt	gt
 800af94:	1aed      	subgt	r5, r5, r3
 800af96:	1af6      	subgt	r6, r6, r3
 800af98:	1aff      	subgt	r7, r7, r3
 800af9a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	dd16      	ble.n	800afce <_strtod_l+0x736>
 800afa0:	4641      	mov	r1, r8
 800afa2:	9805      	ldr	r0, [sp, #20]
 800afa4:	461a      	mov	r2, r3
 800afa6:	f7ff f9a5 	bl	800a2f4 <__pow5mult>
 800afaa:	4680      	mov	r8, r0
 800afac:	2800      	cmp	r0, #0
 800afae:	d0ba      	beq.n	800af26 <_strtod_l+0x68e>
 800afb0:	4601      	mov	r1, r0
 800afb2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800afb4:	9805      	ldr	r0, [sp, #20]
 800afb6:	f7ff f8f3 	bl	800a1a0 <__multiply>
 800afba:	900e      	str	r0, [sp, #56]	@ 0x38
 800afbc:	2800      	cmp	r0, #0
 800afbe:	f43f ae8a 	beq.w	800acd6 <_strtod_l+0x43e>
 800afc2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800afc4:	9805      	ldr	r0, [sp, #20]
 800afc6:	f7fe ffd7 	bl	8009f78 <_Bfree>
 800afca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afcc:	931a      	str	r3, [sp, #104]	@ 0x68
 800afce:	2d00      	cmp	r5, #0
 800afd0:	dc1d      	bgt.n	800b00e <_strtod_l+0x776>
 800afd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	dd23      	ble.n	800b020 <_strtod_l+0x788>
 800afd8:	4649      	mov	r1, r9
 800afda:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800afdc:	9805      	ldr	r0, [sp, #20]
 800afde:	f7ff f989 	bl	800a2f4 <__pow5mult>
 800afe2:	4681      	mov	r9, r0
 800afe4:	b9e0      	cbnz	r0, 800b020 <_strtod_l+0x788>
 800afe6:	f04f 0900 	mov.w	r9, #0
 800afea:	e674      	b.n	800acd6 <_strtod_l+0x43e>
 800afec:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800aff0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800aff4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800aff8:	35e2      	adds	r5, #226	@ 0xe2
 800affa:	fa01 f305 	lsl.w	r3, r1, r5
 800affe:	9310      	str	r3, [sp, #64]	@ 0x40
 800b000:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b002:	e7ba      	b.n	800af7a <_strtod_l+0x6e2>
 800b004:	2300      	movs	r3, #0
 800b006:	9310      	str	r3, [sp, #64]	@ 0x40
 800b008:	2301      	movs	r3, #1
 800b00a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b00c:	e7b5      	b.n	800af7a <_strtod_l+0x6e2>
 800b00e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b010:	9805      	ldr	r0, [sp, #20]
 800b012:	462a      	mov	r2, r5
 800b014:	f7ff f9c8 	bl	800a3a8 <__lshift>
 800b018:	901a      	str	r0, [sp, #104]	@ 0x68
 800b01a:	2800      	cmp	r0, #0
 800b01c:	d1d9      	bne.n	800afd2 <_strtod_l+0x73a>
 800b01e:	e65a      	b.n	800acd6 <_strtod_l+0x43e>
 800b020:	2e00      	cmp	r6, #0
 800b022:	dd07      	ble.n	800b034 <_strtod_l+0x79c>
 800b024:	4649      	mov	r1, r9
 800b026:	9805      	ldr	r0, [sp, #20]
 800b028:	4632      	mov	r2, r6
 800b02a:	f7ff f9bd 	bl	800a3a8 <__lshift>
 800b02e:	4681      	mov	r9, r0
 800b030:	2800      	cmp	r0, #0
 800b032:	d0d8      	beq.n	800afe6 <_strtod_l+0x74e>
 800b034:	2f00      	cmp	r7, #0
 800b036:	dd08      	ble.n	800b04a <_strtod_l+0x7b2>
 800b038:	4641      	mov	r1, r8
 800b03a:	9805      	ldr	r0, [sp, #20]
 800b03c:	463a      	mov	r2, r7
 800b03e:	f7ff f9b3 	bl	800a3a8 <__lshift>
 800b042:	4680      	mov	r8, r0
 800b044:	2800      	cmp	r0, #0
 800b046:	f43f ae46 	beq.w	800acd6 <_strtod_l+0x43e>
 800b04a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b04c:	9805      	ldr	r0, [sp, #20]
 800b04e:	464a      	mov	r2, r9
 800b050:	f7ff fa32 	bl	800a4b8 <__mdiff>
 800b054:	4604      	mov	r4, r0
 800b056:	2800      	cmp	r0, #0
 800b058:	f43f ae3d 	beq.w	800acd6 <_strtod_l+0x43e>
 800b05c:	68c3      	ldr	r3, [r0, #12]
 800b05e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b060:	2300      	movs	r3, #0
 800b062:	60c3      	str	r3, [r0, #12]
 800b064:	4641      	mov	r1, r8
 800b066:	f7ff fa0b 	bl	800a480 <__mcmp>
 800b06a:	2800      	cmp	r0, #0
 800b06c:	da46      	bge.n	800b0fc <_strtod_l+0x864>
 800b06e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b070:	ea53 030a 	orrs.w	r3, r3, sl
 800b074:	d16c      	bne.n	800b150 <_strtod_l+0x8b8>
 800b076:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d168      	bne.n	800b150 <_strtod_l+0x8b8>
 800b07e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b082:	0d1b      	lsrs	r3, r3, #20
 800b084:	051b      	lsls	r3, r3, #20
 800b086:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b08a:	d961      	bls.n	800b150 <_strtod_l+0x8b8>
 800b08c:	6963      	ldr	r3, [r4, #20]
 800b08e:	b913      	cbnz	r3, 800b096 <_strtod_l+0x7fe>
 800b090:	6923      	ldr	r3, [r4, #16]
 800b092:	2b01      	cmp	r3, #1
 800b094:	dd5c      	ble.n	800b150 <_strtod_l+0x8b8>
 800b096:	4621      	mov	r1, r4
 800b098:	2201      	movs	r2, #1
 800b09a:	9805      	ldr	r0, [sp, #20]
 800b09c:	f7ff f984 	bl	800a3a8 <__lshift>
 800b0a0:	4641      	mov	r1, r8
 800b0a2:	4604      	mov	r4, r0
 800b0a4:	f7ff f9ec 	bl	800a480 <__mcmp>
 800b0a8:	2800      	cmp	r0, #0
 800b0aa:	dd51      	ble.n	800b150 <_strtod_l+0x8b8>
 800b0ac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b0b0:	9a08      	ldr	r2, [sp, #32]
 800b0b2:	0d1b      	lsrs	r3, r3, #20
 800b0b4:	051b      	lsls	r3, r3, #20
 800b0b6:	2a00      	cmp	r2, #0
 800b0b8:	d06b      	beq.n	800b192 <_strtod_l+0x8fa>
 800b0ba:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b0be:	d868      	bhi.n	800b192 <_strtod_l+0x8fa>
 800b0c0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b0c4:	f67f ae9d 	bls.w	800ae02 <_strtod_l+0x56a>
 800b0c8:	4b0a      	ldr	r3, [pc, #40]	@ (800b0f4 <_strtod_l+0x85c>)
 800b0ca:	4650      	mov	r0, sl
 800b0cc:	4659      	mov	r1, fp
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	f7f5 fa92 	bl	80005f8 <__aeabi_dmul>
 800b0d4:	4b08      	ldr	r3, [pc, #32]	@ (800b0f8 <_strtod_l+0x860>)
 800b0d6:	400b      	ands	r3, r1
 800b0d8:	4682      	mov	sl, r0
 800b0da:	468b      	mov	fp, r1
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	f47f ae05 	bne.w	800acec <_strtod_l+0x454>
 800b0e2:	9a05      	ldr	r2, [sp, #20]
 800b0e4:	2322      	movs	r3, #34	@ 0x22
 800b0e6:	6013      	str	r3, [r2, #0]
 800b0e8:	e600      	b.n	800acec <_strtod_l+0x454>
 800b0ea:	bf00      	nop
 800b0ec:	0800d120 	.word	0x0800d120
 800b0f0:	fffffc02 	.word	0xfffffc02
 800b0f4:	39500000 	.word	0x39500000
 800b0f8:	7ff00000 	.word	0x7ff00000
 800b0fc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b100:	d165      	bne.n	800b1ce <_strtod_l+0x936>
 800b102:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b104:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b108:	b35a      	cbz	r2, 800b162 <_strtod_l+0x8ca>
 800b10a:	4a9f      	ldr	r2, [pc, #636]	@ (800b388 <_strtod_l+0xaf0>)
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d12b      	bne.n	800b168 <_strtod_l+0x8d0>
 800b110:	9b08      	ldr	r3, [sp, #32]
 800b112:	4651      	mov	r1, sl
 800b114:	b303      	cbz	r3, 800b158 <_strtod_l+0x8c0>
 800b116:	4b9d      	ldr	r3, [pc, #628]	@ (800b38c <_strtod_l+0xaf4>)
 800b118:	465a      	mov	r2, fp
 800b11a:	4013      	ands	r3, r2
 800b11c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b120:	f04f 32ff 	mov.w	r2, #4294967295
 800b124:	d81b      	bhi.n	800b15e <_strtod_l+0x8c6>
 800b126:	0d1b      	lsrs	r3, r3, #20
 800b128:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b12c:	fa02 f303 	lsl.w	r3, r2, r3
 800b130:	4299      	cmp	r1, r3
 800b132:	d119      	bne.n	800b168 <_strtod_l+0x8d0>
 800b134:	4b96      	ldr	r3, [pc, #600]	@ (800b390 <_strtod_l+0xaf8>)
 800b136:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b138:	429a      	cmp	r2, r3
 800b13a:	d102      	bne.n	800b142 <_strtod_l+0x8aa>
 800b13c:	3101      	adds	r1, #1
 800b13e:	f43f adca 	beq.w	800acd6 <_strtod_l+0x43e>
 800b142:	4b92      	ldr	r3, [pc, #584]	@ (800b38c <_strtod_l+0xaf4>)
 800b144:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b146:	401a      	ands	r2, r3
 800b148:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b14c:	f04f 0a00 	mov.w	sl, #0
 800b150:	9b08      	ldr	r3, [sp, #32]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d1b8      	bne.n	800b0c8 <_strtod_l+0x830>
 800b156:	e5c9      	b.n	800acec <_strtod_l+0x454>
 800b158:	f04f 33ff 	mov.w	r3, #4294967295
 800b15c:	e7e8      	b.n	800b130 <_strtod_l+0x898>
 800b15e:	4613      	mov	r3, r2
 800b160:	e7e6      	b.n	800b130 <_strtod_l+0x898>
 800b162:	ea53 030a 	orrs.w	r3, r3, sl
 800b166:	d0a1      	beq.n	800b0ac <_strtod_l+0x814>
 800b168:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b16a:	b1db      	cbz	r3, 800b1a4 <_strtod_l+0x90c>
 800b16c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b16e:	4213      	tst	r3, r2
 800b170:	d0ee      	beq.n	800b150 <_strtod_l+0x8b8>
 800b172:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b174:	9a08      	ldr	r2, [sp, #32]
 800b176:	4650      	mov	r0, sl
 800b178:	4659      	mov	r1, fp
 800b17a:	b1bb      	cbz	r3, 800b1ac <_strtod_l+0x914>
 800b17c:	f7ff fb6e 	bl	800a85c <sulp>
 800b180:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b184:	ec53 2b10 	vmov	r2, r3, d0
 800b188:	f7f5 f880 	bl	800028c <__adddf3>
 800b18c:	4682      	mov	sl, r0
 800b18e:	468b      	mov	fp, r1
 800b190:	e7de      	b.n	800b150 <_strtod_l+0x8b8>
 800b192:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b196:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b19a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b19e:	f04f 3aff 	mov.w	sl, #4294967295
 800b1a2:	e7d5      	b.n	800b150 <_strtod_l+0x8b8>
 800b1a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b1a6:	ea13 0f0a 	tst.w	r3, sl
 800b1aa:	e7e1      	b.n	800b170 <_strtod_l+0x8d8>
 800b1ac:	f7ff fb56 	bl	800a85c <sulp>
 800b1b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1b4:	ec53 2b10 	vmov	r2, r3, d0
 800b1b8:	f7f5 f866 	bl	8000288 <__aeabi_dsub>
 800b1bc:	2200      	movs	r2, #0
 800b1be:	2300      	movs	r3, #0
 800b1c0:	4682      	mov	sl, r0
 800b1c2:	468b      	mov	fp, r1
 800b1c4:	f7f5 fc80 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1c8:	2800      	cmp	r0, #0
 800b1ca:	d0c1      	beq.n	800b150 <_strtod_l+0x8b8>
 800b1cc:	e619      	b.n	800ae02 <_strtod_l+0x56a>
 800b1ce:	4641      	mov	r1, r8
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	f7ff facd 	bl	800a770 <__ratio>
 800b1d6:	ec57 6b10 	vmov	r6, r7, d0
 800b1da:	2200      	movs	r2, #0
 800b1dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b1e0:	4630      	mov	r0, r6
 800b1e2:	4639      	mov	r1, r7
 800b1e4:	f7f5 fc84 	bl	8000af0 <__aeabi_dcmple>
 800b1e8:	2800      	cmp	r0, #0
 800b1ea:	d06f      	beq.n	800b2cc <_strtod_l+0xa34>
 800b1ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d17a      	bne.n	800b2e8 <_strtod_l+0xa50>
 800b1f2:	f1ba 0f00 	cmp.w	sl, #0
 800b1f6:	d158      	bne.n	800b2aa <_strtod_l+0xa12>
 800b1f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d15a      	bne.n	800b2b8 <_strtod_l+0xa20>
 800b202:	4b64      	ldr	r3, [pc, #400]	@ (800b394 <_strtod_l+0xafc>)
 800b204:	2200      	movs	r2, #0
 800b206:	4630      	mov	r0, r6
 800b208:	4639      	mov	r1, r7
 800b20a:	f7f5 fc67 	bl	8000adc <__aeabi_dcmplt>
 800b20e:	2800      	cmp	r0, #0
 800b210:	d159      	bne.n	800b2c6 <_strtod_l+0xa2e>
 800b212:	4630      	mov	r0, r6
 800b214:	4639      	mov	r1, r7
 800b216:	4b60      	ldr	r3, [pc, #384]	@ (800b398 <_strtod_l+0xb00>)
 800b218:	2200      	movs	r2, #0
 800b21a:	f7f5 f9ed 	bl	80005f8 <__aeabi_dmul>
 800b21e:	4606      	mov	r6, r0
 800b220:	460f      	mov	r7, r1
 800b222:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b226:	9606      	str	r6, [sp, #24]
 800b228:	9307      	str	r3, [sp, #28]
 800b22a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b22e:	4d57      	ldr	r5, [pc, #348]	@ (800b38c <_strtod_l+0xaf4>)
 800b230:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b234:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b236:	401d      	ands	r5, r3
 800b238:	4b58      	ldr	r3, [pc, #352]	@ (800b39c <_strtod_l+0xb04>)
 800b23a:	429d      	cmp	r5, r3
 800b23c:	f040 80b2 	bne.w	800b3a4 <_strtod_l+0xb0c>
 800b240:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b242:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b246:	ec4b ab10 	vmov	d0, sl, fp
 800b24a:	f7ff f9c9 	bl	800a5e0 <__ulp>
 800b24e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b252:	ec51 0b10 	vmov	r0, r1, d0
 800b256:	f7f5 f9cf 	bl	80005f8 <__aeabi_dmul>
 800b25a:	4652      	mov	r2, sl
 800b25c:	465b      	mov	r3, fp
 800b25e:	f7f5 f815 	bl	800028c <__adddf3>
 800b262:	460b      	mov	r3, r1
 800b264:	4949      	ldr	r1, [pc, #292]	@ (800b38c <_strtod_l+0xaf4>)
 800b266:	4a4e      	ldr	r2, [pc, #312]	@ (800b3a0 <_strtod_l+0xb08>)
 800b268:	4019      	ands	r1, r3
 800b26a:	4291      	cmp	r1, r2
 800b26c:	4682      	mov	sl, r0
 800b26e:	d942      	bls.n	800b2f6 <_strtod_l+0xa5e>
 800b270:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b272:	4b47      	ldr	r3, [pc, #284]	@ (800b390 <_strtod_l+0xaf8>)
 800b274:	429a      	cmp	r2, r3
 800b276:	d103      	bne.n	800b280 <_strtod_l+0x9e8>
 800b278:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b27a:	3301      	adds	r3, #1
 800b27c:	f43f ad2b 	beq.w	800acd6 <_strtod_l+0x43e>
 800b280:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b390 <_strtod_l+0xaf8>
 800b284:	f04f 3aff 	mov.w	sl, #4294967295
 800b288:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b28a:	9805      	ldr	r0, [sp, #20]
 800b28c:	f7fe fe74 	bl	8009f78 <_Bfree>
 800b290:	9805      	ldr	r0, [sp, #20]
 800b292:	4649      	mov	r1, r9
 800b294:	f7fe fe70 	bl	8009f78 <_Bfree>
 800b298:	9805      	ldr	r0, [sp, #20]
 800b29a:	4641      	mov	r1, r8
 800b29c:	f7fe fe6c 	bl	8009f78 <_Bfree>
 800b2a0:	9805      	ldr	r0, [sp, #20]
 800b2a2:	4621      	mov	r1, r4
 800b2a4:	f7fe fe68 	bl	8009f78 <_Bfree>
 800b2a8:	e618      	b.n	800aedc <_strtod_l+0x644>
 800b2aa:	f1ba 0f01 	cmp.w	sl, #1
 800b2ae:	d103      	bne.n	800b2b8 <_strtod_l+0xa20>
 800b2b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	f43f ada5 	beq.w	800ae02 <_strtod_l+0x56a>
 800b2b8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b368 <_strtod_l+0xad0>
 800b2bc:	4f35      	ldr	r7, [pc, #212]	@ (800b394 <_strtod_l+0xafc>)
 800b2be:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b2c2:	2600      	movs	r6, #0
 800b2c4:	e7b1      	b.n	800b22a <_strtod_l+0x992>
 800b2c6:	4f34      	ldr	r7, [pc, #208]	@ (800b398 <_strtod_l+0xb00>)
 800b2c8:	2600      	movs	r6, #0
 800b2ca:	e7aa      	b.n	800b222 <_strtod_l+0x98a>
 800b2cc:	4b32      	ldr	r3, [pc, #200]	@ (800b398 <_strtod_l+0xb00>)
 800b2ce:	4630      	mov	r0, r6
 800b2d0:	4639      	mov	r1, r7
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	f7f5 f990 	bl	80005f8 <__aeabi_dmul>
 800b2d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2da:	4606      	mov	r6, r0
 800b2dc:	460f      	mov	r7, r1
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d09f      	beq.n	800b222 <_strtod_l+0x98a>
 800b2e2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b2e6:	e7a0      	b.n	800b22a <_strtod_l+0x992>
 800b2e8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b370 <_strtod_l+0xad8>
 800b2ec:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b2f0:	ec57 6b17 	vmov	r6, r7, d7
 800b2f4:	e799      	b.n	800b22a <_strtod_l+0x992>
 800b2f6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b2fa:	9b08      	ldr	r3, [sp, #32]
 800b2fc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b300:	2b00      	cmp	r3, #0
 800b302:	d1c1      	bne.n	800b288 <_strtod_l+0x9f0>
 800b304:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b308:	0d1b      	lsrs	r3, r3, #20
 800b30a:	051b      	lsls	r3, r3, #20
 800b30c:	429d      	cmp	r5, r3
 800b30e:	d1bb      	bne.n	800b288 <_strtod_l+0x9f0>
 800b310:	4630      	mov	r0, r6
 800b312:	4639      	mov	r1, r7
 800b314:	f7f5 fcd0 	bl	8000cb8 <__aeabi_d2lz>
 800b318:	f7f5 f940 	bl	800059c <__aeabi_l2d>
 800b31c:	4602      	mov	r2, r0
 800b31e:	460b      	mov	r3, r1
 800b320:	4630      	mov	r0, r6
 800b322:	4639      	mov	r1, r7
 800b324:	f7f4 ffb0 	bl	8000288 <__aeabi_dsub>
 800b328:	460b      	mov	r3, r1
 800b32a:	4602      	mov	r2, r0
 800b32c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b330:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b334:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b336:	ea46 060a 	orr.w	r6, r6, sl
 800b33a:	431e      	orrs	r6, r3
 800b33c:	d06f      	beq.n	800b41e <_strtod_l+0xb86>
 800b33e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b378 <_strtod_l+0xae0>)
 800b340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b344:	f7f5 fbca 	bl	8000adc <__aeabi_dcmplt>
 800b348:	2800      	cmp	r0, #0
 800b34a:	f47f accf 	bne.w	800acec <_strtod_l+0x454>
 800b34e:	a30c      	add	r3, pc, #48	@ (adr r3, 800b380 <_strtod_l+0xae8>)
 800b350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b354:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b358:	f7f5 fbde 	bl	8000b18 <__aeabi_dcmpgt>
 800b35c:	2800      	cmp	r0, #0
 800b35e:	d093      	beq.n	800b288 <_strtod_l+0x9f0>
 800b360:	e4c4      	b.n	800acec <_strtod_l+0x454>
 800b362:	bf00      	nop
 800b364:	f3af 8000 	nop.w
 800b368:	00000000 	.word	0x00000000
 800b36c:	bff00000 	.word	0xbff00000
 800b370:	00000000 	.word	0x00000000
 800b374:	3ff00000 	.word	0x3ff00000
 800b378:	94a03595 	.word	0x94a03595
 800b37c:	3fdfffff 	.word	0x3fdfffff
 800b380:	35afe535 	.word	0x35afe535
 800b384:	3fe00000 	.word	0x3fe00000
 800b388:	000fffff 	.word	0x000fffff
 800b38c:	7ff00000 	.word	0x7ff00000
 800b390:	7fefffff 	.word	0x7fefffff
 800b394:	3ff00000 	.word	0x3ff00000
 800b398:	3fe00000 	.word	0x3fe00000
 800b39c:	7fe00000 	.word	0x7fe00000
 800b3a0:	7c9fffff 	.word	0x7c9fffff
 800b3a4:	9b08      	ldr	r3, [sp, #32]
 800b3a6:	b323      	cbz	r3, 800b3f2 <_strtod_l+0xb5a>
 800b3a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b3ac:	d821      	bhi.n	800b3f2 <_strtod_l+0xb5a>
 800b3ae:	a328      	add	r3, pc, #160	@ (adr r3, 800b450 <_strtod_l+0xbb8>)
 800b3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3b4:	4630      	mov	r0, r6
 800b3b6:	4639      	mov	r1, r7
 800b3b8:	f7f5 fb9a 	bl	8000af0 <__aeabi_dcmple>
 800b3bc:	b1a0      	cbz	r0, 800b3e8 <_strtod_l+0xb50>
 800b3be:	4639      	mov	r1, r7
 800b3c0:	4630      	mov	r0, r6
 800b3c2:	f7f5 fbf1 	bl	8000ba8 <__aeabi_d2uiz>
 800b3c6:	2801      	cmp	r0, #1
 800b3c8:	bf38      	it	cc
 800b3ca:	2001      	movcc	r0, #1
 800b3cc:	f7f5 f89a 	bl	8000504 <__aeabi_ui2d>
 800b3d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3d2:	4606      	mov	r6, r0
 800b3d4:	460f      	mov	r7, r1
 800b3d6:	b9fb      	cbnz	r3, 800b418 <_strtod_l+0xb80>
 800b3d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b3dc:	9014      	str	r0, [sp, #80]	@ 0x50
 800b3de:	9315      	str	r3, [sp, #84]	@ 0x54
 800b3e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b3e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b3e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b3ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b3ee:	1b5b      	subs	r3, r3, r5
 800b3f0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b3f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b3f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b3fa:	f7ff f8f1 	bl	800a5e0 <__ulp>
 800b3fe:	4650      	mov	r0, sl
 800b400:	ec53 2b10 	vmov	r2, r3, d0
 800b404:	4659      	mov	r1, fp
 800b406:	f7f5 f8f7 	bl	80005f8 <__aeabi_dmul>
 800b40a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b40e:	f7f4 ff3d 	bl	800028c <__adddf3>
 800b412:	4682      	mov	sl, r0
 800b414:	468b      	mov	fp, r1
 800b416:	e770      	b.n	800b2fa <_strtod_l+0xa62>
 800b418:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b41c:	e7e0      	b.n	800b3e0 <_strtod_l+0xb48>
 800b41e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b458 <_strtod_l+0xbc0>)
 800b420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b424:	f7f5 fb5a 	bl	8000adc <__aeabi_dcmplt>
 800b428:	e798      	b.n	800b35c <_strtod_l+0xac4>
 800b42a:	2300      	movs	r3, #0
 800b42c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b42e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b430:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b432:	6013      	str	r3, [r2, #0]
 800b434:	f7ff ba6d 	b.w	800a912 <_strtod_l+0x7a>
 800b438:	2a65      	cmp	r2, #101	@ 0x65
 800b43a:	f43f ab66 	beq.w	800ab0a <_strtod_l+0x272>
 800b43e:	2a45      	cmp	r2, #69	@ 0x45
 800b440:	f43f ab63 	beq.w	800ab0a <_strtod_l+0x272>
 800b444:	2301      	movs	r3, #1
 800b446:	f7ff bb9e 	b.w	800ab86 <_strtod_l+0x2ee>
 800b44a:	bf00      	nop
 800b44c:	f3af 8000 	nop.w
 800b450:	ffc00000 	.word	0xffc00000
 800b454:	41dfffff 	.word	0x41dfffff
 800b458:	94a03595 	.word	0x94a03595
 800b45c:	3fcfffff 	.word	0x3fcfffff

0800b460 <_strtod_r>:
 800b460:	4b01      	ldr	r3, [pc, #4]	@ (800b468 <_strtod_r+0x8>)
 800b462:	f7ff ba19 	b.w	800a898 <_strtod_l>
 800b466:	bf00      	nop
 800b468:	200000b0 	.word	0x200000b0

0800b46c <_strtol_l.constprop.0>:
 800b46c:	2b24      	cmp	r3, #36	@ 0x24
 800b46e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b472:	4686      	mov	lr, r0
 800b474:	4690      	mov	r8, r2
 800b476:	d801      	bhi.n	800b47c <_strtol_l.constprop.0+0x10>
 800b478:	2b01      	cmp	r3, #1
 800b47a:	d106      	bne.n	800b48a <_strtol_l.constprop.0+0x1e>
 800b47c:	f7fd fd8e 	bl	8008f9c <__errno>
 800b480:	2316      	movs	r3, #22
 800b482:	6003      	str	r3, [r0, #0]
 800b484:	2000      	movs	r0, #0
 800b486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b48a:	4834      	ldr	r0, [pc, #208]	@ (800b55c <_strtol_l.constprop.0+0xf0>)
 800b48c:	460d      	mov	r5, r1
 800b48e:	462a      	mov	r2, r5
 800b490:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b494:	5d06      	ldrb	r6, [r0, r4]
 800b496:	f016 0608 	ands.w	r6, r6, #8
 800b49a:	d1f8      	bne.n	800b48e <_strtol_l.constprop.0+0x22>
 800b49c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b49e:	d12d      	bne.n	800b4fc <_strtol_l.constprop.0+0x90>
 800b4a0:	782c      	ldrb	r4, [r5, #0]
 800b4a2:	2601      	movs	r6, #1
 800b4a4:	1c95      	adds	r5, r2, #2
 800b4a6:	f033 0210 	bics.w	r2, r3, #16
 800b4aa:	d109      	bne.n	800b4c0 <_strtol_l.constprop.0+0x54>
 800b4ac:	2c30      	cmp	r4, #48	@ 0x30
 800b4ae:	d12a      	bne.n	800b506 <_strtol_l.constprop.0+0x9a>
 800b4b0:	782a      	ldrb	r2, [r5, #0]
 800b4b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b4b6:	2a58      	cmp	r2, #88	@ 0x58
 800b4b8:	d125      	bne.n	800b506 <_strtol_l.constprop.0+0x9a>
 800b4ba:	786c      	ldrb	r4, [r5, #1]
 800b4bc:	2310      	movs	r3, #16
 800b4be:	3502      	adds	r5, #2
 800b4c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b4c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	fbbc f9f3 	udiv	r9, ip, r3
 800b4ce:	4610      	mov	r0, r2
 800b4d0:	fb03 ca19 	mls	sl, r3, r9, ip
 800b4d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b4d8:	2f09      	cmp	r7, #9
 800b4da:	d81b      	bhi.n	800b514 <_strtol_l.constprop.0+0xa8>
 800b4dc:	463c      	mov	r4, r7
 800b4de:	42a3      	cmp	r3, r4
 800b4e0:	dd27      	ble.n	800b532 <_strtol_l.constprop.0+0xc6>
 800b4e2:	1c57      	adds	r7, r2, #1
 800b4e4:	d007      	beq.n	800b4f6 <_strtol_l.constprop.0+0x8a>
 800b4e6:	4581      	cmp	r9, r0
 800b4e8:	d320      	bcc.n	800b52c <_strtol_l.constprop.0+0xc0>
 800b4ea:	d101      	bne.n	800b4f0 <_strtol_l.constprop.0+0x84>
 800b4ec:	45a2      	cmp	sl, r4
 800b4ee:	db1d      	blt.n	800b52c <_strtol_l.constprop.0+0xc0>
 800b4f0:	fb00 4003 	mla	r0, r0, r3, r4
 800b4f4:	2201      	movs	r2, #1
 800b4f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4fa:	e7eb      	b.n	800b4d4 <_strtol_l.constprop.0+0x68>
 800b4fc:	2c2b      	cmp	r4, #43	@ 0x2b
 800b4fe:	bf04      	itt	eq
 800b500:	782c      	ldrbeq	r4, [r5, #0]
 800b502:	1c95      	addeq	r5, r2, #2
 800b504:	e7cf      	b.n	800b4a6 <_strtol_l.constprop.0+0x3a>
 800b506:	2b00      	cmp	r3, #0
 800b508:	d1da      	bne.n	800b4c0 <_strtol_l.constprop.0+0x54>
 800b50a:	2c30      	cmp	r4, #48	@ 0x30
 800b50c:	bf0c      	ite	eq
 800b50e:	2308      	moveq	r3, #8
 800b510:	230a      	movne	r3, #10
 800b512:	e7d5      	b.n	800b4c0 <_strtol_l.constprop.0+0x54>
 800b514:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b518:	2f19      	cmp	r7, #25
 800b51a:	d801      	bhi.n	800b520 <_strtol_l.constprop.0+0xb4>
 800b51c:	3c37      	subs	r4, #55	@ 0x37
 800b51e:	e7de      	b.n	800b4de <_strtol_l.constprop.0+0x72>
 800b520:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b524:	2f19      	cmp	r7, #25
 800b526:	d804      	bhi.n	800b532 <_strtol_l.constprop.0+0xc6>
 800b528:	3c57      	subs	r4, #87	@ 0x57
 800b52a:	e7d8      	b.n	800b4de <_strtol_l.constprop.0+0x72>
 800b52c:	f04f 32ff 	mov.w	r2, #4294967295
 800b530:	e7e1      	b.n	800b4f6 <_strtol_l.constprop.0+0x8a>
 800b532:	1c53      	adds	r3, r2, #1
 800b534:	d108      	bne.n	800b548 <_strtol_l.constprop.0+0xdc>
 800b536:	2322      	movs	r3, #34	@ 0x22
 800b538:	f8ce 3000 	str.w	r3, [lr]
 800b53c:	4660      	mov	r0, ip
 800b53e:	f1b8 0f00 	cmp.w	r8, #0
 800b542:	d0a0      	beq.n	800b486 <_strtol_l.constprop.0+0x1a>
 800b544:	1e69      	subs	r1, r5, #1
 800b546:	e006      	b.n	800b556 <_strtol_l.constprop.0+0xea>
 800b548:	b106      	cbz	r6, 800b54c <_strtol_l.constprop.0+0xe0>
 800b54a:	4240      	negs	r0, r0
 800b54c:	f1b8 0f00 	cmp.w	r8, #0
 800b550:	d099      	beq.n	800b486 <_strtol_l.constprop.0+0x1a>
 800b552:	2a00      	cmp	r2, #0
 800b554:	d1f6      	bne.n	800b544 <_strtol_l.constprop.0+0xd8>
 800b556:	f8c8 1000 	str.w	r1, [r8]
 800b55a:	e794      	b.n	800b486 <_strtol_l.constprop.0+0x1a>
 800b55c:	0800d149 	.word	0x0800d149

0800b560 <_strtol_r>:
 800b560:	f7ff bf84 	b.w	800b46c <_strtol_l.constprop.0>

0800b564 <__ssputs_r>:
 800b564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b568:	688e      	ldr	r6, [r1, #8]
 800b56a:	461f      	mov	r7, r3
 800b56c:	42be      	cmp	r6, r7
 800b56e:	680b      	ldr	r3, [r1, #0]
 800b570:	4682      	mov	sl, r0
 800b572:	460c      	mov	r4, r1
 800b574:	4690      	mov	r8, r2
 800b576:	d82d      	bhi.n	800b5d4 <__ssputs_r+0x70>
 800b578:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b57c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b580:	d026      	beq.n	800b5d0 <__ssputs_r+0x6c>
 800b582:	6965      	ldr	r5, [r4, #20]
 800b584:	6909      	ldr	r1, [r1, #16]
 800b586:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b58a:	eba3 0901 	sub.w	r9, r3, r1
 800b58e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b592:	1c7b      	adds	r3, r7, #1
 800b594:	444b      	add	r3, r9
 800b596:	106d      	asrs	r5, r5, #1
 800b598:	429d      	cmp	r5, r3
 800b59a:	bf38      	it	cc
 800b59c:	461d      	movcc	r5, r3
 800b59e:	0553      	lsls	r3, r2, #21
 800b5a0:	d527      	bpl.n	800b5f2 <__ssputs_r+0x8e>
 800b5a2:	4629      	mov	r1, r5
 800b5a4:	f7fe fc1c 	bl	8009de0 <_malloc_r>
 800b5a8:	4606      	mov	r6, r0
 800b5aa:	b360      	cbz	r0, 800b606 <__ssputs_r+0xa2>
 800b5ac:	6921      	ldr	r1, [r4, #16]
 800b5ae:	464a      	mov	r2, r9
 800b5b0:	f7fd fd21 	bl	8008ff6 <memcpy>
 800b5b4:	89a3      	ldrh	r3, [r4, #12]
 800b5b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b5ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5be:	81a3      	strh	r3, [r4, #12]
 800b5c0:	6126      	str	r6, [r4, #16]
 800b5c2:	6165      	str	r5, [r4, #20]
 800b5c4:	444e      	add	r6, r9
 800b5c6:	eba5 0509 	sub.w	r5, r5, r9
 800b5ca:	6026      	str	r6, [r4, #0]
 800b5cc:	60a5      	str	r5, [r4, #8]
 800b5ce:	463e      	mov	r6, r7
 800b5d0:	42be      	cmp	r6, r7
 800b5d2:	d900      	bls.n	800b5d6 <__ssputs_r+0x72>
 800b5d4:	463e      	mov	r6, r7
 800b5d6:	6820      	ldr	r0, [r4, #0]
 800b5d8:	4632      	mov	r2, r6
 800b5da:	4641      	mov	r1, r8
 800b5dc:	f000 fb7c 	bl	800bcd8 <memmove>
 800b5e0:	68a3      	ldr	r3, [r4, #8]
 800b5e2:	1b9b      	subs	r3, r3, r6
 800b5e4:	60a3      	str	r3, [r4, #8]
 800b5e6:	6823      	ldr	r3, [r4, #0]
 800b5e8:	4433      	add	r3, r6
 800b5ea:	6023      	str	r3, [r4, #0]
 800b5ec:	2000      	movs	r0, #0
 800b5ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5f2:	462a      	mov	r2, r5
 800b5f4:	f000 ff29 	bl	800c44a <_realloc_r>
 800b5f8:	4606      	mov	r6, r0
 800b5fa:	2800      	cmp	r0, #0
 800b5fc:	d1e0      	bne.n	800b5c0 <__ssputs_r+0x5c>
 800b5fe:	6921      	ldr	r1, [r4, #16]
 800b600:	4650      	mov	r0, sl
 800b602:	f7fe fb79 	bl	8009cf8 <_free_r>
 800b606:	230c      	movs	r3, #12
 800b608:	f8ca 3000 	str.w	r3, [sl]
 800b60c:	89a3      	ldrh	r3, [r4, #12]
 800b60e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b612:	81a3      	strh	r3, [r4, #12]
 800b614:	f04f 30ff 	mov.w	r0, #4294967295
 800b618:	e7e9      	b.n	800b5ee <__ssputs_r+0x8a>
	...

0800b61c <_svfiprintf_r>:
 800b61c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b620:	4698      	mov	r8, r3
 800b622:	898b      	ldrh	r3, [r1, #12]
 800b624:	061b      	lsls	r3, r3, #24
 800b626:	b09d      	sub	sp, #116	@ 0x74
 800b628:	4607      	mov	r7, r0
 800b62a:	460d      	mov	r5, r1
 800b62c:	4614      	mov	r4, r2
 800b62e:	d510      	bpl.n	800b652 <_svfiprintf_r+0x36>
 800b630:	690b      	ldr	r3, [r1, #16]
 800b632:	b973      	cbnz	r3, 800b652 <_svfiprintf_r+0x36>
 800b634:	2140      	movs	r1, #64	@ 0x40
 800b636:	f7fe fbd3 	bl	8009de0 <_malloc_r>
 800b63a:	6028      	str	r0, [r5, #0]
 800b63c:	6128      	str	r0, [r5, #16]
 800b63e:	b930      	cbnz	r0, 800b64e <_svfiprintf_r+0x32>
 800b640:	230c      	movs	r3, #12
 800b642:	603b      	str	r3, [r7, #0]
 800b644:	f04f 30ff 	mov.w	r0, #4294967295
 800b648:	b01d      	add	sp, #116	@ 0x74
 800b64a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b64e:	2340      	movs	r3, #64	@ 0x40
 800b650:	616b      	str	r3, [r5, #20]
 800b652:	2300      	movs	r3, #0
 800b654:	9309      	str	r3, [sp, #36]	@ 0x24
 800b656:	2320      	movs	r3, #32
 800b658:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b65c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b660:	2330      	movs	r3, #48	@ 0x30
 800b662:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b800 <_svfiprintf_r+0x1e4>
 800b666:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b66a:	f04f 0901 	mov.w	r9, #1
 800b66e:	4623      	mov	r3, r4
 800b670:	469a      	mov	sl, r3
 800b672:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b676:	b10a      	cbz	r2, 800b67c <_svfiprintf_r+0x60>
 800b678:	2a25      	cmp	r2, #37	@ 0x25
 800b67a:	d1f9      	bne.n	800b670 <_svfiprintf_r+0x54>
 800b67c:	ebba 0b04 	subs.w	fp, sl, r4
 800b680:	d00b      	beq.n	800b69a <_svfiprintf_r+0x7e>
 800b682:	465b      	mov	r3, fp
 800b684:	4622      	mov	r2, r4
 800b686:	4629      	mov	r1, r5
 800b688:	4638      	mov	r0, r7
 800b68a:	f7ff ff6b 	bl	800b564 <__ssputs_r>
 800b68e:	3001      	adds	r0, #1
 800b690:	f000 80a7 	beq.w	800b7e2 <_svfiprintf_r+0x1c6>
 800b694:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b696:	445a      	add	r2, fp
 800b698:	9209      	str	r2, [sp, #36]	@ 0x24
 800b69a:	f89a 3000 	ldrb.w	r3, [sl]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	f000 809f 	beq.w	800b7e2 <_svfiprintf_r+0x1c6>
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	f04f 32ff 	mov.w	r2, #4294967295
 800b6aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6ae:	f10a 0a01 	add.w	sl, sl, #1
 800b6b2:	9304      	str	r3, [sp, #16]
 800b6b4:	9307      	str	r3, [sp, #28]
 800b6b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b6ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6bc:	4654      	mov	r4, sl
 800b6be:	2205      	movs	r2, #5
 800b6c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6c4:	484e      	ldr	r0, [pc, #312]	@ (800b800 <_svfiprintf_r+0x1e4>)
 800b6c6:	f7f4 fd83 	bl	80001d0 <memchr>
 800b6ca:	9a04      	ldr	r2, [sp, #16]
 800b6cc:	b9d8      	cbnz	r0, 800b706 <_svfiprintf_r+0xea>
 800b6ce:	06d0      	lsls	r0, r2, #27
 800b6d0:	bf44      	itt	mi
 800b6d2:	2320      	movmi	r3, #32
 800b6d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6d8:	0711      	lsls	r1, r2, #28
 800b6da:	bf44      	itt	mi
 800b6dc:	232b      	movmi	r3, #43	@ 0x2b
 800b6de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6e2:	f89a 3000 	ldrb.w	r3, [sl]
 800b6e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6e8:	d015      	beq.n	800b716 <_svfiprintf_r+0xfa>
 800b6ea:	9a07      	ldr	r2, [sp, #28]
 800b6ec:	4654      	mov	r4, sl
 800b6ee:	2000      	movs	r0, #0
 800b6f0:	f04f 0c0a 	mov.w	ip, #10
 800b6f4:	4621      	mov	r1, r4
 800b6f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6fa:	3b30      	subs	r3, #48	@ 0x30
 800b6fc:	2b09      	cmp	r3, #9
 800b6fe:	d94b      	bls.n	800b798 <_svfiprintf_r+0x17c>
 800b700:	b1b0      	cbz	r0, 800b730 <_svfiprintf_r+0x114>
 800b702:	9207      	str	r2, [sp, #28]
 800b704:	e014      	b.n	800b730 <_svfiprintf_r+0x114>
 800b706:	eba0 0308 	sub.w	r3, r0, r8
 800b70a:	fa09 f303 	lsl.w	r3, r9, r3
 800b70e:	4313      	orrs	r3, r2
 800b710:	9304      	str	r3, [sp, #16]
 800b712:	46a2      	mov	sl, r4
 800b714:	e7d2      	b.n	800b6bc <_svfiprintf_r+0xa0>
 800b716:	9b03      	ldr	r3, [sp, #12]
 800b718:	1d19      	adds	r1, r3, #4
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	9103      	str	r1, [sp, #12]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	bfbb      	ittet	lt
 800b722:	425b      	neglt	r3, r3
 800b724:	f042 0202 	orrlt.w	r2, r2, #2
 800b728:	9307      	strge	r3, [sp, #28]
 800b72a:	9307      	strlt	r3, [sp, #28]
 800b72c:	bfb8      	it	lt
 800b72e:	9204      	strlt	r2, [sp, #16]
 800b730:	7823      	ldrb	r3, [r4, #0]
 800b732:	2b2e      	cmp	r3, #46	@ 0x2e
 800b734:	d10a      	bne.n	800b74c <_svfiprintf_r+0x130>
 800b736:	7863      	ldrb	r3, [r4, #1]
 800b738:	2b2a      	cmp	r3, #42	@ 0x2a
 800b73a:	d132      	bne.n	800b7a2 <_svfiprintf_r+0x186>
 800b73c:	9b03      	ldr	r3, [sp, #12]
 800b73e:	1d1a      	adds	r2, r3, #4
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	9203      	str	r2, [sp, #12]
 800b744:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b748:	3402      	adds	r4, #2
 800b74a:	9305      	str	r3, [sp, #20]
 800b74c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b810 <_svfiprintf_r+0x1f4>
 800b750:	7821      	ldrb	r1, [r4, #0]
 800b752:	2203      	movs	r2, #3
 800b754:	4650      	mov	r0, sl
 800b756:	f7f4 fd3b 	bl	80001d0 <memchr>
 800b75a:	b138      	cbz	r0, 800b76c <_svfiprintf_r+0x150>
 800b75c:	9b04      	ldr	r3, [sp, #16]
 800b75e:	eba0 000a 	sub.w	r0, r0, sl
 800b762:	2240      	movs	r2, #64	@ 0x40
 800b764:	4082      	lsls	r2, r0
 800b766:	4313      	orrs	r3, r2
 800b768:	3401      	adds	r4, #1
 800b76a:	9304      	str	r3, [sp, #16]
 800b76c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b770:	4824      	ldr	r0, [pc, #144]	@ (800b804 <_svfiprintf_r+0x1e8>)
 800b772:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b776:	2206      	movs	r2, #6
 800b778:	f7f4 fd2a 	bl	80001d0 <memchr>
 800b77c:	2800      	cmp	r0, #0
 800b77e:	d036      	beq.n	800b7ee <_svfiprintf_r+0x1d2>
 800b780:	4b21      	ldr	r3, [pc, #132]	@ (800b808 <_svfiprintf_r+0x1ec>)
 800b782:	bb1b      	cbnz	r3, 800b7cc <_svfiprintf_r+0x1b0>
 800b784:	9b03      	ldr	r3, [sp, #12]
 800b786:	3307      	adds	r3, #7
 800b788:	f023 0307 	bic.w	r3, r3, #7
 800b78c:	3308      	adds	r3, #8
 800b78e:	9303      	str	r3, [sp, #12]
 800b790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b792:	4433      	add	r3, r6
 800b794:	9309      	str	r3, [sp, #36]	@ 0x24
 800b796:	e76a      	b.n	800b66e <_svfiprintf_r+0x52>
 800b798:	fb0c 3202 	mla	r2, ip, r2, r3
 800b79c:	460c      	mov	r4, r1
 800b79e:	2001      	movs	r0, #1
 800b7a0:	e7a8      	b.n	800b6f4 <_svfiprintf_r+0xd8>
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	3401      	adds	r4, #1
 800b7a6:	9305      	str	r3, [sp, #20]
 800b7a8:	4619      	mov	r1, r3
 800b7aa:	f04f 0c0a 	mov.w	ip, #10
 800b7ae:	4620      	mov	r0, r4
 800b7b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7b4:	3a30      	subs	r2, #48	@ 0x30
 800b7b6:	2a09      	cmp	r2, #9
 800b7b8:	d903      	bls.n	800b7c2 <_svfiprintf_r+0x1a6>
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d0c6      	beq.n	800b74c <_svfiprintf_r+0x130>
 800b7be:	9105      	str	r1, [sp, #20]
 800b7c0:	e7c4      	b.n	800b74c <_svfiprintf_r+0x130>
 800b7c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7c6:	4604      	mov	r4, r0
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	e7f0      	b.n	800b7ae <_svfiprintf_r+0x192>
 800b7cc:	ab03      	add	r3, sp, #12
 800b7ce:	9300      	str	r3, [sp, #0]
 800b7d0:	462a      	mov	r2, r5
 800b7d2:	4b0e      	ldr	r3, [pc, #56]	@ (800b80c <_svfiprintf_r+0x1f0>)
 800b7d4:	a904      	add	r1, sp, #16
 800b7d6:	4638      	mov	r0, r7
 800b7d8:	f7fc fb00 	bl	8007ddc <_printf_float>
 800b7dc:	1c42      	adds	r2, r0, #1
 800b7de:	4606      	mov	r6, r0
 800b7e0:	d1d6      	bne.n	800b790 <_svfiprintf_r+0x174>
 800b7e2:	89ab      	ldrh	r3, [r5, #12]
 800b7e4:	065b      	lsls	r3, r3, #25
 800b7e6:	f53f af2d 	bmi.w	800b644 <_svfiprintf_r+0x28>
 800b7ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7ec:	e72c      	b.n	800b648 <_svfiprintf_r+0x2c>
 800b7ee:	ab03      	add	r3, sp, #12
 800b7f0:	9300      	str	r3, [sp, #0]
 800b7f2:	462a      	mov	r2, r5
 800b7f4:	4b05      	ldr	r3, [pc, #20]	@ (800b80c <_svfiprintf_r+0x1f0>)
 800b7f6:	a904      	add	r1, sp, #16
 800b7f8:	4638      	mov	r0, r7
 800b7fa:	f7fc fd87 	bl	800830c <_printf_i>
 800b7fe:	e7ed      	b.n	800b7dc <_svfiprintf_r+0x1c0>
 800b800:	0800d249 	.word	0x0800d249
 800b804:	0800d253 	.word	0x0800d253
 800b808:	08007ddd 	.word	0x08007ddd
 800b80c:	0800b565 	.word	0x0800b565
 800b810:	0800d24f 	.word	0x0800d24f

0800b814 <__sfputc_r>:
 800b814:	6893      	ldr	r3, [r2, #8]
 800b816:	3b01      	subs	r3, #1
 800b818:	2b00      	cmp	r3, #0
 800b81a:	b410      	push	{r4}
 800b81c:	6093      	str	r3, [r2, #8]
 800b81e:	da08      	bge.n	800b832 <__sfputc_r+0x1e>
 800b820:	6994      	ldr	r4, [r2, #24]
 800b822:	42a3      	cmp	r3, r4
 800b824:	db01      	blt.n	800b82a <__sfputc_r+0x16>
 800b826:	290a      	cmp	r1, #10
 800b828:	d103      	bne.n	800b832 <__sfputc_r+0x1e>
 800b82a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b82e:	f7fd ba36 	b.w	8008c9e <__swbuf_r>
 800b832:	6813      	ldr	r3, [r2, #0]
 800b834:	1c58      	adds	r0, r3, #1
 800b836:	6010      	str	r0, [r2, #0]
 800b838:	7019      	strb	r1, [r3, #0]
 800b83a:	4608      	mov	r0, r1
 800b83c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b840:	4770      	bx	lr

0800b842 <__sfputs_r>:
 800b842:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b844:	4606      	mov	r6, r0
 800b846:	460f      	mov	r7, r1
 800b848:	4614      	mov	r4, r2
 800b84a:	18d5      	adds	r5, r2, r3
 800b84c:	42ac      	cmp	r4, r5
 800b84e:	d101      	bne.n	800b854 <__sfputs_r+0x12>
 800b850:	2000      	movs	r0, #0
 800b852:	e007      	b.n	800b864 <__sfputs_r+0x22>
 800b854:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b858:	463a      	mov	r2, r7
 800b85a:	4630      	mov	r0, r6
 800b85c:	f7ff ffda 	bl	800b814 <__sfputc_r>
 800b860:	1c43      	adds	r3, r0, #1
 800b862:	d1f3      	bne.n	800b84c <__sfputs_r+0xa>
 800b864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b868 <_vfiprintf_r>:
 800b868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b86c:	460d      	mov	r5, r1
 800b86e:	b09d      	sub	sp, #116	@ 0x74
 800b870:	4614      	mov	r4, r2
 800b872:	4698      	mov	r8, r3
 800b874:	4606      	mov	r6, r0
 800b876:	b118      	cbz	r0, 800b880 <_vfiprintf_r+0x18>
 800b878:	6a03      	ldr	r3, [r0, #32]
 800b87a:	b90b      	cbnz	r3, 800b880 <_vfiprintf_r+0x18>
 800b87c:	f7fd f906 	bl	8008a8c <__sinit>
 800b880:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b882:	07d9      	lsls	r1, r3, #31
 800b884:	d405      	bmi.n	800b892 <_vfiprintf_r+0x2a>
 800b886:	89ab      	ldrh	r3, [r5, #12]
 800b888:	059a      	lsls	r2, r3, #22
 800b88a:	d402      	bmi.n	800b892 <_vfiprintf_r+0x2a>
 800b88c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b88e:	f7fd fbb0 	bl	8008ff2 <__retarget_lock_acquire_recursive>
 800b892:	89ab      	ldrh	r3, [r5, #12]
 800b894:	071b      	lsls	r3, r3, #28
 800b896:	d501      	bpl.n	800b89c <_vfiprintf_r+0x34>
 800b898:	692b      	ldr	r3, [r5, #16]
 800b89a:	b99b      	cbnz	r3, 800b8c4 <_vfiprintf_r+0x5c>
 800b89c:	4629      	mov	r1, r5
 800b89e:	4630      	mov	r0, r6
 800b8a0:	f7fd fa3c 	bl	8008d1c <__swsetup_r>
 800b8a4:	b170      	cbz	r0, 800b8c4 <_vfiprintf_r+0x5c>
 800b8a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8a8:	07dc      	lsls	r4, r3, #31
 800b8aa:	d504      	bpl.n	800b8b6 <_vfiprintf_r+0x4e>
 800b8ac:	f04f 30ff 	mov.w	r0, #4294967295
 800b8b0:	b01d      	add	sp, #116	@ 0x74
 800b8b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8b6:	89ab      	ldrh	r3, [r5, #12]
 800b8b8:	0598      	lsls	r0, r3, #22
 800b8ba:	d4f7      	bmi.n	800b8ac <_vfiprintf_r+0x44>
 800b8bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8be:	f7fd fb99 	bl	8008ff4 <__retarget_lock_release_recursive>
 800b8c2:	e7f3      	b.n	800b8ac <_vfiprintf_r+0x44>
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8c8:	2320      	movs	r3, #32
 800b8ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b8ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8d2:	2330      	movs	r3, #48	@ 0x30
 800b8d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ba84 <_vfiprintf_r+0x21c>
 800b8d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b8dc:	f04f 0901 	mov.w	r9, #1
 800b8e0:	4623      	mov	r3, r4
 800b8e2:	469a      	mov	sl, r3
 800b8e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b8e8:	b10a      	cbz	r2, 800b8ee <_vfiprintf_r+0x86>
 800b8ea:	2a25      	cmp	r2, #37	@ 0x25
 800b8ec:	d1f9      	bne.n	800b8e2 <_vfiprintf_r+0x7a>
 800b8ee:	ebba 0b04 	subs.w	fp, sl, r4
 800b8f2:	d00b      	beq.n	800b90c <_vfiprintf_r+0xa4>
 800b8f4:	465b      	mov	r3, fp
 800b8f6:	4622      	mov	r2, r4
 800b8f8:	4629      	mov	r1, r5
 800b8fa:	4630      	mov	r0, r6
 800b8fc:	f7ff ffa1 	bl	800b842 <__sfputs_r>
 800b900:	3001      	adds	r0, #1
 800b902:	f000 80a7 	beq.w	800ba54 <_vfiprintf_r+0x1ec>
 800b906:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b908:	445a      	add	r2, fp
 800b90a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b90c:	f89a 3000 	ldrb.w	r3, [sl]
 800b910:	2b00      	cmp	r3, #0
 800b912:	f000 809f 	beq.w	800ba54 <_vfiprintf_r+0x1ec>
 800b916:	2300      	movs	r3, #0
 800b918:	f04f 32ff 	mov.w	r2, #4294967295
 800b91c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b920:	f10a 0a01 	add.w	sl, sl, #1
 800b924:	9304      	str	r3, [sp, #16]
 800b926:	9307      	str	r3, [sp, #28]
 800b928:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b92c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b92e:	4654      	mov	r4, sl
 800b930:	2205      	movs	r2, #5
 800b932:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b936:	4853      	ldr	r0, [pc, #332]	@ (800ba84 <_vfiprintf_r+0x21c>)
 800b938:	f7f4 fc4a 	bl	80001d0 <memchr>
 800b93c:	9a04      	ldr	r2, [sp, #16]
 800b93e:	b9d8      	cbnz	r0, 800b978 <_vfiprintf_r+0x110>
 800b940:	06d1      	lsls	r1, r2, #27
 800b942:	bf44      	itt	mi
 800b944:	2320      	movmi	r3, #32
 800b946:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b94a:	0713      	lsls	r3, r2, #28
 800b94c:	bf44      	itt	mi
 800b94e:	232b      	movmi	r3, #43	@ 0x2b
 800b950:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b954:	f89a 3000 	ldrb.w	r3, [sl]
 800b958:	2b2a      	cmp	r3, #42	@ 0x2a
 800b95a:	d015      	beq.n	800b988 <_vfiprintf_r+0x120>
 800b95c:	9a07      	ldr	r2, [sp, #28]
 800b95e:	4654      	mov	r4, sl
 800b960:	2000      	movs	r0, #0
 800b962:	f04f 0c0a 	mov.w	ip, #10
 800b966:	4621      	mov	r1, r4
 800b968:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b96c:	3b30      	subs	r3, #48	@ 0x30
 800b96e:	2b09      	cmp	r3, #9
 800b970:	d94b      	bls.n	800ba0a <_vfiprintf_r+0x1a2>
 800b972:	b1b0      	cbz	r0, 800b9a2 <_vfiprintf_r+0x13a>
 800b974:	9207      	str	r2, [sp, #28]
 800b976:	e014      	b.n	800b9a2 <_vfiprintf_r+0x13a>
 800b978:	eba0 0308 	sub.w	r3, r0, r8
 800b97c:	fa09 f303 	lsl.w	r3, r9, r3
 800b980:	4313      	orrs	r3, r2
 800b982:	9304      	str	r3, [sp, #16]
 800b984:	46a2      	mov	sl, r4
 800b986:	e7d2      	b.n	800b92e <_vfiprintf_r+0xc6>
 800b988:	9b03      	ldr	r3, [sp, #12]
 800b98a:	1d19      	adds	r1, r3, #4
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	9103      	str	r1, [sp, #12]
 800b990:	2b00      	cmp	r3, #0
 800b992:	bfbb      	ittet	lt
 800b994:	425b      	neglt	r3, r3
 800b996:	f042 0202 	orrlt.w	r2, r2, #2
 800b99a:	9307      	strge	r3, [sp, #28]
 800b99c:	9307      	strlt	r3, [sp, #28]
 800b99e:	bfb8      	it	lt
 800b9a0:	9204      	strlt	r2, [sp, #16]
 800b9a2:	7823      	ldrb	r3, [r4, #0]
 800b9a4:	2b2e      	cmp	r3, #46	@ 0x2e
 800b9a6:	d10a      	bne.n	800b9be <_vfiprintf_r+0x156>
 800b9a8:	7863      	ldrb	r3, [r4, #1]
 800b9aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9ac:	d132      	bne.n	800ba14 <_vfiprintf_r+0x1ac>
 800b9ae:	9b03      	ldr	r3, [sp, #12]
 800b9b0:	1d1a      	adds	r2, r3, #4
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	9203      	str	r2, [sp, #12]
 800b9b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b9ba:	3402      	adds	r4, #2
 800b9bc:	9305      	str	r3, [sp, #20]
 800b9be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ba94 <_vfiprintf_r+0x22c>
 800b9c2:	7821      	ldrb	r1, [r4, #0]
 800b9c4:	2203      	movs	r2, #3
 800b9c6:	4650      	mov	r0, sl
 800b9c8:	f7f4 fc02 	bl	80001d0 <memchr>
 800b9cc:	b138      	cbz	r0, 800b9de <_vfiprintf_r+0x176>
 800b9ce:	9b04      	ldr	r3, [sp, #16]
 800b9d0:	eba0 000a 	sub.w	r0, r0, sl
 800b9d4:	2240      	movs	r2, #64	@ 0x40
 800b9d6:	4082      	lsls	r2, r0
 800b9d8:	4313      	orrs	r3, r2
 800b9da:	3401      	adds	r4, #1
 800b9dc:	9304      	str	r3, [sp, #16]
 800b9de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9e2:	4829      	ldr	r0, [pc, #164]	@ (800ba88 <_vfiprintf_r+0x220>)
 800b9e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b9e8:	2206      	movs	r2, #6
 800b9ea:	f7f4 fbf1 	bl	80001d0 <memchr>
 800b9ee:	2800      	cmp	r0, #0
 800b9f0:	d03f      	beq.n	800ba72 <_vfiprintf_r+0x20a>
 800b9f2:	4b26      	ldr	r3, [pc, #152]	@ (800ba8c <_vfiprintf_r+0x224>)
 800b9f4:	bb1b      	cbnz	r3, 800ba3e <_vfiprintf_r+0x1d6>
 800b9f6:	9b03      	ldr	r3, [sp, #12]
 800b9f8:	3307      	adds	r3, #7
 800b9fa:	f023 0307 	bic.w	r3, r3, #7
 800b9fe:	3308      	adds	r3, #8
 800ba00:	9303      	str	r3, [sp, #12]
 800ba02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba04:	443b      	add	r3, r7
 800ba06:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba08:	e76a      	b.n	800b8e0 <_vfiprintf_r+0x78>
 800ba0a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba0e:	460c      	mov	r4, r1
 800ba10:	2001      	movs	r0, #1
 800ba12:	e7a8      	b.n	800b966 <_vfiprintf_r+0xfe>
 800ba14:	2300      	movs	r3, #0
 800ba16:	3401      	adds	r4, #1
 800ba18:	9305      	str	r3, [sp, #20]
 800ba1a:	4619      	mov	r1, r3
 800ba1c:	f04f 0c0a 	mov.w	ip, #10
 800ba20:	4620      	mov	r0, r4
 800ba22:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba26:	3a30      	subs	r2, #48	@ 0x30
 800ba28:	2a09      	cmp	r2, #9
 800ba2a:	d903      	bls.n	800ba34 <_vfiprintf_r+0x1cc>
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d0c6      	beq.n	800b9be <_vfiprintf_r+0x156>
 800ba30:	9105      	str	r1, [sp, #20]
 800ba32:	e7c4      	b.n	800b9be <_vfiprintf_r+0x156>
 800ba34:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba38:	4604      	mov	r4, r0
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	e7f0      	b.n	800ba20 <_vfiprintf_r+0x1b8>
 800ba3e:	ab03      	add	r3, sp, #12
 800ba40:	9300      	str	r3, [sp, #0]
 800ba42:	462a      	mov	r2, r5
 800ba44:	4b12      	ldr	r3, [pc, #72]	@ (800ba90 <_vfiprintf_r+0x228>)
 800ba46:	a904      	add	r1, sp, #16
 800ba48:	4630      	mov	r0, r6
 800ba4a:	f7fc f9c7 	bl	8007ddc <_printf_float>
 800ba4e:	4607      	mov	r7, r0
 800ba50:	1c78      	adds	r0, r7, #1
 800ba52:	d1d6      	bne.n	800ba02 <_vfiprintf_r+0x19a>
 800ba54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba56:	07d9      	lsls	r1, r3, #31
 800ba58:	d405      	bmi.n	800ba66 <_vfiprintf_r+0x1fe>
 800ba5a:	89ab      	ldrh	r3, [r5, #12]
 800ba5c:	059a      	lsls	r2, r3, #22
 800ba5e:	d402      	bmi.n	800ba66 <_vfiprintf_r+0x1fe>
 800ba60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba62:	f7fd fac7 	bl	8008ff4 <__retarget_lock_release_recursive>
 800ba66:	89ab      	ldrh	r3, [r5, #12]
 800ba68:	065b      	lsls	r3, r3, #25
 800ba6a:	f53f af1f 	bmi.w	800b8ac <_vfiprintf_r+0x44>
 800ba6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba70:	e71e      	b.n	800b8b0 <_vfiprintf_r+0x48>
 800ba72:	ab03      	add	r3, sp, #12
 800ba74:	9300      	str	r3, [sp, #0]
 800ba76:	462a      	mov	r2, r5
 800ba78:	4b05      	ldr	r3, [pc, #20]	@ (800ba90 <_vfiprintf_r+0x228>)
 800ba7a:	a904      	add	r1, sp, #16
 800ba7c:	4630      	mov	r0, r6
 800ba7e:	f7fc fc45 	bl	800830c <_printf_i>
 800ba82:	e7e4      	b.n	800ba4e <_vfiprintf_r+0x1e6>
 800ba84:	0800d249 	.word	0x0800d249
 800ba88:	0800d253 	.word	0x0800d253
 800ba8c:	08007ddd 	.word	0x08007ddd
 800ba90:	0800b843 	.word	0x0800b843
 800ba94:	0800d24f 	.word	0x0800d24f

0800ba98 <__sflush_r>:
 800ba98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baa0:	0716      	lsls	r6, r2, #28
 800baa2:	4605      	mov	r5, r0
 800baa4:	460c      	mov	r4, r1
 800baa6:	d454      	bmi.n	800bb52 <__sflush_r+0xba>
 800baa8:	684b      	ldr	r3, [r1, #4]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	dc02      	bgt.n	800bab4 <__sflush_r+0x1c>
 800baae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	dd48      	ble.n	800bb46 <__sflush_r+0xae>
 800bab4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bab6:	2e00      	cmp	r6, #0
 800bab8:	d045      	beq.n	800bb46 <__sflush_r+0xae>
 800baba:	2300      	movs	r3, #0
 800babc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bac0:	682f      	ldr	r7, [r5, #0]
 800bac2:	6a21      	ldr	r1, [r4, #32]
 800bac4:	602b      	str	r3, [r5, #0]
 800bac6:	d030      	beq.n	800bb2a <__sflush_r+0x92>
 800bac8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800baca:	89a3      	ldrh	r3, [r4, #12]
 800bacc:	0759      	lsls	r1, r3, #29
 800bace:	d505      	bpl.n	800badc <__sflush_r+0x44>
 800bad0:	6863      	ldr	r3, [r4, #4]
 800bad2:	1ad2      	subs	r2, r2, r3
 800bad4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bad6:	b10b      	cbz	r3, 800badc <__sflush_r+0x44>
 800bad8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bada:	1ad2      	subs	r2, r2, r3
 800badc:	2300      	movs	r3, #0
 800bade:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bae0:	6a21      	ldr	r1, [r4, #32]
 800bae2:	4628      	mov	r0, r5
 800bae4:	47b0      	blx	r6
 800bae6:	1c43      	adds	r3, r0, #1
 800bae8:	89a3      	ldrh	r3, [r4, #12]
 800baea:	d106      	bne.n	800bafa <__sflush_r+0x62>
 800baec:	6829      	ldr	r1, [r5, #0]
 800baee:	291d      	cmp	r1, #29
 800baf0:	d82b      	bhi.n	800bb4a <__sflush_r+0xb2>
 800baf2:	4a2a      	ldr	r2, [pc, #168]	@ (800bb9c <__sflush_r+0x104>)
 800baf4:	410a      	asrs	r2, r1
 800baf6:	07d6      	lsls	r6, r2, #31
 800baf8:	d427      	bmi.n	800bb4a <__sflush_r+0xb2>
 800bafa:	2200      	movs	r2, #0
 800bafc:	6062      	str	r2, [r4, #4]
 800bafe:	04d9      	lsls	r1, r3, #19
 800bb00:	6922      	ldr	r2, [r4, #16]
 800bb02:	6022      	str	r2, [r4, #0]
 800bb04:	d504      	bpl.n	800bb10 <__sflush_r+0x78>
 800bb06:	1c42      	adds	r2, r0, #1
 800bb08:	d101      	bne.n	800bb0e <__sflush_r+0x76>
 800bb0a:	682b      	ldr	r3, [r5, #0]
 800bb0c:	b903      	cbnz	r3, 800bb10 <__sflush_r+0x78>
 800bb0e:	6560      	str	r0, [r4, #84]	@ 0x54
 800bb10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb12:	602f      	str	r7, [r5, #0]
 800bb14:	b1b9      	cbz	r1, 800bb46 <__sflush_r+0xae>
 800bb16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bb1a:	4299      	cmp	r1, r3
 800bb1c:	d002      	beq.n	800bb24 <__sflush_r+0x8c>
 800bb1e:	4628      	mov	r0, r5
 800bb20:	f7fe f8ea 	bl	8009cf8 <_free_r>
 800bb24:	2300      	movs	r3, #0
 800bb26:	6363      	str	r3, [r4, #52]	@ 0x34
 800bb28:	e00d      	b.n	800bb46 <__sflush_r+0xae>
 800bb2a:	2301      	movs	r3, #1
 800bb2c:	4628      	mov	r0, r5
 800bb2e:	47b0      	blx	r6
 800bb30:	4602      	mov	r2, r0
 800bb32:	1c50      	adds	r0, r2, #1
 800bb34:	d1c9      	bne.n	800baca <__sflush_r+0x32>
 800bb36:	682b      	ldr	r3, [r5, #0]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d0c6      	beq.n	800baca <__sflush_r+0x32>
 800bb3c:	2b1d      	cmp	r3, #29
 800bb3e:	d001      	beq.n	800bb44 <__sflush_r+0xac>
 800bb40:	2b16      	cmp	r3, #22
 800bb42:	d11e      	bne.n	800bb82 <__sflush_r+0xea>
 800bb44:	602f      	str	r7, [r5, #0]
 800bb46:	2000      	movs	r0, #0
 800bb48:	e022      	b.n	800bb90 <__sflush_r+0xf8>
 800bb4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb4e:	b21b      	sxth	r3, r3
 800bb50:	e01b      	b.n	800bb8a <__sflush_r+0xf2>
 800bb52:	690f      	ldr	r7, [r1, #16]
 800bb54:	2f00      	cmp	r7, #0
 800bb56:	d0f6      	beq.n	800bb46 <__sflush_r+0xae>
 800bb58:	0793      	lsls	r3, r2, #30
 800bb5a:	680e      	ldr	r6, [r1, #0]
 800bb5c:	bf08      	it	eq
 800bb5e:	694b      	ldreq	r3, [r1, #20]
 800bb60:	600f      	str	r7, [r1, #0]
 800bb62:	bf18      	it	ne
 800bb64:	2300      	movne	r3, #0
 800bb66:	eba6 0807 	sub.w	r8, r6, r7
 800bb6a:	608b      	str	r3, [r1, #8]
 800bb6c:	f1b8 0f00 	cmp.w	r8, #0
 800bb70:	dde9      	ble.n	800bb46 <__sflush_r+0xae>
 800bb72:	6a21      	ldr	r1, [r4, #32]
 800bb74:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bb76:	4643      	mov	r3, r8
 800bb78:	463a      	mov	r2, r7
 800bb7a:	4628      	mov	r0, r5
 800bb7c:	47b0      	blx	r6
 800bb7e:	2800      	cmp	r0, #0
 800bb80:	dc08      	bgt.n	800bb94 <__sflush_r+0xfc>
 800bb82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb8a:	81a3      	strh	r3, [r4, #12]
 800bb8c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb94:	4407      	add	r7, r0
 800bb96:	eba8 0800 	sub.w	r8, r8, r0
 800bb9a:	e7e7      	b.n	800bb6c <__sflush_r+0xd4>
 800bb9c:	dfbffffe 	.word	0xdfbffffe

0800bba0 <_fflush_r>:
 800bba0:	b538      	push	{r3, r4, r5, lr}
 800bba2:	690b      	ldr	r3, [r1, #16]
 800bba4:	4605      	mov	r5, r0
 800bba6:	460c      	mov	r4, r1
 800bba8:	b913      	cbnz	r3, 800bbb0 <_fflush_r+0x10>
 800bbaa:	2500      	movs	r5, #0
 800bbac:	4628      	mov	r0, r5
 800bbae:	bd38      	pop	{r3, r4, r5, pc}
 800bbb0:	b118      	cbz	r0, 800bbba <_fflush_r+0x1a>
 800bbb2:	6a03      	ldr	r3, [r0, #32]
 800bbb4:	b90b      	cbnz	r3, 800bbba <_fflush_r+0x1a>
 800bbb6:	f7fc ff69 	bl	8008a8c <__sinit>
 800bbba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d0f3      	beq.n	800bbaa <_fflush_r+0xa>
 800bbc2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bbc4:	07d0      	lsls	r0, r2, #31
 800bbc6:	d404      	bmi.n	800bbd2 <_fflush_r+0x32>
 800bbc8:	0599      	lsls	r1, r3, #22
 800bbca:	d402      	bmi.n	800bbd2 <_fflush_r+0x32>
 800bbcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbce:	f7fd fa10 	bl	8008ff2 <__retarget_lock_acquire_recursive>
 800bbd2:	4628      	mov	r0, r5
 800bbd4:	4621      	mov	r1, r4
 800bbd6:	f7ff ff5f 	bl	800ba98 <__sflush_r>
 800bbda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bbdc:	07da      	lsls	r2, r3, #31
 800bbde:	4605      	mov	r5, r0
 800bbe0:	d4e4      	bmi.n	800bbac <_fflush_r+0xc>
 800bbe2:	89a3      	ldrh	r3, [r4, #12]
 800bbe4:	059b      	lsls	r3, r3, #22
 800bbe6:	d4e1      	bmi.n	800bbac <_fflush_r+0xc>
 800bbe8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbea:	f7fd fa03 	bl	8008ff4 <__retarget_lock_release_recursive>
 800bbee:	e7dd      	b.n	800bbac <_fflush_r+0xc>

0800bbf0 <fiprintf>:
 800bbf0:	b40e      	push	{r1, r2, r3}
 800bbf2:	b503      	push	{r0, r1, lr}
 800bbf4:	4601      	mov	r1, r0
 800bbf6:	ab03      	add	r3, sp, #12
 800bbf8:	4805      	ldr	r0, [pc, #20]	@ (800bc10 <fiprintf+0x20>)
 800bbfa:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbfe:	6800      	ldr	r0, [r0, #0]
 800bc00:	9301      	str	r3, [sp, #4]
 800bc02:	f7ff fe31 	bl	800b868 <_vfiprintf_r>
 800bc06:	b002      	add	sp, #8
 800bc08:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc0c:	b003      	add	sp, #12
 800bc0e:	4770      	bx	lr
 800bc10:	20000060 	.word	0x20000060

0800bc14 <__swhatbuf_r>:
 800bc14:	b570      	push	{r4, r5, r6, lr}
 800bc16:	460c      	mov	r4, r1
 800bc18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc1c:	2900      	cmp	r1, #0
 800bc1e:	b096      	sub	sp, #88	@ 0x58
 800bc20:	4615      	mov	r5, r2
 800bc22:	461e      	mov	r6, r3
 800bc24:	da0d      	bge.n	800bc42 <__swhatbuf_r+0x2e>
 800bc26:	89a3      	ldrh	r3, [r4, #12]
 800bc28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bc2c:	f04f 0100 	mov.w	r1, #0
 800bc30:	bf14      	ite	ne
 800bc32:	2340      	movne	r3, #64	@ 0x40
 800bc34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bc38:	2000      	movs	r0, #0
 800bc3a:	6031      	str	r1, [r6, #0]
 800bc3c:	602b      	str	r3, [r5, #0]
 800bc3e:	b016      	add	sp, #88	@ 0x58
 800bc40:	bd70      	pop	{r4, r5, r6, pc}
 800bc42:	466a      	mov	r2, sp
 800bc44:	f000 f862 	bl	800bd0c <_fstat_r>
 800bc48:	2800      	cmp	r0, #0
 800bc4a:	dbec      	blt.n	800bc26 <__swhatbuf_r+0x12>
 800bc4c:	9901      	ldr	r1, [sp, #4]
 800bc4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bc52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bc56:	4259      	negs	r1, r3
 800bc58:	4159      	adcs	r1, r3
 800bc5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bc5e:	e7eb      	b.n	800bc38 <__swhatbuf_r+0x24>

0800bc60 <__smakebuf_r>:
 800bc60:	898b      	ldrh	r3, [r1, #12]
 800bc62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc64:	079d      	lsls	r5, r3, #30
 800bc66:	4606      	mov	r6, r0
 800bc68:	460c      	mov	r4, r1
 800bc6a:	d507      	bpl.n	800bc7c <__smakebuf_r+0x1c>
 800bc6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bc70:	6023      	str	r3, [r4, #0]
 800bc72:	6123      	str	r3, [r4, #16]
 800bc74:	2301      	movs	r3, #1
 800bc76:	6163      	str	r3, [r4, #20]
 800bc78:	b003      	add	sp, #12
 800bc7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc7c:	ab01      	add	r3, sp, #4
 800bc7e:	466a      	mov	r2, sp
 800bc80:	f7ff ffc8 	bl	800bc14 <__swhatbuf_r>
 800bc84:	9f00      	ldr	r7, [sp, #0]
 800bc86:	4605      	mov	r5, r0
 800bc88:	4639      	mov	r1, r7
 800bc8a:	4630      	mov	r0, r6
 800bc8c:	f7fe f8a8 	bl	8009de0 <_malloc_r>
 800bc90:	b948      	cbnz	r0, 800bca6 <__smakebuf_r+0x46>
 800bc92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc96:	059a      	lsls	r2, r3, #22
 800bc98:	d4ee      	bmi.n	800bc78 <__smakebuf_r+0x18>
 800bc9a:	f023 0303 	bic.w	r3, r3, #3
 800bc9e:	f043 0302 	orr.w	r3, r3, #2
 800bca2:	81a3      	strh	r3, [r4, #12]
 800bca4:	e7e2      	b.n	800bc6c <__smakebuf_r+0xc>
 800bca6:	89a3      	ldrh	r3, [r4, #12]
 800bca8:	6020      	str	r0, [r4, #0]
 800bcaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcae:	81a3      	strh	r3, [r4, #12]
 800bcb0:	9b01      	ldr	r3, [sp, #4]
 800bcb2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bcb6:	b15b      	cbz	r3, 800bcd0 <__smakebuf_r+0x70>
 800bcb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bcbc:	4630      	mov	r0, r6
 800bcbe:	f000 f837 	bl	800bd30 <_isatty_r>
 800bcc2:	b128      	cbz	r0, 800bcd0 <__smakebuf_r+0x70>
 800bcc4:	89a3      	ldrh	r3, [r4, #12]
 800bcc6:	f023 0303 	bic.w	r3, r3, #3
 800bcca:	f043 0301 	orr.w	r3, r3, #1
 800bcce:	81a3      	strh	r3, [r4, #12]
 800bcd0:	89a3      	ldrh	r3, [r4, #12]
 800bcd2:	431d      	orrs	r5, r3
 800bcd4:	81a5      	strh	r5, [r4, #12]
 800bcd6:	e7cf      	b.n	800bc78 <__smakebuf_r+0x18>

0800bcd8 <memmove>:
 800bcd8:	4288      	cmp	r0, r1
 800bcda:	b510      	push	{r4, lr}
 800bcdc:	eb01 0402 	add.w	r4, r1, r2
 800bce0:	d902      	bls.n	800bce8 <memmove+0x10>
 800bce2:	4284      	cmp	r4, r0
 800bce4:	4623      	mov	r3, r4
 800bce6:	d807      	bhi.n	800bcf8 <memmove+0x20>
 800bce8:	1e43      	subs	r3, r0, #1
 800bcea:	42a1      	cmp	r1, r4
 800bcec:	d008      	beq.n	800bd00 <memmove+0x28>
 800bcee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bcf2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bcf6:	e7f8      	b.n	800bcea <memmove+0x12>
 800bcf8:	4402      	add	r2, r0
 800bcfa:	4601      	mov	r1, r0
 800bcfc:	428a      	cmp	r2, r1
 800bcfe:	d100      	bne.n	800bd02 <memmove+0x2a>
 800bd00:	bd10      	pop	{r4, pc}
 800bd02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd0a:	e7f7      	b.n	800bcfc <memmove+0x24>

0800bd0c <_fstat_r>:
 800bd0c:	b538      	push	{r3, r4, r5, lr}
 800bd0e:	4d07      	ldr	r5, [pc, #28]	@ (800bd2c <_fstat_r+0x20>)
 800bd10:	2300      	movs	r3, #0
 800bd12:	4604      	mov	r4, r0
 800bd14:	4608      	mov	r0, r1
 800bd16:	4611      	mov	r1, r2
 800bd18:	602b      	str	r3, [r5, #0]
 800bd1a:	f7f5 fbfa 	bl	8001512 <_fstat>
 800bd1e:	1c43      	adds	r3, r0, #1
 800bd20:	d102      	bne.n	800bd28 <_fstat_r+0x1c>
 800bd22:	682b      	ldr	r3, [r5, #0]
 800bd24:	b103      	cbz	r3, 800bd28 <_fstat_r+0x1c>
 800bd26:	6023      	str	r3, [r4, #0]
 800bd28:	bd38      	pop	{r3, r4, r5, pc}
 800bd2a:	bf00      	nop
 800bd2c:	20000dd0 	.word	0x20000dd0

0800bd30 <_isatty_r>:
 800bd30:	b538      	push	{r3, r4, r5, lr}
 800bd32:	4d06      	ldr	r5, [pc, #24]	@ (800bd4c <_isatty_r+0x1c>)
 800bd34:	2300      	movs	r3, #0
 800bd36:	4604      	mov	r4, r0
 800bd38:	4608      	mov	r0, r1
 800bd3a:	602b      	str	r3, [r5, #0]
 800bd3c:	f7f5 fbf9 	bl	8001532 <_isatty>
 800bd40:	1c43      	adds	r3, r0, #1
 800bd42:	d102      	bne.n	800bd4a <_isatty_r+0x1a>
 800bd44:	682b      	ldr	r3, [r5, #0]
 800bd46:	b103      	cbz	r3, 800bd4a <_isatty_r+0x1a>
 800bd48:	6023      	str	r3, [r4, #0]
 800bd4a:	bd38      	pop	{r3, r4, r5, pc}
 800bd4c:	20000dd0 	.word	0x20000dd0

0800bd50 <_sbrk_r>:
 800bd50:	b538      	push	{r3, r4, r5, lr}
 800bd52:	4d06      	ldr	r5, [pc, #24]	@ (800bd6c <_sbrk_r+0x1c>)
 800bd54:	2300      	movs	r3, #0
 800bd56:	4604      	mov	r4, r0
 800bd58:	4608      	mov	r0, r1
 800bd5a:	602b      	str	r3, [r5, #0]
 800bd5c:	f7f5 fc02 	bl	8001564 <_sbrk>
 800bd60:	1c43      	adds	r3, r0, #1
 800bd62:	d102      	bne.n	800bd6a <_sbrk_r+0x1a>
 800bd64:	682b      	ldr	r3, [r5, #0]
 800bd66:	b103      	cbz	r3, 800bd6a <_sbrk_r+0x1a>
 800bd68:	6023      	str	r3, [r4, #0]
 800bd6a:	bd38      	pop	{r3, r4, r5, pc}
 800bd6c:	20000dd0 	.word	0x20000dd0

0800bd70 <nan>:
 800bd70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bd78 <nan+0x8>
 800bd74:	4770      	bx	lr
 800bd76:	bf00      	nop
 800bd78:	00000000 	.word	0x00000000
 800bd7c:	7ff80000 	.word	0x7ff80000

0800bd80 <abort>:
 800bd80:	b508      	push	{r3, lr}
 800bd82:	2006      	movs	r0, #6
 800bd84:	f000 fbc4 	bl	800c510 <raise>
 800bd88:	2001      	movs	r0, #1
 800bd8a:	f7f5 fb72 	bl	8001472 <_exit>

0800bd8e <_calloc_r>:
 800bd8e:	b570      	push	{r4, r5, r6, lr}
 800bd90:	fba1 5402 	umull	r5, r4, r1, r2
 800bd94:	b93c      	cbnz	r4, 800bda6 <_calloc_r+0x18>
 800bd96:	4629      	mov	r1, r5
 800bd98:	f7fe f822 	bl	8009de0 <_malloc_r>
 800bd9c:	4606      	mov	r6, r0
 800bd9e:	b928      	cbnz	r0, 800bdac <_calloc_r+0x1e>
 800bda0:	2600      	movs	r6, #0
 800bda2:	4630      	mov	r0, r6
 800bda4:	bd70      	pop	{r4, r5, r6, pc}
 800bda6:	220c      	movs	r2, #12
 800bda8:	6002      	str	r2, [r0, #0]
 800bdaa:	e7f9      	b.n	800bda0 <_calloc_r+0x12>
 800bdac:	462a      	mov	r2, r5
 800bdae:	4621      	mov	r1, r4
 800bdb0:	f7fd f80a 	bl	8008dc8 <memset>
 800bdb4:	e7f5      	b.n	800bda2 <_calloc_r+0x14>

0800bdb6 <rshift>:
 800bdb6:	6903      	ldr	r3, [r0, #16]
 800bdb8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bdbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bdc0:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bdc4:	f100 0414 	add.w	r4, r0, #20
 800bdc8:	dd45      	ble.n	800be56 <rshift+0xa0>
 800bdca:	f011 011f 	ands.w	r1, r1, #31
 800bdce:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bdd2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bdd6:	d10c      	bne.n	800bdf2 <rshift+0x3c>
 800bdd8:	f100 0710 	add.w	r7, r0, #16
 800bddc:	4629      	mov	r1, r5
 800bdde:	42b1      	cmp	r1, r6
 800bde0:	d334      	bcc.n	800be4c <rshift+0x96>
 800bde2:	1a9b      	subs	r3, r3, r2
 800bde4:	009b      	lsls	r3, r3, #2
 800bde6:	1eea      	subs	r2, r5, #3
 800bde8:	4296      	cmp	r6, r2
 800bdea:	bf38      	it	cc
 800bdec:	2300      	movcc	r3, #0
 800bdee:	4423      	add	r3, r4
 800bdf0:	e015      	b.n	800be1e <rshift+0x68>
 800bdf2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bdf6:	f1c1 0820 	rsb	r8, r1, #32
 800bdfa:	40cf      	lsrs	r7, r1
 800bdfc:	f105 0e04 	add.w	lr, r5, #4
 800be00:	46a1      	mov	r9, r4
 800be02:	4576      	cmp	r6, lr
 800be04:	46f4      	mov	ip, lr
 800be06:	d815      	bhi.n	800be34 <rshift+0x7e>
 800be08:	1a9a      	subs	r2, r3, r2
 800be0a:	0092      	lsls	r2, r2, #2
 800be0c:	3a04      	subs	r2, #4
 800be0e:	3501      	adds	r5, #1
 800be10:	42ae      	cmp	r6, r5
 800be12:	bf38      	it	cc
 800be14:	2200      	movcc	r2, #0
 800be16:	18a3      	adds	r3, r4, r2
 800be18:	50a7      	str	r7, [r4, r2]
 800be1a:	b107      	cbz	r7, 800be1e <rshift+0x68>
 800be1c:	3304      	adds	r3, #4
 800be1e:	1b1a      	subs	r2, r3, r4
 800be20:	42a3      	cmp	r3, r4
 800be22:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800be26:	bf08      	it	eq
 800be28:	2300      	moveq	r3, #0
 800be2a:	6102      	str	r2, [r0, #16]
 800be2c:	bf08      	it	eq
 800be2e:	6143      	streq	r3, [r0, #20]
 800be30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be34:	f8dc c000 	ldr.w	ip, [ip]
 800be38:	fa0c fc08 	lsl.w	ip, ip, r8
 800be3c:	ea4c 0707 	orr.w	r7, ip, r7
 800be40:	f849 7b04 	str.w	r7, [r9], #4
 800be44:	f85e 7b04 	ldr.w	r7, [lr], #4
 800be48:	40cf      	lsrs	r7, r1
 800be4a:	e7da      	b.n	800be02 <rshift+0x4c>
 800be4c:	f851 cb04 	ldr.w	ip, [r1], #4
 800be50:	f847 cf04 	str.w	ip, [r7, #4]!
 800be54:	e7c3      	b.n	800bdde <rshift+0x28>
 800be56:	4623      	mov	r3, r4
 800be58:	e7e1      	b.n	800be1e <rshift+0x68>

0800be5a <__hexdig_fun>:
 800be5a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800be5e:	2b09      	cmp	r3, #9
 800be60:	d802      	bhi.n	800be68 <__hexdig_fun+0xe>
 800be62:	3820      	subs	r0, #32
 800be64:	b2c0      	uxtb	r0, r0
 800be66:	4770      	bx	lr
 800be68:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800be6c:	2b05      	cmp	r3, #5
 800be6e:	d801      	bhi.n	800be74 <__hexdig_fun+0x1a>
 800be70:	3847      	subs	r0, #71	@ 0x47
 800be72:	e7f7      	b.n	800be64 <__hexdig_fun+0xa>
 800be74:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800be78:	2b05      	cmp	r3, #5
 800be7a:	d801      	bhi.n	800be80 <__hexdig_fun+0x26>
 800be7c:	3827      	subs	r0, #39	@ 0x27
 800be7e:	e7f1      	b.n	800be64 <__hexdig_fun+0xa>
 800be80:	2000      	movs	r0, #0
 800be82:	4770      	bx	lr

0800be84 <__gethex>:
 800be84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be88:	b085      	sub	sp, #20
 800be8a:	468a      	mov	sl, r1
 800be8c:	9302      	str	r3, [sp, #8]
 800be8e:	680b      	ldr	r3, [r1, #0]
 800be90:	9001      	str	r0, [sp, #4]
 800be92:	4690      	mov	r8, r2
 800be94:	1c9c      	adds	r4, r3, #2
 800be96:	46a1      	mov	r9, r4
 800be98:	f814 0b01 	ldrb.w	r0, [r4], #1
 800be9c:	2830      	cmp	r0, #48	@ 0x30
 800be9e:	d0fa      	beq.n	800be96 <__gethex+0x12>
 800bea0:	eba9 0303 	sub.w	r3, r9, r3
 800bea4:	f1a3 0b02 	sub.w	fp, r3, #2
 800bea8:	f7ff ffd7 	bl	800be5a <__hexdig_fun>
 800beac:	4605      	mov	r5, r0
 800beae:	2800      	cmp	r0, #0
 800beb0:	d168      	bne.n	800bf84 <__gethex+0x100>
 800beb2:	49a0      	ldr	r1, [pc, #640]	@ (800c134 <__gethex+0x2b0>)
 800beb4:	2201      	movs	r2, #1
 800beb6:	4648      	mov	r0, r9
 800beb8:	f7fc ff8e 	bl	8008dd8 <strncmp>
 800bebc:	4607      	mov	r7, r0
 800bebe:	2800      	cmp	r0, #0
 800bec0:	d167      	bne.n	800bf92 <__gethex+0x10e>
 800bec2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bec6:	4626      	mov	r6, r4
 800bec8:	f7ff ffc7 	bl	800be5a <__hexdig_fun>
 800becc:	2800      	cmp	r0, #0
 800bece:	d062      	beq.n	800bf96 <__gethex+0x112>
 800bed0:	4623      	mov	r3, r4
 800bed2:	7818      	ldrb	r0, [r3, #0]
 800bed4:	2830      	cmp	r0, #48	@ 0x30
 800bed6:	4699      	mov	r9, r3
 800bed8:	f103 0301 	add.w	r3, r3, #1
 800bedc:	d0f9      	beq.n	800bed2 <__gethex+0x4e>
 800bede:	f7ff ffbc 	bl	800be5a <__hexdig_fun>
 800bee2:	fab0 f580 	clz	r5, r0
 800bee6:	096d      	lsrs	r5, r5, #5
 800bee8:	f04f 0b01 	mov.w	fp, #1
 800beec:	464a      	mov	r2, r9
 800beee:	4616      	mov	r6, r2
 800bef0:	3201      	adds	r2, #1
 800bef2:	7830      	ldrb	r0, [r6, #0]
 800bef4:	f7ff ffb1 	bl	800be5a <__hexdig_fun>
 800bef8:	2800      	cmp	r0, #0
 800befa:	d1f8      	bne.n	800beee <__gethex+0x6a>
 800befc:	498d      	ldr	r1, [pc, #564]	@ (800c134 <__gethex+0x2b0>)
 800befe:	2201      	movs	r2, #1
 800bf00:	4630      	mov	r0, r6
 800bf02:	f7fc ff69 	bl	8008dd8 <strncmp>
 800bf06:	2800      	cmp	r0, #0
 800bf08:	d13f      	bne.n	800bf8a <__gethex+0x106>
 800bf0a:	b944      	cbnz	r4, 800bf1e <__gethex+0x9a>
 800bf0c:	1c74      	adds	r4, r6, #1
 800bf0e:	4622      	mov	r2, r4
 800bf10:	4616      	mov	r6, r2
 800bf12:	3201      	adds	r2, #1
 800bf14:	7830      	ldrb	r0, [r6, #0]
 800bf16:	f7ff ffa0 	bl	800be5a <__hexdig_fun>
 800bf1a:	2800      	cmp	r0, #0
 800bf1c:	d1f8      	bne.n	800bf10 <__gethex+0x8c>
 800bf1e:	1ba4      	subs	r4, r4, r6
 800bf20:	00a7      	lsls	r7, r4, #2
 800bf22:	7833      	ldrb	r3, [r6, #0]
 800bf24:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bf28:	2b50      	cmp	r3, #80	@ 0x50
 800bf2a:	d13e      	bne.n	800bfaa <__gethex+0x126>
 800bf2c:	7873      	ldrb	r3, [r6, #1]
 800bf2e:	2b2b      	cmp	r3, #43	@ 0x2b
 800bf30:	d033      	beq.n	800bf9a <__gethex+0x116>
 800bf32:	2b2d      	cmp	r3, #45	@ 0x2d
 800bf34:	d034      	beq.n	800bfa0 <__gethex+0x11c>
 800bf36:	1c71      	adds	r1, r6, #1
 800bf38:	2400      	movs	r4, #0
 800bf3a:	7808      	ldrb	r0, [r1, #0]
 800bf3c:	f7ff ff8d 	bl	800be5a <__hexdig_fun>
 800bf40:	1e43      	subs	r3, r0, #1
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	2b18      	cmp	r3, #24
 800bf46:	d830      	bhi.n	800bfaa <__gethex+0x126>
 800bf48:	f1a0 0210 	sub.w	r2, r0, #16
 800bf4c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bf50:	f7ff ff83 	bl	800be5a <__hexdig_fun>
 800bf54:	f100 3cff 	add.w	ip, r0, #4294967295
 800bf58:	fa5f fc8c 	uxtb.w	ip, ip
 800bf5c:	f1bc 0f18 	cmp.w	ip, #24
 800bf60:	f04f 030a 	mov.w	r3, #10
 800bf64:	d91e      	bls.n	800bfa4 <__gethex+0x120>
 800bf66:	b104      	cbz	r4, 800bf6a <__gethex+0xe6>
 800bf68:	4252      	negs	r2, r2
 800bf6a:	4417      	add	r7, r2
 800bf6c:	f8ca 1000 	str.w	r1, [sl]
 800bf70:	b1ed      	cbz	r5, 800bfae <__gethex+0x12a>
 800bf72:	f1bb 0f00 	cmp.w	fp, #0
 800bf76:	bf0c      	ite	eq
 800bf78:	2506      	moveq	r5, #6
 800bf7a:	2500      	movne	r5, #0
 800bf7c:	4628      	mov	r0, r5
 800bf7e:	b005      	add	sp, #20
 800bf80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf84:	2500      	movs	r5, #0
 800bf86:	462c      	mov	r4, r5
 800bf88:	e7b0      	b.n	800beec <__gethex+0x68>
 800bf8a:	2c00      	cmp	r4, #0
 800bf8c:	d1c7      	bne.n	800bf1e <__gethex+0x9a>
 800bf8e:	4627      	mov	r7, r4
 800bf90:	e7c7      	b.n	800bf22 <__gethex+0x9e>
 800bf92:	464e      	mov	r6, r9
 800bf94:	462f      	mov	r7, r5
 800bf96:	2501      	movs	r5, #1
 800bf98:	e7c3      	b.n	800bf22 <__gethex+0x9e>
 800bf9a:	2400      	movs	r4, #0
 800bf9c:	1cb1      	adds	r1, r6, #2
 800bf9e:	e7cc      	b.n	800bf3a <__gethex+0xb6>
 800bfa0:	2401      	movs	r4, #1
 800bfa2:	e7fb      	b.n	800bf9c <__gethex+0x118>
 800bfa4:	fb03 0002 	mla	r0, r3, r2, r0
 800bfa8:	e7ce      	b.n	800bf48 <__gethex+0xc4>
 800bfaa:	4631      	mov	r1, r6
 800bfac:	e7de      	b.n	800bf6c <__gethex+0xe8>
 800bfae:	eba6 0309 	sub.w	r3, r6, r9
 800bfb2:	3b01      	subs	r3, #1
 800bfb4:	4629      	mov	r1, r5
 800bfb6:	2b07      	cmp	r3, #7
 800bfb8:	dc0a      	bgt.n	800bfd0 <__gethex+0x14c>
 800bfba:	9801      	ldr	r0, [sp, #4]
 800bfbc:	f7fd ff9c 	bl	8009ef8 <_Balloc>
 800bfc0:	4604      	mov	r4, r0
 800bfc2:	b940      	cbnz	r0, 800bfd6 <__gethex+0x152>
 800bfc4:	4b5c      	ldr	r3, [pc, #368]	@ (800c138 <__gethex+0x2b4>)
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	21e4      	movs	r1, #228	@ 0xe4
 800bfca:	485c      	ldr	r0, [pc, #368]	@ (800c13c <__gethex+0x2b8>)
 800bfcc:	f7fd f828 	bl	8009020 <__assert_func>
 800bfd0:	3101      	adds	r1, #1
 800bfd2:	105b      	asrs	r3, r3, #1
 800bfd4:	e7ef      	b.n	800bfb6 <__gethex+0x132>
 800bfd6:	f100 0a14 	add.w	sl, r0, #20
 800bfda:	2300      	movs	r3, #0
 800bfdc:	4655      	mov	r5, sl
 800bfde:	469b      	mov	fp, r3
 800bfe0:	45b1      	cmp	r9, r6
 800bfe2:	d337      	bcc.n	800c054 <__gethex+0x1d0>
 800bfe4:	f845 bb04 	str.w	fp, [r5], #4
 800bfe8:	eba5 050a 	sub.w	r5, r5, sl
 800bfec:	10ad      	asrs	r5, r5, #2
 800bfee:	6125      	str	r5, [r4, #16]
 800bff0:	4658      	mov	r0, fp
 800bff2:	f7fe f873 	bl	800a0dc <__hi0bits>
 800bff6:	016d      	lsls	r5, r5, #5
 800bff8:	f8d8 6000 	ldr.w	r6, [r8]
 800bffc:	1a2d      	subs	r5, r5, r0
 800bffe:	42b5      	cmp	r5, r6
 800c000:	dd54      	ble.n	800c0ac <__gethex+0x228>
 800c002:	1bad      	subs	r5, r5, r6
 800c004:	4629      	mov	r1, r5
 800c006:	4620      	mov	r0, r4
 800c008:	f7fe fc07 	bl	800a81a <__any_on>
 800c00c:	4681      	mov	r9, r0
 800c00e:	b178      	cbz	r0, 800c030 <__gethex+0x1ac>
 800c010:	1e6b      	subs	r3, r5, #1
 800c012:	1159      	asrs	r1, r3, #5
 800c014:	f003 021f 	and.w	r2, r3, #31
 800c018:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c01c:	f04f 0901 	mov.w	r9, #1
 800c020:	fa09 f202 	lsl.w	r2, r9, r2
 800c024:	420a      	tst	r2, r1
 800c026:	d003      	beq.n	800c030 <__gethex+0x1ac>
 800c028:	454b      	cmp	r3, r9
 800c02a:	dc36      	bgt.n	800c09a <__gethex+0x216>
 800c02c:	f04f 0902 	mov.w	r9, #2
 800c030:	4629      	mov	r1, r5
 800c032:	4620      	mov	r0, r4
 800c034:	f7ff febf 	bl	800bdb6 <rshift>
 800c038:	442f      	add	r7, r5
 800c03a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c03e:	42bb      	cmp	r3, r7
 800c040:	da42      	bge.n	800c0c8 <__gethex+0x244>
 800c042:	9801      	ldr	r0, [sp, #4]
 800c044:	4621      	mov	r1, r4
 800c046:	f7fd ff97 	bl	8009f78 <_Bfree>
 800c04a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c04c:	2300      	movs	r3, #0
 800c04e:	6013      	str	r3, [r2, #0]
 800c050:	25a3      	movs	r5, #163	@ 0xa3
 800c052:	e793      	b.n	800bf7c <__gethex+0xf8>
 800c054:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c058:	2a2e      	cmp	r2, #46	@ 0x2e
 800c05a:	d012      	beq.n	800c082 <__gethex+0x1fe>
 800c05c:	2b20      	cmp	r3, #32
 800c05e:	d104      	bne.n	800c06a <__gethex+0x1e6>
 800c060:	f845 bb04 	str.w	fp, [r5], #4
 800c064:	f04f 0b00 	mov.w	fp, #0
 800c068:	465b      	mov	r3, fp
 800c06a:	7830      	ldrb	r0, [r6, #0]
 800c06c:	9303      	str	r3, [sp, #12]
 800c06e:	f7ff fef4 	bl	800be5a <__hexdig_fun>
 800c072:	9b03      	ldr	r3, [sp, #12]
 800c074:	f000 000f 	and.w	r0, r0, #15
 800c078:	4098      	lsls	r0, r3
 800c07a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c07e:	3304      	adds	r3, #4
 800c080:	e7ae      	b.n	800bfe0 <__gethex+0x15c>
 800c082:	45b1      	cmp	r9, r6
 800c084:	d8ea      	bhi.n	800c05c <__gethex+0x1d8>
 800c086:	492b      	ldr	r1, [pc, #172]	@ (800c134 <__gethex+0x2b0>)
 800c088:	9303      	str	r3, [sp, #12]
 800c08a:	2201      	movs	r2, #1
 800c08c:	4630      	mov	r0, r6
 800c08e:	f7fc fea3 	bl	8008dd8 <strncmp>
 800c092:	9b03      	ldr	r3, [sp, #12]
 800c094:	2800      	cmp	r0, #0
 800c096:	d1e1      	bne.n	800c05c <__gethex+0x1d8>
 800c098:	e7a2      	b.n	800bfe0 <__gethex+0x15c>
 800c09a:	1ea9      	subs	r1, r5, #2
 800c09c:	4620      	mov	r0, r4
 800c09e:	f7fe fbbc 	bl	800a81a <__any_on>
 800c0a2:	2800      	cmp	r0, #0
 800c0a4:	d0c2      	beq.n	800c02c <__gethex+0x1a8>
 800c0a6:	f04f 0903 	mov.w	r9, #3
 800c0aa:	e7c1      	b.n	800c030 <__gethex+0x1ac>
 800c0ac:	da09      	bge.n	800c0c2 <__gethex+0x23e>
 800c0ae:	1b75      	subs	r5, r6, r5
 800c0b0:	4621      	mov	r1, r4
 800c0b2:	9801      	ldr	r0, [sp, #4]
 800c0b4:	462a      	mov	r2, r5
 800c0b6:	f7fe f977 	bl	800a3a8 <__lshift>
 800c0ba:	1b7f      	subs	r7, r7, r5
 800c0bc:	4604      	mov	r4, r0
 800c0be:	f100 0a14 	add.w	sl, r0, #20
 800c0c2:	f04f 0900 	mov.w	r9, #0
 800c0c6:	e7b8      	b.n	800c03a <__gethex+0x1b6>
 800c0c8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c0cc:	42bd      	cmp	r5, r7
 800c0ce:	dd6f      	ble.n	800c1b0 <__gethex+0x32c>
 800c0d0:	1bed      	subs	r5, r5, r7
 800c0d2:	42ae      	cmp	r6, r5
 800c0d4:	dc34      	bgt.n	800c140 <__gethex+0x2bc>
 800c0d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c0da:	2b02      	cmp	r3, #2
 800c0dc:	d022      	beq.n	800c124 <__gethex+0x2a0>
 800c0de:	2b03      	cmp	r3, #3
 800c0e0:	d024      	beq.n	800c12c <__gethex+0x2a8>
 800c0e2:	2b01      	cmp	r3, #1
 800c0e4:	d115      	bne.n	800c112 <__gethex+0x28e>
 800c0e6:	42ae      	cmp	r6, r5
 800c0e8:	d113      	bne.n	800c112 <__gethex+0x28e>
 800c0ea:	2e01      	cmp	r6, #1
 800c0ec:	d10b      	bne.n	800c106 <__gethex+0x282>
 800c0ee:	9a02      	ldr	r2, [sp, #8]
 800c0f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c0f4:	6013      	str	r3, [r2, #0]
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	6123      	str	r3, [r4, #16]
 800c0fa:	f8ca 3000 	str.w	r3, [sl]
 800c0fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c100:	2562      	movs	r5, #98	@ 0x62
 800c102:	601c      	str	r4, [r3, #0]
 800c104:	e73a      	b.n	800bf7c <__gethex+0xf8>
 800c106:	1e71      	subs	r1, r6, #1
 800c108:	4620      	mov	r0, r4
 800c10a:	f7fe fb86 	bl	800a81a <__any_on>
 800c10e:	2800      	cmp	r0, #0
 800c110:	d1ed      	bne.n	800c0ee <__gethex+0x26a>
 800c112:	9801      	ldr	r0, [sp, #4]
 800c114:	4621      	mov	r1, r4
 800c116:	f7fd ff2f 	bl	8009f78 <_Bfree>
 800c11a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c11c:	2300      	movs	r3, #0
 800c11e:	6013      	str	r3, [r2, #0]
 800c120:	2550      	movs	r5, #80	@ 0x50
 800c122:	e72b      	b.n	800bf7c <__gethex+0xf8>
 800c124:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c126:	2b00      	cmp	r3, #0
 800c128:	d1f3      	bne.n	800c112 <__gethex+0x28e>
 800c12a:	e7e0      	b.n	800c0ee <__gethex+0x26a>
 800c12c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d1dd      	bne.n	800c0ee <__gethex+0x26a>
 800c132:	e7ee      	b.n	800c112 <__gethex+0x28e>
 800c134:	0800d0f0 	.word	0x0800d0f0
 800c138:	0800cf83 	.word	0x0800cf83
 800c13c:	0800d262 	.word	0x0800d262
 800c140:	1e6f      	subs	r7, r5, #1
 800c142:	f1b9 0f00 	cmp.w	r9, #0
 800c146:	d130      	bne.n	800c1aa <__gethex+0x326>
 800c148:	b127      	cbz	r7, 800c154 <__gethex+0x2d0>
 800c14a:	4639      	mov	r1, r7
 800c14c:	4620      	mov	r0, r4
 800c14e:	f7fe fb64 	bl	800a81a <__any_on>
 800c152:	4681      	mov	r9, r0
 800c154:	117a      	asrs	r2, r7, #5
 800c156:	2301      	movs	r3, #1
 800c158:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c15c:	f007 071f 	and.w	r7, r7, #31
 800c160:	40bb      	lsls	r3, r7
 800c162:	4213      	tst	r3, r2
 800c164:	4629      	mov	r1, r5
 800c166:	4620      	mov	r0, r4
 800c168:	bf18      	it	ne
 800c16a:	f049 0902 	orrne.w	r9, r9, #2
 800c16e:	f7ff fe22 	bl	800bdb6 <rshift>
 800c172:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c176:	1b76      	subs	r6, r6, r5
 800c178:	2502      	movs	r5, #2
 800c17a:	f1b9 0f00 	cmp.w	r9, #0
 800c17e:	d047      	beq.n	800c210 <__gethex+0x38c>
 800c180:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c184:	2b02      	cmp	r3, #2
 800c186:	d015      	beq.n	800c1b4 <__gethex+0x330>
 800c188:	2b03      	cmp	r3, #3
 800c18a:	d017      	beq.n	800c1bc <__gethex+0x338>
 800c18c:	2b01      	cmp	r3, #1
 800c18e:	d109      	bne.n	800c1a4 <__gethex+0x320>
 800c190:	f019 0f02 	tst.w	r9, #2
 800c194:	d006      	beq.n	800c1a4 <__gethex+0x320>
 800c196:	f8da 3000 	ldr.w	r3, [sl]
 800c19a:	ea49 0903 	orr.w	r9, r9, r3
 800c19e:	f019 0f01 	tst.w	r9, #1
 800c1a2:	d10e      	bne.n	800c1c2 <__gethex+0x33e>
 800c1a4:	f045 0510 	orr.w	r5, r5, #16
 800c1a8:	e032      	b.n	800c210 <__gethex+0x38c>
 800c1aa:	f04f 0901 	mov.w	r9, #1
 800c1ae:	e7d1      	b.n	800c154 <__gethex+0x2d0>
 800c1b0:	2501      	movs	r5, #1
 800c1b2:	e7e2      	b.n	800c17a <__gethex+0x2f6>
 800c1b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1b6:	f1c3 0301 	rsb	r3, r3, #1
 800c1ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c1bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d0f0      	beq.n	800c1a4 <__gethex+0x320>
 800c1c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c1c6:	f104 0314 	add.w	r3, r4, #20
 800c1ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c1ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c1d2:	f04f 0c00 	mov.w	ip, #0
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1dc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c1e0:	d01b      	beq.n	800c21a <__gethex+0x396>
 800c1e2:	3201      	adds	r2, #1
 800c1e4:	6002      	str	r2, [r0, #0]
 800c1e6:	2d02      	cmp	r5, #2
 800c1e8:	f104 0314 	add.w	r3, r4, #20
 800c1ec:	d13c      	bne.n	800c268 <__gethex+0x3e4>
 800c1ee:	f8d8 2000 	ldr.w	r2, [r8]
 800c1f2:	3a01      	subs	r2, #1
 800c1f4:	42b2      	cmp	r2, r6
 800c1f6:	d109      	bne.n	800c20c <__gethex+0x388>
 800c1f8:	1171      	asrs	r1, r6, #5
 800c1fa:	2201      	movs	r2, #1
 800c1fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c200:	f006 061f 	and.w	r6, r6, #31
 800c204:	fa02 f606 	lsl.w	r6, r2, r6
 800c208:	421e      	tst	r6, r3
 800c20a:	d13a      	bne.n	800c282 <__gethex+0x3fe>
 800c20c:	f045 0520 	orr.w	r5, r5, #32
 800c210:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c212:	601c      	str	r4, [r3, #0]
 800c214:	9b02      	ldr	r3, [sp, #8]
 800c216:	601f      	str	r7, [r3, #0]
 800c218:	e6b0      	b.n	800bf7c <__gethex+0xf8>
 800c21a:	4299      	cmp	r1, r3
 800c21c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c220:	d8d9      	bhi.n	800c1d6 <__gethex+0x352>
 800c222:	68a3      	ldr	r3, [r4, #8]
 800c224:	459b      	cmp	fp, r3
 800c226:	db17      	blt.n	800c258 <__gethex+0x3d4>
 800c228:	6861      	ldr	r1, [r4, #4]
 800c22a:	9801      	ldr	r0, [sp, #4]
 800c22c:	3101      	adds	r1, #1
 800c22e:	f7fd fe63 	bl	8009ef8 <_Balloc>
 800c232:	4681      	mov	r9, r0
 800c234:	b918      	cbnz	r0, 800c23e <__gethex+0x3ba>
 800c236:	4b1a      	ldr	r3, [pc, #104]	@ (800c2a0 <__gethex+0x41c>)
 800c238:	4602      	mov	r2, r0
 800c23a:	2184      	movs	r1, #132	@ 0x84
 800c23c:	e6c5      	b.n	800bfca <__gethex+0x146>
 800c23e:	6922      	ldr	r2, [r4, #16]
 800c240:	3202      	adds	r2, #2
 800c242:	f104 010c 	add.w	r1, r4, #12
 800c246:	0092      	lsls	r2, r2, #2
 800c248:	300c      	adds	r0, #12
 800c24a:	f7fc fed4 	bl	8008ff6 <memcpy>
 800c24e:	4621      	mov	r1, r4
 800c250:	9801      	ldr	r0, [sp, #4]
 800c252:	f7fd fe91 	bl	8009f78 <_Bfree>
 800c256:	464c      	mov	r4, r9
 800c258:	6923      	ldr	r3, [r4, #16]
 800c25a:	1c5a      	adds	r2, r3, #1
 800c25c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c260:	6122      	str	r2, [r4, #16]
 800c262:	2201      	movs	r2, #1
 800c264:	615a      	str	r2, [r3, #20]
 800c266:	e7be      	b.n	800c1e6 <__gethex+0x362>
 800c268:	6922      	ldr	r2, [r4, #16]
 800c26a:	455a      	cmp	r2, fp
 800c26c:	dd0b      	ble.n	800c286 <__gethex+0x402>
 800c26e:	2101      	movs	r1, #1
 800c270:	4620      	mov	r0, r4
 800c272:	f7ff fda0 	bl	800bdb6 <rshift>
 800c276:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c27a:	3701      	adds	r7, #1
 800c27c:	42bb      	cmp	r3, r7
 800c27e:	f6ff aee0 	blt.w	800c042 <__gethex+0x1be>
 800c282:	2501      	movs	r5, #1
 800c284:	e7c2      	b.n	800c20c <__gethex+0x388>
 800c286:	f016 061f 	ands.w	r6, r6, #31
 800c28a:	d0fa      	beq.n	800c282 <__gethex+0x3fe>
 800c28c:	4453      	add	r3, sl
 800c28e:	f1c6 0620 	rsb	r6, r6, #32
 800c292:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c296:	f7fd ff21 	bl	800a0dc <__hi0bits>
 800c29a:	42b0      	cmp	r0, r6
 800c29c:	dbe7      	blt.n	800c26e <__gethex+0x3ea>
 800c29e:	e7f0      	b.n	800c282 <__gethex+0x3fe>
 800c2a0:	0800cf83 	.word	0x0800cf83

0800c2a4 <L_shift>:
 800c2a4:	f1c2 0208 	rsb	r2, r2, #8
 800c2a8:	0092      	lsls	r2, r2, #2
 800c2aa:	b570      	push	{r4, r5, r6, lr}
 800c2ac:	f1c2 0620 	rsb	r6, r2, #32
 800c2b0:	6843      	ldr	r3, [r0, #4]
 800c2b2:	6804      	ldr	r4, [r0, #0]
 800c2b4:	fa03 f506 	lsl.w	r5, r3, r6
 800c2b8:	432c      	orrs	r4, r5
 800c2ba:	40d3      	lsrs	r3, r2
 800c2bc:	6004      	str	r4, [r0, #0]
 800c2be:	f840 3f04 	str.w	r3, [r0, #4]!
 800c2c2:	4288      	cmp	r0, r1
 800c2c4:	d3f4      	bcc.n	800c2b0 <L_shift+0xc>
 800c2c6:	bd70      	pop	{r4, r5, r6, pc}

0800c2c8 <__match>:
 800c2c8:	b530      	push	{r4, r5, lr}
 800c2ca:	6803      	ldr	r3, [r0, #0]
 800c2cc:	3301      	adds	r3, #1
 800c2ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c2d2:	b914      	cbnz	r4, 800c2da <__match+0x12>
 800c2d4:	6003      	str	r3, [r0, #0]
 800c2d6:	2001      	movs	r0, #1
 800c2d8:	bd30      	pop	{r4, r5, pc}
 800c2da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2de:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c2e2:	2d19      	cmp	r5, #25
 800c2e4:	bf98      	it	ls
 800c2e6:	3220      	addls	r2, #32
 800c2e8:	42a2      	cmp	r2, r4
 800c2ea:	d0f0      	beq.n	800c2ce <__match+0x6>
 800c2ec:	2000      	movs	r0, #0
 800c2ee:	e7f3      	b.n	800c2d8 <__match+0x10>

0800c2f0 <__hexnan>:
 800c2f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2f4:	680b      	ldr	r3, [r1, #0]
 800c2f6:	6801      	ldr	r1, [r0, #0]
 800c2f8:	115e      	asrs	r6, r3, #5
 800c2fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c2fe:	f013 031f 	ands.w	r3, r3, #31
 800c302:	b087      	sub	sp, #28
 800c304:	bf18      	it	ne
 800c306:	3604      	addne	r6, #4
 800c308:	2500      	movs	r5, #0
 800c30a:	1f37      	subs	r7, r6, #4
 800c30c:	4682      	mov	sl, r0
 800c30e:	4690      	mov	r8, r2
 800c310:	9301      	str	r3, [sp, #4]
 800c312:	f846 5c04 	str.w	r5, [r6, #-4]
 800c316:	46b9      	mov	r9, r7
 800c318:	463c      	mov	r4, r7
 800c31a:	9502      	str	r5, [sp, #8]
 800c31c:	46ab      	mov	fp, r5
 800c31e:	784a      	ldrb	r2, [r1, #1]
 800c320:	1c4b      	adds	r3, r1, #1
 800c322:	9303      	str	r3, [sp, #12]
 800c324:	b342      	cbz	r2, 800c378 <__hexnan+0x88>
 800c326:	4610      	mov	r0, r2
 800c328:	9105      	str	r1, [sp, #20]
 800c32a:	9204      	str	r2, [sp, #16]
 800c32c:	f7ff fd95 	bl	800be5a <__hexdig_fun>
 800c330:	2800      	cmp	r0, #0
 800c332:	d151      	bne.n	800c3d8 <__hexnan+0xe8>
 800c334:	9a04      	ldr	r2, [sp, #16]
 800c336:	9905      	ldr	r1, [sp, #20]
 800c338:	2a20      	cmp	r2, #32
 800c33a:	d818      	bhi.n	800c36e <__hexnan+0x7e>
 800c33c:	9b02      	ldr	r3, [sp, #8]
 800c33e:	459b      	cmp	fp, r3
 800c340:	dd13      	ble.n	800c36a <__hexnan+0x7a>
 800c342:	454c      	cmp	r4, r9
 800c344:	d206      	bcs.n	800c354 <__hexnan+0x64>
 800c346:	2d07      	cmp	r5, #7
 800c348:	dc04      	bgt.n	800c354 <__hexnan+0x64>
 800c34a:	462a      	mov	r2, r5
 800c34c:	4649      	mov	r1, r9
 800c34e:	4620      	mov	r0, r4
 800c350:	f7ff ffa8 	bl	800c2a4 <L_shift>
 800c354:	4544      	cmp	r4, r8
 800c356:	d952      	bls.n	800c3fe <__hexnan+0x10e>
 800c358:	2300      	movs	r3, #0
 800c35a:	f1a4 0904 	sub.w	r9, r4, #4
 800c35e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c362:	f8cd b008 	str.w	fp, [sp, #8]
 800c366:	464c      	mov	r4, r9
 800c368:	461d      	mov	r5, r3
 800c36a:	9903      	ldr	r1, [sp, #12]
 800c36c:	e7d7      	b.n	800c31e <__hexnan+0x2e>
 800c36e:	2a29      	cmp	r2, #41	@ 0x29
 800c370:	d157      	bne.n	800c422 <__hexnan+0x132>
 800c372:	3102      	adds	r1, #2
 800c374:	f8ca 1000 	str.w	r1, [sl]
 800c378:	f1bb 0f00 	cmp.w	fp, #0
 800c37c:	d051      	beq.n	800c422 <__hexnan+0x132>
 800c37e:	454c      	cmp	r4, r9
 800c380:	d206      	bcs.n	800c390 <__hexnan+0xa0>
 800c382:	2d07      	cmp	r5, #7
 800c384:	dc04      	bgt.n	800c390 <__hexnan+0xa0>
 800c386:	462a      	mov	r2, r5
 800c388:	4649      	mov	r1, r9
 800c38a:	4620      	mov	r0, r4
 800c38c:	f7ff ff8a 	bl	800c2a4 <L_shift>
 800c390:	4544      	cmp	r4, r8
 800c392:	d936      	bls.n	800c402 <__hexnan+0x112>
 800c394:	f1a8 0204 	sub.w	r2, r8, #4
 800c398:	4623      	mov	r3, r4
 800c39a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c39e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c3a2:	429f      	cmp	r7, r3
 800c3a4:	d2f9      	bcs.n	800c39a <__hexnan+0xaa>
 800c3a6:	1b3b      	subs	r3, r7, r4
 800c3a8:	f023 0303 	bic.w	r3, r3, #3
 800c3ac:	3304      	adds	r3, #4
 800c3ae:	3401      	adds	r4, #1
 800c3b0:	3e03      	subs	r6, #3
 800c3b2:	42b4      	cmp	r4, r6
 800c3b4:	bf88      	it	hi
 800c3b6:	2304      	movhi	r3, #4
 800c3b8:	4443      	add	r3, r8
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	f843 2b04 	str.w	r2, [r3], #4
 800c3c0:	429f      	cmp	r7, r3
 800c3c2:	d2fb      	bcs.n	800c3bc <__hexnan+0xcc>
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	b91b      	cbnz	r3, 800c3d0 <__hexnan+0xe0>
 800c3c8:	4547      	cmp	r7, r8
 800c3ca:	d128      	bne.n	800c41e <__hexnan+0x12e>
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	603b      	str	r3, [r7, #0]
 800c3d0:	2005      	movs	r0, #5
 800c3d2:	b007      	add	sp, #28
 800c3d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3d8:	3501      	adds	r5, #1
 800c3da:	2d08      	cmp	r5, #8
 800c3dc:	f10b 0b01 	add.w	fp, fp, #1
 800c3e0:	dd06      	ble.n	800c3f0 <__hexnan+0x100>
 800c3e2:	4544      	cmp	r4, r8
 800c3e4:	d9c1      	bls.n	800c36a <__hexnan+0x7a>
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800c3ec:	2501      	movs	r5, #1
 800c3ee:	3c04      	subs	r4, #4
 800c3f0:	6822      	ldr	r2, [r4, #0]
 800c3f2:	f000 000f 	and.w	r0, r0, #15
 800c3f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c3fa:	6020      	str	r0, [r4, #0]
 800c3fc:	e7b5      	b.n	800c36a <__hexnan+0x7a>
 800c3fe:	2508      	movs	r5, #8
 800c400:	e7b3      	b.n	800c36a <__hexnan+0x7a>
 800c402:	9b01      	ldr	r3, [sp, #4]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d0dd      	beq.n	800c3c4 <__hexnan+0xd4>
 800c408:	f1c3 0320 	rsb	r3, r3, #32
 800c40c:	f04f 32ff 	mov.w	r2, #4294967295
 800c410:	40da      	lsrs	r2, r3
 800c412:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c416:	4013      	ands	r3, r2
 800c418:	f846 3c04 	str.w	r3, [r6, #-4]
 800c41c:	e7d2      	b.n	800c3c4 <__hexnan+0xd4>
 800c41e:	3f04      	subs	r7, #4
 800c420:	e7d0      	b.n	800c3c4 <__hexnan+0xd4>
 800c422:	2004      	movs	r0, #4
 800c424:	e7d5      	b.n	800c3d2 <__hexnan+0xe2>

0800c426 <__ascii_mbtowc>:
 800c426:	b082      	sub	sp, #8
 800c428:	b901      	cbnz	r1, 800c42c <__ascii_mbtowc+0x6>
 800c42a:	a901      	add	r1, sp, #4
 800c42c:	b142      	cbz	r2, 800c440 <__ascii_mbtowc+0x1a>
 800c42e:	b14b      	cbz	r3, 800c444 <__ascii_mbtowc+0x1e>
 800c430:	7813      	ldrb	r3, [r2, #0]
 800c432:	600b      	str	r3, [r1, #0]
 800c434:	7812      	ldrb	r2, [r2, #0]
 800c436:	1e10      	subs	r0, r2, #0
 800c438:	bf18      	it	ne
 800c43a:	2001      	movne	r0, #1
 800c43c:	b002      	add	sp, #8
 800c43e:	4770      	bx	lr
 800c440:	4610      	mov	r0, r2
 800c442:	e7fb      	b.n	800c43c <__ascii_mbtowc+0x16>
 800c444:	f06f 0001 	mvn.w	r0, #1
 800c448:	e7f8      	b.n	800c43c <__ascii_mbtowc+0x16>

0800c44a <_realloc_r>:
 800c44a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c44e:	4680      	mov	r8, r0
 800c450:	4615      	mov	r5, r2
 800c452:	460c      	mov	r4, r1
 800c454:	b921      	cbnz	r1, 800c460 <_realloc_r+0x16>
 800c456:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c45a:	4611      	mov	r1, r2
 800c45c:	f7fd bcc0 	b.w	8009de0 <_malloc_r>
 800c460:	b92a      	cbnz	r2, 800c46e <_realloc_r+0x24>
 800c462:	f7fd fc49 	bl	8009cf8 <_free_r>
 800c466:	2400      	movs	r4, #0
 800c468:	4620      	mov	r0, r4
 800c46a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c46e:	f000 f86b 	bl	800c548 <_malloc_usable_size_r>
 800c472:	4285      	cmp	r5, r0
 800c474:	4606      	mov	r6, r0
 800c476:	d802      	bhi.n	800c47e <_realloc_r+0x34>
 800c478:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c47c:	d8f4      	bhi.n	800c468 <_realloc_r+0x1e>
 800c47e:	4629      	mov	r1, r5
 800c480:	4640      	mov	r0, r8
 800c482:	f7fd fcad 	bl	8009de0 <_malloc_r>
 800c486:	4607      	mov	r7, r0
 800c488:	2800      	cmp	r0, #0
 800c48a:	d0ec      	beq.n	800c466 <_realloc_r+0x1c>
 800c48c:	42b5      	cmp	r5, r6
 800c48e:	462a      	mov	r2, r5
 800c490:	4621      	mov	r1, r4
 800c492:	bf28      	it	cs
 800c494:	4632      	movcs	r2, r6
 800c496:	f7fc fdae 	bl	8008ff6 <memcpy>
 800c49a:	4621      	mov	r1, r4
 800c49c:	4640      	mov	r0, r8
 800c49e:	f7fd fc2b 	bl	8009cf8 <_free_r>
 800c4a2:	463c      	mov	r4, r7
 800c4a4:	e7e0      	b.n	800c468 <_realloc_r+0x1e>

0800c4a6 <__ascii_wctomb>:
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	4608      	mov	r0, r1
 800c4aa:	b141      	cbz	r1, 800c4be <__ascii_wctomb+0x18>
 800c4ac:	2aff      	cmp	r2, #255	@ 0xff
 800c4ae:	d904      	bls.n	800c4ba <__ascii_wctomb+0x14>
 800c4b0:	228a      	movs	r2, #138	@ 0x8a
 800c4b2:	601a      	str	r2, [r3, #0]
 800c4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b8:	4770      	bx	lr
 800c4ba:	700a      	strb	r2, [r1, #0]
 800c4bc:	2001      	movs	r0, #1
 800c4be:	4770      	bx	lr

0800c4c0 <_raise_r>:
 800c4c0:	291f      	cmp	r1, #31
 800c4c2:	b538      	push	{r3, r4, r5, lr}
 800c4c4:	4605      	mov	r5, r0
 800c4c6:	460c      	mov	r4, r1
 800c4c8:	d904      	bls.n	800c4d4 <_raise_r+0x14>
 800c4ca:	2316      	movs	r3, #22
 800c4cc:	6003      	str	r3, [r0, #0]
 800c4ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c4d2:	bd38      	pop	{r3, r4, r5, pc}
 800c4d4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c4d6:	b112      	cbz	r2, 800c4de <_raise_r+0x1e>
 800c4d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c4dc:	b94b      	cbnz	r3, 800c4f2 <_raise_r+0x32>
 800c4de:	4628      	mov	r0, r5
 800c4e0:	f000 f830 	bl	800c544 <_getpid_r>
 800c4e4:	4622      	mov	r2, r4
 800c4e6:	4601      	mov	r1, r0
 800c4e8:	4628      	mov	r0, r5
 800c4ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4ee:	f000 b817 	b.w	800c520 <_kill_r>
 800c4f2:	2b01      	cmp	r3, #1
 800c4f4:	d00a      	beq.n	800c50c <_raise_r+0x4c>
 800c4f6:	1c59      	adds	r1, r3, #1
 800c4f8:	d103      	bne.n	800c502 <_raise_r+0x42>
 800c4fa:	2316      	movs	r3, #22
 800c4fc:	6003      	str	r3, [r0, #0]
 800c4fe:	2001      	movs	r0, #1
 800c500:	e7e7      	b.n	800c4d2 <_raise_r+0x12>
 800c502:	2100      	movs	r1, #0
 800c504:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c508:	4620      	mov	r0, r4
 800c50a:	4798      	blx	r3
 800c50c:	2000      	movs	r0, #0
 800c50e:	e7e0      	b.n	800c4d2 <_raise_r+0x12>

0800c510 <raise>:
 800c510:	4b02      	ldr	r3, [pc, #8]	@ (800c51c <raise+0xc>)
 800c512:	4601      	mov	r1, r0
 800c514:	6818      	ldr	r0, [r3, #0]
 800c516:	f7ff bfd3 	b.w	800c4c0 <_raise_r>
 800c51a:	bf00      	nop
 800c51c:	20000060 	.word	0x20000060

0800c520 <_kill_r>:
 800c520:	b538      	push	{r3, r4, r5, lr}
 800c522:	4d07      	ldr	r5, [pc, #28]	@ (800c540 <_kill_r+0x20>)
 800c524:	2300      	movs	r3, #0
 800c526:	4604      	mov	r4, r0
 800c528:	4608      	mov	r0, r1
 800c52a:	4611      	mov	r1, r2
 800c52c:	602b      	str	r3, [r5, #0]
 800c52e:	f7f4 ff90 	bl	8001452 <_kill>
 800c532:	1c43      	adds	r3, r0, #1
 800c534:	d102      	bne.n	800c53c <_kill_r+0x1c>
 800c536:	682b      	ldr	r3, [r5, #0]
 800c538:	b103      	cbz	r3, 800c53c <_kill_r+0x1c>
 800c53a:	6023      	str	r3, [r4, #0]
 800c53c:	bd38      	pop	{r3, r4, r5, pc}
 800c53e:	bf00      	nop
 800c540:	20000dd0 	.word	0x20000dd0

0800c544 <_getpid_r>:
 800c544:	f7f4 bf7d 	b.w	8001442 <_getpid>

0800c548 <_malloc_usable_size_r>:
 800c548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c54c:	1f18      	subs	r0, r3, #4
 800c54e:	2b00      	cmp	r3, #0
 800c550:	bfbc      	itt	lt
 800c552:	580b      	ldrlt	r3, [r1, r0]
 800c554:	18c0      	addlt	r0, r0, r3
 800c556:	4770      	bx	lr

0800c558 <_init>:
 800c558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c55a:	bf00      	nop
 800c55c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c55e:	bc08      	pop	{r3}
 800c560:	469e      	mov	lr, r3
 800c562:	4770      	bx	lr

0800c564 <_fini>:
 800c564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c566:	bf00      	nop
 800c568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c56a:	bc08      	pop	{r3}
 800c56c:	469e      	mov	lr, r3
 800c56e:	4770      	bx	lr
