 
****************************************
Report : qor
Design : fp_mac
Scenario(s): mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
Version: V-2023.12-SP5-3
Date   : Sun Aug 17 15:48:54 2025
****************************************


  Scenario 'mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C'
  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              50.00
  Critical Path Length:          3.25
  Critical Path Slack:           6.43
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.14
  Total Hold Violation:         -9.80
  No. of Hold Violations:      153.00
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.10
  Critical Path Slack:           9.54
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.21
  Total Hold Violation:        -31.21
  No. of Hold Violations:      217.00
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.13
  Critical Path Slack:           9.52
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.04
  Total Hold Violation:         -0.32
  No. of Hold Violations:        9.00
  -----------------------------------


  Scenario 'mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C'
  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:              50.00
  Critical Path Length:          1.90
  Critical Path Slack:           7.78
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.17
  Total Hold Violation:        -20.34
  No. of Hold Violations:      186.00
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.07
  Critical Path Slack:           9.58
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.18
  Total Hold Violation:        -30.39
  No. of Hold Violations:      217.00
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.07
  Critical Path Slack:           9.58
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -0.74
  No. of Hold Violations:        9.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:         20
  Leaf Cell Count:               1031
  Buf/Inv Cell Count:             114
  Buf Cell Count:                  16
  Inv Cell Count:                  98
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       826
  Sequential Cell Count:          205
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      528.876814
  Noncombinational Area:   465.120010
  Buf/Inv Area:             32.966400
  Total Buffer Area:            11.10
  Total Inverter Area:          21.87
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :        3810.98
  Net YLength        :        3676.68
  -----------------------------------
  Cell Area:               993.996824
  Design Area:             993.996824
  Net Length        :         7487.66


  Design Rules
  -----------------------------------
  Total Number of Nets:          1089
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mustang

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.67
  Logic Optimization:                  2.41
  Mapping Optimization:               10.29
  -----------------------------------------
  Overall Compile Time:               48.45
  Overall Compile Wall Clock Time:    40.82

  --------------------------------------------------------------------

  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C  (Hold)  WNS: 0.21  TNS: 41.32  Number of Violating Paths: 379
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C  (Hold)  WNS: 0.18  TNS: 51.47  Number of Violating Paths: 412
  Design (Hold)  WNS: 0.21  TNS: 52.31  Number of Violating Paths: 412

  --------------------------------------------------------------------


1
