Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Aug 27 21:56:47 2018
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   194 |
| Unused register locations in slices containing registers |   388 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           14 |
|      4 |            8 |
|      6 |           10 |
|      8 |           25 |
|     10 |            7 |
|     12 |            9 |
|     14 |            6 |
|    16+ |          115 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2648 |          377 |
| No           | No                    | Yes                    |             360 |           53 |
| No           | Yes                   | No                     |             842 |          140 |
| Yes          | No                    | No                     |            1836 |          279 |
| Yes          | No                    | Yes                    |             164 |           18 |
| Yes          | Yes                   | No                     |             850 |          105 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                            Clock Signal                                                           |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                        | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              2 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                      | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              2 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                      | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                             |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              2 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  AC_BCLK_IBUF_BUFG                                                                                                                |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              6 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              6 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                             |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                             |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                             |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                  |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                              |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK1                                                                                       |                                                                                                                                                                                                                                         | base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                              |                1 |              8 |
|  base_i/processing_system7_0/inst/FCLK_CLK3                                                                                       |                                                                                                                                                                                                                                         | base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/lpf_int                                                                                                                                                                                |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                  |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                  |                1 |              8 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                               | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                               |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                              |                3 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                  | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                    |                1 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                  | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                           |                2 |              8 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[15]_0                                                                                                                                   |                3 |             10 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                                         | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                        |                1 |             10 |
|  ETH0_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_0                                                                                                             |                1 |             10 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in                                                                                                                           |                1 |             10 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                   | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                  |                1 |             10 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in                                                                                                     |                1 |             10 |
|  ETH1_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_0                                                                                                                                   |                1 |             10 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                    |                3 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK3                                                                                       | base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/seq_cnt_en                                                                                                                                                                                 | base_i/ethernet/proc_sys_reset_200MHz/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                          |                1 |             12 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0                                                                                |                                                                                                                                                                                                                                         |                3 |             12 |
|  base_i/processing_system7_0/inst/FCLK_CLK1                                                                                       | base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_cnt_en                                                                                                                                                                                    | base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                             |                1 |             12 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |
|  AC_BCLK_IBUF_BUFG                                                                                                                |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                               |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |             12 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                    |                2 |             12 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                     | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                       |                2 |             14 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                        | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                       |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |             14 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                         |                2 |             14 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                      | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                            |                2 |             14 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                      | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                            |                2 |             14 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                 | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                 |                2 |             18 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                            |                2 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             20 |
|  ETH0_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out                                                                                    |                4 |             20 |
|  ETH1_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out                                                                                                          |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             20 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                            |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                            |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/reset_sync6                       |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                              | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                             |                3 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                    | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |                3 |             24 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/reset_sync6 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             24 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0                                                                                                      | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0                                                                                                      |                4 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             24 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             24 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0                                                                                | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0                                                                                |                3 |             24 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                               | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                         |                4 |             26 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             26 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             26 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                        |                2 |             26 |
|  AC_BCLK_IBUF_BUFG                                                                                                                | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[12]                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                        |                4 |             26 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                  |                2 |             26 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                                                                                                                             | base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                        |                3 |             28 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                                                                                                       | base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                  |                3 |             28 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                       |                8 |             30 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                7 |             30 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                         | base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_out                                                                                                                                       |                3 |             30 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                       |                8 |             30 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             30 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                3 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                         |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                2 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                       |                9 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                            |                7 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                              |                                                                                                                                                                                                                                         |                5 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             32 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             36 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             36 |
|  base_i/processing_system7_0/inst/FCLK_CLK1                                                                                       |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  base_i/processing_system7_0/inst/FCLK_CLK3                                                                                       |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             48 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             50 |
|  ETH1_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             50 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             50 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                         | base_i/ethernet/proc_sys_reset_200MHz/U0/peripheral_reset[0]                                                                                                                                                                            |                5 |             50 |
|  ETH0_CLK125_IBUF_BUFG                                                                                                            |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             50 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             50 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             50 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             50 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             50 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                4 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             64 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             66 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             68 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |               11 |             72 |
|  AC_BCLK_IBUF_BUFG                                                                                                                |                                                                                                                                                                                                                                         | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                         |               10 |             72 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             72 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             74 |
|  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                           |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               25 |            130 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               29 |            206 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           | base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               27 |            206 |
|  AC_BCLK_IBUF_BUFG                                                                                                                |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               31 |            212 |
|  HDMI_RX_PCLK_IBUF_BUFG                                                                                                           |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              280 |           2058 |
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


