From f373d407bd2a51a57f843e5a796b4c4bd3c88b22 Mon Sep 17 00:00:00 2001
From: Fugang Duan <b38611@freescale.com>
Date: Wed, 27 Aug 2014 11:20:59 +0800
Subject: [PATCH 0469/1074] ENGR00329844-02 ARM: dts: imx6q: add uart5 dte set
 for sabresd board

Add uart5 DTE mode pinctrl set for imx6q-sabresd board. Since there
have pin confliction, so add new dts file.

Signed-off-by: Fugang Duan <B38611@freescale.com>
[Original patch taken from git://git.freescale.com/imx/linux-2.6-imx.git]
Signed-off-by: Biyao Zhai <biyao.zhai@windriver.com>
---
 arch/arm/boot/dts/Makefile               |    1 +
 arch/arm/boot/dts/imx6q-sabresd-uart.dts |   23 +++++++++++++++++++++++
 arch/arm/boot/dts/imx6qdl.dtsi           |   20 ++++++++++++++++++++
 3 files changed, 44 insertions(+), 0 deletions(-)
 create mode 100644 arch/arm/boot/dts/imx6q-sabresd-uart.dts

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index 6d54b45..9e98706 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -175,6 +175,7 @@ dtb-$(CONFIG_ARCH_MXC) += \
 	imx6q-sabrelite.dtb \
 	imx6q-sabresd.dtb \
 	imx6q-sabresd-enetirq.dtb \
+	imx6q-sabresd-uart.dtb \
 	imx6q-sabresd-hdcp.dtb \
 	imx6q-sabresd-ldo.dtb \
 	imx6q-sbc6x.dtb \
diff --git a/arch/arm/boot/dts/imx6q-sabresd-uart.dts b/arch/arm/boot/dts/imx6q-sabresd-uart.dts
new file mode 100644
index 0000000..800479d
--- /dev/null
+++ b/arch/arm/boot/dts/imx6q-sabresd-uart.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright (C) 2014 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx6q-sabresd.dts"
+
+&uart5 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart5_1>;
+	fsl,uart-has-rtscts;
+	status = "okay";
+	/* for DTE mode, add below change */
+	/* fsl,dte-mode; */
+	/* pinctrl-0 = <&pinctrl_uart5dte_1>; */
+};
+
+&ecspi1 {
+	status = "disabled";
+};
diff --git a/arch/arm/boot/dts/imx6qdl.dtsi b/arch/arm/boot/dts/imx6qdl.dtsi
index 2c2f0cd..9b7c1e3 100644
--- a/arch/arm/boot/dts/imx6qdl.dtsi
+++ b/arch/arm/boot/dts/imx6qdl.dtsi
@@ -1163,6 +1163,26 @@
 					};
 				};
 
+				uart5 {
+					pinctrl_uart5_1: uart5grp-1 {
+						fsl,pins = <
+							MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1
+							MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1
+							MX6QDL_PAD_KEY_COL4__UART5_RTS_B   0x1b0b1
+							MX6QDL_PAD_KEY_ROW4__UART5_CTS_B   0x1b0b1
+						>;
+					};
+
+				pinctrl_uart5dte_1: uart5dtegrp-1 {
+					fsl,pins = <
+						MX6QDL_PAD_KEY_ROW1__UART5_TX_DATA 0x1b0b1
+						MX6QDL_PAD_KEY_COL1__UART5_RX_DATA 0x1b0b1
+						MX6QDL_PAD_KEY_ROW4__UART5_RTS_B   0x1b0b1
+						MX6QDL_PAD_KEY_COL4__UART5_CTS_B   0x1b0b1
+					>;
+				};
+			};
+
 				usbotg {
 					pinctrl_usbotg_1: usbotggrp-1 {
 						fsl,pins = <
-- 
1.7.5.4

