{"repos": ["https://github.com/russdill/bch_verilog", "https://github.com/russdill/linux", "https://github.com/russdill/pcbcons", "https://github.com/russdill/pscad", "https://github.com/russdill/am33x-cm3", "https://github.com/russdill/ncsvc-socks-wrapper", "https://github.com/russdill/libsigrok", "https://github.com/russdill/lwip", "https://github.com/russdill/set64rs", "https://github.com/russdill/darter", "https://github.com/russdill/pybis", "https://github.com/russdill/autotest", "https://github.com/russdill/dtr", "https://github.com/russdill/pmc-17", "https://github.com/russdill/tick", "https://github.com/russdill/esb"], "login": "russdill", "time": "2014-07-11 21:14:20"}