Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y3): (0,64,150,199)            | (X1,Y3): (65,116,150,199)          
| (X0,Y2): (0,64,100,149)            | (X1,Y2): (65,116,100,149)          
| (X0,Y1): (0,64,50,99)              | (X1,Y1): (65,116,50,99)            
| (X0,Y0): (0,64,0,49)               | (X1,Y0): (65,116,0,49)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKB     | HCKB     | MRCKB     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 1900     | 900      | 10      | 20      
| (X0,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 1200     | 600      | 10      | 20      
| (X0,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 1200     | 600      | 10      | 20      
| (X0,Y3)               | 4           | 4           | 4        | 4         | 12       | 2         | 1900     | 900      | 10      | 20      
| (X1,Y0)               | 0           | 0           | 0        | 0         | 12       | 0         | 1400     | 500      | 30      | 40      
| (X1,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 1400     | 500      | 30      | 40      
| (X1,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 1400     | 500      | 30      | 40      
| (X1,Y3)               | 0           | 0           | 0        | 0         | 12       | 0         | 1275     | 475      | 25      | 40      
+--------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                  | Source Pin        | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst     | P_RCLK2FABRIC     | rxclk                 | CLK                  | clkbufg_3/gopclkbufg     | CLKOUT                | ntclkbufg_0         |  ---                            |  ---            |  ---                     | (114,114,8,8)                | 2122            | 0                   
| clk_ibuf/opit_1                                                               | DI_TO_CLK         | nt_clk                | CLK                  | clkbufg_5/gopclkbufg     | CLKOUT                | ntclkbufg_2         |  ---                            |  ---            |  ---                     |  ---                         | 145             | 0                   
| hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst     | P_TCLK2FABRIC     | txclk                 | CLK                  | clkbufg_6/gopclkbufg     | CLKOUT                | ntclkbufg_3         |  ---                            |  ---            |  ---                     | (114,114,8,8)                | 35              | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                          | TCK1              | u_CORES/drck_o        | CLK                  | clkbufg_4/gopclkbufg     | CLKOUT                | ntclkbufg_1         |  ---                            |  ---            |  ---                     |  ---                         | 473             | 0                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                   | Source Pin        | Source-Load Net     | Clock Region Of Source Site     | Source Site          | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst     | P_RCLK2FABRIC     | rxclk               | (X1,Y0)                         | HSSTLP_364_0         | 1                      | 2                          
| clk_ibuf/opit_1                                                               | DI_TO_CLK         | nt_clk              | (X0,Y3)                         | IOLHR_16_1080        | 1                      | 0                          
| hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst     | P_TCLK2FABRIC     | txclk               | (X1,Y0)                         | HSSTLP_364_0         | 1                      | 0                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                          | TCK1              | u_CORES/drck_o      | (X0,Y1)                         | SCANCHAIN_88_312     | 1                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                  | Source  Pin       | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst     | P_RCLK2FABRIC     | rxclk                 | CLK                  | clkbufg_3/gopclkbufg     | CLKOUT                | ntclkbufg_0         | USCM_215_576     |  ---                     | (70,114,2,72)                | 2122            | 0                   
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                          | TCK1              | u_CORES/drck_o        | CLK                  | clkbufg_4/gopclkbufg     | CLKOUT                | ntclkbufg_1         | USCM_215_582     |  ---                     | (68,109,2,72)                | 472             | 0                   
| clk_ibuf/opit_1                                                               | DI_TO_CLK         | nt_clk                | CLK                  | clkbufg_5/gopclkbufg     | CLKOUT                | ntclkbufg_2         | USCM_215_624     |  ---                     | (108,113,7,23)               | 144             | 0                   
| hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst     | P_TCLK2FABRIC     | txclk                 | CLK                  | clkbufg_6/gopclkbufg     | CLKOUT                | ntclkbufg_3         | USCM_215_579     |  ---                     | (106,114,7,15)               | 35              | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                   | Source  Pin       | Source-Load Net     | Source Site          | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst     | P_RCLK2FABRIC     | rxclk               | HSSTLP_364_0         | 1                      | 2                          
| u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                          | TCK1              | u_CORES/drck_o      | SCANCHAIN_88_312     | 1                      | 0                          
| clk_ibuf/opit_1                                                               | DI_TO_CLK         | nt_clk              | IOLHR_16_1080        | 1                      | 0                          
| hsst_inst/U_GTP_HSSTLP_WRAPPER/CHANNEL3_ENABLE.U_GTP_HSSTLP_LANE3/gophsst     | P_TCLK2FABRIC     | txclk               | HSSTLP_364_0         | 1                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

