/*
 * omap_vout.c
 *
 * Copyright (C) 2005-2010 Texas Instruments.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2. This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 *
 * Leveraged code from the OMAP2 camera driver
 * Video-for-Linux (Version 2) camera capture driver for
 * the OMAP24xx camera controller.
 *
 * Author: Andy Lowe (source@mvista.com)
 *
 * Copyright (C) 2004 MontaVista Software, Inc.
 * Copyright (C) 2010 Texas Instruments.
 *
 * History:
 * 20-APR-2006 Khasim		Modified VRFB based Rotation,
 *				The image data is always read from 0 degree
 *				view and written
 *				to the virtual space of desired rotation angle
 * 4-DEC-2006  Jian		Changed to support better memory management
 *
 * 17-Nov-2008 Hardik		Changed driver to use video_ioctl2
 *
 * 23-Feb-2010 Vaibhav H	Modified to use new DSS2 interface
 *
 */

#include <linux/init.h>
#include <linux/module.h>
#include <linux/vmalloc.h>
#include <linux/sched.h>
#include <linux/types.h>
#include <linux/platform_device.h>
#include <linux/dma-mapping.h>
#include <linux/irq.h>
#include <linux/videodev2.h>
#include <linux/slab.h>
//Change for OMAPS00243349
#include <linux/wait.h>
//Change for OMAPS00243349
//Change for OMAPS00241246 
#include <plat/clockdomain.h>
//Change for OMAPS00241246 
#ifndef CONFIG_ARCH_OMAP4
#include <media/videobuf-dma-sg.h>
#else
#include <media/videobuf-dma-contig.h>
#endif
#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
#include <mach/isp_user.h>
#include <linux/ispdss.h>
#include "../isp/ispresizer.h"
#include <linux/omap_resizer.h>
#endif
#include <media/v4l2-device.h>
#include <media/v4l2-ioctl.h>

#include <plat/dma.h>
#include <plat/vram.h>
#include <plat/vrfb.h>
#include <plat/display.h>
#include <plat/cpu.h>
#ifdef CONFIG_PM
#include <plat/omap-pm.h>
#endif
#include "omap_voutlib.h"
#include "omap_voutdef.h"

#define SKIP_FIRST_FRAME

#ifdef SKIP_FIRST_FRAME
#define DROP_FRAMES_COUNT 1
int nDropCount = DROP_FRAMES_COUNT;
int flg_720  = 0;
#endif

#ifdef CONFIG_TILER_OMAP
#include <mach/tiler.h>
#endif
MODULE_AUTHOR("Texas Instruments");
MODULE_DESCRIPTION("OMAP Video for Linux Video out driver");
MODULE_LICENSE("GPL");

//Change for OMAPS00241246 
struct pm_qos_request_list *pm_qos_handle1;
//Change for OMAPS00241246 

/* Driver Configuration macros */
#define VOUT_NAME		"omap_vout"

enum omap_vout_channels {
	OMAP_VIDEO1,
	OMAP_VIDEO2,
	OMAP_VIDEO3,
};

enum dma_channel_state {
	DMA_CHAN_NOT_ALLOTED,
	DMA_CHAN_ALLOTED,
};

#define QQVGA_WIDTH		160
#define QQVGA_HEIGHT		120

/* Max Resolution supported by the driver */
#ifdef CONFIG_ARCH_OMAP4
#define VID_MAX_WIDTH		4096	/* Largest width */
#define VID_MAX_HEIGHT		4096	/* Largest height */
#define OMAP_VOUT_MAX_BUF_SIZE (VID_MAX_WIDTH*VID_MAX_HEIGHT*4)
#else
#define VID_MAX_WIDTH		1280	/* Largest width */
#define VID_MAX_HEIGHT		720	/* Largest height */
#define OMAP_VOUT_MAX_BUF_SIZE (VID_MAX_WIDTH*VID_MAX_HEIGHT*2)
#endif
/* Mimimum requirement is 2x2 for DSS */
#define VID_MIN_WIDTH		2
#define VID_MIN_HEIGHT		2

/* 2048 x 2048 is max res supported by OMAP display controller */
#define MAX_PIXELS_PER_LINE     2048

#define VRFB_TX_TIMEOUT         1000
#define VRFB_NUM_BUFS		OMAP_VOUT_MAX_BUFFERS

#define VDD2_OCP_FREQ_CONST     (cpu_is_omap34xx() ? \
(cpu_is_omap3630() ? 200000 : 166000) : 0)

#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
struct isp_node pipe;
static int vrfb_configured;
#endif

static struct videobuf_queue_ops video_vbq_ops;
/* Variables configurable through module params*/
static u32 video1_numbuffers = OMAP_VOUT_MAX_BUFFERS;
static u32 video2_numbuffers = OMAP_VOUT_MAX_BUFFERS;
static u32 video1_bufsize = OMAP_VOUT_MAX_BUF_SIZE;
static u32 video2_bufsize = OMAP_VOUT_MAX_BUF_SIZE;
static u32 video3_numbuffers = 3;
static u32 video3_bufsize = OMAP_VOUT_MAX_BUF_SIZE;
static u32 vid1_static_vrfb_alloc;
static u32 vid2_static_vrfb_alloc;
static int debug;

bool stream_on = false;      //   720p_playback_fix

static int vidioc_streamoff(struct file *file, void *fh, enum v4l2_buf_type i);

/* Module parameters */
module_param(video1_numbuffers, uint, S_IRUGO);
MODULE_PARM_DESC(video1_numbuffers,
	"Number of buffers to be allocated at init time for Video1 device.");

module_param(video2_numbuffers, uint, S_IRUGO);
MODULE_PARM_DESC(video2_numbuffers,
	"Number of buffers to be allocated at init time for Video2 device.");

module_param(video1_bufsize, uint, S_IRUGO);
MODULE_PARM_DESC(video1_bufsize,
	"Size of the buffer to be allocated for video1 device");

module_param(video2_bufsize, uint, S_IRUGO);
MODULE_PARM_DESC(video2_bufsize,
	"Size of the buffer to be allocated for video2 device");

module_param(video3_numbuffers, uint, S_IRUGO);
MODULE_PARM_DESC(video3_numbuffers, "Number of buffers to be allocated at \
		init time for Video3 device.");

module_param(video3_bufsize, uint, S_IRUGO);
MODULE_PARM_DESC(video1_bufsize, "Size of the buffer to be allocated for \
		video3 device");
module_param(vid1_static_vrfb_alloc, bool, S_IRUGO);
MODULE_PARM_DESC(vid1_static_vrfb_alloc,
	"Static allocation of the VRFB buffer for video1 device");

module_param(vid2_static_vrfb_alloc, bool, S_IRUGO);
MODULE_PARM_DESC(vid2_static_vrfb_alloc,
	"Static allocation of the VRFB buffer for video2 device");

module_param(debug, bool, S_IRUGO);
MODULE_PARM_DESC(debug, "Debug level (0-1)");

/* FIXME: backward compatibilities... */
#if !defined(MODULE)
static __init int setup_video1_numbuffers(char *opt)
{
	video1_numbuffers = (u32) simple_strtoul(opt, NULL, 10);
	return 0;
}

__setup("omap_vout_mod.video1_numbuffers=", setup_video1_numbuffers);

static __init int setup_vid1_static_vrfb_alloc(char *opt)
{
	if (*opt == 'y')
		vid1_static_vrfb_alloc = true;
	else
		vid1_static_vrfb_alloc = false;
		
	return 0;
}

__setup("omap_vout_mod.vid1_static_vrfb_alloc=", setup_vid1_static_vrfb_alloc);
#endif /* MODULE */

enum omap_color_mode video_mode_to_dss_mode(
		struct v4l2_pix_format *pix,
		struct omap_vout_device *vout);

/* list of image formats supported by OMAP2 video pipelines */
const static struct v4l2_fmtdesc omap_formats[] = {
	{
		/* Note:  V4L2 defines RGB565 as:
		 *
		 *      Byte 0                    Byte 1
		 *      g2 g1 g0 r4 r3 r2 r1 r0   b4 b3 b2 b1 b0 g5 g4 g3
		 *
		 * We interpret RGB565 as:
		 *
		 *      Byte 0                    Byte 1
		 *      g2 g1 g0 b4 b3 b2 b1 b0   r4 r3 r2 r1 r0 g5 g4 g3
		 */
		.description = "RGB565, le",
		.pixelformat = V4L2_PIX_FMT_RGB565,
	},
	{
		/* Note:  V4L2 defines RGB32 as: RGB-8-8-8-8  we use
		 *  this for RGB24 unpack mode, the last 8 bits are ignored
		 * */
		.description = "RGB32, le",
		.pixelformat = V4L2_PIX_FMT_RGB32,
	},
	{
		/* Note:  V4L2 defines RGB24 as: RGB-8-8-8  we use
		 *        this for RGB24 packed mode
		 *
		 */
		.description = "RGB24, le",
		.pixelformat = V4L2_PIX_FMT_RGB24,
	},
	{
		.description = "YUYV (YUV 4:2:2), packed",
		.pixelformat = V4L2_PIX_FMT_YUYV,
	},
	{
		.description = "UYVY, packed",
		.pixelformat = V4L2_PIX_FMT_UYVY,
	},
	{
	 .description = "NV12 - YUV420 format",
	 .pixelformat = V4L2_PIX_FMT_NV12,
	},
};

#define NUM_OUTPUT_FORMATS (ARRAY_SIZE(omap_formats))

#ifndef CONFIG_ARCH_OMAP4
/*
 * Allocate buffers
 */
static unsigned long omap_vout_alloc_buffer(u32 buf_size, u32 *phys_addr)
{
	u32 size;
	unsigned long virt_addr, addr;

	size = PAGE_ALIGN(buf_size);
	virt_addr = (u32) alloc_pages_exact(size, GFP_KERNEL | GFP_DMA);
	addr = virt_addr;

	if (virt_addr) {
		while (size > 0) {
			SetPageReserved(virt_to_page(addr));
			addr += PAGE_SIZE;
			size -= PAGE_SIZE;
		}
	}
	*phys_addr = (u32) virt_to_phys((void *) virt_addr);
	return virt_addr;
}
#endif
/*
 * Free buffers
 */
static void omap_vout_free_buffer(unsigned long virtaddr, u32 buf_size)
{
	u32 order, size;
	unsigned long addr = virtaddr;

	size = PAGE_ALIGN(buf_size);
	order = get_order(size);

	while (size > 0) {
		ClearPageReserved(virt_to_page(addr));
		addr += PAGE_SIZE;
		size -= PAGE_SIZE;
	}
#ifndef CONFIG_ARCH_OMAP4
	free_pages_exact((void *) virtaddr, size);
#else
	free_pages((unsigned long) virtaddr, order);
#endif
}

#ifndef CONFIG_ARCH_OMAP4
/*
 * Function for allocating video buffers
 */
static int omap_vout_allocate_vrfb_buffers(struct omap_vout_device *vout,
		unsigned int *count, int startindex)
{
	int i, j;

	for (i = 0; i < *count; i++) {
		if (!vout->smsshado_virt_addr[i]) {
			vout->smsshado_virt_addr[i] =
				omap_vout_alloc_buffer(vout->smsshado_size,
						&vout->smsshado_phy_addr[i]);
		}
		if (!vout->smsshado_virt_addr[i] && startindex != -1) {
			if (V4L2_MEMORY_MMAP == vout->memory && i >= startindex)
				break;
		}
		if (!vout->smsshado_virt_addr[i]) {
			for (j = 0; j < i; j++) {
				omap_vout_free_buffer(
						vout->smsshado_virt_addr[j],
						vout->smsshado_size);
				vout->smsshado_virt_addr[j] = 0;
				vout->smsshado_phy_addr[j] = 0;
			}
			*count = 0;
			return -ENOMEM;
		}
		memset((void *) vout->smsshado_virt_addr[i], 0,
				vout->smsshado_size);
	}
	return 0;
}
#endif

#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
/* This function wakes up the application once
 * the DMA transfer to VRFB space is completed by the
 * ISP resizer block
 */
void omap_vout_isp_rsz_dma_tx_callback(void *arg)
{
	struct omap_vout_device *vout;
	vout = (struct omap_vout_device *) arg;

	vout->vrfb_dma_tx.tx_status = 1;
	wake_up_interruptible(&vout->vrfb_dma_tx.wait);
}

static void __enable_isp_rsz(struct omap_vout_device *vout, int line)
{
	int src_w, src_h, dst_w, dst_h, scale;


	if (vout->isprsz & ISPRSZ_ENABLE)
		return;

	if (vout->isprsz & ISPRSZ_MANUALMODE)
		return;

	/* Check for 720p format */

	// Below change is to integrate the fix for OMAPS00228892. This change is delivered though OMAPS00236725.
	if ((vout->pix.height == 720) || (vout->pix.width == 1280) || ((vout->pix.height * vout->pix.width) > (864 * 480)))
	{
		stream_on = 1;
		printk(" stream_on %d\n",stream_on  );
		goto enable_and_exit;
	}


	/* ISP resizer used for scaling 1/4x~1/8x and,
	 * for width > 1024 and scaling 1/2x~1/8x
	 */

	/* Check for vertical scale */
	src_h = vout->pix.height; //vout->crop->height
	dst_h = vout->win.w.height;
	scale = (1024 * src_h)/dst_h;
	if (scale > 4096) {
		goto enable_and_exit;
	}

	/* Check for horizontal scale */
	src_w = vout->pix.width; //vout->crop->width
	dst_w = vout->win.w.width;
	scale = (1024 * src_w)/dst_w;
	if ((scale > 4096 &&  src_w > 864)|| (scale > 2048 && src_w > 1024)) {
		goto enable_and_exit;
	}

	return;

enable_and_exit:
	vout->isprsz |= ISPRSZ_ENABLE;
	omap_vout_set_max_downscale(8);
	printk(KERN_ERR "<%s> ISP resizer enabled from #%d\n",
			__func__, line);

	vout->isprsz &= ~ISPRSZ_CONFIGURED;
}
#define enable_isp_rsz(x) __enable_isp_rsz(x, __LINE__)

static void __disable_isp_rsz(struct omap_vout_device *vout, int line)
{
//Change for OMAPS00244341
	vrfb_configured = 0;
//Change for OMAPS00244341
	if (!(vout->isprsz & ISPRSZ_ENABLE))
		return;

	vout->isprsz &= ~ISPRSZ_ENABLE;
	omap_vout_set_max_downscale(4);
	printk(KERN_INFO "<%s> ISP resizer disabled from #%d\n",
			__func__, line);

	if (vout->isprsz & ISPRSZ_CONFIGURED) {
		ispdss_put_resource();
		vout->isprsz &= ~ISPRSZ_CONFIGURED;
		printk(KERN_ERR "<%s> ISP resizer released\n", __func__);
	}

//Change for OMAPS00244341
	//vrfb_configured = 0;
//Change for OMAPS00244341
}
#define disable_isp_rsz(x) __disable_isp_rsz(x, __LINE__)

/* This function configures and initializes the ISP resizer*/
static int init_isp_rsz(struct omap_vout_device *vout)
{
	int num_video_buffers = 0;
	int ret = 0;

	if (!(vout->isprsz & ISPRSZ_ENABLE)) {
		/* no need to use ISP resizer */
		return 0;
	}

	if (vout->isprsz & ISPRSZ_CONFIGURED) {
		/* ISP resizer already configured */
		return 0;
	}

	/* get the ISP resizer resource and configure it*/
	ispdss_put_resource();
	ret = ispdss_get_resource();
	if (ret) {
		printk(KERN_ERR "<%s>: <%s> failed to get ISP "
				"resizer resource = %d\n",
				__FILE__, __func__, ret);
		vout->isprsz &= ~ISPRSZ_ENABLE;
		return ret;
	}

	/* clear data */
	memset(&pipe, 0, sizeof(pipe));
	pipe.in.path = RSZ_MEM_YUV;
	/* setup source parameters */
	pipe.in.image = vout->pix;
	pipe.in.crop.left = 0; pipe.in.crop.top = 0;
	pipe.in.crop.width = vout->pix.width;
	pipe.in.crop.height = vout->pix.height;
	/* setup destination parameters */
	pipe.out.image.width = vout->win.w.width;
	pipe.out.image.height = vout->win.w.height;

	num_video_buffers = (vout->vid == OMAP_VIDEO1) ?
		video1_numbuffers : video2_numbuffers;

	ret = ispdss_configure(&pipe, omap_vout_isp_rsz_dma_tx_callback,
			num_video_buffers, (void *)vout);
	if (ret) {
		printk(KERN_ERR "<%s> failed to configure "
				"ISP_resizer = %d\n",
				__func__, ret);
		ispdss_put_resource();
		vout->isprsz &= ~ISPRSZ_ENABLE;
		return ret;
	}
	vout->isprsz |= ISPRSZ_CONFIGURED;
	vrfb_configured = 0; //Changed by for green line in preview
#ifdef SKIP_FIRST_FRAME
	nDropCount = DROP_FRAMES_COUNT;
#endif
	printk(KERN_INFO "<%s> ISP resizer configured\n", __func__);

	return ret;
}
#endif

//720 ISP Enable OMAPS00235346
/*
 * Try format
 */
int omap_vout_try_format(struct v4l2_pix_format *pix)
{
	int ifmt, bpp = 0;
	int img_size = pix->height * pix->width;

	if (img_size <= VID_MAX_HEIGHT * VID_MAX_WIDTH) {
		if (cpu_is_omap34xx())
			pix->height = clamp(pix->height,
				(u32)VID_MIN_HEIGHT,
				(u32)VID_MAX_WIDTH);
		else
			pix->height = clamp(pix->height,
				(u32)VID_MIN_HEIGHT,
				(u32)VID_MAX_HEIGHT);
	} else {
		pix->height = clamp(pix->height, (u32)VID_MIN_HEIGHT,
			(u32)VID_MAX_HEIGHT);
	}
	pix->width = clamp(pix->width, (u32)VID_MIN_WIDTH, (u32)VID_MAX_WIDTH);

	for (ifmt = 0; ifmt < NUM_OUTPUT_FORMATS; ifmt++) {
		if (pix->pixelformat == omap_formats[ifmt].pixelformat)
			break;
	}

	if (ifmt == NUM_OUTPUT_FORMATS)
		ifmt = 0;

	pix->pixelformat = omap_formats[ifmt].pixelformat;
	pix->priv = 0;

	switch (pix->pixelformat) {
	case V4L2_PIX_FMT_YUYV:
	case V4L2_PIX_FMT_UYVY:
	default:
		pix->colorspace = V4L2_COLORSPACE_JPEG;
		bpp = YUYV_BPP;
		break;
	case V4L2_PIX_FMT_RGB565:
	case V4L2_PIX_FMT_RGB565X:
		pix->colorspace = V4L2_COLORSPACE_SRGB;
		bpp = RGB565_BPP;
		break;
	case V4L2_PIX_FMT_RGB24:
		pix->colorspace = V4L2_COLORSPACE_SRGB;
		bpp = RGB24_BPP;
		break;
	case V4L2_PIX_FMT_RGB32:
	case V4L2_PIX_FMT_BGR32:
		pix->colorspace = V4L2_COLORSPACE_SRGB;
		bpp = RGB32_BPP;
		break;
	case V4L2_PIX_FMT_NV12:
		pix->colorspace = V4L2_COLORSPACE_JPEG;
		bpp = 1; /* TODO: check this? */
		break;
	}
	/* :NOTE: NV12 has width bytes per line in both Y and UV sections */
	pix->bytesperline = pix->width * bpp;
//Change for OMAPS00239513
#ifdef TILER_ALLOCATE_V4L2
	pix->bytesperline = (pix->bytesperline + PAGE_SIZE - 1) &
		~(PAGE_SIZE - 1);
#endif
//Change for OMAPS00239513
	/* :TODO: add 2-pixel round restrictions to YUYV and NV12 formats */
	pix->sizeimage = pix->bytesperline * pix->height;
	if (V4L2_PIX_FMT_NV12 == pix->pixelformat)
		pix->sizeimage += pix->sizeimage >> 1;
	return bpp;
}

#ifndef CONFIG_ARCH_OMAP4
/*
 * omap_vout_uservirt_to_phys: This inline function is used to convert user
 * space virtual address to physical address.
 */
static u32 omap_vout_uservirt_to_phys(u32 virtp)
{
	unsigned long physp = 0;
	struct vm_area_struct *vma;
	struct mm_struct *mm = current->mm;

	vma = find_vma(mm, virtp);
	/* For kernel direct-mapped memory, take the easy way */
	if (virtp >= PAGE_OFFSET) {
		physp = virt_to_phys((void *) virtp);
	} else if (vma && (vma->vm_flags & VM_IO) && vma->vm_pgoff) {
		/* this will catch, kernel-allocated, mmaped-to-usermode
		   addresses */
		physp = (vma->vm_pgoff << PAGE_SHIFT) + (virtp - vma->vm_start);
	} else {
		/* otherwise, use get_user_pages() for general userland pages */
		int res, nr_pages = 1;
		struct page *pages;
		down_read(&current->mm->mmap_sem);

		res = get_user_pages(current, current->mm, virtp, nr_pages, 1,
				0, &pages, NULL);
		up_read(&current->mm->mmap_sem);

		if (res == nr_pages) {
			physp =  __pa(page_address(&pages[0]) +
					(virtp & ~PAGE_MASK));
		} else {
			printk(KERN_WARNING VOUT_NAME
					"get_user_pages failed\n");
			return 0;
		}
	}

	return physp;
}

/* Wakes up the application once the DMA transfer to VRFB space is completed.
 */
static void omap_vout_vrfb_dma_tx_callback(int lch, u16 ch_status, void *data)
{
	struct vid_vrfb_dma *t = (struct vid_vrfb_dma *) data;

	t->tx_status = 1;
	wake_up_interruptible(&t->wait);
}

/*
 * Release the VRFB context once the module exits
 */
static void omap_vout_release_vrfb(struct omap_vout_device *vout)
{
	int i;

	for (i = 0; i < VRFB_NUM_BUFS; i++)
		omap_vrfb_release_ctx(&vout->vrfb_context[i]);

	if (vout->vrfb_dma_tx.req_status == DMA_CHAN_ALLOTED) {
		vout->vrfb_dma_tx.req_status = DMA_CHAN_NOT_ALLOTED;
		omap_free_dma(vout->vrfb_dma_tx.dma_ch);
	}
}
#endif
/*
 * Return true if rotation is 90 or 270
 */
static inline int rotate_90_or_270(const struct omap_vout_device *vout)
{
	return (vout->rotation == dss_rotation_90_degree ||
			vout->rotation == dss_rotation_270_degree);
}

/*
 * Return true if rotation is enabled
 */
static inline int rotation_enabled(const struct omap_vout_device *vout)
{
	/* Rotation needs to be enabled by default for OMAP3 in order
	 * to use VRFB. ISP resizer also requires VRFB to be used for all
	 * rotation angles including 0 degree. for OMAP3 this function needs
	 * to return true even for 0 degree rotation
	 */
	if (cpu_is_omap34xx())
		return 1;
	else
		return vout->rotation || vout->mirror;
}

/*
 * Reverse the rotation degree if mirroring is enabled
 */
static inline int calc_rotation(const struct omap_vout_device *vout)
{
#ifndef CONFIG_ARCH_OMAP4
	if (!vout->mirror)
		return vout->rotation;

	switch (vout->rotation) {
	case dss_rotation_90_degree:
		return dss_rotation_270_degree;
	case dss_rotation_270_degree:
		return dss_rotation_90_degree;
	case dss_rotation_180_degree:
		return dss_rotation_0_degree;
	default:
		return dss_rotation_180_degree;
	}
#else
	return vout->rotation;
#endif
	return dss_rotation_180_degree;
}

/*
 * Swap the overlay parameters in case of rotation is 90 or 270
 */
static void calc_overlay_window_params(struct omap_vout_device *vout,
				       struct omap_overlay_info *info)
{
	__s32	temp;
	struct omap_overlay *ovl;
	struct omapvideo_info *ovid;
	struct omap_video_timings *timing;
	struct v4l2_window *win;

	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];
	win = &vout->win;

	timing = &ovl->manager->device->panel.timings;
	switch (vout->rotation) {
	case dss_rotation_90_degree:
	/* Invert the height and width for 90  and 270 degree rotation */
		temp = info->out_width;
		info->out_width = info->out_height;
		info->out_height = temp;
#ifndef CONFIG_ARCH_OMAP4
		info->pos_y = (timing->y_res - win->w.width) - win->w.left;
		info->pos_x = win->w.top;
#endif
		break;

	case dss_rotation_180_degree:
#ifndef CONFIG_ARCH_OMAP4
		info->pos_x = (timing->x_res - win->w.width) - win->w.left;
		info->pos_y = (timing->y_res - win->w.height) - win->w.top;
#endif
		break;

	case dss_rotation_270_degree:
		temp = info->out_width;
		info->out_width = info->out_height;
		info->out_height = temp;
#ifndef CONFIG_ARCH_OMAP4
		info->pos_y = win->w.left;
		info->pos_x = (timing->x_res - win->w.height) - win->w.top;
#endif
		break;

	default:
		info->pos_x = win->w.left;
		info->pos_y = win->w.top;
		break;
		}
}

/*
 * Free the V4L2 buffers
 */
static void omap_vout_free_buffers(struct omap_vout_device *vout)
{
	int i, numbuffers;

	/* Allocate memory for the buffers */
	if (OMAP_VIDEO3 == vout->vid) {
		numbuffers = video3_numbuffers;
		vout->buffer_size = video3_bufsize;
	} else {
		numbuffers = (vout->vid) ?  video2_numbuffers : video1_numbuffers;
		vout->buffer_size = (vout->vid) ? video2_bufsize : video1_bufsize;
	}

	for (i = 0; i < numbuffers; i++) {
		omap_vout_free_buffer(vout->buf_virt_addr[i],
					vout->buffer_size);
		vout->buf_phy_addr[i] = 0;
		vout->buf_virt_addr[i] = 0;
	}
}

#ifndef CONFIG_ARCH_OMAP4
/*
 * Free VRFB buffers
 */
static void omap_vout_free_vrfb_buffers(struct omap_vout_device *vout)
{
	int j;

	for (j = 0; j < VRFB_NUM_BUFS; j++) {
		omap_vout_free_buffer(vout->smsshado_virt_addr[j],
				vout->smsshado_size);
		vout->smsshado_virt_addr[j] = 0;
		vout->smsshado_phy_addr[j] = 0;
	}
}

/*
 * Allocate the buffers for the VRFB space.  Data is copied from V4L2
 * buffers to the VRFB buffers using the DMA engine.
 */
static int omap_vout_vrfb_buffer_setup(struct omap_vout_device *vout,
			  unsigned int *count, unsigned int startindex)
{
	int i;
	bool yuv_mode;
	s32 width, height;

	/* Allocate the VRFB buffers only if the buffers are not
	 * allocated during init time.
	 */
	if ((rotation_enabled(vout)) && !vout->vrfb_static_allocation)
		if (omap_vout_allocate_vrfb_buffers(vout, count, startindex))
			return -ENOMEM;

	if (vout->dss_mode == OMAP_DSS_COLOR_YUV2 ||
			vout->dss_mode == OMAP_DSS_COLOR_UYVY)
		yuv_mode = true;
	else
		yuv_mode = false;

	for (i = 0; i < *count; i++) {
#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
		/* TODO: this is temporary disabling of vrfb to test V4L2: needs to be
		 corrected for future
		*/
		if (vout->isprsz & ISPRSZ_ENABLE) {
			width = vout->win.w.width;
			height = vout->win.w.height;
		} else {
			width = vout->pix.width;
			height = vout->pix.height;
		}
#else
		width = vout->pix.width;
		height = vout->pix.height;
#endif
		omap_vrfb_setup(&vout->vrfb_context[i],
				vout->smsshado_phy_addr[i],
				width, height,
				vout->bpp, yuv_mode,
				vout->rotation);
	}
	return 0;
}
#else /* ifndef CONFIG_ARCH_OMAP4 */
static void omap_vout_tiler_buffer_free(struct omap_vout_device *vout,
					unsigned int count,
					unsigned int startindex)
{
	int i;

	if (startindex < 0)
		startindex = 0;
	if (startindex + count > VIDEO_MAX_FRAME)
		count = VIDEO_MAX_FRAME - startindex;

	for (i = startindex; i < startindex + count; i++) {
		if (vout->buf_phy_addr_alloced[i])
			tiler_free(vout->buf_phy_addr_alloced[i]);
		if (vout->buf_phy_uv_addr_alloced[i])
			tiler_free(vout->buf_phy_uv_addr_alloced[i]);
		vout->buf_phy_addr[i] = 0;
		vout->buf_phy_addr_alloced[i] = 0;
		vout->buf_phy_uv_addr[i] = 0;
		vout->buf_phy_uv_addr_alloced[i] = 0;
	}
}
#endif /* ifndef CONFIG_ARCH_OMAP4 */

#ifdef CONFIG_ARCH_OMAP4
/* Allocate the buffers for  TILER space.  Ideally, the buffers will be ONLY
 in tiler space, with different rotated views available by just a convert.
 */
static int omap_vout_tiler_buffer_setup(struct omap_vout_device *vout,
					unsigned int *count, unsigned int startindex,
					struct v4l2_pix_format *pix)
{
	int i, aligned = 1;
	enum tiler_fmt fmt;

	/* normalize buffers to allocate so we stay within bounds */
	int start = (startindex < 0) ? 0 : startindex;
	int n_alloc = (start + *count > VIDEO_MAX_FRAME)
		? VIDEO_MAX_FRAME - start : *count;
	int bpp = omap_vout_try_format(pix);

	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev, "tiler buffer alloc:\n"
		"count - %d, start -%d :\n", *count, startindex);

	/* special allocation scheme for NV12 format */
	if (OMAP_DSS_COLOR_NV12 == video_mode_to_dss_mode(pix, vout)) {
		tiler_alloc_packed_nv12(&n_alloc, pix->width,
			pix->height,
			(void **) vout->buf_phy_addr + start,
			(void **) vout->buf_phy_uv_addr + start,
			(void **) vout->buf_phy_addr_alloced + start,
			(void **) vout->buf_phy_uv_addr_alloced + start,
			aligned);
	} else {
		unsigned int width = pix->width;
		switch (video_mode_to_dss_mode(pix, vout)) {
		case OMAP_DSS_COLOR_UYVY:
		case OMAP_DSS_COLOR_YUV2:
			width /= 2;
			bpp = 4;
			break;
		default:
			break;
		}
		/* Only bpp of 1, 2, and 4 is supported by tiler */
		fmt = (bpp == 1 ? TILFMT_8BIT :
			bpp == 2 ? TILFMT_16BIT :
			bpp == 4 ? TILFMT_32BIT : TILFMT_INVALID);
		if (fmt == TILFMT_INVALID)
			return -ENOMEM;

		tiler_alloc_packed(&n_alloc, fmt, width,
			pix->height,
			(void **) vout->buf_phy_addr + start,
			(void **) vout->buf_phy_addr_alloced + start,
			aligned);
	}

	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev,
			"allocated %d buffers\n", n_alloc);

	if (n_alloc < *count) {
		if (n_alloc && (startindex == -1 ||
			V4L2_MEMORY_MMAP != vout->memory)) {
			/* TODO: check this condition's logic */
			omap_vout_tiler_buffer_free(vout, n_alloc, start);
			*count = 0;
			return -ENOMEM;
		}
	}

	for (i = start; i < start + n_alloc; i++) {
		v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev,
				"y=%08lx (%d) uv=%08lx (%d)\n",
				vout->buf_phy_addr[i],
				vout->buf_phy_addr_alloced[i] ? 1 : 0,
				vout->buf_phy_uv_addr[i],
				vout->buf_phy_uv_addr_alloced[i] ? 1 : 0);
	}

	*count = n_alloc;

	return 0;
}

/* Free tiler buffers */
static void omap_vout_free_tiler_buffers(struct omap_vout_device *vout)
{
	omap_vout_tiler_buffer_free(vout, vout->buffer_allocated, 0);
	vout->buffer_allocated = 0;
}
#endif	/* ifdef CONFIG_ARCH_OMAP4 */

/* Convert V4L2 rotation to DSS rotation
 *	V4L2 understand 0, 90, 180, 270.
 *	Convert to 0, 1, 2 and 3 repsectively for DSS
 */
static int v4l2_rot_to_dss_rot(int v4l2_rotation,
			enum dss_rotation *rotation, bool mirror)
{
	int ret = 0;

	switch (v4l2_rotation) {
//Patch for OMAPS00237522
#ifdef NO_VRFB_ROT_PATCH	 
	case 90:
		*rotation = dss_rotation_90_degree;
		break;
	case 180:
		*rotation = dss_rotation_180_degree;
		break;
	case 270:
		*rotation = dss_rotation_270_degree;
		break;
	case 0:
		*rotation = dss_rotation_0_degree;
		break;
	default:
		ret = -EINVAL;
#else
	case 90:
		*rotation = dss_rotation_270_degree;
		break;
	case 180:
		*rotation = dss_rotation_180_degree;
		break;
	case 270:
		*rotation = dss_rotation_90_degree;
		break;
	case 0:
		*rotation = dss_rotation_0_degree;
		break;
	default:
		ret = -EINVAL;
#endif
//Patch for OMAPS00237522
	}
	return ret;
}

/*
 * Calculate the buffer offsets from which the streaming should
 * start. This offset calculation is mainly required because of
 * the VRFB 32 pixels alignment with rotation.
 */
static int omap_vout_calculate_offset(struct omap_vout_device *vout, int idx)
{
	struct omap_overlay *ovl;
	enum dss_rotation rotation;
	struct omapvideo_info *ovid;
	struct omap_dss_device *cur_display;
	struct v4l2_rect *crop = &vout->crop;
	struct v4l2_pix_format *pix = &vout->pix;
	int *cropped_offset = vout->cropped_offset + idx;
	int vr_ps = 1, ps = 2;
	int ctop = 0, cleft = 0, line_length = 0;
#ifndef CONFIG_ARCH_OMAP4
	bool mirroring = vout->mirror;
	int temp_ps = 2;
	int offset = 0;
#else
	int *cropped_uv_offset = vout->cropped_uv_offset + idx;
	unsigned long addr = 0, uv_addr = 0;
#endif

#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
	if (vout->isprsz & ISPRSZ_ENABLE) {
		struct v4l2_window *win = &(vout->win);
		crop->height = win->w.height;
		crop->width = win->w.width;
	}
#endif

	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];
	/* get the display device attached to the overlay */
	if (!ovl->manager || !ovl->manager->device)
		return -1;

	cur_display = ovl->manager->device;
	rotation = calc_rotation(vout);

	if (V4L2_PIX_FMT_YUYV == pix->pixelformat ||
			V4L2_PIX_FMT_UYVY == pix->pixelformat) {
		if (rotation_enabled(vout)) {
			/*
			 * ps    - Actual pixel size for YUYV/UYVY for
			 *         VRFB/Mirroring is 4 bytes
			 * vr_ps - Virtually pixel size for YUYV/UYVY is
			 *         2 bytes
			 */
			ps = 4;
			vr_ps = 2;
		} else {
			ps = 2;	/* otherwise the pixel size is 2 byte */
		}
	} else if (V4L2_PIX_FMT_RGB32 == pix->pixelformat) {
		ps = 4;
	} else if (V4L2_PIX_FMT_RGB24 == pix->pixelformat) {
		ps = 3;
	}
	vout->ps = ps;
	vout->vr_ps = vr_ps;

	if (rotation_enabled(vout)) {
		line_length = MAX_PIXELS_PER_LINE;
#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
		if (vout->isprsz & ISPRSZ_ENABLE) {
			ctop = crop->top;
			cleft = crop->left;
		} else {
			ctop = (pix->height - crop->height) - crop->top;
			cleft = (pix->width - crop->width) - crop->left;
		}
#else
		ctop = (pix->height - crop->height) - crop->top;
		cleft = (pix->width - crop->width) - crop->left;
#endif
	} else {
		line_length = pix->width;
	}
	vout->line_length = line_length;
#ifndef CONFIG_ARCH_OMAP4
	switch (rotation) {
	case dss_rotation_90_degree:
//Patch for OMAPS00237522
#ifdef NO_VRFB_ROT_PATCH 
		offset = vout->vrfb_context[0].yoffset *
			vout->vrfb_context[0].bytespp;
#else
    offset = MAX_PIXELS_PER_LINE * vout->vrfb_context[0].yoffset *
			vout->vrfb_context[0].bytespp;
#endif
//Patch for OMAPS00237522
		temp_ps = ps / vr_ps;
		if (mirroring == 0) {
			*cropped_offset = offset + line_length *
				temp_ps * cleft + crop->top * temp_ps;
		} else {
			*cropped_offset = offset + line_length * temp_ps *
				cleft + crop->top * temp_ps + (line_length *
				((crop->width / (vr_ps)) - 1) * ps);
		}
		break;
	case dss_rotation_180_degree:
		offset = ((MAX_PIXELS_PER_LINE * vout->vrfb_context[0].yoffset *
			vout->vrfb_context[0].bytespp) +
			(vout->vrfb_context[0].xoffset *
			vout->vrfb_context[0].bytespp));
		if (mirroring == 0) {
			*cropped_offset = offset + (line_length * ps * ctop) +
				(cleft / vr_ps) * ps;

		} else {
			*cropped_offset = offset + (line_length * ps * ctop) +
				(cleft / vr_ps) * ps + (line_length *
				(crop->height - 1) * ps);
		}
		break;
	case dss_rotation_270_degree:
//Patch for OMAPS00237522
#ifdef NO_VRFB_ROT_PATCH 
		offset = MAX_PIXELS_PER_LINE * vout->vrfb_context[0].xoffset *
			vout->vrfb_context[0].bytespp;
#else
    offset = vout->vrfb_context[0].xoffset *
			vout->vrfb_context[0].bytespp;
#endif
//Patch for OMAPS00237522
		temp_ps = ps / vr_ps;
		if (mirroring == 0) {
			*cropped_offset = offset + line_length *
			    temp_ps * crop->left + ctop * ps;
		} else {
			*cropped_offset = offset + line_length *
				temp_ps * crop->left + ctop * ps +
				(line_length * ((crop->width / vr_ps) - 1) *
				 ps);
		}
		break;
	case dss_rotation_0_degree:
		if (mirroring == 0) {
			*cropped_offset = (line_length * ps) *
				crop->top + (crop->left / vr_ps) * ps;
		} else {
			*cropped_offset = (line_length * ps) *
				crop->top + (crop->left / vr_ps) * ps +
				(line_length * (crop->height - 1) * ps);
		}
		break;
	default:
		*cropped_offset = (line_length * ps * crop->top) /
			vr_ps + (crop->left * ps) / vr_ps +
			((crop->width / vr_ps) - 1) * ps;
		break;
	}
#else
	/* :TODO: change v4l2 to send TSPtr as tiled addresses to DSS2 */
	addr = tiler_get_natural_addr(vout->queued_buf_addr[idx]);

	if (OMAP_DSS_COLOR_NV12 == vout->dss_mode) {
		*cropped_offset = tiler_stride(addr) * crop->top + crop->left;
		uv_addr = tiler_get_natural_addr(
			vout->queued_buf_uv_addr[idx]);
		/* :TODO: only allow even crops for NV12 */
		*cropped_uv_offset = tiler_stride(uv_addr) * (crop->top >> 1)
			+ (crop->left & ~1);
	} else {
		*cropped_offset =
			tiler_stride(addr) * crop->top + crop->left * ps;
	}
#endif
	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev, "%s Offset:%x\n",
			__func__, *cropped_offset);
	return 0;
}

/*
 * Convert V4L2 pixel format to DSS pixel format
 */
enum omap_color_mode video_mode_to_dss_mode(struct v4l2_pix_format *pix,
					struct omap_vout_device *vout)
{
	enum omap_color_mode mode;
#ifndef CONFIG_ARCH_OMAP4
	struct omap_overlay *ovl;
	struct omapvideo_info *ovid;

	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];
#endif

	switch (pix->pixelformat) {
#ifdef CONFIG_ARCH_OMAP4
	case V4L2_PIX_FMT_NV12:
		mode = OMAP_DSS_COLOR_NV12;
		break;
#endif
	case 0:
		mode = OMAP_DSS_COLOR_CLUT1;
		break;
	case V4L2_PIX_FMT_YUYV:
		mode = OMAP_DSS_COLOR_YUV2;
		break;
	case V4L2_PIX_FMT_UYVY:
		mode = OMAP_DSS_COLOR_UYVY;
		break;
	case V4L2_PIX_FMT_RGB565:
		mode = OMAP_DSS_COLOR_RGB16;
		break;
	case V4L2_PIX_FMT_RGB24:
		mode = OMAP_DSS_COLOR_RGB24P;
		break;
	case V4L2_PIX_FMT_RGB32:
#ifndef CONFIG_ARCH_OMAP4
		mode = (ovl->id == OMAP_DSS_VIDEO1) ?
			OMAP_DSS_COLOR_RGB24U : OMAP_DSS_COLOR_ARGB32;
#else
		mode = OMAP_DSS_COLOR_ARGB32;
#endif
		break;
	case V4L2_PIX_FMT_BGR32:
		mode = OMAP_DSS_COLOR_RGBX32;
		break;
	default:
		mode = -EINVAL;
	}
	return mode;
}

#if 0 /* Used for non Tiler NV12 */
/* helper function: for NV12, returns uv buffer address given single buffer
 * for yuv - y buffer will still be in the input.
 * used only for non-TILER case
*/
u32 omapvid_get_uvbase_nv12(u32 paddr, int height, int width)
{
	u32 puv_addr = 0;

	puv_addr = (paddr + (height * width));
	return puv_addr;
}
#endif
/*
 * Setup the overlay
 */
int omapvid_setup_overlay(struct omap_vout_device *vout,
		struct omap_overlay *ovl, int posx, int posy, int outw,
		int outh, u32 addr, u32 uv_addr)
{
	int ret = 0;
	struct omap_overlay_info info;
	int cropheight, cropwidth, pixheight, pixwidth;
	s32 tmp_cropwidth, tmp_cropheight, tmp_pixwidth, tmp_pixheight;


	if ((ovl->caps & OMAP_DSS_OVL_CAP_SCALE) == 0 &&
			(outw != vout->pix.width || outh != vout->pix.height)) {
		ret = -EINVAL;
		goto setup_ovl_err;
	}

	vout->dss_mode = video_mode_to_dss_mode(&vout->pix, vout);
	if (vout->dss_mode == -EINVAL) {
		ret = -EINVAL;
		goto setup_ovl_err;
	}

#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
	/* For 720p set the width and height for ISP resizer downscaling*/
	if (vout->isprsz & ISPRSZ_ENABLE) {
		tmp_cropwidth = vout->win.w.width;
		tmp_cropheight = vout->win.w.height;
		tmp_pixwidth = vout->win.w.width;
		tmp_pixheight = vout->win.w.height;

	} else {
		tmp_cropwidth = vout->crop.width;
		tmp_cropheight = vout->crop.height;
		tmp_pixwidth = vout->pix.width;
		tmp_pixheight = vout->pix.height;
	}
#else
	tmp_cropwidth = vout->crop.width;
	tmp_cropheight = vout->crop.height;
	tmp_pixwidth = vout->pix.width;
	tmp_pixheight = vout->pix.height;
#endif

	/* Setup the input plane parameters according to
	 * rotation value selected.
	 */
	if (rotate_90_or_270(vout)) {
		cropheight = tmp_cropwidth;
		cropwidth = tmp_cropheight;
		pixheight = tmp_pixwidth;
		pixwidth = tmp_pixheight;
	} else {
		cropheight = tmp_cropheight;
		cropwidth = tmp_cropwidth;
		pixheight = tmp_pixheight;
		pixwidth = tmp_pixwidth;
	}
	ovl->get_overlay_info(ovl, &info);
	if (addr)
		info.paddr = addr;
#ifdef CONFIG_ARCH_OMAP4
	if (OMAP_DSS_COLOR_NV12 == vout->dss_mode)
		info.p_uv_addr = uv_addr;
	else
		info.p_uv_addr = (u32) NULL;
#endif
	info.vaddr = NULL;
	info.width = cropwidth;
	info.height = cropheight;
	info.color_mode = vout->dss_mode;
	info.mirror = vout->mirror;
	info.pos_x = posx;
	info.pos_y = posy;
	info.out_width = outw;
	info.out_height = outh;

	/*Recalculate the overlay window parameters in rotation scenario
	* This is required to meet DSS driver window requirements
	*/
	calc_overlay_window_params(vout, &info);

	info.global_alpha =
		vout->vid_info.overlays[0]->info.global_alpha;
	if (!cpu_is_omap44xx()) {
		if (!rotation_enabled(vout)) {
			info.rotation = 0;
			info.rotation_type = OMAP_DSS_ROT_DMA;
			info.screen_width = pixwidth;
		} else {
			info.rotation = vout->rotation;
			info.rotation_type = OMAP_DSS_ROT_VRFB;
			info.screen_width = 2048;
		}
	} else {
		info.rotation_type = OMAP_DSS_ROT_TILER;
		info.screen_width = pixwidth;
		info.rotation = vout->rotation;
	}

	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev,
		"%s enable=%d addr=%x width=%d\n height=%d color_mode=%d\n"
		"rotation=%d mirror=%d posx=%d posy=%d out_width = %d \n"
		"out_height=%d rotation_type=%d screen_width=%d\n",
		__func__, info.enabled, info.paddr, info.width, info.height,
		info.color_mode, info.rotation, info.mirror, info.pos_x,
		info.pos_y, info.out_width, info.out_height, info.rotation_type,
		info.screen_width);

#ifdef CONFIG_ARCH_OMAP4
	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev, "info.puvaddr=%x\n",
			info.p_uv_addr);
#endif
	ret = ovl->set_overlay_info(ovl, &info);
	if (ret)
		goto setup_ovl_err;

	return 0;

setup_ovl_err:
	v4l2_warn(&vout->vid_dev->v4l2_dev, "setup_overlay failed\n");
	return ret;
}

/*
 * Initialize the overlay structure
 */
int omapvid_init(struct omap_vout_device *vout, u32 addr, u32 uv_addr)
{
	int ret = 0, i;
	struct v4l2_window *win;
	struct omap_overlay *ovl;
	int posx, posy, outw, outh;
	struct omapvideo_info *ovid = &vout->vid_info;

	win = &vout->win;
	for (i = 0; i < ovid->num_overlays; i++) {
		ovl = ovid->overlays[i];
		if (!ovl->manager || !ovl->manager->device)
			return -EINVAL;

		outw = win->w.width;
		outh = win->w.height;
		posx = win->w.left;
		posy = win->w.top;

		ret = omapvid_setup_overlay(vout, ovl, posx, posy,
				outw, outh, addr, uv_addr);
		if (ret)
			goto omapvid_init_err;
	}
	return 0;

omapvid_init_err:
	v4l2_warn(&vout->vid_dev->v4l2_dev, "apply_changes failed\n");
	return ret;
}

static bool manually_updated(struct omap_vout_device *vout)
{
	int i;
	for (i = 0; i < vout->vid_info.num_overlays; i++) {
		if (dss_ovl_manually_updated(vout->vid_info.overlays[i]))
			return true;
	}
	return false;
}

/*
 * Apply the changes set the go bit of DSS
 */
int omapvid_apply_changes(struct omap_vout_device *vout)
{
	int i;
	struct omap_overlay *ovl;
	struct omapvideo_info *ovid = &vout->vid_info;
	struct omap_dss_device *dev = NULL;

	for (i = 0; i < ovid->num_overlays; i++) {
		ovl = ovid->overlays[i];
		if (!ovl->manager || !ovl->manager->device)
			return -EINVAL;
		dev = ovl->manager->device;
		ovl->manager->apply(ovl->manager);
#ifndef CONFIG_FB_OMAP2_FORCE_AUTO_UPDATE
		if (dss_ovl_manually_updated(ovl)) {
			/* we only keep the last frame on manual-upd panels */

			/* no need to call sync as work is scheduled on sync */

			/* schedule update if supported to avoid delay */
			if (dev->driver->sched_update)
				dev->driver->sched_update(dev, 0, 0,
					dev->panel.timings.x_res,
					dev->panel.timings.y_res);
			else if (dev->driver->update)
				dev->driver->update(dev, 0, 0,
					dev->panel.timings.x_res,
					dev->panel.timings.y_res);
		}
#endif
	}

	return 0;
}

/* This function inplements the interlace logic for VENC & ilace HDMI. It
 * retruns '1' in case of a frame being completely displayed and signals to
 * queue another frame whereas '0' means only half of the frame is only
 * displayed and the remaing half is yet to be displayed */
static int interlace_display(struct omap_vout_device *vout, u32 irqstatus,
					struct timeval timevalue)
{
	unsigned long fid;
	if (vout->first_int) {
		vout->first_int = 0;
		return 0;
	}
	if (irqstatus & DISPC_IRQ_EVSYNC_ODD)
		fid = 1;
	else if (irqstatus & DISPC_IRQ_EVSYNC_EVEN)
		fid = 0;
	else
		return 0;

	vout->field_id ^= 1;
	if (fid != vout->field_id) {
		/* reset field ID */
		vout->field_id = 0;
	} else if (0 == fid) {
		if (vout->cur_frm == vout->next_frm)
			return 0;

		vout->cur_frm->ts = timevalue;
		vout->cur_frm->state = VIDEOBUF_DONE;
		wake_up_interruptible(&vout->cur_frm->done);
		vout->cur_frm = vout->next_frm;
	} else {
		if (list_empty(&vout->dma_queue) ||
		    vout->cur_frm != vout->next_frm)
			return 0;
	}
	return vout->field_id;
}

static int omapvid_process_frame(struct omap_vout_device *vout)
{
	u32 addr, uv_addr;
	int ret = 0;
	struct omapvideo_info *ovid;
	struct omap_overlay *ovl;
	struct omap_dss_device *cur_display;

	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];
	cur_display = ovl->manager->device;

	vout->next_frm = list_entry(vout->dma_queue.next,
			struct videobuf_buffer, queue);
	list_del(&vout->next_frm->queue);

	vout->next_frm->state = VIDEOBUF_ACTIVE;

	addr = (unsigned long)
			vout->queued_buf_addr[vout->next_frm->i] +
			vout->cropped_offset[vout->next_frm->i];
	uv_addr = (unsigned long)vout->queued_buf_uv_addr[
			vout->next_frm->i]
			+ vout->cropped_uv_offset[vout->next_frm->i];

	/* First save the configuration in ovelray structure */
	ret = omapvid_init(vout, addr, uv_addr);
	if (ret)
		printk(KERN_ERR VOUT_NAME
				"failed to set overlay info\n");
	if (!vout->wb_enabled) {
		/* Enable the pipeline and set the Go bit */
		ret = omapvid_apply_changes(vout);
		if (ret)
			printk(KERN_ERR VOUT_NAME
				"failed to change mode\n");
	}

	return ret;
}

/* returns true if there is no next frame */
static bool next_frame(struct omap_vout_device *vout)
{
	if (!vout->first_int && (vout->cur_frm != vout->next_frm)) {
		vout->cur_frm->state = VIDEOBUF_DONE;
		wake_up_interruptible(&vout->cur_frm->done);
		vout->cur_frm = vout->next_frm;
	}

	vout->first_int = 0;
	if (list_empty(&vout->dma_queue)) {
		vout->buf_empty = true;
		return true;
	}
	return false;
}

static void omapvid_process_frame_work(struct work_struct *work)
{
	struct omap_vout_work *w = container_of(work, typeof(*w), work);
	struct omap_vout_device *vout = w->vout;
	mutex_lock(&vout->lock);
	if (!w->process || !next_frame(vout))
		omapvid_process_frame(w->vout);
	w->queued = false;
	mutex_unlock(&vout->lock);
}

void omap_vout_isr(void *arg, unsigned int irqstatus)
{
	struct omap_overlay *ovl;
	struct timeval timevalue;
	struct omapvideo_info *ovid;
	struct omap_dss_device *cur_display;
	struct omap_vout_device *vout = (struct omap_vout_device *)arg;
	struct omap_vout_work *w = vout->work;
	int process = false;
	unsigned long flags;
	int irq = 0;
	if (!vout->streaming)
		return;

	if (vout->wb_enabled) {
		if ((irqstatus &  DISPC_IRQ_GFX_END_WIN) &&
			!(irqstatus &  DISPC_IRQ_FRAMEDONE_WB))
			return;
	}
	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];
	/* get the display device attached to the overlay */
	if (!ovl->manager || !ovl->manager->device)
		return;

	cur_display = ovl->manager->device;

	if (cur_display->channel == OMAP_DSS_CHANNEL_LCD)
		irq = DISPC_IRQ_FRAMEDONE;
	else if (cur_display->channel == OMAP_DSS_CHANNEL_LCD2)
		irq = DISPC_IRQ_FRAMEDONE2;

	spin_lock_irqsave(&vout->vbq_lock, flags);

	do_gettimeofday(&timevalue);

	if (vout->wb_enabled &&
		(irqstatus & DISPC_IRQ_FRAMEDONE_WB))
		goto wb;

	switch (cur_display->type) {
	case OMAP_DISPLAY_TYPE_DSI:
		if (!(irqstatus & irq))
			goto vout_isr_err;

		/* display 2nd field for interlaced buffers if progressive */
		if ((ovl->info.field & OMAP_FLAG_IBUF) &&
		    !(ovl->info.field & OMAP_FLAG_IDEV) &&
		    (irq == DISPC_IRQ_FRAMEDONE ||
		     irq == DISPC_IRQ_FRAMEDONE2)) {
			 /* In this case, the upper half of the frame would be
			  * rendered and the lower one would be ignored.
			  */
		}
		break;
	case OMAP_DISPLAY_TYPE_DPI:
		if (!(irqstatus & (DISPC_IRQ_VSYNC | DISPC_IRQ_VSYNC2)) ||
			dispc_is_vsync_fake())
			goto vout_isr_err;
		break;
#ifdef CONFIG_OMAP2_DSS_HDMI
	case OMAP_DISPLAY_TYPE_HDMI:
		if (ovl->info.field & OMAP_FLAG_IDEV) {
			if (interlace_display(vout, irqstatus, timevalue))
				goto intlace;
			else
				goto vout_isr_err;
		} else if (ovl->info.field & OMAP_FLAG_IBUF) {
			if (irqstatus & DISPC_IRQ_EVSYNC_EVEN) {
				/* In this case, the upper half of the frame
				 * would be rendered and the lower one would
				 * be ignored.
				 */
				break;
			}
		} else {
			if (!(irqstatus & DISPC_IRQ_EVSYNC_EVEN))
				goto vout_isr_err;
		}
		break;
#else
	case OMAP_DISPLAY_TYPE_VENC:
		if (interlace_display(vout, irqstatus, timevalue))
			goto intlace;
		else
			goto vout_isr_err;
#endif
	default:
		goto vout_isr_err;
	}
wb:
	process = true;
	vout->cur_frm->ts = timevalue;

intlace:

	/* if any manager is in manual update mode, we must schedule work */
	if (manually_updated(vout)) {
		/* queue process frame */

		if (w) {
			if (!w->queued) {
				w->vout = vout;
				w->process = process;
				w->queued = true;
				INIT_WORK(&w->work, omapvid_process_frame_work);
				queue_work(vout->workqueue, &w->work);
			} else
				printk(KERN_ERR "<%s> work already Queued. "
						"skip processing the frame ="
						" %d\n",
				       __func__, w->queued);
		} else
			printk(KERN_ERR "Failed to get allocate work struct\n");
	} else {
		/* process frame here for auto update screens */
		if (process && next_frame(vout))
			goto vout_isr_err;
		omapvid_process_frame(vout);
	}

vout_isr_err:
	spin_unlock_irqrestore(&vout->vbq_lock, flags);
}


/* Video buffer call backs */

/*
 * Buffer setup function is called by videobuf layer when REQBUF ioctl is
 * called. This is used to setup buffers and return size and count of
 * buffers allocated. After the call to this buffer, videobuf layer will
 * setup buffer queue depending on the size and count of buffers
 */
static int omap_vout_buffer_setup(struct videobuf_queue *q, unsigned int *count,
			  unsigned int *size)
{
	int i;
#ifndef CONFIG_ARCH_OMAP4
	int startindex = 0, j;
	u32 phy_addr = 0, virt_addr = 0;
#endif
	struct omap_vout_device *vout = q->priv_data;

	if (!vout)
		return -EINVAL;

	if (V4L2_BUF_TYPE_VIDEO_OUTPUT != q->type)
		return -EINVAL;

#ifndef CONFIG_ARCH_OMAP4
	startindex = (vout->vid == OMAP_VIDEO1) ?
		video1_numbuffers : video2_numbuffers;
	if (V4L2_MEMORY_MMAP == vout->memory && *count < startindex)
		*count = startindex;

	if ((rotation_enabled(vout)) && *count > VRFB_NUM_BUFS)
		*count = VRFB_NUM_BUFS;

	/* If rotation is enabled, allocate memory for VRFB space also */
	if (rotation_enabled(vout))
		if (omap_vout_vrfb_buffer_setup(vout, count, startindex))
			return -ENOMEM;

	if (V4L2_MEMORY_MMAP != vout->memory)
		return 0;

	/* Now allocated the V4L2 buffers */
	*size = PAGE_ALIGN(vout->pix.width * vout->pix.height * vout->bpp);
	startindex = (vout->vid == OMAP_VIDEO1) ?
		video1_numbuffers : video2_numbuffers;

	for (i = startindex; i < *count; i++) {
		vout->buffer_size = *size;

		virt_addr = omap_vout_alloc_buffer(vout->buffer_size,
				&phy_addr);
		if (!virt_addr) {
			if (!rotation_enabled(vout))
				break;
			/* Free the VRFB buffers if no space for V4L2 buffers */
			for (j = i; j < *count; j++) {
				omap_vout_free_buffer(
						vout->smsshado_virt_addr[j],
						vout->smsshado_size);
				vout->smsshado_virt_addr[j] = 0;
				vout->smsshado_phy_addr[j] = 0;
			}
		}
		vout->buf_virt_addr[i] = virt_addr;
		vout->buf_phy_addr[i] = phy_addr;
	}
	*count = vout->buffer_allocated = i;

#else

	if (V4L2_MEMORY_MMAP != vout->memory)
		return 0;

	/* tiler_alloc_buf to be called here
	pre-requisites: rotation, format?
	based on that buffers will be allocated.
	*/
	/* Now allocated the V4L2 buffers */
	/* i is the block-width - either 4K or 8K, depending upon input width*/
	i = (vout->pix.width * vout->bpp +
		TILER_PAGE - 1) & ~(TILER_PAGE - 1);

	/* for NV12 format, buffer is height + height / 2*/
	if (OMAP_DSS_COLOR_NV12 == vout->dss_mode)
		*size = vout->buffer_size = (vout->pix.height * 3/2 * i);
	else
		*size = vout->buffer_size = (vout->pix.height * i);

	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev,
			"\nheight=%d, size = %d, vout->buffer_sz=%d\n",
			vout->pix.height, *size, vout->buffer_size);
	if (omap_vout_tiler_buffer_setup(vout, count, 0, &vout->pix))
			return -ENOMEM;
#endif
	return 0;
}

#ifndef CONFIG_ARCH_OMAP4
/*
 * Free the V4L2 buffers additionally allocated than default
 * number of buffers and free all the VRFB buffers
 */
static void omap_vout_free_allbuffers(struct omap_vout_device *vout)
{
	int num_buffers = 0, i;

	num_buffers = (vout->vid == OMAP_VIDEO1) ?
		video1_numbuffers : video2_numbuffers;

	for (i = num_buffers; i < vout->buffer_allocated; i++) {
		if (vout->buf_virt_addr[i])
			omap_vout_free_buffer(vout->buf_virt_addr[i],
					vout->buffer_size);

		vout->buf_virt_addr[i] = 0;
		vout->buf_phy_addr[i] = 0;
	}
	/* Free the VRFB buffers only if they are allocated
	 * during reqbufs.  Don't free if init time allocated
	 */
	if (!vout->vrfb_static_allocation) {
		for (i = 0; i < VRFB_NUM_BUFS; i++) {
			if (vout->smsshado_virt_addr[i]) {
				omap_vout_free_buffer(
						vout->smsshado_virt_addr[i],
						vout->smsshado_size);
				vout->smsshado_virt_addr[i] = 0;
				vout->smsshado_phy_addr[i] = 0;
			}
		}
	}
	vout->buffer_allocated = num_buffers;
}
#endif

#ifdef CONFIG_ARCH_OMAP4
static u32 omap_tiler_virt_to_phys(void *ptr)
{
	pgd_t *pgd = NULL;
	pmd_t *pmd = NULL;
	pte_t *ptep = NULL, pte = 0x0;
	u32 arg = (u32)ptr;

	pgd = pgd_offset(current->mm, arg);
	if (!(pgd_none(*pgd) || pgd_bad(*pgd))) {
		pmd = pmd_offset(pgd, arg);
		if (!(pmd_none(*pmd) || pmd_bad(*pmd))) {
			ptep = pte_offset_map(pmd, arg);
			if (ptep) {
				pte = *ptep;
				if (pte_present(pte))
					return (pte & PAGE_MASK) |
						(~PAGE_MASK & arg);
			}
		}
	}

	return 0;
}
#endif

/*
 * This function will be called when VIDIOC_QBUF ioctl is called.
 * It prepare buffers before give out for the display. This function
 * converts user space virtual address into physical address if userptr memory
 * exchange mechanism is used. If rotation is enabled, it copies entire
 * buffer into VRFB memory space before giving it to the DSS.
 */
static int omap_vout_buffer_prepare(struct videobuf_queue *q,
			    struct videobuf_buffer *vb,
			    enum v4l2_field field)
{
#ifndef CONFIG_ARCH_OMAP4
	struct vid_vrfb_dma *tx;
	enum dss_rotation rotation;
	u32 dest_frame_index = 0, src_element_index = 0;
	u32 dest_element_index = 0, src_frame_index = 0;
	u32 elem_count = 0, frame_count = 0, pixsize = 2;
	struct videobuf_dmabuf *dmabuf = NULL;
#else
	dma_addr_t dmabuf;
#endif
	struct omap_vout_device *vout = q->priv_data;
#if defined(CONFIG_PM) && !defined(CONFIG_ARCH_OMAP4)
	struct vout_platform_data *pdata =
			(((vout->vid_dev)->v4l2_dev).dev)->platform_data;
#endif

	if (VIDEOBUF_NEEDS_INIT == vb->state) {
		vb->width = vout->pix.width;
		vb->height = vout->pix.height;
		vb->size = vb->width * vb->height * vout->bpp;
		vb->field = field;
	}
	vb->state = VIDEOBUF_PREPARED;
#ifndef CONFIG_ARCH_OMAP4
	/* if user pointer memory mechanism is used, get the physical
	 * address of the buffer
	 */
	if (V4L2_MEMORY_USERPTR == vb->memory) {
		if (0 == vb->baddr)
			return -EINVAL;
		/* Virtual address */
		/* priv points to struct videobuf_pci_sg_memory. But we went
		 * pointer to videobuf_dmabuf, which is member of
		 * videobuf_pci_sg_memory */
		dmabuf = videobuf_to_dma(q->bufs[vb->i]);
		dmabuf->vmalloc = (void *) vb->baddr;

		/* Physical address */
		dmabuf->bus_addr = (dma_addr_t) omap_vout_uservirt_to_phys(vb->baddr);
	}

	rotation = calc_rotation(vout);

#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
	if (vout->isprsz & ISPRSZ_ENABLE) {
		int ret = 0;
		/*Start resizing*/
		ret = ispdss_begin(&pipe, vb->i, vb->i,
				MAX_PIXELS_PER_LINE *\
				vout->bpp * vout->vrfb_bpp,
//Patch for OMAPS00237522
#ifdef NO_VRFB_ROT_PATCH 
				(u32)vout->vrfb_context[vb->i].\
				paddr[0],
#else
				(u32)vout->vrfb_context[vb->i].\
				paddr[rotation],
#endif
//Patch for OMAPS00237522
				vout->buf_phy_addr[vb->i],
				vout->buffer_size);

		if (ret) {
			printk(KERN_ERR "<%s> ISP Resizer Failed to resize "
					"the buffer = %d\n",
					__func__, ret);
		} else {
			/* Store buffers physical address into an array. Addresses
			 * from this array will be used to configure DSS */
//Patch for OMAPS00237522
#ifdef NO_VRFB_ROT_PATCH 
	vout->queued_buf_addr[vb->i] = (u8 *)
		vout->vrfb_context[vb->i].paddr[rotation];
#else
	vout->queued_buf_addr[vb->i] = (u8 *)
		vout->vrfb_context[vb->i].paddr[0];
#endif
//Patch for OMAPS00237522
		}
		return ret;
	}
#endif

	dmabuf = videobuf_to_dma(q->bufs[vb->i]);

	if (!rotation_enabled(vout)) {
		vout->queued_buf_addr[vb->i] = (u8 *) dmabuf->bus_addr;
		return 0;
	}

	/* If rotation is enabled, copy input buffer into VRFB
	 * memory space using DMA. We are copying input buffer
	 * into VRFB memory space of desired angle and DSS will
	 * read image VRFB memory for 0 degree angle
	 */
	pixsize = vout->bpp * vout->vrfb_bpp;
	/*
	 * DMA transfer in double index mode
	 */

	/* Frame index */
	dest_frame_index = ((MAX_PIXELS_PER_LINE * pixsize) -
			(vout->pix.width * vout->bpp)) + 1;

	/* Source and destination parameters */
	src_element_index = 0;
	src_frame_index = 0;
	dest_element_index = 1;
	/* Number of elements per frame */
	elem_count = vout->pix.width * vout->bpp;
	frame_count = vout->pix.height;
	tx = &vout->vrfb_dma_tx;
	tx->tx_status = 0;
	omap_set_dma_transfer_params(tx->dma_ch, OMAP_DMA_DATA_TYPE_S32,
			(elem_count / 4), frame_count, OMAP_DMA_SYNC_ELEMENT,
			tx->dev_id, 0x0);
	/* src_port required only for OMAP1 */
	omap_set_dma_src_params(tx->dma_ch, 0, OMAP_DMA_AMODE_POST_INC,
			dmabuf->bus_addr, src_element_index, src_frame_index);

//Change for OMAPS00243349
	//omap_set_dma_src_data_pack(tx->dma_ch, 1);
//Change for OMAPS00243349
	/*set dma source burst mode for VRFB */
	omap_set_dma_src_burst_mode(tx->dma_ch, OMAP_DMA_DATA_BURST_16);

	/* dest_port required only for OMAP1 */
//Patch for OMAPS00237522
#ifdef NO_VRFB_ROT_PATCH 
	omap_set_dma_dest_params(tx->dma_ch, 0, OMAP_DMA_AMODE_DOUBLE_IDX,
			vout->vrfb_context[vb->i].paddr[0], dest_element_index,
			dest_frame_index);
#else
	omap_set_dma_dest_params(tx->dma_ch, 0, OMAP_DMA_AMODE_DOUBLE_IDX,
			vout->vrfb_context[vb->i].paddr[rotation], dest_element_index,
			dest_frame_index);

#endif
//Patch for OMAPS00237522
	/*set dma dest burst mode for VRFB */
	omap_set_dma_dest_burst_mode(tx->dma_ch, OMAP_DMA_DATA_BURST_16);
//Change for OMAPS00243349
	/* enable dest data packing */
	//omap_set_dma_dest_data_pack(tx->dma_ch, 1);
//Change for OMAPS00243349
	omap_dma_set_global_params(DMA_DEFAULT_ARB_RATE, 0x20, 0);

#ifdef CONFIG_PM
	if (!cpu_is_omap44xx() && pdata->set_min_bus_tput) {
		if (cpu_is_omap3630()) {
			pdata->set_min_bus_tput(
				((vout->vid_dev)->v4l2_dev).dev,
					OCP_INITIATOR_AGENT, 200 * 1000 * 4);
		} else {
			pdata->set_min_bus_tput(
				((vout->vid_dev)->v4l2_dev).dev,
					OCP_INITIATOR_AGENT, 166 * 1000 * 4);
		}
	}
#endif

	omap_start_dma(tx->dma_ch);
//Change for OMAPS00243349
	//interruptible_sleep_on_timeout(&tx->wait, VRFB_TX_TIMEOUT);
	wait_event_interruptible_timeout(tx->wait, tx->tx_status != 0,VRFB_TX_TIMEOUT);
//Change for OMAPS00243349
	if (tx->tx_status == 0) {
		omap_stop_dma(tx->dma_ch);
		return -EINVAL;
	}

	/* Store buffers physical address into an array. Addresses
	 * from this array will be used to configure DSS */
//Patch for OMAPS00237522
#ifdef NO_VRFB_ROT_PATCH 
	vout->queued_buf_addr[vb->i] = (u8 *)
		vout->vrfb_context[vb->i].paddr[rotation];
#else
	vout->queued_buf_addr[vb->i] = (u8 *)
		vout->vrfb_context[vb->i].paddr[0];
#endif
//Patch for OMAPS00237522
#else	/* TILER to be used */

	/* Here, we need to use the physical addresses given by Tiler:
	  */
	dmabuf = vout->buf_phy_addr[vb->i];
	if (V4L2_MEMORY_MMAP == vb->memory) {
		vout->queued_buf_addr[vb->i] = (u8 *) vout->buf_phy_addr[vb->i];
		vout->queued_buf_uv_addr[vb->i] = (u8 *) vout->buf_phy_uv_addr[vb->i];
	}
	if (V4L2_MEMORY_USERPTR == vb->memory) {
		int offset;
		if (0 == vb->baddr)
			return -EINVAL;
		/* Physical address */
		vout->queued_buf_addr[vb->i] =
			(u8 *)omap_tiler_virt_to_phys((void *) vb->baddr);

		if (V4L2_PIX_FMT_NV12 == vout->pix.pixelformat) {
			offset = vout->pix.height * vout->pix.bytesperline;
			vout->queued_buf_uv_addr[vb->i] = (u8 *)omap_tiler_virt_to_phys((u8*)vb->baddr + offset);
		}
	}

#endif
	return 0;
}

/*
 * Buffer queue funtion will be called from the videobuf layer when _QBUF
 * ioctl is called. It is used to enqueue buffer, which is ready to be
 * displayed.
 */
static void omap_vout_buffer_queue(struct videobuf_queue *q,
			  struct videobuf_buffer *vb)
{
	struct omap_vout_device *vout = q->priv_data;

	/* Driver is also maintainig a queue. So enqueue buffer in the driver
	 * queue */
	list_add_tail(&vb->queue, &vout->dma_queue);

	vb->state = VIDEOBUF_QUEUED;
}

/*
 * Buffer release function is called from videobuf layer to release buffer
 * which are already allocated
 */
static void omap_vout_buffer_release(struct videobuf_queue *q,
			    struct videobuf_buffer *vb)
{
	struct omap_vout_device *vout = q->priv_data;

	vb->state = VIDEOBUF_NEEDS_INIT;

	if (V4L2_MEMORY_MMAP != vout->memory)
		return;
}

/*
 *  File operations
 */
static void omap_vout_vm_open(struct vm_area_struct *vma)
{
	struct omap_vout_device *vout = vma->vm_private_data;

	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev,
		"vm_open [vma=%08lx-%08lx]\n", vma->vm_start, vma->vm_end);
	vout->mmap_count++;
}

static void omap_vout_vm_close(struct vm_area_struct *vma)
{
	struct omap_vout_device *vout = vma->vm_private_data;

	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev,
		"vm_close [vma=%08lx-%08lx]\n", vma->vm_start, vma->vm_end);
	vout->mmap_count--;
}

static struct vm_operations_struct omap_vout_vm_ops = {
	.open	= omap_vout_vm_open,
	.close	= omap_vout_vm_close,
};

static int omap_vout_mmap(struct file *file, struct vm_area_struct *vma)
{
	int i;
	void *pos;
#ifndef CONFIG_ARCH_OMAP4
	unsigned long start = vma->vm_start;
	unsigned long size = (vma->vm_end - vma->vm_start);
	struct page *cpage;
	struct videobuf_dmabuf *dmabuf = NULL;
#else
	int j = 0, k = 0, m = 0, p = 0, m_increment = 0;
#endif
	struct omap_vout_device *vout = file->private_data;
	struct videobuf_queue *q = &vout->vbq;

	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev,
			" %s pgoff=0x%lx, start=0x%lx, end=0x%lx\n", __func__,
			vma->vm_pgoff, vma->vm_start, vma->vm_end);

	/* look for the buffer to map */
	for (i = 0; i < VIDEO_MAX_FRAME; i++) {
		if (NULL == q->bufs[i])
			continue;
		if (V4L2_MEMORY_MMAP != q->bufs[i]->memory)
			continue;
		if (q->bufs[i]->boff == (vma->vm_pgoff << PAGE_SHIFT))
			break;
	}

	if (VIDEO_MAX_FRAME == i) {
		v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev,
				"offset invalid [offset=0x%lx]\n",
				(vma->vm_pgoff << PAGE_SHIFT));
		return -EINVAL;
	}
	q->bufs[i]->baddr = vma->vm_start;

	vma->vm_flags |= VM_RESERVED;
	vma->vm_page_prot = pgprot_writecombine(vma->vm_page_prot);
	vma->vm_ops = &omap_vout_vm_ops;
	vma->vm_private_data = (void *) vout;
#ifndef CONFIG_ARCH_OMAP4
	dmabuf = videobuf_to_dma(q->bufs[i]);
	pos = (void *)(dmabuf->bus_addr);

	while (size > 0) {
		cpage = pfn_to_page(((unsigned int) pos) >> PAGE_SHIFT);
		if (vm_insert_page(vma, start, cpage)) {
			printk(KERN_ERR "vout_mmap: Failed to insert bus_addr"
					"page to VMA \n");
			return -EAGAIN;
		}
		start += PAGE_SIZE;
		pos += PAGE_SIZE;
		size -= PAGE_SIZE;
	}
#else /* Tiler remapping */
	pos = (void *) vout->buf_phy_addr[i];
	/* get line width */
	/* for NV12, Y buffer is 1bpp*/
	if (OMAP_DSS_COLOR_NV12 == vout->dss_mode) {
		p = (vout->pix.width +
			TILER_PAGE - 1) & ~(TILER_PAGE - 1);
		m_increment = 64 * TILER_WIDTH;
	} else {
		p = (vout->pix.width * vout->bpp +
			TILER_PAGE - 1) & ~(TILER_PAGE - 1);

		if (vout->bpp > 1)
			m_increment = 2*64*TILER_WIDTH;
		else
			m_increment = 64 * TILER_WIDTH;
	}

	for (j = 0; j < vout->pix.height; j++) {
		/* map each page of the line */
	#if 0
		if (0)
			printk(KERN_NOTICE
				"Y buffer %s::%s():%d: vm_start+%d = 0x%lx,"
				"dma->vmalloc+%d = 0x%lx, w=0x%x\n",
				__FILE__, __func__, __LINE__,
				k, vma->vm_start + k, m,
				(pos + m), p);
	#endif
		vma->vm_pgoff =
			((unsigned long)pos + m) >> PAGE_SHIFT;

		if (remap_pfn_range(vma, vma->vm_start + k,
			((unsigned long)pos + m) >> PAGE_SHIFT,
			p, vma->vm_page_prot))
				return -EAGAIN;
		k += p;
		m += m_increment;
	}
	m = 0;

	/* UV Buffer in case of NV12 format */
	if (OMAP_DSS_COLOR_NV12 == vout->dss_mode) {
		pos = (void *) vout->buf_phy_uv_addr[i];
		/* UV buffer is 2 bpp, but half size, so p remains */
		m_increment = 2*64*TILER_WIDTH;

		/* UV buffer is height / 2*/
		for (j = 0; j < vout->pix.height / 2; j++) {
			/* map each page of the line */
		#if 0
			if (0)
				printk(KERN_NOTICE
				"UV buffer %s::%s():%d: vm_start+%d = 0x%lx,"
				"dma->vmalloc+%d = 0x%lx, w=0x%x\n",
				__FILE__, __func__, __LINE__,
				k, vma->vm_start + k, m,
				(pos + m), p);
		#endif
			vma->vm_pgoff =
				((unsigned long)pos + m) >> PAGE_SHIFT;

			if (remap_pfn_range(vma, vma->vm_start + k,
				((unsigned long)pos + m) >> PAGE_SHIFT,
				p, vma->vm_page_prot))
				return -EAGAIN;
			k += p;
			m += m_increment;
		}
	}

#endif
	vma->vm_flags &= ~VM_IO; /* using shared anonymous pages */
	vout->mmap_count++;
	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev, "Exiting %s\n", __func__);

	return 0;
}

static unsigned int omap_vout_poll(struct file *file, struct poll_table_struct *poll)
{
	struct omap_vout_device *vout = file->private_data;
	struct videobuf_queue *q = &vout->vbq;

	/* we handle this here as videobuf_poll_stream would start reading */
	if (!vout->streaming)
		return POLLERR;

	return videobuf_poll_stream(file, q, poll);
}

//Change for OMAPS00241246 
struct clockdomain *cam_clkdm;
//Change for OMAPS00241246 
static int omap_vout_release(struct file *file)
{
	unsigned int ret, i;
	struct videobuf_queue *q;
	struct omapvideo_info *ovid;
	struct omap_vout_device *vout = file->private_data;
//Change for OMAPS00241246 
       u32 retval = 0;

     //  omap2_clkdm_allow_idle(cam_clkdm);
	retval = omap_pm_set_max_mpu_wakeup_lat(&pm_qos_handle1,-1);
	if (retval) 
		{		
		pr_err("%s %d Error setting MPU cstr\n", __func__, __LINE__);	
		}

stream_on = 0;
//Change for OMAPS00241246 	
	if (!vout)
		return 0;

	mutex_lock(&vout->lock);
	vout->opened -= 1;
	if (vout->opened > 0) {
		/* others still have this device open */
		v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev,
				"device still opened: %d\n", vout->opened);
		mutex_unlock(&vout->lock);
		return 0;
	}
	mutex_unlock(&vout->lock);

	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev, "Entering %s\n", __func__);
	ovid = &vout->vid_info;

	q = &vout->vbq;
	/* Disable all the overlay managers connected with this interface */
	for (i = 0; i < ovid->num_overlays; i++) {
		struct omap_overlay *ovl = ovid->overlays[i];
		if (ovl->manager && ovl->manager->device) {
			struct omap_overlay_info info;
			ovl->get_overlay_info(ovl, &info);
			info.enabled = 0;
			ovl->set_overlay_info(ovl, &info);
		}
	}
	/* Turn off the pipeline */
	ret = omapvid_apply_changes(vout);
	if (ret)
		v4l2_warn(&vout->vid_dev->v4l2_dev,
				"Unable to apply changes\n");

#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
	/* Release the ISP resizer resource if not already done so */
	disable_isp_rsz(vout);
#endif

	/* Free all buffers */
#ifndef CONFIG_ARCH_OMAP4
	omap_vout_free_allbuffers(vout);
#else
	omap_vout_free_tiler_buffers(vout);
#endif
	videobuf_mmap_free(q);

	/* Even if apply changes fails we should continue
	   freeing allocated memeory */
	if (vout->streaming) {
		u32 mask = 0;

		mask = DISPC_IRQ_VSYNC | DISPC_IRQ_EVSYNC_EVEN |
			DISPC_IRQ_EVSYNC_ODD;
		omap_dispc_unregister_isr(omap_vout_isr, vout, mask);
		vout->streaming = 0;

		videobuf_streamoff(q);
		videobuf_queue_cancel(q);
	}

	if (vout->mmap_count != 0)
		vout->mmap_count = 0;

	file->private_data = NULL;

	if (vout->buffer_allocated)
		videobuf_mmap_free(q);

	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev, "Exiting %s\n", __func__);
	return ret;
}

static int omap_vout_open(struct file *file)
{
	struct videobuf_queue *q;
	struct omap_vout_device *vout = NULL;
//Change for OMAPS00241246 
	u32 retval = 0;
	
		retval = omap_pm_set_max_mpu_wakeup_lat(&pm_qos_handle1,18);	
	if (retval) 
		{		
		pr_err("%s %d Error setting MPU cstr\n", __func__, __LINE__);			
		}

//Change for OMAPS00241246 
	vout = video_drvdata(file);


	mutex_lock(&vout->lock);
	vout->opened += 1;
	if (vout->opened > 1) {
		v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev,
				"device already opened: %d\n", vout->opened);
		file->private_data = vout;
		mutex_unlock(&vout->lock);
		return 0;
	}
	mutex_unlock(&vout->lock);

	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev, "Entering %s\n", __func__);

	file->private_data = vout;
	vout->type = V4L2_BUF_TYPE_VIDEO_OUTPUT;

	q = &vout->vbq;
	video_vbq_ops.buf_setup = omap_vout_buffer_setup;
	video_vbq_ops.buf_prepare = omap_vout_buffer_prepare;
	video_vbq_ops.buf_release = omap_vout_buffer_release;
	video_vbq_ops.buf_queue = omap_vout_buffer_queue;
	spin_lock_init(&vout->vbq_lock);

#ifndef CONFIG_ARCH_OMAP4
	videobuf_queue_sg_init(q, &video_vbq_ops, q->dev,
			&vout->vbq_lock, vout->type, V4L2_FIELD_NONE,
			sizeof(struct videobuf_buffer), vout);
#else
	videobuf_queue_dma_contig_init(q, &video_vbq_ops, q->dev,
			&vout->vbq_lock, vout->type, V4L2_FIELD_NONE,
			sizeof(struct videobuf_buffer), vout);
#endif

	v4l2_dbg(1, debug, &vout->vid_dev->v4l2_dev, "Exiting %s\n", __func__);
	return 0;
}

/*
 * V4L2 ioctls
 */
static int vidioc_querycap(struct file *file, void *fh,
		struct v4l2_capability *cap)
{
	struct omap_vout_device *vout = fh;

	strlcpy(cap->driver, VOUT_NAME, sizeof(cap->driver));
	strlcpy(cap->card, vout->vfd->name, sizeof(cap->card));
	cap->bus_info[0] = '\0';
	cap->capabilities = V4L2_CAP_STREAMING | V4L2_CAP_VIDEO_OUTPUT | V4L2_CAP_VIDEO_OVERLAY;

	return 0;
}

static int vidioc_enum_fmt_vid_out(struct file *file, void *fh,
			struct v4l2_fmtdesc *fmt)
{
	int index = fmt->index;
	enum v4l2_buf_type type = fmt->type;

	fmt->index = index;
	fmt->type = type;
	if (index >= NUM_OUTPUT_FORMATS)
		return -EINVAL;

	fmt->flags = omap_formats[index].flags;
	strlcpy(fmt->description, omap_formats[index].description,
			sizeof(fmt->description));
	fmt->pixelformat = omap_formats[index].pixelformat;

	return 0;
}

static int vidioc_g_fmt_vid_out(struct file *file, void *fh,
			struct v4l2_format *f)
{
	struct omap_vout_device *vout = fh;

	f->fmt.pix = vout->pix;
	return 0;

}

static int vidioc_try_fmt_vid_out(struct file *file, void *fh,
			struct v4l2_format *f)
{
	struct omap_overlay *ovl;
	struct omapvideo_info *ovid;
	struct omap_video_timings *timing;
	struct omap_vout_device *vout = fh;

	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];

	if (!ovl->manager || !ovl->manager->device)
		return -EINVAL;
	/* get the display device attached to the overlay */
	timing = &ovl->manager->device->panel.timings;

	vout->fbuf.fmt.height = timing->y_res;
	vout->fbuf.fmt.width = timing->x_res;

	omap_vout_try_format(&f->fmt.pix);
	return 0;
}

static int vidioc_s_fmt_vid_out(struct file *file, void *fh,
			struct v4l2_format *f)
{
	int ret, bpp;
	struct omap_overlay *ovl;
	struct omapvideo_info *ovid;
	struct omap_video_timings *timing;
	struct omap_vout_device *vout = fh;
	u16 multiplier = 1;
	bool interlace = false;
	enum device_n_buffer_type dev_buf_type;

	if (vout->streaming)
		return -EBUSY;

	mutex_lock(&vout->lock);

	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];

	/* get the display device attached to the overlay */
	if (!ovl->manager || !ovl->manager->device) {
		ret = -EINVAL;
		goto s_fmt_vid_out_exit;
	}
	timing = &ovl->manager->device->panel.timings;

#ifdef CONFIG_OMAP2_DSS_HDMI
	/* validate the combination of input buffer & device type.
	   Code needs to be added for interlaced LCD display */
	if (ovl->manager->device->type == OMAP_DISPLAY_TYPE_HDMI)
		interlace = is_hdmi_interlaced();
#endif

	switch (f->fmt.pix.field) {
	case V4L2_FIELD_ANY:
		/* default to no interlacing */
		f->fmt.pix.field = V4L2_FIELD_NONE;

		/* fall through to V4L2_FIELD_NONE */
	case V4L2_FIELD_TOP:
	case V4L2_FIELD_BOTTOM:
		/* These are really non-interlaced, so treat as FIELD_NONE */

	case V4L2_FIELD_NONE:
		/* Treat progressive images as TB interleaved */

	case V4L2_FIELD_INTERLACED:
	case V4L2_FIELD_INTERLACED_TB:
		/*
		 * We don't provide deinterlacing, so simply display these
		 * on progressive displays
		 */
		dev_buf_type = interlace ? PBUF_IDEV : PBUF_PDEV;
		break;

	case V4L2_FIELD_INTERLACED_BT:
		/* switch fields for interlaced buffers.  We cannot display
		   these on progressive display */
		if (!interlace)
			return -EINVAL;
		dev_buf_type = PBUF_IDEV_SWAP;
		break;

	case V4L2_FIELD_SEQ_TB:
		dev_buf_type = interlace ? IBUF_IDEV : IBUF_PDEV;
		break;

	case V4L2_FIELD_SEQ_BT:
		dev_buf_type = interlace ? IBUF_IDEV_SWAP : IBUF_PDEV_SWAP;
		break;

	case V4L2_FIELD_ALTERNATE:
		/* no support for this format  */
	default:
		return -EINVAL;
	}

	/* TODO: check if TILER ADAPTATION is needed here. */
	/* We dont support RGB24-packed mode if vrfb rotation
	 * is enabled*/
	if ((rotation_enabled(vout)) &&
			f->fmt.pix.pixelformat == V4L2_PIX_FMT_RGB24) {
		ret = -EINVAL;
		goto s_fmt_vid_out_exit;
	}

	/* get the framebuffer parameters */
	/* y resolution to be doubled in case of interlaced output */
	if (dev_buf_type & OMAP_FLAG_IDEV)
		multiplier = 2;

	if (!cpu_is_omap44xx() && rotate_90_or_270(vout)) {
		vout->fbuf.fmt.height = timing->x_res;
		vout->fbuf.fmt.width = timing->y_res * multiplier;
	} else {
		vout->fbuf.fmt.height = timing->y_res * multiplier;
		vout->fbuf.fmt.width = timing->x_res;
	}

	/* change to samller size is OK */

	bpp = omap_vout_try_format(&f->fmt.pix);
	if (V4L2_PIX_FMT_NV12 == f->fmt.pix.pixelformat)
		f->fmt.pix.sizeimage = f->fmt.pix.width * f->fmt.pix.height * 3/2;
	else
		f->fmt.pix.sizeimage = f->fmt.pix.width *
					f->fmt.pix.height * bpp;

	/* try & set the new output format */
	vout->bpp = bpp;
	vout->pix = f->fmt.pix;
	vout->vrfb_bpp = 1;

#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
	enable_isp_rsz(vout);
#endif

	ovl->info.field = dev_buf_type;
	ovl->info.pic_height = f->fmt.pix.height;

	/* If YUYV then vrfb bpp is 2, for  others its 1 */
	if (V4L2_PIX_FMT_YUYV == vout->pix.pixelformat ||
			V4L2_PIX_FMT_UYVY == vout->pix.pixelformat)
		vout->vrfb_bpp = 2;

	/* set default crop and win */
	omap_vout_new_format(&vout->pix, &vout->fbuf, &vout->crop, &vout->win);

	/* Save the changes in the overlay strcuture */
	ret = omapvid_init(vout, 0, 0);
	if (ret) {
		v4l2_err(&vout->vid_dev->v4l2_dev, "failed to change mode\n");
		goto s_fmt_vid_out_exit;
	}

	ret = 0;

s_fmt_vid_out_exit:
	mutex_unlock(&vout->lock);
	return ret;
}

static int vidioc_try_fmt_vid_overlay(struct file *file, void *fh,
			struct v4l2_format *f)
{
	int ret = 0;
	struct omap_vout_device *vout = fh;
	struct v4l2_window *win = &f->fmt.win;

	ret = omap_vout_try_window(&vout->fbuf, win);

	if (!ret) {
		if (vout->vid == OMAP_VIDEO1)
			win->global_alpha = 255;
		else
			win->global_alpha = f->fmt.win.global_alpha;
	}

	return ret;
}

static int vidioc_s_fmt_vid_overlay(struct file *file, void *fh,
			struct v4l2_format *f)
{
	int ret = 0;
	__s32	temp;
	struct omap_overlay *ovl;
	struct omapvideo_info *ovid;
	struct omap_vout_device *vout = fh;
	struct v4l2_window *win = &f->fmt.win;

	mutex_lock(&vout->lock);
	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];

//720 ISP Enable OMAPS00235346
#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
	enable_isp_rsz(vout);
	if (vout->isprsz & ISPRSZ_ENABLE) {
		/* align the output width to 16 bytes
		 * ISP resizer requires the output width to be
		 * aligned to 16 bytes.
		 */
		win->w.width = ((win->w.width + 0x0f) & ~0x0f);
	}
#endif
//720 ISP Enable OMAPS00235346
	// Fixed issue that camera preview region is incorrect
	/* flip the x,y coordinates to properly validate the video size against
	rotated FB coordinates nad to properly center the video when <x,y)
	is anything orher than (0,0)*/
	/*if (rotate_90_or_270(vout)) {
		temp = win->w.left;
		win->w.left = win->w.top;
		win->w.top = temp;
	}*/

	ret = omap_vout_new_window(&vout->crop, &vout->win, &vout->fbuf, win);

	if (!ret) {
		// Fixed issue that camera preview region is incorrect
		/*Flip the x, y coordinates to back to dss coordinates*/
		/*if (rotate_90_or_270(vout)) {
			temp = vout->win.w.left;
			vout->win.w.left = vout->win.w.top;
			vout->win.w.top = temp;
		}*/

		/* Video1 plane does not support global alpha for OMAP 2/3 */
		if ((cpu_is_omap24xx() || cpu_is_omap34xx()) &&
			    ovl->id == OMAP_DSS_VIDEO1)
			vout->win.global_alpha = 255;
		else
			vout->win.global_alpha = f->fmt.win.global_alpha;

		vout->win.chromakey = f->fmt.win.chromakey;
	}

	mutex_unlock(&vout->lock);

	if (!ret) {
		if (ovl->manager && ovl->manager->get_manager_info &&
				ovl->manager->set_manager_info) {
			struct omap_overlay_manager_info info;

			ovl->manager->get_manager_info(ovl->manager, &info);

			info.trans_key = vout->win.chromakey;

			if (ovl->manager->set_manager_info(ovl->manager, &info))
				return -EINVAL;
		}

		if (ovl->get_overlay_info && ovl->set_overlay_info) {
			struct omap_overlay_info info;

			ovl->get_overlay_info(ovl, &info);

			/* @todo don't ignore rotation.. probably could refactor a bit
			 * to have a single function to convert from v4l2 to dss window
			 * position so the rotation logic is only in one place..
			 */

			info.pos_x = vout->win.w.left;
			info.pos_y = vout->win.w.top;
			info.out_width = vout->win.w.width;
			info.out_height = vout->win.w.height;

			if (cpu_is_omap44xx())
				info.zorder = vout->win.zorder;

			/* Recalculate the overlay window parameters in rotation
			 * scenario. This is required to meet DSS driver
			 * window requirements
			 */
			calc_overlay_window_params(vout, &info);

			if (ovl->set_overlay_info(ovl, &info))
				return -EINVAL;
		}

		omapvid_apply_changes(vout);
	}

	return ret;
}

static int vidioc_enum_fmt_vid_overlay(struct file *file, void *fh,
			struct v4l2_fmtdesc *fmt)
{
	int index = fmt->index;
	enum v4l2_buf_type type = fmt->type;

	fmt->index = index;
	fmt->type = type;
	if (index >= NUM_OUTPUT_FORMATS)
		return -EINVAL;

	fmt->flags = omap_formats[index].flags;
	strlcpy(fmt->description, omap_formats[index].description,
			sizeof(fmt->description));
	fmt->pixelformat = omap_formats[index].pixelformat;
	return 0;
}

static int vidioc_g_fmt_vid_overlay(struct file *file, void *fh,
			struct v4l2_format *f)
{
	u32 key_value =  0;
	struct omap_overlay *ovl;
	struct omapvideo_info *ovid;
	struct omap_vout_device *vout = fh;
	struct omap_overlay_manager_info info;
	struct v4l2_window *win = &f->fmt.win;

	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];

	win->w = vout->win.w;
	win->field = vout->win.field;
	win->global_alpha = vout->win.global_alpha;
        if (cpu_is_omap44xx())
            win->zorder = vout->win.zorder;

	if (ovl->manager && ovl->manager->get_manager_info) {
		ovl->manager->get_manager_info(ovl->manager, &info);
		key_value = info.trans_key;
	}
	win->chromakey = key_value;
	return 0;
}

static int vidioc_cropcap(struct file *file, void *fh,
		struct v4l2_cropcap *cropcap)
{
	struct omap_vout_device *vout = fh;
	struct v4l2_pix_format *pix = &vout->pix;

	if (cropcap->type != V4L2_BUF_TYPE_VIDEO_OUTPUT)
		return -EINVAL;

	/* Width and height are always even */
	cropcap->bounds.width = pix->width & ~1;
	cropcap->bounds.height = pix->height & ~1;

	omap_vout_default_crop(&vout->pix, &vout->fbuf, &cropcap->defrect);
	cropcap->pixelaspect.numerator = 1;
	cropcap->pixelaspect.denominator = 1;
	return 0;
}

static int vidioc_g_crop(struct file *file, void *fh, struct v4l2_crop *crop)
{
	struct omap_vout_device *vout = fh;

	if (crop->type != V4L2_BUF_TYPE_VIDEO_OUTPUT)
		return -EINVAL;
	crop->c = vout->crop;
	return 0;
}

static int vidioc_s_crop(struct file *file, void *fh, struct v4l2_crop *crop)
{
	int ret = -EINVAL;
	int multiplier = 1;
	struct omap_vout_device *vout = fh;
	struct omapvideo_info *ovid;
	struct omap_overlay *ovl;
	struct omap_video_timings *timing;

	/* Currently we only allow changing the crop position while
	   streaming.  */
	if (vout->streaming &&
	    (crop->c.height != vout->crop.height ||
	     crop->c.width != vout->crop.width))
		return -EBUSY;

	mutex_lock(&vout->lock);
	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];

	if (!ovl->manager || !ovl->manager->device) {
		ret = -EINVAL;
		goto s_crop_err;
	}
	/* get the display device attached to the overlay */
	timing = &ovl->manager->device->panel.timings;

	/* y resolution to be doubled in case of interlaced output */
	if (ovl->info.field & OMAP_FLAG_IDEV)
		multiplier = 2;

	if (rotate_90_or_270(vout)) {
		vout->fbuf.fmt.height = timing->x_res;
		vout->fbuf.fmt.width = timing->y_res * multiplier;
	} else {
		vout->fbuf.fmt.height = timing->y_res * multiplier ;
		vout->fbuf.fmt.width = timing->x_res;
	}

	if (crop->type == V4L2_BUF_TYPE_VIDEO_OUTPUT) {
#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
		enable_isp_rsz(vout);
#endif
		ret = omap_vout_new_crop(&vout->pix, &vout->crop, &vout->win,
				&vout->fbuf, &crop->c);
	}

s_crop_err:
	mutex_unlock(&vout->lock);
	return ret;
}

static int vidioc_queryctrl(struct file *file, void *fh,
		struct v4l2_queryctrl *ctrl)
{
	int ret = 0;
	struct omap_vout_device *vout = fh;

	switch (ctrl->id) {
	case V4L2_CID_ROTATE:
		ret = v4l2_ctrl_query_fill(ctrl, 0, 270, 90, 0);
		break;
	case V4L2_CID_BG_COLOR:
		ret = v4l2_ctrl_query_fill(ctrl, 0, 0xFFFFFF, 1, 0);
		break;
	case V4L2_CID_VFLIP:
		ret = v4l2_ctrl_query_fill(ctrl, 0, 1, 1, 0);
		break;
	case V4L2_CID_TI_DISPC_OVERLAY:
		/* not settable for now */
		ret = v4l2_ctrl_query_fill(ctrl,
					   vout->vid_info.overlays[0]->id,
					   vout->vid_info.overlays[0]->id,
					   1,
					   vout->vid_info.overlays[0]->id);
		break;
	default:
		ctrl->name[0] = '\0';
		ret = -EINVAL;
	}
	return ret;
}

static int vidioc_g_ctrl(struct file *file, void *fh, struct v4l2_control *ctrl)
{
	int ret = 0;
	struct omap_vout_device *vout = fh;

	switch (ctrl->id) {
	case V4L2_CID_ROTATE:
		ctrl->value = vout->control[0].value;
		break;
	case V4L2_CID_BG_COLOR:
	{
		struct omap_overlay_manager_info info;
		struct omap_overlay *ovl;

		ovl = vout->vid_info.overlays[0];
		if (!ovl->manager || !ovl->manager->get_manager_info) {
			ret = -EINVAL;
			break;
		}

		ovl->manager->get_manager_info(ovl->manager, &info);
		ctrl->value = info.default_color;
		break;
	}
	case V4L2_CID_VFLIP:
		ctrl->value = vout->control[2].value;
		break;
	case V4L2_CID_TI_DISPC_OVERLAY:
		ctrl->value = vout->vid_info.overlays[0]->id;
		return 0;
	default:
		ret = -EINVAL;
	}
	return ret;
}

static int vidioc_s_ctrl(struct file *file, void *fh, struct v4l2_control *a)
{
	int ret = 0;
	struct omap_vout_device *vout = fh;

	switch (a->id) {
	case V4L2_CID_ROTATE:
	{
		int rotation = a->value;

		mutex_lock(&vout->lock);

		if (rotation && vout->pix.pixelformat == V4L2_PIX_FMT_RGB24) {
			mutex_unlock(&vout->lock);
			ret = -EINVAL;
			break;
		}

		if (v4l2_rot_to_dss_rot(rotation, &vout->rotation,
							vout->mirror)) {
			mutex_unlock(&vout->lock);
			ret = -EINVAL;
			break;
		}

		vout->control[0].value = rotation;
		mutex_unlock(&vout->lock);
		break;
	}
	case V4L2_CID_BG_COLOR:
	{
		struct omap_overlay *ovl;
		unsigned int  color = a->value;
		struct omap_overlay_manager_info info;

		ovl = vout->vid_info.overlays[0];

		mutex_lock(&vout->lock);
		if (!ovl->manager || !ovl->manager->get_manager_info) {
			mutex_unlock(&vout->lock);
			ret = -EINVAL;
			break;
		}

		ovl->manager->get_manager_info(ovl->manager, &info);
		info.default_color = color;
		if (ovl->manager->set_manager_info(ovl->manager, &info)) {
			mutex_unlock(&vout->lock);
			ret = -EINVAL;
			break;
		}

		vout->control[1].value = color;
		mutex_unlock(&vout->lock);
		break;
	}
	case V4L2_CID_VFLIP:
	{
		struct omap_overlay *ovl;
		struct omapvideo_info *ovid;
		unsigned int  mirror = a->value;

		ovid = &vout->vid_info;
		ovl = ovid->overlays[0];

		mutex_lock(&vout->lock);

		if (mirror  && vout->pix.pixelformat == V4L2_PIX_FMT_RGB24) {
			mutex_unlock(&vout->lock);
			ret = -EINVAL;
			break;
		}
		vout->mirror = mirror;
		vout->control[2].value = mirror;
		mutex_unlock(&vout->lock);
		break;
	}
	case V4L2_CID_WB:
	{
		int enabled = a->value;
		mutex_lock(&vout->lock);
		if (enabled)
			vout->wb_enabled = true;
		else
			vout->wb_enabled = false;
		mutex_unlock(&vout->lock);
		return 0;
	}
	default:
		ret = -EINVAL;
	}
	return ret;
}

static int vidioc_reqbufs(struct file *file, void *fh,
			struct v4l2_requestbuffers *req)
{
	int ret = 0;
	unsigned int i;
#ifndef CONFIG_ARCH_OMAP4
	unsigned int num_buffers = 0;
	struct videobuf_dmabuf *dmabuf = NULL;
#endif
	struct omap_vout_device *vout = fh;
	struct videobuf_queue *q = &vout->vbq;

	if ((req->type != V4L2_BUF_TYPE_VIDEO_OUTPUT) || (req->count < 0))
		return -EINVAL;
	/* if memory is not mmp or userptr
	   return error */
	if ((V4L2_MEMORY_MMAP != req->memory) &&
			(V4L2_MEMORY_USERPTR != req->memory))
		return -EINVAL;

	mutex_lock(&vout->lock);
	/* Cannot be requested when streaming is on */
	if (vout->streaming) {
		ret = -EBUSY;
		goto reqbuf_err;
	}

#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
	enable_isp_rsz(vout);
	vout->isprsz &= ~ISPRSZ_CONFIGURED;
#endif
	/* If buffers are already allocated free them */
	if (q->bufs[0] && (V4L2_MEMORY_MMAP == q->bufs[0]->memory)) {
		if (vout->mmap_count) {
			ret = -EBUSY;
			goto reqbuf_err;
		}
#ifndef CONFIG_ARCH_OMAP4
		num_buffers = (vout->vid == OMAP_VIDEO1) ?
			video1_numbuffers : video2_numbuffers;
		for (i = num_buffers; i < vout->buffer_allocated; i++) {
			dmabuf = videobuf_to_dma(q->bufs[i]);
			omap_vout_free_buffer((u32)dmabuf->vmalloc,
						vout->buffer_size);
			vout->buf_virt_addr[i] = 0;
			vout->buf_phy_addr[i] = 0;
		}
		vout->buffer_allocated = num_buffers;
#else
		omap_vout_tiler_buffer_free(vout, vout->buffer_allocated, 0);
		vout->buffer_allocated = 0;
#endif
		videobuf_mmap_free(q);
	} else if (q->bufs[0] && (V4L2_MEMORY_USERPTR == q->bufs[0]->memory)) {
		if (vout->buffer_allocated) {
			videobuf_mmap_free(q);
			for (i = 0; i < vout->buffer_allocated; i++) {
				kfree(q->bufs[i]);
				q->bufs[i] = NULL;
			}
			vout->buffer_allocated = 0;
		}
	}

	/*store the memory type in data structure */
	vout->memory = req->memory;

	INIT_LIST_HEAD(&vout->dma_queue);

	/* call videobuf_reqbufs api */
	ret = videobuf_reqbufs(q, req);
	if (ret < 0)
		goto reqbuf_err;

	vout->buffer_allocated = req->count;
#ifndef CONFIG_ARCH_OMAP4
	for (i = 0; i < req->count; i++) {
		dmabuf = videobuf_to_dma(q->bufs[i]);
		dmabuf->vmalloc = (void *) vout->buf_virt_addr[i];
		dmabuf->bus_addr = (dma_addr_t) vout->buf_phy_addr[i];
		dmabuf->sglen = 1;
	}
#endif

reqbuf_err:
	mutex_unlock(&vout->lock);
	return ret;
}

static int vidioc_querybuf(struct file *file, void *fh,
			struct v4l2_buffer *b)
{
	struct omap_vout_device *vout = fh;

	return videobuf_querybuf(&vout->vbq, b);
}

static int vidioc_qbuf(struct file *file, void *fh,
			struct v4l2_buffer *buffer)
{
	struct omap_vout_device *vout = fh;
	struct videobuf_queue *q = &vout->vbq;
	int ret = -EINVAL;
	int qempty = list_empty(&vout->dma_queue);

	mutex_lock(&vout->lock);

	q->field = vout->pix.field;

	if ((V4L2_BUF_TYPE_VIDEO_OUTPUT != buffer->type) ||
			(buffer->index >= vout->buffer_allocated) ||
			(q->bufs[buffer->index]->memory != buffer->memory))
		goto err;
	if (V4L2_MEMORY_USERPTR == buffer->memory) {
		if ((buffer->length < vout->pix.sizeimage) ||
				(0 == buffer->m.userptr))
			goto err;
	}

#ifndef CONFIG_ARCH_OMAP4
	if ((rotation_enabled(vout)) &&
			vout->vrfb_dma_tx.req_status == DMA_CHAN_NOT_ALLOTED) {
		v4l2_warn(&vout->vid_dev->v4l2_dev,
				"DMA Channel not allocated for Rotation\n");
		goto err;
	}
#endif
#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
	/* initialize the ISP resizer */
	ret = init_isp_rsz(vout);
	if (ret)
		goto err;

	/* setup the vrfb so that the first frames are also setup
	* correctly in the vrfb
	*/
	if (vrfb_configured == 0) {
		int count = vout->buffer_allocated;
		omap_vout_vrfb_buffer_setup(vout, &count, 0);
		vrfb_configured = 1;
	}
#endif

	ret = videobuf_qbuf(q, buffer);

	/* record buffer offset from crop window */
	if (omap_vout_calculate_offset(vout, buffer->index)) {
		printk(KERN_ERR "Could not calculate buffer offset\n");
		ret = -EINVAL;
		goto err;
	}

	/* also process frame if displayed on a manual update screen */
	if ((vout->wb_enabled || manually_updated(vout)) &&
			!vout->first_int &&
			vout->cur_frm &&
			vout->next_frm &&
			vout->cur_frm->i == vout->next_frm->i &&
			vout->cur_frm->state == VIDEOBUF_ACTIVE &&
			vout->next_frm->state == VIDEOBUF_ACTIVE &&
			qempty && !list_empty(&vout->dma_queue)) {
		ret = omapvid_process_frame(vout);
	}
err:
	mutex_unlock(&vout->lock);

	return ret;
}

/* Locking: Caller holds q->vb_lock */
static int wait_for_1buf(struct videobuf_queue *q)
{
	int retval;

checks:
	if (!q->streaming)
		return -EINVAL;

	if (!list_is_singular(&q->stream) && !list_empty(&q->stream))
		return 0;

	/* Drop lock to avoid deadlock with qbuf */
	mutex_unlock(&q->vb_lock);

	/* Checking list_empty/singular and streaming is safe without
	 * locks because we goto checks to validate while
	 * holding locks before proceeding */
	retval = wait_event_interruptible(q->wait, !q->streaming ||
		(!list_empty(&q->stream) && !list_is_singular(&q->stream)));
	mutex_lock(&q->vb_lock);

	if (!retval)
		goto checks;
	return retval;
}

static int vidioc_dqbuf(struct file *file, void *fh, struct v4l2_buffer *b)
{
	struct omap_vout_device *vout = fh;
	struct videobuf_queue *q = &vout->vbq;

	if (!vout->streaming)
		return -EINVAL;

	/*
	 * omap_vout is an output device and as such, it holds onto one frame
	 * so that DSS can refresh the screen.  However, videobuf_dqbuf does
	 * not understand it, and only unlocks the q->vb_lock if there are
	 * 0 buffers in the queue.  So we have to handle the 1-buffer-in-the
	 * queue case here, but only for the blocking case.
	 */
	if (file->f_flags & O_NONBLOCK)
		/* Call videobuf_dqbuf for non blocking mode */
		return videobuf_dqbuf(q, (struct v4l2_buffer *)b, 1);

	mutex_lock(&q->vb_lock);
	wait_for_1buf(q);
	mutex_unlock(&q->vb_lock);

	/* Call videobuf_dqbuf for  blocking mode */
	return videobuf_dqbuf(q, (struct v4l2_buffer *)b, 0);
}

static int vidioc_streamon(struct file *file, void *fh, enum v4l2_buf_type i)
{
	int ret = 0, j;
	u32 addr = 0, mask = 0;
	u32 uv_addr = 0;
	struct omap_vout_device *vout = fh;
	struct videobuf_queue *q = &vout->vbq;
	struct omapvideo_info *ovid = &vout->vid_info;
#ifdef CONFIG_PM
	struct vout_platform_data *pdata =
		(((vout->vid_dev)->v4l2_dev).dev)->platform_data;
#endif

	mutex_lock(&vout->lock);

	if (vout->streaming) {
		ret = -EBUSY;
		goto streamon_err;
	}

	ret = videobuf_streamon(q);
	if (ret)
		goto streamon_err;

	if (list_empty(&vout->dma_queue)) {
		ret = -EIO;
		goto streamon_err1;
	}

#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
	enable_isp_rsz(vout);
#endif

	/* Get the next frame from the buffer queue */
	vout->next_frm = vout->cur_frm = list_entry(vout->dma_queue.next,
			struct videobuf_buffer, queue);
	/* Remove buffer from the buffer queue */
	list_del(&vout->cur_frm->queue);
	/* Mark state of the current frame to active */
	vout->cur_frm->state = VIDEOBUF_ACTIVE;
	/* Initialize field_id and started member */
	vout->field_id = 0;

	/* set flag here. Next QBUF will start DMA */
	vout->streaming = 1;

	vout->first_int = 1;

	addr = (unsigned long) vout->queued_buf_addr[vout->cur_frm->i]
		+ vout->cropped_offset[vout->cur_frm->i];
#ifdef CONFIG_ARCH_OMAP4
	uv_addr = (unsigned long) vout->queued_buf_uv_addr[vout->cur_frm->i]
		+ vout->cropped_uv_offset[vout->cur_frm->i];
#endif

	mask = DISPC_IRQ_VSYNC | DISPC_IRQ_EVSYNC_EVEN |
		DISPC_IRQ_EVSYNC_ODD | DISPC_IRQ_FRAMEDONE |
		DISPC_IRQ_FRAMEDONE2 | DISPC_IRQ_VSYNC2;

	if (vout->wb_enabled)
		mask |= DISPC_IRQ_FRAMEDONE_WB;

	omap_dispc_register_isr(omap_vout_isr, vout, mask);

#ifdef CONFIG_PM
	if (pdata->set_min_bus_tput) {
		if (cpu_is_omap3630() || cpu_is_omap44xx()) {
			pdata->set_min_bus_tput(
				((vout->vid_dev)->v4l2_dev).dev ,
					OCP_INITIATOR_AGENT, 200 * 1000 * 4);
		} else {
			pdata->set_min_bus_tput(
				((vout->vid_dev)->v4l2_dev).dev ,
					OCP_INITIATOR_AGENT, 166 * 1000 * 4);
		}
	}
#endif

	for (j = 0; j < ovid->num_overlays; j++) {
		struct omap_overlay *ovl = ovid->overlays[j];

		if (ovl->manager && ovl->manager->device) {
			struct omap_overlay_info info;
			ovl->get_overlay_info(ovl, &info);
			info.enabled = 1;
			info.paddr = addr;
			info.p_uv_addr = uv_addr;
			if (ovl->set_overlay_info(ovl, &info)) {
				ret = -EINVAL;
				goto streamon_err1;
			}
		}
	}

	/* First save the configuration in ovelray structure */
	ret = omapvid_init(vout, addr, uv_addr);
	if (ret)
		v4l2_err(&vout->vid_dev->v4l2_dev,
				"failed to set overlay info\n");
	if (!vout->wb_enabled) {
		/* Enable the pipeline and set the Go bit */
		ret = omapvid_apply_changes(vout);
		if (ret)
			v4l2_err(&vout->vid_dev->v4l2_dev, "failed to change mode\n");
	}
	ret = 0;

streamon_err1:
	if (ret)
		vidioc_streamoff(file, fh, i);
streamon_err:
	mutex_unlock(&vout->lock);
	return ret;
}

static int vidioc_streamoff(struct file *file, void *fh, enum v4l2_buf_type i)
{
	u32 mask = 0;
	int ret = 0, j;
	struct omap_vout_device *vout = fh;
	struct omapvideo_info *ovid = &vout->vid_info;
#ifdef CONFIG_PM
	struct vout_platform_data *pdata =
		(((vout->vid_dev)->v4l2_dev).dev)->platform_data;
#endif

	if (!vout->streaming)
		goto finish;

	vout->streaming = 0;
	mask = DISPC_IRQ_VSYNC | DISPC_IRQ_EVSYNC_EVEN |
		DISPC_IRQ_EVSYNC_ODD | DISPC_IRQ_FRAMEDONE |
		DISPC_IRQ_FRAMEDONE2 | DISPC_IRQ_VSYNC2;

	if (vout->wb_enabled)
			mask |= DISPC_IRQ_FRAMEDONE_WB;

	omap_dispc_unregister_isr(omap_vout_isr, vout, mask);

	for (j = 0; j < ovid->num_overlays; j++) {
		struct omap_overlay *ovl = ovid->overlays[j];

		if (ovl->manager && ovl->manager->device) {
			struct omap_overlay_info info;

			ovl->get_overlay_info(ovl, &info);
			info.enabled = 0;
			ret = ovl->set_overlay_info(ovl, &info);
			if (ret)
				v4l2_err(&vout->vid_dev->v4l2_dev,
				"failed to update overlay info in streamoff\n");
		}
	}

	/* Turn off the pipeline */
	ret = omapvid_apply_changes(vout);
	if (ret)
		v4l2_err(&vout->vid_dev->v4l2_dev, "failed to change mode in"
				" streamoff\n");

#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
	/* release resizer now */
	disable_isp_rsz(vout);
#endif
#ifdef CONFIG_PM
	if (pdata->set_min_bus_tput)
		pdata->set_min_bus_tput(
			((vout->vid_dev)->v4l2_dev).dev,
				OCP_INITIATOR_AGENT, 0);
#endif

#ifdef SKIP_FIRST_FRAME
	nDropCount = DROP_FRAMES_COUNT;
#endif

finish:
	INIT_LIST_HEAD(&vout->dma_queue);
	ret = videobuf_streamoff(&vout->vbq);
	return ret;
}

static int vidioc_s_fbuf(struct file *file, void *fh,
				struct v4l2_framebuffer *a)
{
	int enable = 0;
	struct omap_overlay *ovl;
	struct omapvideo_info *ovid;
	struct omap_vout_device *vout = fh;
	struct omap_overlay_manager_info info;
	enum omap_dss_trans_key_type key_type = OMAP_DSS_COLOR_KEY_GFX_DST;

	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];

	/* OMAP DSS doesn't support Source and Destination color
	   key together */
	if ((a->flags & V4L2_FBUF_FLAG_SRC_CHROMAKEY) &&
			(a->flags & V4L2_FBUF_FLAG_CHROMAKEY))
		return -EINVAL;
	/* OMAP DSS Doesn't support the Destination color key
	   and alpha blending together */
	if ((a->flags & V4L2_FBUF_FLAG_CHROMAKEY) &&
			(a->flags & V4L2_FBUF_FLAG_LOCAL_ALPHA))
		return -EINVAL;

	if ((a->flags & V4L2_FBUF_FLAG_SRC_CHROMAKEY)) {
		vout->fbuf.flags |= V4L2_FBUF_FLAG_SRC_CHROMAKEY;
		key_type =  OMAP_DSS_COLOR_KEY_VID_SRC;
	} else
		vout->fbuf.flags &= ~V4L2_FBUF_FLAG_SRC_CHROMAKEY;

	if ((a->flags & V4L2_FBUF_FLAG_CHROMAKEY)) {
		vout->fbuf.flags |= V4L2_FBUF_FLAG_CHROMAKEY;
		key_type =  OMAP_DSS_COLOR_KEY_GFX_DST;
	} else
		vout->fbuf.flags &=  ~V4L2_FBUF_FLAG_CHROMAKEY;

	if (a->flags & (V4L2_FBUF_FLAG_CHROMAKEY |
				V4L2_FBUF_FLAG_SRC_CHROMAKEY))
		enable = 1;
	else
		enable = 0;
	if (ovl->manager && ovl->manager->get_manager_info &&
			ovl->manager->set_manager_info) {

		ovl->manager->get_manager_info(ovl->manager, &info);
		info.trans_enabled = enable;
		info.trans_key_type = key_type;
		info.trans_key = vout->win.chromakey;

		if (ovl->manager->set_manager_info(ovl->manager, &info))
			return -EINVAL;
	}
	if (a->flags & V4L2_FBUF_FLAG_LOCAL_ALPHA) {
		vout->fbuf.flags |= V4L2_FBUF_FLAG_LOCAL_ALPHA;
		enable = 1;
	} else {
		vout->fbuf.flags &= ~V4L2_FBUF_FLAG_LOCAL_ALPHA;
		enable = 0;
	}
	if (ovl->manager && ovl->manager->get_manager_info &&
			ovl->manager->set_manager_info) {
		ovl->manager->get_manager_info(ovl->manager, &info);
		info.alpha_enabled = enable;
		if (ovl->manager->set_manager_info(ovl->manager, &info))
			return -EINVAL;
	}

	return 0;
}

static int vidioc_g_fbuf(struct file *file, void *fh,
		struct v4l2_framebuffer *a)
{
	struct omap_overlay *ovl;
	struct omapvideo_info *ovid;
	struct omap_vout_device *vout = fh;
	struct omap_overlay_manager_info info;

	ovid = &vout->vid_info;
	ovl = ovid->overlays[0];

	a->flags = 0x0;
	a->capability = V4L2_FBUF_CAP_LOCAL_ALPHA | V4L2_FBUF_CAP_CHROMAKEY
		| V4L2_FBUF_CAP_SRC_CHROMAKEY;

	if (ovl->manager && ovl->manager->get_manager_info) {
		ovl->manager->get_manager_info(ovl->manager, &info);
		if (info.trans_key_type == OMAP_DSS_COLOR_KEY_VID_SRC)
			a->flags |= V4L2_FBUF_FLAG_SRC_CHROMAKEY;
		if (info.trans_key_type == OMAP_DSS_COLOR_KEY_GFX_DST)
			a->flags |= V4L2_FBUF_FLAG_CHROMAKEY;
	}
	if (ovl->manager && ovl->manager->get_manager_info) {
		ovl->manager->get_manager_info(ovl->manager, &info);
		if (info.alpha_enabled)
			a->flags |= V4L2_FBUF_FLAG_LOCAL_ALPHA;
	}

	return 0;
}

static const struct v4l2_ioctl_ops vout_ioctl_ops = {
	.vidioc_querycap      			= vidioc_querycap,
	.vidioc_enum_fmt_vid_out 		= vidioc_enum_fmt_vid_out,
	.vidioc_g_fmt_vid_out			= vidioc_g_fmt_vid_out,
	.vidioc_try_fmt_vid_out			= vidioc_try_fmt_vid_out,
	.vidioc_s_fmt_vid_out			= vidioc_s_fmt_vid_out,
	.vidioc_queryctrl    			= vidioc_queryctrl,
	.vidioc_g_ctrl       			= vidioc_g_ctrl,
	.vidioc_s_fbuf				= vidioc_s_fbuf,
	.vidioc_g_fbuf				= vidioc_g_fbuf,
	.vidioc_s_ctrl       			= vidioc_s_ctrl,
	.vidioc_try_fmt_vid_overlay 		= vidioc_try_fmt_vid_overlay,
	.vidioc_s_fmt_vid_overlay		= vidioc_s_fmt_vid_overlay,
	.vidioc_enum_fmt_vid_overlay		= vidioc_enum_fmt_vid_overlay,
	.vidioc_g_fmt_vid_overlay		= vidioc_g_fmt_vid_overlay,
	.vidioc_cropcap				= vidioc_cropcap,
	.vidioc_g_crop				= vidioc_g_crop,
	.vidioc_s_crop				= vidioc_s_crop,
	.vidioc_reqbufs				= vidioc_reqbufs,
	.vidioc_querybuf			= vidioc_querybuf,
	.vidioc_qbuf				= vidioc_qbuf,
	.vidioc_dqbuf				= vidioc_dqbuf,
	.vidioc_streamon			= vidioc_streamon,
	.vidioc_streamoff			= vidioc_streamoff,
};

static const struct v4l2_file_operations omap_vout_fops = {
	.owner 		= THIS_MODULE,
	.unlocked_ioctl	= video_ioctl2,
	.mmap 		= omap_vout_mmap,
	.poll		= omap_vout_poll,
	.open 		= omap_vout_open,
	.release 	= omap_vout_release,
};

/* Init functions used during driver initialization */
/* Initial setup of video_data */
static int __init omap_vout_setup_video_data(struct omap_vout_device *vout)
{
	struct video_device *vfd;
	struct v4l2_pix_format *pix;
	struct v4l2_control *control;
	struct omap_dss_device *display =
		vout->vid_info.overlays[0]->manager->device;

	/* set the default pix */
	pix = &vout->pix;

	/* Set the default picture of QVGA  */
	pix->width = QQVGA_WIDTH;
	pix->height = QQVGA_HEIGHT;

	/* Default pixel format is RGB 5-6-5 */
	pix->pixelformat = V4L2_PIX_FMT_RGB565;
	pix->field = V4L2_FIELD_ANY;
	pix->bytesperline = pix->width * 2;
	pix->sizeimage = pix->bytesperline * pix->height;
	pix->priv = 0;
	pix->colorspace = V4L2_COLORSPACE_JPEG;

	vout->bpp = RGB565_BPP;
	vout->fbuf.fmt.width  =  display->panel.timings.x_res;
	vout->fbuf.fmt.height =  display->panel.timings.y_res;

	/* Set the data structures for the overlay parameters*/
	vout->win.global_alpha = 255;
	vout->fbuf.flags = 0;
	vout->fbuf.capability = V4L2_FBUF_CAP_LOCAL_ALPHA |
		V4L2_FBUF_CAP_SRC_CHROMAKEY | V4L2_FBUF_CAP_CHROMAKEY;
	vout->win.chromakey = 0;

	omap_vout_new_format(pix, &vout->fbuf, &vout->crop, &vout->win);

	/*Initialize the control variables for
	  rotation, flipping and background color. */
	control = vout->control;
	control[0].id = V4L2_CID_ROTATE;
	control[0].value = 0;
	vout->rotation = 0;
	vout->mirror = 0;
	vout->control[2].id = V4L2_CID_HFLIP;
	vout->control[2].value = 0;
	vout->vrfb_bpp = 2;
#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
	vout->isprsz = 0;
#endif

	control[1].id = V4L2_CID_BG_COLOR;
	control[1].value = 0;

	/* initialize the video_device struct */
	vfd = vout->vfd = video_device_alloc();

	if (!vfd) {
		printk(KERN_ERR VOUT_NAME ": could not allocate"
				" video device struct\n");
		return -ENOMEM;
	}
	vfd->release = video_device_release;
	vfd->ioctl_ops = &vout_ioctl_ops;

	strlcpy(vfd->name, VOUT_NAME, sizeof(vfd->name));

	/* need to register for a VID_HARDWARE_* ID in videodev.h */
	vfd->fops = &omap_vout_fops;
	vfd->v4l2_dev = &vout->vid_dev->v4l2_dev;
	mutex_init(&vout->lock);

	vfd->minor = -1;

	return 0;

}

/* Setup video buffers */
static int __init omap_vout_setup_video_bufs(struct platform_device *pdev,
		int vid_num)
{
#ifndef CONFIG_ARCH_OMAP4
	u32 numbuffers;
	int ret = 0, i, j;
	int image_width, image_height;
#endif
	struct video_device *vfd;
	struct omap_vout_device *vout;
#ifndef CONFIG_ARCH_OMAP4
	int static_vrfb_allocation = 0, vrfb_num_bufs = VRFB_NUM_BUFS;
#endif
	struct v4l2_device *v4l2_dev = platform_get_drvdata(pdev);
	struct omap2video_device *vid_dev =
		container_of(v4l2_dev, struct omap2video_device, v4l2_dev);

	vout = vid_dev->vouts[vid_num];
	vfd = vout->vfd;

#ifndef CONFIG_ARCH_OMAP4
	/*
	 * Depending on what we do with the video buffer, we might need to
	 * use the VRFB.  So having more video buffers than VRFB buffers is
	 * not useful (would have to hold onto/not display a video buffer when
	 * a VRFB buffer is not available.
	 */
	if (video1_numbuffers > VRFB_NUM_BUFS)
		video1_numbuffers = VRFB_NUM_BUFS;
	if (video2_numbuffers > VRFB_NUM_BUFS)
		video2_numbuffers = VRFB_NUM_BUFS;

	numbuffers = (vid_num == 0) ? video1_numbuffers : video2_numbuffers;
	vout->buffer_size = (vid_num == 0) ? video1_bufsize : video2_bufsize;
	dev_info(&pdev->dev, "Buffer Size = %d\n", vout->buffer_size);

	for (i = 0; i < numbuffers; i++) {
		vout->buf_virt_addr[i] =
			omap_vout_alloc_buffer(vout->buffer_size,
					(u32 *) &vout->buf_phy_addr[i]);
		if (!vout->buf_virt_addr[i]) {
			numbuffers = i;
			ret = -ENOMEM;
			goto free_buffers;
		}
		vout->cropped_offset[i] = 0;
	}

	for (i = 0; i < VRFB_NUM_BUFS; i++) {
		if (omap_vrfb_request_ctx(&vout->vrfb_context[i])) {
			dev_info(&pdev->dev, ": VRFB allocation failed\n");
			for (j = 0; j < i; j++)
				omap_vrfb_release_ctx(&vout->vrfb_context[j]);
			ret = -ENOMEM;
			goto free_buffers;
		}
	}

	/* Calculate VRFB memory size */
	/* allocate for worst case size */
	image_width = VID_MAX_WIDTH / TILE_SIZE;
	if (VID_MAX_WIDTH % TILE_SIZE)
		image_width++;

	image_width = image_width * TILE_SIZE;
	image_height = VID_MAX_HEIGHT / TILE_SIZE;

	if (VID_MAX_HEIGHT % TILE_SIZE)
		image_height++;

	image_height = image_height * TILE_SIZE;
	vout->smsshado_size = PAGE_ALIGN(image_width * image_height * 2 * 2);

	/*
	 * Request and Initialize DMA, for DMA based VRFB transfer
	 */
	vout->vrfb_dma_tx.dev_id = OMAP_DMA_NO_DEVICE;
	vout->vrfb_dma_tx.dma_ch = -1;
	vout->vrfb_dma_tx.req_status = DMA_CHAN_ALLOTED;
	ret = omap_request_dma(vout->vrfb_dma_tx.dev_id, "VRFB DMA TX",
			omap_vout_vrfb_dma_tx_callback,
			(void *) &vout->vrfb_dma_tx, &vout->vrfb_dma_tx.dma_ch);
	if (ret < 0) {
		vout->vrfb_dma_tx.req_status = DMA_CHAN_NOT_ALLOTED;
		dev_info(&pdev->dev, ": failed to allocate DMA Channel for"
				" video%d\n", vfd->minor);
	}
	init_waitqueue_head(&vout->vrfb_dma_tx.wait);

	/* Allocate VRFB buffers if selected through bootargs */
#ifdef CONFIG_MACH_SAMSUNG_P1WIFI
	static_vrfb_allocation = 1;
	printk("AKMM: Bootargs problem, hence hardcoding static buffer Variable");	
#else
	static_vrfb_allocation = (vid_num == 0) ?
		vid1_static_vrfb_alloc : vid2_static_vrfb_alloc;
#endif
	/* statically allocated the VRFB buffer is done through
	   commands line aruments */
	if (static_vrfb_allocation) {
		if (omap_vout_allocate_vrfb_buffers(vout, &vrfb_num_bufs, -1)) {
			ret =  -ENOMEM;
			goto release_vrfb_ctx;
		}
		vout->vrfb_static_allocation = 1;
	}
	return 0;

release_vrfb_ctx:
	for (j = 0; j < VRFB_NUM_BUFS; j++)
		omap_vrfb_release_ctx(&vout->vrfb_context[j]);

free_buffers:
	for (i = 0; i < numbuffers; i++) {
		omap_vout_free_buffer(vout->buf_virt_addr[i],
					vout->buffer_size);
		vout->buf_virt_addr[i] = 0;
		vout->buf_phy_addr[i] = 0;
	}
	return ret;
#endif

	/* NOTE: OMAP4, if TILER allocation, then nothing to pre-allocate */
	return 0;
}

#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
/* attrs to select control ISP resizer:
 * 'isprsz_mode' to turn on/off auto enabling ISP resizer
 * 'isprsz_enable' to manually enable ISP resizer
 *
 * they are under the directory,
 *     /sys/devices/platform/omap_vout/video4linux/video[12]/
 */
static ssize_t isprsz_enable_show(struct device *dev,
		struct device_attribute *attr, char *buf)
{
	struct video_device *vdev = to_video_device(dev);
	struct omap_vout_device *vout = video_get_drvdata(vdev);

	return sprintf(buf, "%d\n",
			(vout->isprsz & ISPRSZ_CONFIGURED)?1:0);
}

static ssize_t isprsz_enable_store(struct device *dev,
		struct device_attribute *attr, const char *buf, size_t count)
{
	struct video_device *vdev = to_video_device(dev);
	struct omap_vout_device *vout = video_get_drvdata(vdev);

	int ret = 0;
	if (vout->isprsz & ISPRSZ_CONFIGURED) {
		printk(KERN_ERR "<%s> could not set isprsz_enable. try "
				"after isprsz released.\n", __func__);
		ret = -EBUSY;
		goto exit;
	}

	if (!(vout->isprsz & ISPRSZ_MANUALMODE)) {
		printk(KERN_ERR "<%s> could not set isprsz_enable. set "
				"isprsz_mode to manual first.\n", __func__);
		ret = -EINVAL;
		goto exit;
	}

	if (strncmp(buf, "1", 1) == 0) {
		vout->isprsz |= ISPRSZ_ENABLE;
		/* enable_isp_rsz is used only for isprsz_mode is auto.
		 * so, update max downscale ratio here manually.
		 */
		omap_vout_set_max_downscale(8);
		printk(KERN_INFO "<%s> ISP resizer enabled", __func__);
	} else {
		vout->isprsz &= ~ISPRSZ_ENABLE;
		disable_isp_rsz(vout);
	}

exit:
	return (0 > ret)?ret:strlen(buf);
}

static ssize_t isprsz_mode_show(struct device *dev,
		struct device_attribute *attr, char *buf)
{
	struct video_device *vdev = to_video_device(dev);
	struct omap_vout_device *vout = video_get_drvdata(vdev);

	return sprintf(buf, "%s\n",
			(vout->isprsz & ISPRSZ_MANUALMODE)?"manual":"auto");
}

static ssize_t isprsz_mode_store(struct device *dev,
		struct device_attribute *attr, const char *buf, size_t count)
{
	struct video_device *vdev = to_video_device(dev);
	struct omap_vout_device *vout = video_get_drvdata(vdev);

	int ret = 0;

	if (vout->isprsz & ISPRSZ_CONFIGURED) {
		printk(KERN_ERR, "<%s> could not change isprsz_mode. "
				"try after isprsz released.\n", __func__);
		ret = -EBUSY;
		goto exit;
	}

	if (strncmp(buf, "m", 1) == 0) {	/* m for manual */
		vout->isprsz |= ISPRSZ_MANUALMODE;
	} else if (strncmp(buf, "a", 1) == 0) {	/* a for auto */
		vout->isprsz &= ~ISPRSZ_MANUALMODE;
	} else {
		printk(KERN_ERR "<%s> invalid input. "
				"try 'manual' or 'auto'\n", __func__);
		ret = -EINVAL;
		goto exit;
	}

	printk(KERN_INFO "<%s> set ISP resizer mode to %s\n", __func__,
			(vout->isprsz & ISPRSZ_MANUALMODE)?"manual":"auto");

exit:
	return (0 > ret)?ret:strlen(buf);
}

static DEVICE_ATTR(isprsz_enable, S_IRUGO|S_IWUSR|S_IWGRP,
		isprsz_enable_show, isprsz_enable_store);
static DEVICE_ATTR(isprsz_mode, S_IRUGO|S_IWUSR|S_IWGRP,
		isprsz_mode_show, isprsz_mode_store);
#endif

/* Create video out devices */
static int __init omap_vout_create_video_devices(struct platform_device *pdev)
{
	int ret = 0, k;
	struct omap_vout_device *vout;
	struct video_device *vfd = NULL;
	struct v4l2_device *v4l2_dev = platform_get_drvdata(pdev);
	struct omap2video_device *vid_dev = container_of(v4l2_dev,
			struct omap2video_device, v4l2_dev);

	for (k = 0; k < pdev->num_resources; k++) {

		vout = kzalloc(sizeof(struct omap_vout_device), GFP_KERNEL);
		if (!vout) {
			dev_err(&pdev->dev, ": could not allocate memory\n");
			return -ENOMEM;
		}

		vout->vid = k;
		vid_dev->vouts[k] = vout;
		vout->vid_dev = vid_dev;
		/* Select video2 if only 1 overlay is controlled by V4L2 */
		if (!cpu_is_omap44xx()) {
			if (pdev->num_resources == 1)
				vout->vid_info.overlays[0] = vid_dev->overlays[k + 2];
			else
			/* Else select video1 and video2 one by one. */
				vout->vid_info.overlays[0] = vid_dev->overlays[k + 1];
		} else {
			vout->vid_info.overlays[0] =
				vid_dev->overlays[
					k + (4 - pdev->num_resources)];
		}
		vout->vid_info.num_overlays = 1;
		vout->vid_info.id = k + 1;

#ifndef CONFIG_FB_OMAP2_FORCE_AUTO_UPDATE
		vout->workqueue = create_singlethread_workqueue("OMAPVOUT");
		if (vout->workqueue == NULL) {
			ret = -ENOMEM;
			goto error;
		}
		vout->work = kzalloc(sizeof(struct omap_vout_work), GFP_KERNEL);
		if (vout->work == NULL) {
			ret = -ENOMEM;
			goto error_q;
		}
		vout->work->queued = false;

#endif
		/* Setup the default configuration for the video devices
		 */
		if (omap_vout_setup_video_data(vout) != 0) {
			ret = -ENOMEM;
			goto error;
		}

		/* Allocate default number of buffers for the video streaming
		 * and reserve the VRFB space for rotation
		 */
		if (omap_vout_setup_video_bufs(pdev, k) != 0) {
			ret = -ENOMEM;
			goto error1;
		}

		/* Register the Video device with V4L2
		 */
		vfd = vout->vfd;
		if (video_register_device(vfd, VFL_TYPE_GRABBER, k + 1) < 0) {
			dev_err(&pdev->dev, ": Could not register "
					"Video for Linux device\n");
			vfd->minor = -1;
			ret = -ENODEV;
			goto error2;
		}
		video_set_drvdata(vfd, vout);


		/* Configure the overlay structure */
		ret = omapvid_init(vid_dev->vouts[k], 0, 0);
		if (!ret)
			goto success;

error2:
#ifndef CONFIG_ARCH_OMAP4
		omap_vout_release_vrfb(vout);
#endif
		omap_vout_free_buffers(vout);
error1:
		video_device_release(vfd);
		kfree(vout->work);
error_q:
#ifndef CONFIG_FB_OMAP2_FORCE_AUTO_UPDATE
		destroy_workqueue(vout->workqueue);
#endif
error:
		kfree(vout);
		return ret;

success:
#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
		device_create_file(&vfd->dev, &dev_attr_isprsz_enable);
		device_create_file(&vfd->dev, &dev_attr_isprsz_mode);
#endif
		dev_info(&pdev->dev, ": registered and initialized"
				" video device %d\n", vfd->minor);
		if (k == (pdev->num_resources - 1))
			return 0;
	}

	return -ENODEV;
}
/* Driver functions */
static void omap_vout_cleanup_device(struct omap_vout_device *vout)
{
	struct video_device *vfd;

	if (!vout)
		return;

	vfd = vout->vfd;
	if (vfd) {
		if (!video_is_registered(vfd)) {
			/*
			 * The device was never registered, so release the
			 * video_device struct directly.
			 */
			video_device_release(vfd);
		} else {
			/*
			 * The unregister function will release the video_device
			 * struct as well as unregistering it.
			 */
			video_unregister_device(vfd);
		}
#ifdef CONFIG_OMAP3_ISP_RESIZER_ON_OVERLAY
		device_remove_file(&vfd->dev, &dev_attr_isprsz_enable);
		device_remove_file(&vfd->dev, &dev_attr_isprsz_mode);
#endif
	}

#ifndef CONFIG_ARCH_OMAP4
	omap_vout_release_vrfb(vout);
#endif
	omap_vout_free_buffers(vout);
#ifndef CONFIG_ARCH_OMAP4
	/* Free the VRFB buffer if allocated
	 * init time
	 */
	if (vout->vrfb_static_allocation)
		omap_vout_free_vrfb_buffers(vout);
#else
	omap_vout_free_tiler_buffers(vout);
#endif

#ifndef CONFIG_FB_OMAP2_FORCE_AUTO_UPDATE
	flush_workqueue(vout->workqueue);
	destroy_workqueue(vout->workqueue);
	kfree(vout->work);
#endif
	kfree(vout);
}

static int omap_vout_remove(struct platform_device *pdev)
{
	int k;
	struct v4l2_device *v4l2_dev = platform_get_drvdata(pdev);
	struct omap2video_device *vid_dev = container_of(v4l2_dev, struct
			omap2video_device, v4l2_dev);

	v4l2_device_unregister(v4l2_dev);
	for (k = 0; k < pdev->num_resources; k++)
		omap_vout_cleanup_device(vid_dev->vouts[k]);

	for (k = 0; k < vid_dev->num_displays; k++) {
		if (vid_dev->displays[k]->state != OMAP_DSS_DISPLAY_DISABLED)
			omapdss_display_disable(vid_dev->displays[k]);

		omap_dss_put_device(vid_dev->displays[k]);
	}
	kfree(vid_dev);
	return 0;
}

static int __init omap_vout_probe(struct platform_device *pdev)
{
	int ret = 0, i;
	struct omap_overlay *ovl;
	struct omap_dss_device *dssdev = NULL;
	struct omap_dss_device *def_display;
	struct omap2video_device *vid_dev = NULL;

	if (pdev->num_resources == 0) {
		dev_err(&pdev->dev, "probed for an unknown device\n");
		return -ENODEV;
	}

	cam_clkdm = clkdm_lookup("cam_clkdm");

	vid_dev = kzalloc(sizeof(struct omap2video_device), GFP_KERNEL);
	if (vid_dev == NULL)
		return -ENOMEM;

	vid_dev->num_displays = 0;
	for_each_dss_dev(dssdev) {
		omap_dss_get_device(dssdev);
		vid_dev->displays[vid_dev->num_displays++] = dssdev;
	}

	if (vid_dev->num_displays == 0) {
		dev_err(&pdev->dev, "no displays\n");
		ret = -EINVAL;
		goto probe_err0;
	}

	vid_dev->num_overlays = omap_dss_get_num_overlays();
	for (i = 0; i < vid_dev->num_overlays; i++)
		vid_dev->overlays[i] = omap_dss_get_overlay(i);

	vid_dev->num_managers = omap_dss_get_num_overlay_managers();
	for (i = 0; i < vid_dev->num_managers; i++)
		vid_dev->managers[i] = omap_dss_get_overlay_manager(i);

	/* Get the Video1 overlay and video2 overlay.
	 * Setup the Display attached to that overlays
	 */
	for (i = 1; i < vid_dev->num_overlays; i++) {
		ovl = omap_dss_get_overlay(i);
		if (ovl->manager && ovl->manager->device) {
			def_display = ovl->manager->device;
		} else {
			dev_warn(&pdev->dev, "cannot find display\n");
			def_display = NULL;
		}
		if (def_display) {
			struct omap_dss_driver *dssdrv = def_display->driver;

			ret = omapdss_display_enable(def_display);
			if (ret) {
				dev_err(&pdev->dev,
					"Failed to enable '%s' display\n",
					def_display->name);
			}
			/* set the update mode */
			if (def_display->caps &
					OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE) {
#ifdef CONFIG_FB_OMAP2_FORCE_AUTO_UPDATE
				if (dssdrv->enable_te)
					dssdrv->enable_te(def_display, 1);
				if (dssdrv->set_update_mode)
					dssdrv->set_update_mode(def_display,
							OMAP_DSS_UPDATE_AUTO);
#else	/* MANUAL_UPDATE */
				if (dssdrv->enable_te)
					dssdrv->enable_te(def_display, 1);
				if (dssdrv->set_update_mode)
					dssdrv->set_update_mode(def_display,
							OMAP_DSS_UPDATE_MANUAL);
#endif
			} else {
				if (dssdrv->set_update_mode)
					dssdrv->set_update_mode(def_display,
							OMAP_DSS_UPDATE_AUTO);
			}
		}
	}

	if (v4l2_device_register(&pdev->dev, &vid_dev->v4l2_dev) < 0) {
		dev_err(&pdev->dev, "v4l2_device_register failed\n");
		ret = -ENODEV;
		goto probe_err1;
	}

	ret = omap_vout_create_video_devices(pdev);
	if (ret)
		goto probe_err2;

	for (i = 0; i < vid_dev->num_displays; i++) {
		struct omap_dss_device *display = vid_dev->displays[i];
		struct omap_dss_driver *dssdrv = display->driver;

		if (dssdrv->get_update_mode &&
			OMAP_DSS_UPDATE_MANUAL == dssdrv->get_update_mode(display))
			if (display->driver->update)
				display->driver->update(display, 0, 0,
						display->panel.timings.x_res,
						display->panel.timings.y_res);
	}
	return 0;

probe_err2:
	v4l2_device_unregister(&vid_dev->v4l2_dev);
probe_err1:
	for (i = 1; i < vid_dev->num_overlays; i++) {
		def_display = NULL;
		ovl = omap_dss_get_overlay(i);
		if (ovl->manager && ovl->manager->device)
			def_display = ovl->manager->device;

		if (def_display && def_display->driver)
			omapdss_display_disable(def_display);
	}
probe_err0:
	kfree(vid_dev);
	return ret;
}

static struct platform_driver omap_vout_driver = {
	.driver = {
		.name = VOUT_NAME,
	},
	.probe = omap_vout_probe,
	.remove = omap_vout_remove,
};

static int __init omap_vout_init(void)
{
	if (platform_driver_register(&omap_vout_driver) != 0) {
		printk(KERN_ERR VOUT_NAME ":Could not register Video driver\n");
		return -EINVAL;
	}
	return 0;
}

static void omap_vout_cleanup(void)
{
	platform_driver_unregister(&omap_vout_driver);
}

late_initcall(omap_vout_init);
module_exit(omap_vout_cleanup);
