library ieee;
use ieee.std_logic_1164.all;

entity gen_info is
    port (
        clk, rst : in std_logic;
        
        info : out std_logic_vector(13 downto 0);
    );
end entity;