INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/clkgen/clkgen.srcs/sources_1/new/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
