# **Advanced Physical Design using OpenLANE/Sky130**


![image](https://user-images.githubusercontent.com/67407412/182882940-4071bf43-69a1-4af0-920c-56e7d934d442.png)

## Table of Content

### Day1 – Inception of open-source EDA, OpenLANE and Sky130 PDK

• How to talk to computers

•	SoC design and OpenLANE

• Starting RISC-V SoC Reference design

•	Get familiar to open-source EDA tools

### Day 2 - Understand importance of good floorplan vs bad floorplan and introduction to library cells

• Chip Floor planning considerations

• Library Binding and Placement

• Cell design and characterization flows

• General timing characterization parameters

### Day 3 - Design and characterize one library cell using Magic Layout tool and ngspice

• Labs for CMOS inverter ngspice simulations

• Inception of Layout – CMOS fabrication process

• Sky130 Tech File Labs

### Day 4 - Pre-layout timing analysis and importance of good clock tree

• Timing modelling using delay tables

• Timing analysis with ideal clocks using openSTA

• Clock tree synthesis TritonCTS and signal integrity

• Timing analysis with real clocks using openSTA

### Day 5 - Final steps for RTL2GDS

• Routing and design rule check (DRC)

• PNR interactive flow tutorial

## Introduction

![image](https://user-images.githubusercontent.com/67407412/182885908-1a2c200d-e2a0-4216-a39e-f269a552dcc7.png)
