// Seed: 371072865
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_10;
  wire id_11 = id_4;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    output tri1 id_4,
    output supply0 id_5,
    input wire id_6,
    output tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    output tri id_12,
    input tri1 id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri1 id_16,
    output tri0 id_17,
    input tri1 id_18,
    input tri1 id_19,
    input tri0 id_20,
    input wor id_21,
    input supply0 id_22,
    input wire id_23,
    input wor id_24,
    output supply0 id_25,
    output supply1 id_26,
    input tri id_27,
    output supply1 id_28,
    input wor id_29,
    output tri id_30,
    output uwire id_31,
    output tri0 id_32,
    output wand id_33,
    input tri0 id_34,
    input wand id_35,
    input wire id_36,
    input wor id_37,
    output tri0 id_38
);
  wire id_40;
  module_0(
      id_40, id_40, id_40, id_40, id_40, id_40, id_40, id_40, id_40
  );
endmodule
