$date
	Sat Oct 22 23:24:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#256778
b10011 &
b10011 %
1$
b10011 !
1"
#256779
0"
#256782
b111010 &
b111010 %
#256786
b11101 &
b11101 %
#256790
b1011000 &
b1011000 %
#256794
b101100 &
b101100 %
#256798
b10110 &
b10110 %
#256802
b1011 &
b1011 %
#256806
b100010 &
b100010 %
#256810
b10001 &
b10001 %
#256814
b110100 &
b110100 %
#256818
b11010 &
b11010 %
#256822
b1101 &
b1101 %
#256826
b101000 &
b101000 %
#256830
b10100 &
b10100 %
#256834
b1010 &
b1010 %
#256838
b101 &
b101 %
#256842
b10000 &
b10000 %
#256846
b1000 &
b1000 %
#256850
b100 &
b100 %
#256854
b10 &
b10 %
#256858
b1 &
b1 %
1#
#256862
b0 &
0#
b0 %
0$
#1223216
b1000 !
1"
#1223218
b1000 &
b1000 %
1$
#1223219
0"
#1223222
b100 &
b100 %
#1223226
b10 &
b10 %
#1223230
b1 &
1#
b1 %
#1223234
b0 &
b0 %
0#
0$
#2236929
b1 !
1"
#2236930
b1 &
b1 %
1$
#2236931
0"
#2236934
1#
#2236938
b0 &
b0 %
0#
0$
#4500012
