{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1430707254405 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_EP2C EP1C6T144C8 " "Selected device EP1C6T144C8 for design \"FPGA_EP2C\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1430707254419 ""}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll_2:inst10\|altpll:altpll_component\|pll " "Implementing parameter values for PLL \"pll_2:inst10\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_2:inst10\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_2:inst10\|altpll:altpll_component\|_clk0 port" {  } {  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430707254495 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_2:inst10\|altpll:altpll_component\|_clk1 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_2:inst10\|altpll:altpll_component\|_clk1 port" {  } {  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430707254495 ""}  } { { "altpll.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll_2.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/pll_2.vhd" 145 0 0 } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 720 400 664 888 "inst10" "" } } } }  } 0 15081 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "Fitter" 0 -1 1430707254495 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll_2:inst10\|altpll:altpll_component\|pll " "Output port clk0 of PLL \"pll_2:inst10\|altpll:altpll_component\|pll\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll_2.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/pll_2.vhd" 145 0 0 } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 720 400 664 888 "inst10" "" } } } }  } 0 15579 "Output port %1!s! of PLL \"%2!s!\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1430707254639 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1430707254649 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Device EP1C3T144A8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430707254849 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144C8 " "Device EP1C3T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430707254849 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1430707254849 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Pin ~nCSO~ is reserved at location 12" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 1060 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430707254863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Pin ~ASDO~ is reserved at location 25" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 1061 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430707254863 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1430707254863 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1430707255119 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_86f1 " "Entity dcfifo_86f1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_te9:dffpipe9\|dffe10a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_te9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430707255129 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1430707255129 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1430707255129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1430707255139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430707255139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430707255149 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1430707255163 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430707255183 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430707255183 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1430707255349 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "Fitter" 0 -1 1430707255360 ""}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "clk " "Promoted signal \"clk\" to use global clock" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } { 0 "clk" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 376 -248 -72 392 "clk" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { clk } } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 186366 "Promoted signal \"%1!s!\" to use global clock" 0 0 "Quartus II" 0 -1 1430707255364 ""} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "pll_2:inst10\|altpll:altpll_component\|_clk1 " "Promoted signal \"pll_2:inst10\|altpll:altpll_component\|_clk1\" to use global clock (user assigned)" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll_2:inst10\|altpll:altpll_component\|_clk1" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 720 400 664 888 "inst10" "" } } } } { "altpll.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_2:inst10|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 186369 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "Quartus II" 0 -1 1430707255364 ""} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "pll_2:inst10\|altpll:altpll_component\|_clk0 " "Promoted signal \"pll_2:inst10\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll_2:inst10\|altpll:altpll_component\|_clk0" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 720 400 664 888 "inst10" "" } } } } { "altpll.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_2:inst10|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 186369 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "Quartus II" 0 -1 1430707255364 ""}  } {  } 0 186365 "Promoted PLL clock signals" 0 0 "Fitter" 0 -1 1430707255364 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Completed PLL Placement Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1430707255364 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "NOE Global clock " "Automatically promoted some destinations of signal \"NOE\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF_SEND_DATA:inst11\|DATA_OUT\[0\]_89 " "Destination \"BUFF_SEND_DATA:inst11\|DATA_OUT\[0\]_89\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF_SEND_DATA:inst11\|DATA_OUT\[7\]\$latch " "Destination \"BUFF_SEND_DATA:inst11\|DATA_OUT\[7\]\$latch\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF_SEND_DATA:inst11\|DATA_OUT\[6\]\$latch " "Destination \"BUFF_SEND_DATA:inst11\|DATA_OUT\[6\]\$latch\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF_SEND_DATA:inst11\|DATA_OUT\[5\]\$latch " "Destination \"BUFF_SEND_DATA:inst11\|DATA_OUT\[5\]\$latch\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF_SEND_DATA:inst11\|DATA_OUT\[4\]\$latch " "Destination \"BUFF_SEND_DATA:inst11\|DATA_OUT\[4\]\$latch\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF_SEND_DATA:inst11\|DATA_OUT\[3\]\$latch " "Destination \"BUFF_SEND_DATA:inst11\|DATA_OUT\[3\]\$latch\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF_SEND_DATA:inst11\|DATA_OUT\[2\]\$latch " "Destination \"BUFF_SEND_DATA:inst11\|DATA_OUT\[2\]\$latch\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF_SEND_DATA:inst11\|DATA_OUT\[1\]\$latch " "Destination \"BUFF_SEND_DATA:inst11\|DATA_OUT\[1\]\$latch\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF_SEND_DATA:inst11\|DATA_OUT\[0\]\$latch " "Destination \"BUFF_SEND_DATA:inst11\|DATA_OUT\[0\]\$latch\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""}  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 272 40 216 288 "NOE" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1430707255384 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "NOE " "Pin \"NOE\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { NOE } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NOE" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 272 40 216 288 "NOE" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1430707255384 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "NWE Global clock " "Automatically promoted signal \"NWE\" to use Global clock" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 288 40 216 304 "NWE" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1430707255384 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "NWE " "Pin \"NWE\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { NWE } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NWE" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 288 40 216 304 "NWE" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1430707255384 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "NADV Global clock " "Automatically promoted signal \"NADV\" to use Global clock" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 152 80 256 168 "NADV" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1430707255384 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "NADV " "Pin \"NADV\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { NADV } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 152 80 256 168 "NADV" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1430707255384 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "SELECT_ADDR:inst7\|Equal3~0 Global clock " "Automatically promoted some destinations of signal \"SELECT_ADDR:inst7\|Equal3~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_86f1:auto_generated\|a_fefifo_uhc:read_state\|b_non_empty " "Destination \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_86f1:auto_generated\|a_fefifo_uhc:read_state\|b_non_empty\" may be non-global or may not use global clock" {  } { { "db/a_fefifo_uhc.tdf" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/db/a_fefifo_uhc.tdf" 32 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_86f1:auto_generated\|a_fefifo_uhc:read_state\|b_one " "Destination \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_86f1:auto_generated\|a_fefifo_uhc:read_state\|b_one\" may be non-global or may not use global clock" {  } { { "db/a_fefifo_uhc.tdf" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/db/a_fefifo_uhc.tdf" 33 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_86f1:auto_generated\|a_fefifo_uhc:read_state\|llreq~0 " "Destination \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_86f1:auto_generated\|a_fefifo_uhc:read_state\|llreq~0\" may be non-global or may not use global clock" {  } { { "db/a_fefifo_uhc.tdf" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/db/a_fefifo_uhc.tdf" 34 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_86f1:auto_generated\|a_graycounter_826:rdptr_g\|_~1 " "Destination \"FIFO_ADIN:inst8\|dcfifo:dcfifo_component\|dcfifo_86f1:auto_generated\|a_graycounter_826:rdptr_g\|_~1\" may be non-global or may not use global clock" {  } { { "db/dcfifo_86f1.tdf" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/db/dcfifo_86f1.tdf" 60 2 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF_SEND_DATA:inst11\|DATA_OUT\[0\]_89 " "Destination \"BUFF_SEND_DATA:inst11\|DATA_OUT\[0\]_89\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 61 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "panduan_FIFOADIN " "Destination \"panduan_FIFOADIN\" may be non-global or may not use global clock" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA_EP2C.bdf" { { 568 -64 132 584 "panduan_FIFOADIN" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1430707255384 ""}  } { { "FPGA2MCU.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/FPGA2MCU.v" 39 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1430707255384 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1430707255394 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1430707255394 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430707255428 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430707255428 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1430707255450 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1430707255450 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "Fitter" 0 -1 1430707255480 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1430707255480 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1430707255558 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430707255558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1430707255992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430707256514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1430707256528 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1430707258131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430707258131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1430707258213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X12_Y0 X23_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10" {  } { { "loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10"} 12 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1430707258915 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1430707258915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430707259853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1430707259853 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1430707259853 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1430707259887 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1430707259897 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430707259897 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430707260459 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1430707260565 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430707260579 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1430707260589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/output_files/FPGA_EP2C.fit.smsg " "Generated suppressed messages file D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/MCU2DDS+DAC(EP1C6T144c8/output_files/FPGA_EP2C.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1430707260896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430707261120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 10:41:01 2015 " "Processing ended: Mon May 04 10:41:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430707261120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430707261120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430707261120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1430707261120 ""}
