
EXP_V120.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fa54  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a08  0800fc58  0800fc58  00010c58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011660  08011660  00017328  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011660  08011660  00012660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011668  08011668  00017328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011668  08011668  00012668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801166c  0801166c  0001266c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00004328  20000000  08011670  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001748  20004328  08015998  00017328  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005a70  08015998  00017a70  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00017328  2**0
                  CONTENTS, READONLY
 12 .debug_info   000208e0  00000000  00000000  00017356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006073  00000000  00000000  00037c36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002258  00000000  00000000  0003dcb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000019e5  00000000  00000000  0003ff08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000333f7  00000000  00000000  000418ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a0aa  00000000  00000000  00074ce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00122d8b  00000000  00000000  0009ed8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c1b19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a09c  00000000  00000000  001c1b5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  001cbbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20004328 	.word	0x20004328
 800021c:	00000000 	.word	0x00000000
 8000220:	0800fc3c 	.word	0x0800fc3c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000432c 	.word	0x2000432c
 800023c:	0800fc3c 	.word	0x0800fc3c

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr
	...

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <strlen>:
 8000300:	4603      	mov	r3, r0
 8000302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000306:	2a00      	cmp	r2, #0
 8000308:	d1fb      	bne.n	8000302 <strlen+0x2>
 800030a:	1a18      	subs	r0, r3, r0
 800030c:	3801      	subs	r0, #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295
 800032e:	f000 b9bb 	b.w	80006a8 <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f835 	bl	80003b0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f828 	bl	80003b0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f817 	bl	80003b0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f809 	bl	80003b0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006b0:	4b04      	ldr	r3, [pc, #16]	@ (80006c4 <__NVIC_GetPriorityGrouping+0x18>)
 80006b2:	68db      	ldr	r3, [r3, #12]
 80006b4:	0a1b      	lsrs	r3, r3, #8
 80006b6:	f003 0307 	and.w	r3, r3, #7
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	e000ed00 	.word	0xe000ed00

080006c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	db0b      	blt.n	80006f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	f003 021f 	and.w	r2, r3, #31
 80006e0:	4907      	ldr	r1, [pc, #28]	@ (8000700 <__NVIC_EnableIRQ+0x38>)
 80006e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e6:	095b      	lsrs	r3, r3, #5
 80006e8:	2001      	movs	r0, #1
 80006ea:	fa00 f202 	lsl.w	r2, r0, r2
 80006ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006f2:	bf00      	nop
 80006f4:	370c      	adds	r7, #12
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	e000e100 	.word	0xe000e100

08000704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	4603      	mov	r3, r0
 800070c:	6039      	str	r1, [r7, #0]
 800070e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000714:	2b00      	cmp	r3, #0
 8000716:	db0a      	blt.n	800072e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	b2da      	uxtb	r2, r3
 800071c:	490c      	ldr	r1, [pc, #48]	@ (8000750 <__NVIC_SetPriority+0x4c>)
 800071e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000722:	0112      	lsls	r2, r2, #4
 8000724:	b2d2      	uxtb	r2, r2
 8000726:	440b      	add	r3, r1
 8000728:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800072c:	e00a      	b.n	8000744 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	b2da      	uxtb	r2, r3
 8000732:	4908      	ldr	r1, [pc, #32]	@ (8000754 <__NVIC_SetPriority+0x50>)
 8000734:	79fb      	ldrb	r3, [r7, #7]
 8000736:	f003 030f 	and.w	r3, r3, #15
 800073a:	3b04      	subs	r3, #4
 800073c:	0112      	lsls	r2, r2, #4
 800073e:	b2d2      	uxtb	r2, r2
 8000740:	440b      	add	r3, r1
 8000742:	761a      	strb	r2, [r3, #24]
}
 8000744:	bf00      	nop
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr
 8000750:	e000e100 	.word	0xe000e100
 8000754:	e000ed00 	.word	0xe000ed00

08000758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000758:	b480      	push	{r7}
 800075a:	b089      	sub	sp, #36	@ 0x24
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	60b9      	str	r1, [r7, #8]
 8000762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	f003 0307 	and.w	r3, r3, #7
 800076a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800076c:	69fb      	ldr	r3, [r7, #28]
 800076e:	f1c3 0307 	rsb	r3, r3, #7
 8000772:	2b04      	cmp	r3, #4
 8000774:	bf28      	it	cs
 8000776:	2304      	movcs	r3, #4
 8000778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800077a:	69fb      	ldr	r3, [r7, #28]
 800077c:	3304      	adds	r3, #4
 800077e:	2b06      	cmp	r3, #6
 8000780:	d902      	bls.n	8000788 <NVIC_EncodePriority+0x30>
 8000782:	69fb      	ldr	r3, [r7, #28]
 8000784:	3b03      	subs	r3, #3
 8000786:	e000      	b.n	800078a <NVIC_EncodePriority+0x32>
 8000788:	2300      	movs	r3, #0
 800078a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800078c:	f04f 32ff 	mov.w	r2, #4294967295
 8000790:	69bb      	ldr	r3, [r7, #24]
 8000792:	fa02 f303 	lsl.w	r3, r2, r3
 8000796:	43da      	mvns	r2, r3
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	401a      	ands	r2, r3
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007a0:	f04f 31ff 	mov.w	r1, #4294967295
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	fa01 f303 	lsl.w	r3, r1, r3
 80007aa:	43d9      	mvns	r1, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b0:	4313      	orrs	r3, r2
         );
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3724      	adds	r7, #36	@ 0x24
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
	...

080007c0 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b085      	sub	sp, #20
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	60f8      	str	r0, [r7, #12]
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 80007cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000804 <LL_DMA_SetDataTransferDirection+0x44>)
 80007ce:	68bb      	ldr	r3, [r7, #8]
 80007d0:	4413      	add	r3, r2
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	461a      	mov	r2, r3
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	4413      	add	r3, r2
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80007e0:	4908      	ldr	r1, [pc, #32]	@ (8000804 <LL_DMA_SetDataTransferDirection+0x44>)
 80007e2:	68bb      	ldr	r3, [r7, #8]
 80007e4:	440b      	add	r3, r1
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	4619      	mov	r1, r3
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	440b      	add	r3, r1
 80007ee:	4619      	mov	r1, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	4313      	orrs	r3, r2
 80007f4:	600b      	str	r3, [r1, #0]
}
 80007f6:	bf00      	nop
 80007f8:	3714      	adds	r7, #20
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	08010f18 	.word	0x08010f18

08000808 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8000814:	4a0d      	ldr	r2, [pc, #52]	@ (800084c <LL_DMA_SetMode+0x44>)
 8000816:	68bb      	ldr	r3, [r7, #8]
 8000818:	4413      	add	r3, r2
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	461a      	mov	r2, r3
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	4413      	add	r3, r2
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 8000828:	4908      	ldr	r1, [pc, #32]	@ (800084c <LL_DMA_SetMode+0x44>)
 800082a:	68bb      	ldr	r3, [r7, #8]
 800082c:	440b      	add	r3, r1
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	4619      	mov	r1, r3
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	440b      	add	r3, r1
 8000836:	4619      	mov	r1, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	4313      	orrs	r3, r2
 800083c:	600b      	str	r3, [r1, #0]
}
 800083e:	bf00      	nop
 8000840:	3714      	adds	r7, #20
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	08010f18 	.word	0x08010f18

08000850 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8000850:	b480      	push	{r7}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	60f8      	str	r0, [r7, #12]
 8000858:	60b9      	str	r1, [r7, #8]
 800085a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 800085c:	4a0d      	ldr	r2, [pc, #52]	@ (8000894 <LL_DMA_SetPeriphIncMode+0x44>)
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	4413      	add	r3, r2
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	461a      	mov	r2, r3
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	4413      	add	r3, r2
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8000870:	4908      	ldr	r1, [pc, #32]	@ (8000894 <LL_DMA_SetPeriphIncMode+0x44>)
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	440b      	add	r3, r1
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	4619      	mov	r1, r3
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	440b      	add	r3, r1
 800087e:	4619      	mov	r1, r3
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	4313      	orrs	r3, r2
 8000884:	600b      	str	r3, [r1, #0]
}
 8000886:	bf00      	nop
 8000888:	3714      	adds	r7, #20
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	08010f18 	.word	0x08010f18

08000898 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8000898:	b480      	push	{r7}
 800089a:	b085      	sub	sp, #20
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 80008a4:	4a0d      	ldr	r2, [pc, #52]	@ (80008dc <LL_DMA_SetMemoryIncMode+0x44>)
 80008a6:	68bb      	ldr	r3, [r7, #8]
 80008a8:	4413      	add	r3, r2
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	461a      	mov	r2, r3
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	4413      	add	r3, r2
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80008b8:	4908      	ldr	r1, [pc, #32]	@ (80008dc <LL_DMA_SetMemoryIncMode+0x44>)
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	440b      	add	r3, r1
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	4619      	mov	r1, r3
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	440b      	add	r3, r1
 80008c6:	4619      	mov	r1, r3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	4313      	orrs	r3, r2
 80008cc:	600b      	str	r3, [r1, #0]
}
 80008ce:	bf00      	nop
 80008d0:	3714      	adds	r7, #20
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	08010f18 	.word	0x08010f18

080008e0 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b085      	sub	sp, #20
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	60f8      	str	r0, [r7, #12]
 80008e8:	60b9      	str	r1, [r7, #8]
 80008ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 80008ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000924 <LL_DMA_SetPeriphSize+0x44>)
 80008ee:	68bb      	ldr	r3, [r7, #8]
 80008f0:	4413      	add	r3, r2
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	461a      	mov	r2, r3
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	4413      	add	r3, r2
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8000900:	4908      	ldr	r1, [pc, #32]	@ (8000924 <LL_DMA_SetPeriphSize+0x44>)
 8000902:	68bb      	ldr	r3, [r7, #8]
 8000904:	440b      	add	r3, r1
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	4619      	mov	r1, r3
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	440b      	add	r3, r1
 800090e:	4619      	mov	r1, r3
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	4313      	orrs	r3, r2
 8000914:	600b      	str	r3, [r1, #0]
}
 8000916:	bf00      	nop
 8000918:	3714      	adds	r7, #20
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	08010f18 	.word	0x08010f18

08000928 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8000928:	b480      	push	{r7}
 800092a:	b085      	sub	sp, #20
 800092c:	af00      	add	r7, sp, #0
 800092e:	60f8      	str	r0, [r7, #12]
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8000934:	4a0d      	ldr	r2, [pc, #52]	@ (800096c <LL_DMA_SetMemorySize+0x44>)
 8000936:	68bb      	ldr	r3, [r7, #8]
 8000938:	4413      	add	r3, r2
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	461a      	mov	r2, r3
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	4413      	add	r3, r2
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 8000948:	4908      	ldr	r1, [pc, #32]	@ (800096c <LL_DMA_SetMemorySize+0x44>)
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	440b      	add	r3, r1
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	4619      	mov	r1, r3
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	440b      	add	r3, r1
 8000956:	4619      	mov	r1, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4313      	orrs	r3, r2
 800095c:	600b      	str	r3, [r1, #0]
}
 800095e:	bf00      	nop
 8000960:	3714      	adds	r7, #20
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	08010f18 	.word	0x08010f18

08000970 <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 8000970:	b480      	push	{r7}
 8000972:	b085      	sub	sp, #20
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 800097c:	4a0d      	ldr	r2, [pc, #52]	@ (80009b4 <LL_DMA_SetStreamPriorityLevel+0x44>)
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	4413      	add	r3, r2
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	461a      	mov	r2, r3
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	4413      	add	r3, r2
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000990:	4908      	ldr	r1, [pc, #32]	@ (80009b4 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8000992:	68bb      	ldr	r3, [r7, #8]
 8000994:	440b      	add	r3, r1
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	4619      	mov	r1, r3
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	440b      	add	r3, r1
 800099e:	4619      	mov	r1, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4313      	orrs	r3, r2
 80009a4:	600b      	str	r3, [r1, #0]
}
 80009a6:	bf00      	nop
 80009a8:	3714      	adds	r7, #20
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	08010f18 	.word	0x08010f18

080009b8 <LL_DMA_SetChannelSelection>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b085      	sub	sp, #20
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 80009c4:	4a0d      	ldr	r2, [pc, #52]	@ (80009fc <LL_DMA_SetChannelSelection+0x44>)
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	4413      	add	r3, r2
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	461a      	mov	r2, r3
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	4413      	add	r3, r2
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f023 52f0 	bic.w	r2, r3, #503316480	@ 0x1e000000
 80009d8:	4908      	ldr	r1, [pc, #32]	@ (80009fc <LL_DMA_SetChannelSelection+0x44>)
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	440b      	add	r3, r1
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	4619      	mov	r1, r3
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	440b      	add	r3, r1
 80009e6:	4619      	mov	r1, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4313      	orrs	r3, r2
 80009ec:	600b      	str	r3, [r1, #0]
}
 80009ee:	bf00      	nop
 80009f0:	3714      	adds	r7, #20
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	08010f18 	.word	0x08010f18

08000a00 <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8000a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8000a3c <LL_DMA_DisableFifoMode+0x3c>)
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	4413      	add	r3, r2
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	461a      	mov	r2, r3
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4413      	add	r3, r2
 8000a18:	695b      	ldr	r3, [r3, #20]
 8000a1a:	4908      	ldr	r1, [pc, #32]	@ (8000a3c <LL_DMA_DisableFifoMode+0x3c>)
 8000a1c:	683a      	ldr	r2, [r7, #0]
 8000a1e:	440a      	add	r2, r1
 8000a20:	7812      	ldrb	r2, [r2, #0]
 8000a22:	4611      	mov	r1, r2
 8000a24:	687a      	ldr	r2, [r7, #4]
 8000a26:	440a      	add	r2, r1
 8000a28:	f023 0304 	bic.w	r3, r3, #4
 8000a2c:	6153      	str	r3, [r2, #20]
}
 8000a2e:	bf00      	nop
 8000a30:	370c      	adds	r7, #12
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	08010f18 	.word	0x08010f18

08000a40 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f043 0201 	orr.w	r2, r3, #1
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	601a      	str	r2, [r3, #0]
}
 8000a54:	bf00      	nop
 8000a56:	370c      	adds	r7, #12
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr

08000a60 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	601a      	str	r2, [r3, #0]
}
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	601a      	str	r2, [r3, #0]
}
 8000a94:	bf00      	nop
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr

08000aa0 <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b085      	sub	sp, #20
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	60f8      	str	r0, [r7, #12]
 8000aa8:	60b9      	str	r1, [r7, #8]
 8000aaa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	68da      	ldr	r2, [r3, #12]
 8000ab0:	4b06      	ldr	r3, [pc, #24]	@ (8000acc <LL_I2C_SetOwnAddress2+0x2c>)
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	68b9      	ldr	r1, [r7, #8]
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	430a      	orrs	r2, r1
 8000aba:	431a      	orrs	r2, r3
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	60da      	str	r2, [r3, #12]
}
 8000ac0:	bf00      	nop
 8000ac2:	3714      	adds	r7, #20
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr
 8000acc:	fffff801 	.word	0xfffff801

08000ad0 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	60da      	str	r2, [r3, #12]
}
 8000ae4:	bf00      	nop
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	605a      	str	r2, [r3, #4]
}
 8000b04:	bf00      	nop
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000b14:	4b05      	ldr	r3, [pc, #20]	@ (8000b2c <LL_RCC_HSE_Enable+0x1c>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a04      	ldr	r2, [pc, #16]	@ (8000b2c <LL_RCC_HSE_Enable+0x1c>)
 8000b1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b1e:	6013      	str	r3, [r2, #0]
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	40023800 	.word	0x40023800

08000b30 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000b34:	4b07      	ldr	r3, [pc, #28]	@ (8000b54 <LL_RCC_HSE_IsReady+0x24>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000b40:	bf0c      	ite	eq
 8000b42:	2301      	moveq	r3, #1
 8000b44:	2300      	movne	r3, #0
 8000b46:	b2db      	uxtb	r3, r3
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	40023800 	.word	0x40023800

08000b58 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000b60:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <LL_RCC_SetSysClkSource+0x24>)
 8000b62:	689b      	ldr	r3, [r3, #8]
 8000b64:	f023 0203 	bic.w	r2, r3, #3
 8000b68:	4904      	ldr	r1, [pc, #16]	@ (8000b7c <LL_RCC_SetSysClkSource+0x24>)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	608b      	str	r3, [r1, #8]
}
 8000b70:	bf00      	nop
 8000b72:	370c      	adds	r7, #12
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	40023800 	.word	0x40023800

08000b80 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000b84:	4b04      	ldr	r3, [pc, #16]	@ (8000b98 <LL_RCC_GetSysClkSource+0x18>)
 8000b86:	689b      	ldr	r3, [r3, #8]
 8000b88:	f003 030c 	and.w	r3, r3, #12
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	40023800 	.word	0x40023800

08000b9c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000ba4:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <LL_RCC_SetAHBPrescaler+0x24>)
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000bac:	4904      	ldr	r1, [pc, #16]	@ (8000bc0 <LL_RCC_SetAHBPrescaler+0x24>)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	608b      	str	r3, [r1, #8]
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr
 8000bc0:	40023800 	.word	0x40023800

08000bc4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000bcc:	4b06      	ldr	r3, [pc, #24]	@ (8000be8 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000bce:	689b      	ldr	r3, [r3, #8]
 8000bd0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8000bd4:	4904      	ldr	r1, [pc, #16]	@ (8000be8 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	608b      	str	r3, [r1, #8]
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	40023800 	.word	0x40023800

08000bec <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000bf4:	4b06      	ldr	r3, [pc, #24]	@ (8000c10 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000bf6:	689b      	ldr	r3, [r3, #8]
 8000bf8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8000bfc:	4904      	ldr	r1, [pc, #16]	@ (8000c10 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	608b      	str	r3, [r1, #8]
}
 8000c04:	bf00      	nop
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	40023800 	.word	0x40023800

08000c14 <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR2, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8000c1c:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <LL_RCC_SetUSARTClockSource+0x30>)
 8000c1e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	0c1b      	lsrs	r3, r3, #16
 8000c26:	43db      	mvns	r3, r3
 8000c28:	401a      	ands	r2, r3
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	4905      	ldr	r1, [pc, #20]	@ (8000c44 <LL_RCC_SetUSARTClockSource+0x30>)
 8000c30:	4313      	orrs	r3, r2
 8000c32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000c36:	bf00      	nop
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	40023800 	.word	0x40023800

08000c48 <LL_RCC_SetUARTClockSource>:
  *         @arg @ref LL_RCC_UART8_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_UART8_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR2, (UARTxSource >> 16U), (UARTxSource & 0x0000FFFFU));
 8000c50:	4b09      	ldr	r3, [pc, #36]	@ (8000c78 <LL_RCC_SetUARTClockSource+0x30>)
 8000c52:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	0c1b      	lsrs	r3, r3, #16
 8000c5a:	43db      	mvns	r3, r3
 8000c5c:	401a      	ands	r2, r3
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	b29b      	uxth	r3, r3
 8000c62:	4905      	ldr	r1, [pc, #20]	@ (8000c78 <LL_RCC_SetUARTClockSource+0x30>)
 8000c64:	4313      	orrs	r3, r2
 8000c66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	40023800 	.word	0x40023800

08000c7c <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR2, (I2CxSource & 0xFFFF0000U),  (I2CxSource << 16U));
 8000c84:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <LL_RCC_SetI2CClockSource+0x30>)
 8000c86:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000c8a:	6879      	ldr	r1, [r7, #4]
 8000c8c:	4b08      	ldr	r3, [pc, #32]	@ (8000cb0 <LL_RCC_SetI2CClockSource+0x34>)
 8000c8e:	400b      	ands	r3, r1
 8000c90:	43db      	mvns	r3, r3
 8000c92:	401a      	ands	r2, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	041b      	lsls	r3, r3, #16
 8000c98:	4904      	ldr	r1, [pc, #16]	@ (8000cac <LL_RCC_SetI2CClockSource+0x30>)
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	40023800 	.word	0x40023800
 8000cb0:	ffff0000 	.word	0xffff0000

08000cb4 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_TIMPRE, Prescaler);
 8000cbc:	4b07      	ldr	r3, [pc, #28]	@ (8000cdc <LL_RCC_SetTIMPrescaler+0x28>)
 8000cbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cc2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000cc6:	4905      	ldr	r1, [pc, #20]	@ (8000cdc <LL_RCC_SetTIMPrescaler+0x28>)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr
 8000cdc:	40023800 	.word	0x40023800

08000ce0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000ce4:	4b05      	ldr	r3, [pc, #20]	@ (8000cfc <LL_RCC_PLL_Enable+0x1c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a04      	ldr	r2, [pc, #16]	@ (8000cfc <LL_RCC_PLL_Enable+0x1c>)
 8000cea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000cee:	6013      	str	r3, [r2, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	40023800 	.word	0x40023800

08000d00 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000d04:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <LL_RCC_PLL_IsReady+0x24>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d0c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000d10:	bf0c      	ite	eq
 8000d12:	2301      	moveq	r3, #1
 8000d14:	2300      	movne	r3, #0
 8000d16:	b2db      	uxtb	r3, r3
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	40023800 	.word	0x40023800

08000d28 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b085      	sub	sp, #20
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	607a      	str	r2, [r7, #4]
 8000d34:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP,
 8000d36:	4b0a      	ldr	r3, [pc, #40]	@ (8000d60 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000d38:	685a      	ldr	r2, [r3, #4]
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	68f9      	ldr	r1, [r7, #12]
 8000d40:	68ba      	ldr	r2, [r7, #8]
 8000d42:	4311      	orrs	r1, r2
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	0192      	lsls	r2, r2, #6
 8000d48:	4311      	orrs	r1, r2
 8000d4a:	683a      	ldr	r2, [r7, #0]
 8000d4c:	430a      	orrs	r2, r1
 8000d4e:	4904      	ldr	r1, [pc, #16]	@ (8000d60 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000d50:	4313      	orrs	r3, r2
 8000d52:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLP);
}
 8000d54:	bf00      	nop
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr
 8000d60:	40023800 	.word	0x40023800
 8000d64:	ffbc8000 	.word	0xffbc8000

08000d68 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000d70:	4b08      	ldr	r3, [pc, #32]	@ (8000d94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000d74:	4907      	ldr	r1, [pc, #28]	@ (8000d94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000d7c:	4b05      	ldr	r3, [pc, #20]	@ (8000d94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4013      	ands	r3, r2
 8000d84:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d86:	68fb      	ldr	r3, [r7, #12]
}
 8000d88:	bf00      	nop
 8000d8a:	3714      	adds	r7, #20
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr
 8000d94:	40023800 	.word	0x40023800

08000d98 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000da0:	4b08      	ldr	r3, [pc, #32]	@ (8000dc4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000da2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000da4:	4907      	ldr	r1, [pc, #28]	@ (8000dc4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000dac:	4b05      	ldr	r3, [pc, #20]	@ (8000dc4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000dae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4013      	ands	r3, r2
 8000db4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000db6:	68fb      	ldr	r3, [r7, #12]
}
 8000db8:	bf00      	nop
 8000dba:	3714      	adds	r7, #20
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	40023800 	.word	0x40023800

08000dc8 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000dd0:	4b08      	ldr	r3, [pc, #32]	@ (8000df4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000dd2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000dd4:	4907      	ldr	r1, [pc, #28]	@ (8000df4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000ddc:	4b05      	ldr	r3, [pc, #20]	@ (8000df4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000dde:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4013      	ands	r3, r2
 8000de4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000de6:	68fb      	ldr	r3, [r7, #12]
}
 8000de8:	bf00      	nop
 8000dea:	3714      	adds	r7, #20
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	40023800 	.word	0x40023800

08000df8 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000e02:	4a13      	ldr	r2, [pc, #76]	@ (8000e50 <LL_SYSCFG_SetEXTISource+0x58>)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	3302      	adds	r3, #2
 8000e0a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	0c1b      	lsrs	r3, r3, #16
 8000e12:	43db      	mvns	r3, r3
 8000e14:	ea02 0103 	and.w	r1, r2, r3
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	0c1b      	lsrs	r3, r3, #16
 8000e1c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	fa93 f3a3 	rbit	r3, r3
 8000e24:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	fab3 f383 	clz	r3, r3
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	461a      	mov	r2, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	fa03 f202 	lsl.w	r2, r3, r2
 8000e36:	4806      	ldr	r0, [pc, #24]	@ (8000e50 <LL_SYSCFG_SetEXTISource+0x58>)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	430a      	orrs	r2, r1
 8000e3e:	3302      	adds	r3, #2
 8000e40:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000e44:	bf00      	nop
 8000e46:	3714      	adds	r7, #20
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	40013800 	.word	0x40013800

08000e54 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000e5c:	4b06      	ldr	r3, [pc, #24]	@ (8000e78 <LL_FLASH_SetLatency+0x24>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f023 020f 	bic.w	r2, r3, #15
 8000e64:	4904      	ldr	r1, [pc, #16]	@ (8000e78 <LL_FLASH_SetLatency+0x24>)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	600b      	str	r3, [r1, #0]
}
 8000e6c:	bf00      	nop
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	40023c00 	.word	0x40023c00

08000e7c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000e80:	4b04      	ldr	r3, [pc, #16]	@ (8000e94 <LL_FLASH_GetLatency+0x18>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f003 030f 	and.w	r3, r3, #15
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	40023c00 	.word	0x40023c00

08000e98 <LL_PWR_EnableOverDriveMode>:
  * @brief  Enable Over drive Mode
  * @rmtoll CR1    ODEN       LL_PWR_EnableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_ODEN);
 8000e9c:	4b05      	ldr	r3, [pc, #20]	@ (8000eb4 <LL_PWR_EnableOverDriveMode+0x1c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a04      	ldr	r2, [pc, #16]	@ (8000eb4 <LL_PWR_EnableOverDriveMode+0x1c>)
 8000ea2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ea6:	6013      	str	r3, [r2, #0]
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	40007000 	.word	0x40007000

08000eb8 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000ec8:	4904      	ldr	r1, [pc, #16]	@ (8000edc <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	600b      	str	r3, [r1, #0]
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	40007000 	.word	0x40007000

08000ee0 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR1   VOSRDY       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR1, PWR_CSR1_VOSRDY) == (PWR_CSR1_VOSRDY));
 8000ee4:	4b07      	ldr	r3, [pc, #28]	@ (8000f04 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000ef0:	bf0c      	ite	eq
 8000ef2:	2301      	moveq	r3, #1
 8000ef4:	2300      	movne	r3, #0
 8000ef6:	b2db      	uxtb	r3, r3
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	40007000 	.word	0x40007000

08000f08 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	601a      	str	r2, [r3, #0]
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f023 0210 	bic.w	r2, r3, #16
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	431a      	orrs	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	605a      	str	r2, [r3, #4]
}
 8000f42:	bf00      	nop
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <LL_SPI_EnableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_EnableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	b083      	sub	sp, #12
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	f043 0208 	orr.w	r2, r3, #8
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	605a      	str	r2, [r3, #4]
}
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b083      	sub	sp, #12
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f023 0208 	bic.w	r2, r3, #8
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	605a      	str	r2, [r3, #4]
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	601a      	str	r2, [r3, #0]
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
	...

08000fb0 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d028      	beq.n	8001012 <LL_TIM_OC_DisableFast+0x62>
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	2b04      	cmp	r3, #4
 8000fc4:	d023      	beq.n	800100e <LL_TIM_OC_DisableFast+0x5e>
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	2b10      	cmp	r3, #16
 8000fca:	d01e      	beq.n	800100a <LL_TIM_OC_DisableFast+0x5a>
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	2b40      	cmp	r3, #64	@ 0x40
 8000fd0:	d019      	beq.n	8001006 <LL_TIM_OC_DisableFast+0x56>
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000fd8:	d013      	beq.n	8001002 <LL_TIM_OC_DisableFast+0x52>
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fe0:	d00d      	beq.n	8000ffe <LL_TIM_OC_DisableFast+0x4e>
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000fe8:	d007      	beq.n	8000ffa <LL_TIM_OC_DisableFast+0x4a>
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ff0:	d101      	bne.n	8000ff6 <LL_TIM_OC_DisableFast+0x46>
 8000ff2:	2307      	movs	r3, #7
 8000ff4:	e00e      	b.n	8001014 <LL_TIM_OC_DisableFast+0x64>
 8000ff6:	2308      	movs	r3, #8
 8000ff8:	e00c      	b.n	8001014 <LL_TIM_OC_DisableFast+0x64>
 8000ffa:	2306      	movs	r3, #6
 8000ffc:	e00a      	b.n	8001014 <LL_TIM_OC_DisableFast+0x64>
 8000ffe:	2305      	movs	r3, #5
 8001000:	e008      	b.n	8001014 <LL_TIM_OC_DisableFast+0x64>
 8001002:	2304      	movs	r3, #4
 8001004:	e006      	b.n	8001014 <LL_TIM_OC_DisableFast+0x64>
 8001006:	2303      	movs	r3, #3
 8001008:	e004      	b.n	8001014 <LL_TIM_OC_DisableFast+0x64>
 800100a:	2302      	movs	r3, #2
 800100c:	e002      	b.n	8001014 <LL_TIM_OC_DisableFast+0x64>
 800100e:	2301      	movs	r3, #1
 8001010:	e000      	b.n	8001014 <LL_TIM_OC_DisableFast+0x64>
 8001012:	2300      	movs	r3, #0
 8001014:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3318      	adds	r3, #24
 800101a:	4619      	mov	r1, r3
 800101c:	7bfb      	ldrb	r3, [r7, #15]
 800101e:	4a0b      	ldr	r2, [pc, #44]	@ (800104c <LL_TIM_OC_DisableFast+0x9c>)
 8001020:	5cd3      	ldrb	r3, [r2, r3]
 8001022:	440b      	add	r3, r1
 8001024:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	7bfb      	ldrb	r3, [r7, #15]
 800102c:	4908      	ldr	r1, [pc, #32]	@ (8001050 <LL_TIM_OC_DisableFast+0xa0>)
 800102e:	5ccb      	ldrb	r3, [r1, r3]
 8001030:	4619      	mov	r1, r3
 8001032:	2304      	movs	r3, #4
 8001034:	408b      	lsls	r3, r1
 8001036:	43db      	mvns	r3, r3
 8001038:	401a      	ands	r2, r3
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	601a      	str	r2, [r3, #0]

}
 800103e:	bf00      	nop
 8001040:	3714      	adds	r7, #20
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	08010f20 	.word	0x08010f20
 8001050:	08010f2c 	.word	0x08010f2c

08001054 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001054:	b480      	push	{r7}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d028      	beq.n	80010b6 <LL_TIM_OC_EnablePreload+0x62>
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	2b04      	cmp	r3, #4
 8001068:	d023      	beq.n	80010b2 <LL_TIM_OC_EnablePreload+0x5e>
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	2b10      	cmp	r3, #16
 800106e:	d01e      	beq.n	80010ae <LL_TIM_OC_EnablePreload+0x5a>
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	2b40      	cmp	r3, #64	@ 0x40
 8001074:	d019      	beq.n	80010aa <LL_TIM_OC_EnablePreload+0x56>
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800107c:	d013      	beq.n	80010a6 <LL_TIM_OC_EnablePreload+0x52>
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001084:	d00d      	beq.n	80010a2 <LL_TIM_OC_EnablePreload+0x4e>
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800108c:	d007      	beq.n	800109e <LL_TIM_OC_EnablePreload+0x4a>
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001094:	d101      	bne.n	800109a <LL_TIM_OC_EnablePreload+0x46>
 8001096:	2307      	movs	r3, #7
 8001098:	e00e      	b.n	80010b8 <LL_TIM_OC_EnablePreload+0x64>
 800109a:	2308      	movs	r3, #8
 800109c:	e00c      	b.n	80010b8 <LL_TIM_OC_EnablePreload+0x64>
 800109e:	2306      	movs	r3, #6
 80010a0:	e00a      	b.n	80010b8 <LL_TIM_OC_EnablePreload+0x64>
 80010a2:	2305      	movs	r3, #5
 80010a4:	e008      	b.n	80010b8 <LL_TIM_OC_EnablePreload+0x64>
 80010a6:	2304      	movs	r3, #4
 80010a8:	e006      	b.n	80010b8 <LL_TIM_OC_EnablePreload+0x64>
 80010aa:	2303      	movs	r3, #3
 80010ac:	e004      	b.n	80010b8 <LL_TIM_OC_EnablePreload+0x64>
 80010ae:	2302      	movs	r3, #2
 80010b0:	e002      	b.n	80010b8 <LL_TIM_OC_EnablePreload+0x64>
 80010b2:	2301      	movs	r3, #1
 80010b4:	e000      	b.n	80010b8 <LL_TIM_OC_EnablePreload+0x64>
 80010b6:	2300      	movs	r3, #0
 80010b8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	3318      	adds	r3, #24
 80010be:	4619      	mov	r1, r3
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	4a0a      	ldr	r2, [pc, #40]	@ (80010ec <LL_TIM_OC_EnablePreload+0x98>)
 80010c4:	5cd3      	ldrb	r3, [r2, r3]
 80010c6:	440b      	add	r3, r1
 80010c8:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
 80010d0:	4907      	ldr	r1, [pc, #28]	@ (80010f0 <LL_TIM_OC_EnablePreload+0x9c>)
 80010d2:	5ccb      	ldrb	r3, [r1, r3]
 80010d4:	4619      	mov	r1, r3
 80010d6:	2308      	movs	r3, #8
 80010d8:	408b      	lsls	r3, r1
 80010da:	431a      	orrs	r2, r3
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	601a      	str	r2, [r3, #0]
}
 80010e0:	bf00      	nop
 80010e2:	3714      	adds	r7, #20
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	08010f20 	.word	0x08010f20
 80010f0:	08010f2c 	.word	0x08010f2c

080010f4 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	689a      	ldr	r2, [r3, #8]
 8001102:	4b06      	ldr	r3, [pc, #24]	@ (800111c <LL_TIM_SetClockSource+0x28>)
 8001104:	4013      	ands	r3, r2
 8001106:	683a      	ldr	r2, [r7, #0]
 8001108:	431a      	orrs	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	609a      	str	r2, [r3, #8]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	fffebff8 	.word	0xfffebff8

08001120 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	431a      	orrs	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	605a      	str	r2, [r3, #4]
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr

08001146 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001146:	b480      	push	{r7}
 8001148:	b083      	sub	sp, #12
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	609a      	str	r2, [r3, #8]
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr

08001166 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001166:	b480      	push	{r7}
 8001168:	b083      	sub	sp, #12
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f043 0201 	orr.w	r2, r3, #1
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	601a      	str	r2, [r3, #0]
}
 800117a:	bf00      	nop
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <LL_USART_SetDEDeassertionTime>:
  * @param  USARTx USART Instance
  * @param  Time Value between Min_Data=0 and Max_Data=31
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetDEDeassertionTime(USART_TypeDef *USARTx, uint32_t Time)
{
 8001186:	b480      	push	{r7}
 8001188:	b083      	sub	sp, #12
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
 800118e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR1, USART_CR1_DEDT, Time << USART_CR1_DEDT_Pos);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	041b      	lsls	r3, r3, #16
 800119c:	431a      	orrs	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	601a      	str	r2, [r3, #0]
}
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <LL_USART_SetDEAssertionTime>:
  * @param  USARTx USART Instance
  * @param  Time Value between Min_Data=0 and Max_Data=31
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetDEAssertionTime(USART_TypeDef *USARTx, uint32_t Time)
{
 80011ae:	b480      	push	{r7}
 80011b0:	b083      	sub	sp, #12
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
 80011b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR1, USART_CR1_DEAT, Time << USART_CR1_DEAT_Pos);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	055b      	lsls	r3, r3, #21
 80011c4:	431a      	orrs	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	601a      	str	r2, [r3, #0]
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr

080011d6 <LL_USART_EnableDEMode>:
  * @rmtoll CR3          DEM           LL_USART_EnableDEMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDEMode(USART_TypeDef *USARTx)
{
 80011d6:	b480      	push	{r7}
 80011d8:	b083      	sub	sp, #12
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DEM);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	609a      	str	r2, [r3, #8]
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <LL_USART_SetDESignalPolarity>:
  *         @arg @ref LL_USART_DE_POLARITY_HIGH
  *         @arg @ref LL_USART_DE_POLARITY_LOW
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetDESignalPolarity(USART_TypeDef *USARTx, uint32_t Polarity)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_DEP, Polarity);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	431a      	orrs	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	609a      	str	r2, [r3, #8]
}
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	609a      	str	r2, [r3, #8]
}
 800123c:	bf00      	nop
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001248:	b480      	push	{r7}
 800124a:	b089      	sub	sp, #36	@ 0x24
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	fa93 f3a3 	rbit	r3, r3
 8001262:	613b      	str	r3, [r7, #16]
  return result;
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	fab3 f383 	clz	r3, r3
 800126a:	b2db      	uxtb	r3, r3
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	2103      	movs	r1, #3
 8001270:	fa01 f303 	lsl.w	r3, r1, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	401a      	ands	r2, r3
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	fa93 f3a3 	rbit	r3, r3
 8001282:	61bb      	str	r3, [r7, #24]
  return result;
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	fab3 f383 	clz	r3, r3
 800128a:	b2db      	uxtb	r3, r3
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	6879      	ldr	r1, [r7, #4]
 8001290:	fa01 f303 	lsl.w	r3, r1, r3
 8001294:	431a      	orrs	r2, r3
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	601a      	str	r2, [r3, #0]
}
 800129a:	bf00      	nop
 800129c:	3724      	adds	r7, #36	@ 0x24
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b089      	sub	sp, #36	@ 0x24
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	60f8      	str	r0, [r7, #12]
 80012ae:	60b9      	str	r1, [r7, #8]
 80012b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	68da      	ldr	r2, [r3, #12]
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	fa93 f3a3 	rbit	r3, r3
 80012c0:	613b      	str	r3, [r7, #16]
  return result;
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	fab3 f383 	clz	r3, r3
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	2103      	movs	r1, #3
 80012ce:	fa01 f303 	lsl.w	r3, r1, r3
 80012d2:	43db      	mvns	r3, r3
 80012d4:	401a      	ands	r2, r3
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	fa93 f3a3 	rbit	r3, r3
 80012e0:	61bb      	str	r3, [r7, #24]
  return result;
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	fab3 f383 	clz	r3, r3
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	6879      	ldr	r1, [r7, #4]
 80012ee:	fa01 f303 	lsl.w	r3, r1, r3
 80012f2:	431a      	orrs	r2, r3
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	60da      	str	r2, [r3, #12]
}
 80012f8:	bf00      	nop
 80012fa:	3724      	adds	r7, #36	@ 0x24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	683a      	ldr	r2, [r7, #0]
 8001312:	619a      	str	r2, [r3, #24]
}
 8001314:	bf00      	nop
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	041a      	lsls	r2, r3, #16
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	619a      	str	r2, [r3, #24]
}
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr

0800133e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b0b0      	sub	sp, #192	@ 0xc0
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001344:	f008 fb2a 	bl	800999c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001348:	f000 f8d0 	bl	80014ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800134c:	f001 f94c 	bl	80025e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001350:	f001 f906 	bl	8002560 <MX_DMA_Init>
  MX_I2C1_Init();
 8001354:	f000 fa76 	bl	8001844 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001358:	f000 fae8 	bl	800192c <MX_I2C2_Init>
  MX_SPI1_Init();
 800135c:	f000 fb5a 	bl	8001a14 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001360:	f000 fbe4 	bl	8001b2c <MX_SPI2_Init>
  MX_SPI3_Init();
 8001364:	f000 fc94 	bl	8001c90 <MX_SPI3_Init>
  MX_ADC1_Init();
 8001368:	f000 f914 	bl	8001594 <MX_ADC1_Init>
  MX_SPI4_Init();
 800136c:	f000 fd0e 	bl	8001d8c <MX_SPI4_Init>
  MX_TIM4_Init();
 8001370:	f000 feba 	bl	80020e8 <MX_TIM4_Init>
  MX_UART7_Init();
 8001374:	f000 ff92 	bl	800229c <MX_UART7_Init>
  MX_SPI6_Init();
 8001378:	f000 fd86 	bl	8001e88 <MX_SPI6_Init>
  MX_USART1_UART_Init();
 800137c:	f000 fff4 	bl	8002368 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001380:	f001 f87a 	bl	8002478 <MX_USART6_UART_Init>
  MX_ADC2_Init();
 8001384:	f000 f9ba 	bl	80016fc <MX_ADC2_Init>
  MX_ADC3_Init();
 8001388:	f000 fa0a 	bl	80017a0 <MX_ADC3_Init>
  MX_TIM1_Init();
 800138c:	f000 fe58 	bl	8002040 <MX_TIM1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  bsp_spi_ram_init();
 8001390:	f004 fb9a 	bl	8005ac8 <bsp_spi_ram_init>





  uint8_t buffer[8] = {0};
 8001394:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]

  bsp_spi_ram_read_id(buffer);
 800139e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80013a2:	4618      	mov	r0, r3
 80013a4:	f004 fbbe 	bl	8005b24 <bsp_spi_ram_read_id>
  bsp_spi_ram_read_id(buffer);
 80013a8:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80013ac:	4618      	mov	r0, r3
 80013ae:	f004 fbb9 	bl	8005b24 <bsp_spi_ram_read_id>

  uint8_t write_buffer[50];
  uint8_t read_buffer[110] = {0};
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	226e      	movs	r2, #110	@ 0x6e
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f00c fc85 	bl	800dcc8 <memset>
//  for (uint32_t i=0; i<1024;i++) write_buffer[i] = i;
//  bsp_spi_ram_write_polling(0, 1024, write_buffer);
//  bsp_spi_ram_read_polling(0, 1024, read_buffer);
//  for (uint32_t i=0; i<1024;i++) read_buffer[i] = 0;
//  bsp_spi_ram_fast_read_polling(0, 1024, read_buffer);
  for (uint32_t i=0; i<50;i++) write_buffer[i] = i;
 80013be:	2300      	movs	r3, #0
 80013c0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80013c4:	e00e      	b.n	80013e4 <main+0xa6>
 80013c6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80013ca:	b2d9      	uxtb	r1, r3
 80013cc:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 80013d0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80013d4:	4413      	add	r3, r2
 80013d6:	460a      	mov	r2, r1
 80013d8:	701a      	strb	r2, [r3, #0]
 80013da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80013de:	3301      	adds	r3, #1
 80013e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80013e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80013e8:	2b31      	cmp	r3, #49	@ 0x31
 80013ea:	d9ec      	bls.n	80013c6 <main+0x88>
  bsp_spi_ram_write_dma(0, 50, write_buffer);
 80013ec:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013f0:	461a      	mov	r2, r3
 80013f2:	2132      	movs	r1, #50	@ 0x32
 80013f4:	2000      	movs	r0, #0
 80013f6:	f004 fb71 	bl	8005adc <bsp_spi_ram_write_dma>
  while(!bsp_spi_ram_is_transfer_done());
 80013fa:	bf00      	nop
 80013fc:	f004 fba0 	bl	8005b40 <bsp_spi_ram_is_transfer_done>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d0fa      	beq.n	80013fc <main+0xbe>

  bsp_spi_ram_write_dma(50, 50, write_buffer);
 8001406:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800140a:	461a      	mov	r2, r3
 800140c:	2132      	movs	r1, #50	@ 0x32
 800140e:	2032      	movs	r0, #50	@ 0x32
 8001410:	f004 fb64 	bl	8005adc <bsp_spi_ram_write_dma>
  while(!bsp_spi_ram_is_transfer_done());
 8001414:	bf00      	nop
 8001416:	f004 fb93 	bl	8005b40 <bsp_spi_ram_is_transfer_done>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d0fa      	beq.n	8001416 <main+0xd8>





  for (uint32_t i=0; i<100;i++) read_buffer[i] = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001426:	e00a      	b.n	800143e <main+0x100>
 8001428:	1d3a      	adds	r2, r7, #4
 800142a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800142e:	4413      	add	r3, r2
 8001430:	2200      	movs	r2, #0
 8001432:	701a      	strb	r2, [r3, #0]
 8001434:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001438:	3301      	adds	r3, #1
 800143a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800143e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001442:	2b63      	cmp	r3, #99	@ 0x63
 8001444:	d9f0      	bls.n	8001428 <main+0xea>
  bsp_spi_ram_read_dma(0, 100, read_buffer);
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	461a      	mov	r2, r3
 800144a:	2164      	movs	r1, #100	@ 0x64
 800144c:	2000      	movs	r0, #0
 800144e:	f004 fb57 	bl	8005b00 <bsp_spi_ram_read_dma>
  while(!bsp_spi_ram_is_transfer_done());
 8001452:	bf00      	nop
 8001454:	f004 fb74 	bl	8005b40 <bsp_spi_ram_is_transfer_done>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d0fa      	beq.n	8001454 <main+0x116>

  for (uint32_t i=0; i<100;i++) read_buffer[i] = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001464:	e00a      	b.n	800147c <main+0x13e>
 8001466:	1d3a      	adds	r2, r7, #4
 8001468:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800146c:	4413      	add	r3, r2
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]
 8001472:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001476:	3301      	adds	r3, #1
 8001478:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800147c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001480:	2b63      	cmp	r3, #99	@ 0x63
 8001482:	d9f0      	bls.n	8001466 <main+0x128>
    bsp_spi_ram_read_dma(50, 50, read_buffer);
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	461a      	mov	r2, r3
 8001488:	2132      	movs	r1, #50	@ 0x32
 800148a:	2032      	movs	r0, #50	@ 0x32
 800148c:	f004 fb38 	bl	8005b00 <bsp_spi_ram_read_dma>
    while(!bsp_spi_ram_is_transfer_done());
 8001490:	bf00      	nop
 8001492:	f004 fb55 	bl	8005b40 <bsp_spi_ram_is_transfer_done>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d0fa      	beq.n	8001492 <main+0x154>

    for (uint32_t i=0; i<100;i++) read_buffer[i] = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80014a2:	e00a      	b.n	80014ba <main+0x17c>
 80014a4:	1d3a      	adds	r2, r7, #4
 80014a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80014aa:	4413      	add	r3, r2
 80014ac:	2200      	movs	r2, #0
 80014ae:	701a      	strb	r2, [r3, #0]
 80014b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80014b4:	3301      	adds	r3, #1
 80014b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80014ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80014be:	2b63      	cmp	r3, #99	@ 0x63
 80014c0:	d9f0      	bls.n	80014a4 <main+0x166>
      bsp_spi_ram_read_dma(0, 50, read_buffer);
 80014c2:	1d3b      	adds	r3, r7, #4
 80014c4:	461a      	mov	r2, r3
 80014c6:	2132      	movs	r1, #50	@ 0x32
 80014c8:	2000      	movs	r0, #0
 80014ca:	f004 fb19 	bl	8005b00 <bsp_spi_ram_read_dma>
      while(!bsp_spi_ram_is_transfer_done());
 80014ce:	bf00      	nop
 80014d0:	f004 fb36 	bl	8005b40 <bsp_spi_ram_is_transfer_done>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d0fa      	beq.n	80014d0 <main+0x192>
//  for (uint32_t i=0; i<50;i++) read_buffer[i] = 0;
//  bsp_spi_ram_fast_read_dma(0, 50, read_buffer);
//
//  while(!bsp_spi_ram_is_transfer_done());

  app_init();
 80014da:	f001 fe38 	bl	800314e <app_init>
  app_start();
 80014de:	f001 fe42 	bl	8003166 <app_start>
  app_run();
 80014e2:	f001 fe50 	bl	8003186 <app_run>
//  bsp_photodiode_timer1_init(1000);
//  bsp_photodiode_sample_start(10);

//  for (uint32_t i = 0;i<1000;i++) sram_data[i] = i&0xFF;
//  bsp_spi_ram_write(0, 1000, sram_data);
  while (1)
 80014e6:	bf00      	nop
 80014e8:	e7fd      	b.n	80014e6 <main+0x1a8>
	...

080014ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_6);
 80014f0:	2006      	movs	r0, #6
 80014f2:	f7ff fcaf 	bl	8000e54 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_6)
 80014f6:	bf00      	nop
 80014f8:	f7ff fcc0 	bl	8000e7c <LL_FLASH_GetLatency>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b06      	cmp	r3, #6
 8001500:	d1fa      	bne.n	80014f8 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001502:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 8001506:	f7ff fcd7 	bl	8000eb8 <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_EnableOverDriveMode();
 800150a:	f7ff fcc5 	bl	8000e98 <LL_PWR_EnableOverDriveMode>
  LL_RCC_HSE_Enable();
 800150e:	f7ff faff 	bl	8000b10 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8001512:	bf00      	nop
 8001514:	f7ff fb0c 	bl	8000b30 <LL_RCC_HSE_IsReady>
 8001518:	4603      	mov	r3, r0
 800151a:	2b01      	cmp	r3, #1
 800151c:	d1fa      	bne.n	8001514 <SystemClock_Config+0x28>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_12, 192, LL_RCC_PLLP_DIV_2);
 800151e:	2300      	movs	r3, #0
 8001520:	22c0      	movs	r2, #192	@ 0xc0
 8001522:	210c      	movs	r1, #12
 8001524:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8001528:	f7ff fbfe 	bl	8000d28 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800152c:	f7ff fbd8 	bl	8000ce0 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001530:	bf00      	nop
 8001532:	f7ff fbe5 	bl	8000d00 <LL_RCC_PLL_IsReady>
 8001536:	4603      	mov	r3, r0
 8001538:	2b01      	cmp	r3, #1
 800153a:	d1fa      	bne.n	8001532 <SystemClock_Config+0x46>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 800153c:	bf00      	nop
 800153e:	f7ff fccf 	bl	8000ee0 <LL_PWR_IsActiveFlag_VOS>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d0fa      	beq.n	800153e <SystemClock_Config+0x52>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001548:	2000      	movs	r0, #0
 800154a:	f7ff fb27 	bl	8000b9c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 800154e:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8001552:	f7ff fb37 	bl	8000bc4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8001556:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800155a:	f7ff fb47 	bl	8000bec <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800155e:	2002      	movs	r0, #2
 8001560:	f7ff fafa 	bl	8000b58 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001564:	bf00      	nop
 8001566:	f7ff fb0b 	bl	8000b80 <LL_RCC_GetSysClkSource>
 800156a:	4603      	mov	r3, r0
 800156c:	2b08      	cmp	r3, #8
 800156e:	d1fa      	bne.n	8001566 <SystemClock_Config+0x7a>
  {

  }
  LL_SetSystemCoreClock(200000000);
 8001570:	4807      	ldr	r0, [pc, #28]	@ (8001590 <SystemClock_Config+0xa4>)
 8001572:	f00b fc3b 	bl	800cdec <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001576:	200f      	movs	r0, #15
 8001578:	f008 fa1e 	bl	80099b8 <HAL_InitTick>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001582:	f001 faff 	bl	8002b84 <Error_Handler>
  }

   /* Set Timers Clock Prescalers */
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001586:	2000      	movs	r0, #0
 8001588:	f7ff fb94 	bl	8000cb4 <LL_RCC_SetTIMPrescaler>
}
 800158c:	bf00      	nop
 800158e:	bd80      	pop	{r7, pc}
 8001590:	0bebc200 	.word	0x0bebc200

08001594 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800159a:	463b      	mov	r3, r7
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015a6:	4b52      	ldr	r3, [pc, #328]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015a8:	4a52      	ldr	r2, [pc, #328]	@ (80016f4 <MX_ADC1_Init+0x160>)
 80015aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015ac:	4b50      	ldr	r3, [pc, #320]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015ae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80015b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015b4:	4b4e      	ldr	r3, [pc, #312]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80015ba:	4b4d      	ldr	r3, [pc, #308]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015bc:	2201      	movs	r2, #1
 80015be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015c0:	4b4b      	ldr	r3, [pc, #300]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015c6:	4b4a      	ldr	r3, [pc, #296]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015ce:	4b48      	ldr	r3, [pc, #288]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015d4:	4b46      	ldr	r3, [pc, #280]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015d6:	4a48      	ldr	r2, [pc, #288]	@ (80016f8 <MX_ADC1_Init+0x164>)
 80015d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015da:	4b45      	ldr	r3, [pc, #276]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015dc:	2200      	movs	r2, #0
 80015de:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 80015e0:	4b43      	ldr	r3, [pc, #268]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015e2:	2208      	movs	r2, #8
 80015e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80015e6:	4b42      	ldr	r3, [pc, #264]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80015ee:	4b40      	ldr	r3, [pc, #256]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015f4:	483e      	ldr	r0, [pc, #248]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80015f6:	f008 fa2f 	bl	8009a58 <HAL_ADC_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001600:	f001 fac0 	bl	8002b84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001604:	230a      	movs	r3, #10
 8001606:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001608:	2301      	movs	r3, #1
 800160a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800160c:	2301      	movs	r3, #1
 800160e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001610:	463b      	mov	r3, r7
 8001612:	4619      	mov	r1, r3
 8001614:	4836      	ldr	r0, [pc, #216]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 8001616:	f008 fb71 	bl	8009cfc <HAL_ADC_ConfigChannel>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001620:	f001 fab0 	bl	8002b84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001624:	230b      	movs	r3, #11
 8001626:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001628:	2302      	movs	r3, #2
 800162a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800162c:	463b      	mov	r3, r7
 800162e:	4619      	mov	r1, r3
 8001630:	482f      	ldr	r0, [pc, #188]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 8001632:	f008 fb63 	bl	8009cfc <HAL_ADC_ConfigChannel>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800163c:	f001 faa2 	bl	8002b84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001640:	230c      	movs	r3, #12
 8001642:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001644:	2303      	movs	r3, #3
 8001646:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001648:	463b      	mov	r3, r7
 800164a:	4619      	mov	r1, r3
 800164c:	4828      	ldr	r0, [pc, #160]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 800164e:	f008 fb55 	bl	8009cfc <HAL_ADC_ConfigChannel>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001658:	f001 fa94 	bl	8002b84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800165c:	230d      	movs	r3, #13
 800165e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001660:	2304      	movs	r3, #4
 8001662:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001664:	463b      	mov	r3, r7
 8001666:	4619      	mov	r1, r3
 8001668:	4821      	ldr	r0, [pc, #132]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 800166a:	f008 fb47 	bl	8009cfc <HAL_ADC_ConfigChannel>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001674:	f001 fa86 	bl	8002b84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001678:	230e      	movs	r3, #14
 800167a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800167c:	2305      	movs	r3, #5
 800167e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001680:	463b      	mov	r3, r7
 8001682:	4619      	mov	r1, r3
 8001684:	481a      	ldr	r0, [pc, #104]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 8001686:	f008 fb39 	bl	8009cfc <HAL_ADC_ConfigChannel>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001690:	f001 fa78 	bl	8002b84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001694:	230f      	movs	r3, #15
 8001696:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001698:	2306      	movs	r3, #6
 800169a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800169c:	463b      	mov	r3, r7
 800169e:	4619      	mov	r1, r3
 80016a0:	4813      	ldr	r0, [pc, #76]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80016a2:	f008 fb2b 	bl	8009cfc <HAL_ADC_ConfigChannel>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80016ac:	f001 fa6a 	bl	8002b84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80016b0:	2308      	movs	r3, #8
 80016b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80016b4:	2307      	movs	r3, #7
 80016b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b8:	463b      	mov	r3, r7
 80016ba:	4619      	mov	r1, r3
 80016bc:	480c      	ldr	r0, [pc, #48]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80016be:	f008 fb1d 	bl	8009cfc <HAL_ADC_ConfigChannel>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80016c8:	f001 fa5c 	bl	8002b84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80016cc:	2309      	movs	r3, #9
 80016ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80016d0:	2308      	movs	r3, #8
 80016d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d4:	463b      	mov	r3, r7
 80016d6:	4619      	mov	r1, r3
 80016d8:	4805      	ldr	r0, [pc, #20]	@ (80016f0 <MX_ADC1_Init+0x15c>)
 80016da:	f008 fb0f 	bl	8009cfc <HAL_ADC_ConfigChannel>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 80016e4:	f001 fa4e 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016e8:	bf00      	nop
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20004344 	.word	0x20004344
 80016f4:	40012000 	.word	0x40012000
 80016f8:	0f000001 	.word	0x0f000001

080016fc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001702:	463b      	mov	r3, r7
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800170e:	4b21      	ldr	r3, [pc, #132]	@ (8001794 <MX_ADC2_Init+0x98>)
 8001710:	4a21      	ldr	r2, [pc, #132]	@ (8001798 <MX_ADC2_Init+0x9c>)
 8001712:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001714:	4b1f      	ldr	r3, [pc, #124]	@ (8001794 <MX_ADC2_Init+0x98>)
 8001716:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800171a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800171c:	4b1d      	ldr	r3, [pc, #116]	@ (8001794 <MX_ADC2_Init+0x98>)
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001722:	4b1c      	ldr	r3, [pc, #112]	@ (8001794 <MX_ADC2_Init+0x98>)
 8001724:	2200      	movs	r2, #0
 8001726:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001728:	4b1a      	ldr	r3, [pc, #104]	@ (8001794 <MX_ADC2_Init+0x98>)
 800172a:	2200      	movs	r2, #0
 800172c:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800172e:	4b19      	ldr	r3, [pc, #100]	@ (8001794 <MX_ADC2_Init+0x98>)
 8001730:	2200      	movs	r2, #0
 8001732:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001736:	4b17      	ldr	r3, [pc, #92]	@ (8001794 <MX_ADC2_Init+0x98>)
 8001738:	2200      	movs	r2, #0
 800173a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800173c:	4b15      	ldr	r3, [pc, #84]	@ (8001794 <MX_ADC2_Init+0x98>)
 800173e:	4a17      	ldr	r2, [pc, #92]	@ (800179c <MX_ADC2_Init+0xa0>)
 8001740:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001742:	4b14      	ldr	r3, [pc, #80]	@ (8001794 <MX_ADC2_Init+0x98>)
 8001744:	2200      	movs	r2, #0
 8001746:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001748:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <MX_ADC2_Init+0x98>)
 800174a:	2201      	movs	r2, #1
 800174c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800174e:	4b11      	ldr	r3, [pc, #68]	@ (8001794 <MX_ADC2_Init+0x98>)
 8001750:	2200      	movs	r2, #0
 8001752:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001756:	4b0f      	ldr	r3, [pc, #60]	@ (8001794 <MX_ADC2_Init+0x98>)
 8001758:	2201      	movs	r2, #1
 800175a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800175c:	480d      	ldr	r0, [pc, #52]	@ (8001794 <MX_ADC2_Init+0x98>)
 800175e:	f008 f97b 	bl	8009a58 <HAL_ADC_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001768:	f001 fa0c 	bl	8002b84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800176c:	2302      	movs	r3, #2
 800176e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001770:	2301      	movs	r3, #1
 8001772:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001774:	2300      	movs	r3, #0
 8001776:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001778:	463b      	mov	r3, r7
 800177a:	4619      	mov	r1, r3
 800177c:	4805      	ldr	r0, [pc, #20]	@ (8001794 <MX_ADC2_Init+0x98>)
 800177e:	f008 fabd 	bl	8009cfc <HAL_ADC_ConfigChannel>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001788:	f001 f9fc 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800178c:	bf00      	nop
 800178e:	3710      	adds	r7, #16
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	2000438c 	.word	0x2000438c
 8001798:	40012100 	.word	0x40012100
 800179c:	0f000001 	.word	0x0f000001

080017a0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017a6:	463b      	mov	r3, r7
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80017b2:	4b21      	ldr	r3, [pc, #132]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017b4:	4a21      	ldr	r2, [pc, #132]	@ (800183c <MX_ADC3_Init+0x9c>)
 80017b6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017ba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017be:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80017c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80017cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80017d2:	4b19      	ldr	r3, [pc, #100]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017da:	4b17      	ldr	r3, [pc, #92]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017dc:	2200      	movs	r2, #0
 80017de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017e0:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017e2:	4a17      	ldr	r2, [pc, #92]	@ (8001840 <MX_ADC3_Init+0xa0>)
 80017e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017e6:	4b14      	ldr	r3, [pc, #80]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80017ec:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80017f2:	4b11      	ldr	r3, [pc, #68]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <MX_ADC3_Init+0x98>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001800:	480d      	ldr	r0, [pc, #52]	@ (8001838 <MX_ADC3_Init+0x98>)
 8001802:	f008 f929 	bl	8009a58 <HAL_ADC_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 800180c:	f001 f9ba 	bl	8002b84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001810:	2301      	movs	r3, #1
 8001812:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001814:	2301      	movs	r3, #1
 8001816:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001818:	2300      	movs	r3, #0
 800181a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800181c:	463b      	mov	r3, r7
 800181e:	4619      	mov	r1, r3
 8001820:	4805      	ldr	r0, [pc, #20]	@ (8001838 <MX_ADC3_Init+0x98>)
 8001822:	f008 fa6b 	bl	8009cfc <HAL_ADC_ConfigChannel>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 800182c:	f001 f9aa 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001830:	bf00      	nop
 8001832:	3710      	adds	r7, #16
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	200043d4 	.word	0x200043d4
 800183c:	40012200 	.word	0x40012200
 8001840:	0f000001 	.word	0x0f000001

08001844 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08e      	sub	sp, #56	@ 0x38
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 800184a:	f107 031c 	add.w	r3, r7, #28
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
 8001854:	609a      	str	r2, [r3, #8]
 8001856:	60da      	str	r2, [r3, #12]
 8001858:	611a      	str	r2, [r3, #16]
 800185a:	615a      	str	r2, [r3, #20]
 800185c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]
 800186c:	615a      	str	r2, [r3, #20]

  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_PCLK1);
 800186e:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8001872:	f7ff fa03 	bl	8000c7c <LL_RCC_SetI2CClockSource>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001876:	2002      	movs	r0, #2
 8001878:	f7ff fa76 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = SENSOR_SCL_Pin;
 800187c:	2340      	movs	r3, #64	@ 0x40
 800187e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001880:	2302      	movs	r3, #2
 8001882:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001884:	2303      	movs	r3, #3
 8001886:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001888:	2301      	movs	r3, #1
 800188a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001890:	2304      	movs	r3, #4
 8001892:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(SENSOR_SCL_GPIO_Port, &GPIO_InitStruct);
 8001894:	1d3b      	adds	r3, r7, #4
 8001896:	4619      	mov	r1, r3
 8001898:	4821      	ldr	r0, [pc, #132]	@ (8001920 <MX_I2C1_Init+0xdc>)
 800189a:	f00a f849 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = SENSOR_SDA_Pin;
 800189e:	2380      	movs	r3, #128	@ 0x80
 80018a0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80018a2:	2302      	movs	r3, #2
 80018a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80018a6:	2303      	movs	r3, #3
 80018a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80018aa:	2301      	movs	r3, #1
 80018ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 80018b2:	2304      	movs	r3, #4
 80018b4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(SENSOR_SDA_GPIO_Port, &GPIO_InitStruct);
 80018b6:	1d3b      	adds	r3, r7, #4
 80018b8:	4619      	mov	r1, r3
 80018ba:	4819      	ldr	r0, [pc, #100]	@ (8001920 <MX_I2C1_Init+0xdc>)
 80018bc:	f00a f838 	bl	800b930 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 80018c0:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80018c4:	f7ff fa68 	bl	8000d98 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 80018c8:	4816      	ldr	r0, [pc, #88]	@ (8001924 <MX_I2C1_Init+0xe0>)
 80018ca:	f7ff f911 	bl	8000af0 <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2100      	movs	r1, #0
 80018d2:	4814      	ldr	r0, [pc, #80]	@ (8001924 <MX_I2C1_Init+0xe0>)
 80018d4:	f7ff f8e4 	bl	8000aa0 <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C1);
 80018d8:	4812      	ldr	r0, [pc, #72]	@ (8001924 <MX_I2C1_Init+0xe0>)
 80018da:	f7ff f8f9 	bl	8000ad0 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 80018de:	4811      	ldr	r0, [pc, #68]	@ (8001924 <MX_I2C1_Init+0xe0>)
 80018e0:	f7ff f8ce 	bl	8000a80 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 80018e4:	480f      	ldr	r0, [pc, #60]	@ (8001924 <MX_I2C1_Init+0xe0>)
 80018e6:	f7ff f8bb 	bl	8000a60 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x601063FF;
 80018ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001928 <MX_I2C1_Init+0xe4>)
 80018f0:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 80018f2:	2300      	movs	r3, #0
 80018f4:	627b      	str	r3, [r7, #36]	@ 0x24
  I2C_InitStruct.DigitalFilter = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 80018fa:	2300      	movs	r3, #0
 80018fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 80018fe:	2300      	movs	r3, #0
 8001900:	633b      	str	r3, [r7, #48]	@ 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001902:	2300      	movs	r3, #0
 8001904:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001906:	f107 031c 	add.w	r3, r7, #28
 800190a:	4619      	mov	r1, r3
 800190c:	4805      	ldr	r0, [pc, #20]	@ (8001924 <MX_I2C1_Init+0xe0>)
 800190e:	f00a f927 	bl	800bb60 <LL_I2C_Init>
  /* USER CODE BEGIN I2C1_Init 2 */
  LL_I2C_Enable(I2C1);
 8001912:	4804      	ldr	r0, [pc, #16]	@ (8001924 <MX_I2C1_Init+0xe0>)
 8001914:	f7ff f894 	bl	8000a40 <LL_I2C_Enable>
  /* USER CODE END I2C1_Init 2 */

}
 8001918:	bf00      	nop
 800191a:	3738      	adds	r7, #56	@ 0x38
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40020400 	.word	0x40020400
 8001924:	40005400 	.word	0x40005400
 8001928:	601063ff 	.word	0x601063ff

0800192c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08e      	sub	sp, #56	@ 0x38
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C2_Init 0 */

  /* USER CODE END I2C2_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001932:	f107 031c 	add.w	r3, r7, #28
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
 8001940:	611a      	str	r2, [r3, #16]
 8001942:	615a      	str	r2, [r3, #20]
 8001944:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001946:	1d3b      	adds	r3, r7, #4
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
 8001954:	615a      	str	r2, [r3, #20]

  LL_RCC_SetI2CClockSource(LL_RCC_I2C2_CLKSOURCE_PCLK1);
 8001956:	f44f 2040 	mov.w	r0, #786432	@ 0xc0000
 800195a:	f7ff f98f 	bl	8000c7c <LL_RCC_SetI2CClockSource>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800195e:	2002      	movs	r0, #2
 8001960:	f7ff fa02 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  /**I2C2 GPIO Configuration
  PB10   ------> I2C2_SCL
  PB11   ------> I2C2_SDA
  */
  GPIO_InitStruct.Pin = EXP_I2C_SCL_Pin;
 8001964:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001968:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800196a:	2302      	movs	r3, #2
 800196c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800196e:	2303      	movs	r3, #3
 8001970:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001972:	2301      	movs	r3, #1
 8001974:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001976:	2300      	movs	r3, #0
 8001978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800197a:	2304      	movs	r3, #4
 800197c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(EXP_I2C_SCL_GPIO_Port, &GPIO_InitStruct);
 800197e:	1d3b      	adds	r3, r7, #4
 8001980:	4619      	mov	r1, r3
 8001982:	4821      	ldr	r0, [pc, #132]	@ (8001a08 <MX_I2C2_Init+0xdc>)
 8001984:	f009 ffd4 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = EXP_I2C_SDA_Pin;
 8001988:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800198c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800198e:	2302      	movs	r3, #2
 8001990:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001992:	2303      	movs	r3, #3
 8001994:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001996:	2301      	movs	r3, #1
 8001998:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800199e:	2304      	movs	r3, #4
 80019a0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(EXP_I2C_SDA_GPIO_Port, &GPIO_InitStruct);
 80019a2:	1d3b      	adds	r3, r7, #4
 80019a4:	4619      	mov	r1, r3
 80019a6:	4818      	ldr	r0, [pc, #96]	@ (8001a08 <MX_I2C2_Init+0xdc>)
 80019a8:	f009 ffc2 	bl	800b930 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 80019ac:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 80019b0:	f7ff f9f2 	bl	8000d98 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C2_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C2);
 80019b4:	4815      	ldr	r0, [pc, #84]	@ (8001a0c <MX_I2C2_Init+0xe0>)
 80019b6:	f7ff f89b 	bl	8000af0 <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C2, 0, LL_I2C_OWNADDRESS2_NOMASK);
 80019ba:	2200      	movs	r2, #0
 80019bc:	2100      	movs	r1, #0
 80019be:	4813      	ldr	r0, [pc, #76]	@ (8001a0c <MX_I2C2_Init+0xe0>)
 80019c0:	f7ff f86e 	bl	8000aa0 <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C2);
 80019c4:	4811      	ldr	r0, [pc, #68]	@ (8001a0c <MX_I2C2_Init+0xe0>)
 80019c6:	f7ff f883 	bl	8000ad0 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C2);
 80019ca:	4810      	ldr	r0, [pc, #64]	@ (8001a0c <MX_I2C2_Init+0xe0>)
 80019cc:	f7ff f858 	bl	8000a80 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C2);
 80019d0:	480e      	ldr	r0, [pc, #56]	@ (8001a0c <MX_I2C2_Init+0xe0>)
 80019d2:	f7ff f845 	bl	8000a60 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x00C0EAFF;
 80019da:	4b0d      	ldr	r3, [pc, #52]	@ (8001a10 <MX_I2C2_Init+0xe4>)
 80019dc:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 80019de:	2300      	movs	r3, #0
 80019e0:	627b      	str	r3, [r7, #36]	@ 0x24
  I2C_InitStruct.DigitalFilter = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 80019e6:	2300      	movs	r3, #0
 80019e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	633b      	str	r3, [r7, #48]	@ 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 80019ee:	2300      	movs	r3, #0
 80019f0:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_I2C_Init(I2C2, &I2C_InitStruct);
 80019f2:	f107 031c 	add.w	r3, r7, #28
 80019f6:	4619      	mov	r1, r3
 80019f8:	4804      	ldr	r0, [pc, #16]	@ (8001a0c <MX_I2C2_Init+0xe0>)
 80019fa:	f00a f8b1 	bl	800bb60 <LL_I2C_Init>
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019fe:	bf00      	nop
 8001a00:	3738      	adds	r7, #56	@ 0x38
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40020400 	.word	0x40020400
 8001a0c:	40005800 	.word	0x40005800
 8001a10:	00c0eaff 	.word	0x00c0eaff

08001a14 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b090      	sub	sp, #64	@ 0x40
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001a1a:	f107 0318 	add.w	r3, r7, #24
 8001a1e:	2228      	movs	r2, #40	@ 0x28
 8001a20:	2100      	movs	r1, #0
 8001a22:	4618      	mov	r0, r3
 8001a24:	f00c f950 	bl	800dcc8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a28:	463b      	mov	r3, r7
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	605a      	str	r2, [r3, #4]
 8001a30:	609a      	str	r2, [r3, #8]
 8001a32:	60da      	str	r2, [r3, #12]
 8001a34:	611a      	str	r2, [r3, #16]
 8001a36:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001a38:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001a3c:	f7ff f9c4 	bl	8000dc8 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001a40:	2001      	movs	r0, #1
 8001a42:	f7ff f991 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  PA4   ------> SPI1_NSS
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = EXP_SPI_NSS_Pin;
 8001a46:	2310      	movs	r3, #16
 8001a48:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a56:	2300      	movs	r3, #0
 8001a58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001a5a:	2305      	movs	r3, #5
 8001a5c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(EXP_SPI_NSS_GPIO_Port, &GPIO_InitStruct);
 8001a5e:	463b      	mov	r3, r7
 8001a60:	4619      	mov	r1, r3
 8001a62:	4830      	ldr	r0, [pc, #192]	@ (8001b24 <MX_SPI1_Init+0x110>)
 8001a64:	f009 ff64 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = EXP_SPI_SCK_Pin;
 8001a68:	2320      	movs	r3, #32
 8001a6a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001a70:	2303      	movs	r3, #3
 8001a72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001a7c:	2305      	movs	r3, #5
 8001a7e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(EXP_SPI_SCK_GPIO_Port, &GPIO_InitStruct);
 8001a80:	463b      	mov	r3, r7
 8001a82:	4619      	mov	r1, r3
 8001a84:	4827      	ldr	r0, [pc, #156]	@ (8001b24 <MX_SPI1_Init+0x110>)
 8001a86:	f009 ff53 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = EXP_SPI_MISO_Pin;
 8001a8a:	2340      	movs	r3, #64	@ 0x40
 8001a8c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001a92:	2303      	movs	r3, #3
 8001a94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001a9e:	2305      	movs	r3, #5
 8001aa0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(EXP_SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 8001aa2:	463b      	mov	r3, r7
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	481f      	ldr	r0, [pc, #124]	@ (8001b24 <MX_SPI1_Init+0x110>)
 8001aa8:	f009 ff42 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = EXP_SPI_MOSI_Pin;
 8001aac:	2380      	movs	r3, #128	@ 0x80
 8001aae:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001abc:	2300      	movs	r3, #0
 8001abe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001ac0:	2305      	movs	r3, #5
 8001ac2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(EXP_SPI_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001ac4:	463b      	mov	r3, r7
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4816      	ldr	r0, [pc, #88]	@ (8001b24 <MX_SPI1_Init+0x110>)
 8001aca:	f009 ff31 	bl	800b930 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001ad2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001ad6:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001ad8:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001adc:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_HARD_INPUT;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8001aea:	2300      	movs	r3, #0
 8001aec:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001aee:	2300      	movs	r3, #0
 8001af0:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001af2:	2300      	movs	r3, #0
 8001af4:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 8001af6:	2307      	movs	r3, #7
 8001af8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001afa:	f107 0318 	add.w	r3, r7, #24
 8001afe:	4619      	mov	r1, r3
 8001b00:	4809      	ldr	r0, [pc, #36]	@ (8001b28 <MX_SPI1_Init+0x114>)
 8001b02:	f00a fc05 	bl	800c310 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8001b06:	2100      	movs	r1, #0
 8001b08:	4807      	ldr	r0, [pc, #28]	@ (8001b28 <MX_SPI1_Init+0x114>)
 8001b0a:	f7ff fa0d 	bl	8000f28 <LL_SPI_SetStandard>
  LL_SPI_EnableNSSPulseMgt(SPI1);
 8001b0e:	4806      	ldr	r0, [pc, #24]	@ (8001b28 <MX_SPI1_Init+0x114>)
 8001b10:	f7ff fa1d 	bl	8000f4e <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */
  LL_SPI_Enable(SPI1);
 8001b14:	4804      	ldr	r0, [pc, #16]	@ (8001b28 <MX_SPI1_Init+0x114>)
 8001b16:	f7ff f9f7 	bl	8000f08 <LL_SPI_Enable>
  /* USER CODE END SPI1_Init 2 */

}
 8001b1a:	bf00      	nop
 8001b1c:	3740      	adds	r7, #64	@ 0x40
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40020000 	.word	0x40020000
 8001b28:	40013000 	.word	0x40013000

08001b2c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b090      	sub	sp, #64	@ 0x40
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001b32:	f107 0318 	add.w	r3, r7, #24
 8001b36:	2228      	movs	r2, #40	@ 0x28
 8001b38:	2100      	movs	r1, #0
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f00c f8c4 	bl	800dcc8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b40:	463b      	mov	r3, r7
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
 8001b4a:	60da      	str	r2, [r3, #12]
 8001b4c:	611a      	str	r2, [r3, #16]
 8001b4e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001b50:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001b54:	f7ff f920 	bl	8000d98 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001b58:	2002      	movs	r0, #2
 8001b5a:	f7ff f905 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = PHOTO_SCK_Pin;
 8001b5e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b62:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b64:	2302      	movs	r3, #2
 8001b66:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b70:	2300      	movs	r3, #0
 8001b72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001b74:	2305      	movs	r3, #5
 8001b76:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(PHOTO_SCK_GPIO_Port, &GPIO_InitStruct);
 8001b78:	463b      	mov	r3, r7
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4841      	ldr	r0, [pc, #260]	@ (8001c84 <MX_SPI2_Init+0x158>)
 8001b7e:	f009 fed7 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PHOTO_MISO_Pin;
 8001b82:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b86:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b94:	2300      	movs	r3, #0
 8001b96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001b98:	2305      	movs	r3, #5
 8001b9a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(PHOTO_MISO_GPIO_Port, &GPIO_InitStruct);
 8001b9c:	463b      	mov	r3, r7
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4838      	ldr	r0, [pc, #224]	@ (8001c84 <MX_SPI2_Init+0x158>)
 8001ba2:	f009 fec5 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = PHOTO_MOSI_Pin;
 8001ba6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001baa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001bac:	2302      	movs	r3, #2
 8001bae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001bbc:	2305      	movs	r3, #5
 8001bbe:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(PHOTO_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001bc0:	463b      	mov	r3, r7
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	482f      	ldr	r0, [pc, #188]	@ (8001c84 <MX_SPI2_Init+0x158>)
 8001bc6:	f009 feb3 	bl	800b930 <LL_GPIO_Init>

  /* SPI2 DMA Init */

  /* SPI2_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_1, LL_DMA_CHANNEL_9);
 8001bca:	f04f 5290 	mov.w	r2, #301989888	@ 0x12000000
 8001bce:	2101      	movs	r1, #1
 8001bd0:	482d      	ldr	r0, [pc, #180]	@ (8001c88 <MX_SPI2_Init+0x15c>)
 8001bd2:	f7fe fef1 	bl	80009b8 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2101      	movs	r1, #1
 8001bda:	482b      	ldr	r0, [pc, #172]	@ (8001c88 <MX_SPI2_Init+0x15c>)
 8001bdc:	f7fe fdf0 	bl	80007c0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_1, LL_DMA_PRIORITY_VERYHIGH);
 8001be0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001be4:	2101      	movs	r1, #1
 8001be6:	4828      	ldr	r0, [pc, #160]	@ (8001c88 <MX_SPI2_Init+0x15c>)
 8001be8:	f7fe fec2 	bl	8000970 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MODE_CIRCULAR);
 8001bec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	4825      	ldr	r0, [pc, #148]	@ (8001c88 <MX_SPI2_Init+0x15c>)
 8001bf4:	f7fe fe08 	bl	8000808 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_PERIPH_NOINCREMENT);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	4822      	ldr	r0, [pc, #136]	@ (8001c88 <MX_SPI2_Init+0x15c>)
 8001bfe:	f7fe fe27 	bl	8000850 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MEMORY_INCREMENT);
 8001c02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c06:	2101      	movs	r1, #1
 8001c08:	481f      	ldr	r0, [pc, #124]	@ (8001c88 <MX_SPI2_Init+0x15c>)
 8001c0a:	f7fe fe45 	bl	8000898 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_1, LL_DMA_PDATAALIGN_HALFWORD);
 8001c0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001c12:	2101      	movs	r1, #1
 8001c14:	481c      	ldr	r0, [pc, #112]	@ (8001c88 <MX_SPI2_Init+0x15c>)
 8001c16:	f7fe fe63 	bl	80008e0 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_1, LL_DMA_MDATAALIGN_HALFWORD);
 8001c1a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c1e:	2101      	movs	r1, #1
 8001c20:	4819      	ldr	r0, [pc, #100]	@ (8001c88 <MX_SPI2_Init+0x15c>)
 8001c22:	f7fe fe81 	bl	8000928 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_1);
 8001c26:	2101      	movs	r1, #1
 8001c28:	4817      	ldr	r0, [pc, #92]	@ (8001c88 <MX_SPI2_Init+0x15c>)
 8001c2a:	f7fe fee9 	bl	8000a00 <LL_DMA_DisableFifoMode>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001c32:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001c36:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_16BIT;
 8001c38:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001c3c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001c42:	2300      	movs	r3, #0
 8001c44:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001c46:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001c50:	2300      	movs	r3, #0
 8001c52:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001c54:	2300      	movs	r3, #0
 8001c56:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 8001c58:	2307      	movs	r3, #7
 8001c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8001c5c:	f107 0318 	add.w	r3, r7, #24
 8001c60:	4619      	mov	r1, r3
 8001c62:	480a      	ldr	r0, [pc, #40]	@ (8001c8c <MX_SPI2_Init+0x160>)
 8001c64:	f00a fb54 	bl	800c310 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8001c68:	2100      	movs	r1, #0
 8001c6a:	4808      	ldr	r0, [pc, #32]	@ (8001c8c <MX_SPI2_Init+0x160>)
 8001c6c:	f7ff f95c 	bl	8000f28 <LL_SPI_SetStandard>
  LL_SPI_EnableNSSPulseMgt(SPI2);
 8001c70:	4806      	ldr	r0, [pc, #24]	@ (8001c8c <MX_SPI2_Init+0x160>)
 8001c72:	f7ff f96c 	bl	8000f4e <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI2_Init 2 */
  LL_SPI_Enable(SPI2);
 8001c76:	4805      	ldr	r0, [pc, #20]	@ (8001c8c <MX_SPI2_Init+0x160>)
 8001c78:	f7ff f946 	bl	8000f08 <LL_SPI_Enable>
  /* USER CODE END SPI2_Init 2 */

}
 8001c7c:	bf00      	nop
 8001c7e:	3740      	adds	r7, #64	@ 0x40
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40020400 	.word	0x40020400
 8001c88:	40026000 	.word	0x40026000
 8001c8c:	40003800 	.word	0x40003800

08001c90 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b090      	sub	sp, #64	@ 0x40
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001c96:	f107 0318 	add.w	r3, r7, #24
 8001c9a:	2228      	movs	r2, #40	@ 0x28
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f00c f812 	bl	800dcc8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca4:	463b      	mov	r3, r7
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]
 8001cac:	609a      	str	r2, [r3, #8]
 8001cae:	60da      	str	r2, [r3, #12]
 8001cb0:	611a      	str	r2, [r3, #16]
 8001cb2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8001cb4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001cb8:	f7ff f86e 	bl	8000d98 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001cbc:	2004      	movs	r0, #4
 8001cbe:	f7ff f853 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PC10   ------> SPI3_SCK
  PC11   ------> SPI3_MISO
  PC12   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = TEC_SCK_Pin;
 8001cc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cc6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8001cd8:	2306      	movs	r3, #6
 8001cda:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TEC_SCK_GPIO_Port, &GPIO_InitStruct);
 8001cdc:	463b      	mov	r3, r7
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4828      	ldr	r0, [pc, #160]	@ (8001d84 <MX_SPI3_Init+0xf4>)
 8001ce2:	f009 fe25 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = TEC_MISO_Pin;
 8001ce6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001cea:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001cec:	2302      	movs	r3, #2
 8001cee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8001cfc:	2306      	movs	r3, #6
 8001cfe:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TEC_MISO_GPIO_Port, &GPIO_InitStruct);
 8001d00:	463b      	mov	r3, r7
 8001d02:	4619      	mov	r1, r3
 8001d04:	481f      	ldr	r0, [pc, #124]	@ (8001d84 <MX_SPI3_Init+0xf4>)
 8001d06:	f009 fe13 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = TEC_MOSI_Pin;
 8001d0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d0e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d10:	2302      	movs	r3, #2
 8001d12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d14:	2303      	movs	r3, #3
 8001d16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8001d20:	2306      	movs	r3, #6
 8001d22:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TEC_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001d24:	463b      	mov	r3, r7
 8001d26:	4619      	mov	r1, r3
 8001d28:	4816      	ldr	r0, [pc, #88]	@ (8001d84 <MX_SPI3_Init+0xf4>)
 8001d2a:	f009 fe01 	bl	800b930 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001d32:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001d36:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001d38:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001d3c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001d42:	2300      	movs	r3, #0
 8001d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001d46:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001d50:	2300      	movs	r3, #0
 8001d52:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001d54:	2300      	movs	r3, #0
 8001d56:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 8001d58:	2307      	movs	r3, #7
 8001d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8001d5c:	f107 0318 	add.w	r3, r7, #24
 8001d60:	4619      	mov	r1, r3
 8001d62:	4809      	ldr	r0, [pc, #36]	@ (8001d88 <MX_SPI3_Init+0xf8>)
 8001d64:	f00a fad4 	bl	800c310 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4807      	ldr	r0, [pc, #28]	@ (8001d88 <MX_SPI3_Init+0xf8>)
 8001d6c:	f7ff f8dc 	bl	8000f28 <LL_SPI_SetStandard>
  LL_SPI_EnableNSSPulseMgt(SPI3);
 8001d70:	4805      	ldr	r0, [pc, #20]	@ (8001d88 <MX_SPI3_Init+0xf8>)
 8001d72:	f7ff f8ec 	bl	8000f4e <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI3_Init 2 */
  LL_SPI_Enable(SPI3);
 8001d76:	4804      	ldr	r0, [pc, #16]	@ (8001d88 <MX_SPI3_Init+0xf8>)
 8001d78:	f7ff f8c6 	bl	8000f08 <LL_SPI_Enable>
  /* USER CODE END SPI3_Init 2 */

}
 8001d7c:	bf00      	nop
 8001d7e:	3740      	adds	r7, #64	@ 0x40
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40020800 	.word	0x40020800
 8001d88:	40003c00 	.word	0x40003c00

08001d8c <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b090      	sub	sp, #64	@ 0x40
 8001d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 0 */

  /* USER CODE END SPI4_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001d92:	f107 0318 	add.w	r3, r7, #24
 8001d96:	2228      	movs	r2, #40	@ 0x28
 8001d98:	2100      	movs	r1, #0
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f00b ff94 	bl	800dcc8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da0:	463b      	mov	r3, r7
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]
 8001da8:	609a      	str	r2, [r3, #8]
 8001daa:	60da      	str	r2, [r3, #12]
 8001dac:	611a      	str	r2, [r3, #16]
 8001dae:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI4);
 8001db0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001db4:	f7ff f808 	bl	8000dc8 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8001db8:	2010      	movs	r0, #16
 8001dba:	f7fe ffd5 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  /**SPI4 GPIO Configuration
  PE12   ------> SPI4_SCK
  PE13   ------> SPI4_MISO
  PE14   ------> SPI4_MOSI
  */
  GPIO_InitStruct.Pin = LASER_SCK_Pin;
 8001dbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dc2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001dd4:	2305      	movs	r3, #5
 8001dd6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LASER_SCK_GPIO_Port, &GPIO_InitStruct);
 8001dd8:	463b      	mov	r3, r7
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4828      	ldr	r0, [pc, #160]	@ (8001e80 <MX_SPI4_Init+0xf4>)
 8001dde:	f009 fda7 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LASER_MISO_Pin;
 8001de2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001de6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001de8:	2302      	movs	r3, #2
 8001dea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001dec:	2303      	movs	r3, #3
 8001dee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001df4:	2300      	movs	r3, #0
 8001df6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001df8:	2305      	movs	r3, #5
 8001dfa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LASER_MISO_GPIO_Port, &GPIO_InitStruct);
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	4619      	mov	r1, r3
 8001e00:	481f      	ldr	r0, [pc, #124]	@ (8001e80 <MX_SPI4_Init+0xf4>)
 8001e02:	f009 fd95 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LASER_MOSI_Pin;
 8001e06:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e0a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001e10:	2303      	movs	r3, #3
 8001e12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001e1c:	2305      	movs	r3, #5
 8001e1e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LASER_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001e20:	463b      	mov	r3, r7
 8001e22:	4619      	mov	r1, r3
 8001e24:	4816      	ldr	r0, [pc, #88]	@ (8001e80 <MX_SPI4_Init+0xf4>)
 8001e26:	f009 fd83 	bl	800b930 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001e2e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001e32:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001e34:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001e38:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001e42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 8001e48:	2320      	movs	r3, #32
 8001e4a:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001e50:	2300      	movs	r3, #0
 8001e52:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 8001e54:	2307      	movs	r3, #7
 8001e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI4, &SPI_InitStruct);
 8001e58:	f107 0318 	add.w	r3, r7, #24
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4809      	ldr	r0, [pc, #36]	@ (8001e84 <MX_SPI4_Init+0xf8>)
 8001e60:	f00a fa56 	bl	800c310 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI4, LL_SPI_PROTOCOL_MOTOROLA);
 8001e64:	2100      	movs	r1, #0
 8001e66:	4807      	ldr	r0, [pc, #28]	@ (8001e84 <MX_SPI4_Init+0xf8>)
 8001e68:	f7ff f85e 	bl	8000f28 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI4);
 8001e6c:	4805      	ldr	r0, [pc, #20]	@ (8001e84 <MX_SPI4_Init+0xf8>)
 8001e6e:	f7ff f87e 	bl	8000f6e <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI4_Init 2 */
  LL_SPI_Enable(SPI4);
 8001e72:	4804      	ldr	r0, [pc, #16]	@ (8001e84 <MX_SPI4_Init+0xf8>)
 8001e74:	f7ff f848 	bl	8000f08 <LL_SPI_Enable>
  /* USER CODE END SPI4_Init 2 */

}
 8001e78:	bf00      	nop
 8001e7a:	3740      	adds	r7, #64	@ 0x40
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40021000 	.word	0x40021000
 8001e84:	40013400 	.word	0x40013400

08001e88 <MX_SPI6_Init>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b090      	sub	sp, #64	@ 0x40
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 0 */

  /* USER CODE END SPI6_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001e8e:	f107 0318 	add.w	r3, r7, #24
 8001e92:	2228      	movs	r2, #40	@ 0x28
 8001e94:	2100      	movs	r1, #0
 8001e96:	4618      	mov	r0, r3
 8001e98:	f00b ff16 	bl	800dcc8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	463b      	mov	r3, r7
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	609a      	str	r2, [r3, #8]
 8001ea6:	60da      	str	r2, [r3, #12]
 8001ea8:	611a      	str	r2, [r3, #16]
 8001eaa:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI6);
 8001eac:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8001eb0:	f7fe ff8a 	bl	8000dc8 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001eb4:	2002      	movs	r0, #2
 8001eb6:	f7fe ff57 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  /**SPI6 GPIO Configuration
  PB3   ------> SPI6_SCK
  PB4   ------> SPI6_MISO
  PB5   ------> SPI6_MOSI
  */
  GPIO_InitStruct.Pin = FRAM_SCK_Pin;
 8001eba:	2308      	movs	r3, #8
 8001ebc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8001ece:	2308      	movs	r3, #8
 8001ed0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(FRAM_SCK_GPIO_Port, &GPIO_InitStruct);
 8001ed2:	463b      	mov	r3, r7
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4857      	ldr	r0, [pc, #348]	@ (8002034 <MX_SPI6_Init+0x1ac>)
 8001ed8:	f009 fd2a 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = FRAM_MISO_Pin;
 8001edc:	2310      	movs	r3, #16
 8001ede:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001eec:	2300      	movs	r3, #0
 8001eee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8001ef0:	2308      	movs	r3, #8
 8001ef2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(FRAM_MISO_GPIO_Port, &GPIO_InitStruct);
 8001ef4:	463b      	mov	r3, r7
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	484e      	ldr	r0, [pc, #312]	@ (8002034 <MX_SPI6_Init+0x1ac>)
 8001efa:	f009 fd19 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = FRAM_MOSI_Pin;
 8001efe:	2320      	movs	r3, #32
 8001f00:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001f02:	2302      	movs	r3, #2
 8001f04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001f06:	2303      	movs	r3, #3
 8001f08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8001f12:	2308      	movs	r3, #8
 8001f14:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(FRAM_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001f16:	463b      	mov	r3, r7
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4846      	ldr	r0, [pc, #280]	@ (8002034 <MX_SPI6_Init+0x1ac>)
 8001f1c:	f009 fd08 	bl	800b930 <LL_GPIO_Init>

  /* SPI6 DMA Init */

  /* SPI6_TX Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_5, LL_DMA_CHANNEL_1);
 8001f20:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f24:	2105      	movs	r1, #5
 8001f26:	4844      	ldr	r0, [pc, #272]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f28:	f7fe fd46 	bl	80009b8 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_5, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8001f2c:	2240      	movs	r2, #64	@ 0x40
 8001f2e:	2105      	movs	r1, #5
 8001f30:	4841      	ldr	r0, [pc, #260]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f32:	f7fe fc45 	bl	80007c0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_5, LL_DMA_PRIORITY_VERYHIGH);
 8001f36:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001f3a:	2105      	movs	r1, #5
 8001f3c:	483e      	ldr	r0, [pc, #248]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f3e:	f7fe fd17 	bl	8000970 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_5, LL_DMA_MODE_NORMAL);
 8001f42:	2200      	movs	r2, #0
 8001f44:	2105      	movs	r1, #5
 8001f46:	483c      	ldr	r0, [pc, #240]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f48:	f7fe fc5e 	bl	8000808 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_5, LL_DMA_PERIPH_NOINCREMENT);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2105      	movs	r1, #5
 8001f50:	4839      	ldr	r0, [pc, #228]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f52:	f7fe fc7d 	bl	8000850 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_5, LL_DMA_MEMORY_INCREMENT);
 8001f56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f5a:	2105      	movs	r1, #5
 8001f5c:	4836      	ldr	r0, [pc, #216]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f5e:	f7fe fc9b 	bl	8000898 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_5, LL_DMA_PDATAALIGN_BYTE);
 8001f62:	2200      	movs	r2, #0
 8001f64:	2105      	movs	r1, #5
 8001f66:	4834      	ldr	r0, [pc, #208]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f68:	f7fe fcba 	bl	80008e0 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_5, LL_DMA_MDATAALIGN_BYTE);
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	2105      	movs	r1, #5
 8001f70:	4831      	ldr	r0, [pc, #196]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f72:	f7fe fcd9 	bl	8000928 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_5);
 8001f76:	2105      	movs	r1, #5
 8001f78:	482f      	ldr	r0, [pc, #188]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f7a:	f7fe fd41 	bl	8000a00 <LL_DMA_DisableFifoMode>

  /* SPI6_RX Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_6, LL_DMA_CHANNEL_1);
 8001f7e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f82:	2106      	movs	r1, #6
 8001f84:	482c      	ldr	r0, [pc, #176]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f86:	f7fe fd17 	bl	80009b8 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2106      	movs	r1, #6
 8001f8e:	482a      	ldr	r0, [pc, #168]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f90:	f7fe fc16 	bl	80007c0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_6, LL_DMA_PRIORITY_VERYHIGH);
 8001f94:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001f98:	2106      	movs	r1, #6
 8001f9a:	4827      	ldr	r0, [pc, #156]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001f9c:	f7fe fce8 	bl	8000970 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_6, LL_DMA_MODE_NORMAL);
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	2106      	movs	r1, #6
 8001fa4:	4824      	ldr	r0, [pc, #144]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001fa6:	f7fe fc2f 	bl	8000808 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_6, LL_DMA_PERIPH_NOINCREMENT);
 8001faa:	2200      	movs	r2, #0
 8001fac:	2106      	movs	r1, #6
 8001fae:	4822      	ldr	r0, [pc, #136]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001fb0:	f7fe fc4e 	bl	8000850 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_6, LL_DMA_MEMORY_INCREMENT);
 8001fb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fb8:	2106      	movs	r1, #6
 8001fba:	481f      	ldr	r0, [pc, #124]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001fbc:	f7fe fc6c 	bl	8000898 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_6, LL_DMA_PDATAALIGN_BYTE);
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	2106      	movs	r1, #6
 8001fc4:	481c      	ldr	r0, [pc, #112]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001fc6:	f7fe fc8b 	bl	80008e0 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_6, LL_DMA_MDATAALIGN_BYTE);
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2106      	movs	r1, #6
 8001fce:	481a      	ldr	r0, [pc, #104]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001fd0:	f7fe fcaa 	bl	8000928 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_6);
 8001fd4:	2106      	movs	r1, #6
 8001fd6:	4818      	ldr	r0, [pc, #96]	@ (8002038 <MX_SPI6_Init+0x1b0>)
 8001fd8:	f7fe fd12 	bl	8000a00 <LL_DMA_DisableFifoMode>

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001fe0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001fe4:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001fe6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001fea:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001fec:	2300      	movs	r3, #0
 8001fee:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001ff4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001ffe:	2300      	movs	r3, #0
 8002000:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002002:	2300      	movs	r3, #0
 8002004:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 8002006:	2307      	movs	r3, #7
 8002008:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI6, &SPI_InitStruct);
 800200a:	f107 0318 	add.w	r3, r7, #24
 800200e:	4619      	mov	r1, r3
 8002010:	480a      	ldr	r0, [pc, #40]	@ (800203c <MX_SPI6_Init+0x1b4>)
 8002012:	f00a f97d 	bl	800c310 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI6, LL_SPI_PROTOCOL_MOTOROLA);
 8002016:	2100      	movs	r1, #0
 8002018:	4808      	ldr	r0, [pc, #32]	@ (800203c <MX_SPI6_Init+0x1b4>)
 800201a:	f7fe ff85 	bl	8000f28 <LL_SPI_SetStandard>
  LL_SPI_EnableNSSPulseMgt(SPI6);
 800201e:	4807      	ldr	r0, [pc, #28]	@ (800203c <MX_SPI6_Init+0x1b4>)
 8002020:	f7fe ff95 	bl	8000f4e <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI6_Init 2 */
  LL_SPI_Enable(SPI6);
 8002024:	4805      	ldr	r0, [pc, #20]	@ (800203c <MX_SPI6_Init+0x1b4>)
 8002026:	f7fe ff6f 	bl	8000f08 <LL_SPI_Enable>
  /* USER CODE END SPI6_Init 2 */

}
 800202a:	bf00      	nop
 800202c:	3740      	adds	r7, #64	@ 0x40
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40020400 	.word	0x40020400
 8002038:	40026400 	.word	0x40026400
 800203c:	40015400 	.word	0x40015400

08002040 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b088      	sub	sp, #32
 8002044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002046:	f107 0310 	add.w	r3, r7, #16
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	605a      	str	r2, [r3, #4]
 8002050:	609a      	str	r2, [r3, #8]
 8002052:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002054:	1d3b      	adds	r3, r7, #4
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	605a      	str	r2, [r3, #4]
 800205c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800205e:	4b20      	ldr	r3, [pc, #128]	@ (80020e0 <MX_TIM1_Init+0xa0>)
 8002060:	4a20      	ldr	r2, [pc, #128]	@ (80020e4 <MX_TIM1_Init+0xa4>)
 8002062:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002064:	4b1e      	ldr	r3, [pc, #120]	@ (80020e0 <MX_TIM1_Init+0xa0>)
 8002066:	2200      	movs	r2, #0
 8002068:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800206a:	4b1d      	ldr	r3, [pc, #116]	@ (80020e0 <MX_TIM1_Init+0xa0>)
 800206c:	2200      	movs	r2, #0
 800206e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002070:	4b1b      	ldr	r3, [pc, #108]	@ (80020e0 <MX_TIM1_Init+0xa0>)
 8002072:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002076:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002078:	4b19      	ldr	r3, [pc, #100]	@ (80020e0 <MX_TIM1_Init+0xa0>)
 800207a:	2200      	movs	r2, #0
 800207c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800207e:	4b18      	ldr	r3, [pc, #96]	@ (80020e0 <MX_TIM1_Init+0xa0>)
 8002080:	2200      	movs	r2, #0
 8002082:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002084:	4b16      	ldr	r3, [pc, #88]	@ (80020e0 <MX_TIM1_Init+0xa0>)
 8002086:	2200      	movs	r2, #0
 8002088:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800208a:	4815      	ldr	r0, [pc, #84]	@ (80020e0 <MX_TIM1_Init+0xa0>)
 800208c:	f008 ff3e 	bl	800af0c <HAL_TIM_Base_Init>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002096:	f000 fd75 	bl	8002b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800209a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800209e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80020a0:	f107 0310 	add.w	r3, r7, #16
 80020a4:	4619      	mov	r1, r3
 80020a6:	480e      	ldr	r0, [pc, #56]	@ (80020e0 <MX_TIM1_Init+0xa0>)
 80020a8:	f008 ff88 	bl	800afbc <HAL_TIM_ConfigClockSource>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80020b2:	f000 fd67 	bl	8002b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020b6:	2300      	movs	r3, #0
 80020b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80020ba:	2300      	movs	r3, #0
 80020bc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020be:	2300      	movs	r3, #0
 80020c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020c2:	1d3b      	adds	r3, r7, #4
 80020c4:	4619      	mov	r1, r3
 80020c6:	4806      	ldr	r0, [pc, #24]	@ (80020e0 <MX_TIM1_Init+0xa0>)
 80020c8:	f009 f988 	bl	800b3dc <HAL_TIMEx_MasterConfigSynchronization>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80020d2:	f000 fd57 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80020d6:	bf00      	nop
 80020d8:	3720      	adds	r7, #32
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	2000447c 	.word	0x2000447c
 80020e4:	40010000 	.word	0x40010000

080020e8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b094      	sub	sp, #80	@ 0x50
 80020ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80020ee:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	605a      	str	r2, [r3, #4]
 80020f8:	609a      	str	r2, [r3, #8]
 80020fa:	60da      	str	r2, [r3, #12]
 80020fc:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80020fe:	f107 031c 	add.w	r3, r7, #28
 8002102:	2220      	movs	r2, #32
 8002104:	2100      	movs	r1, #0
 8002106:	4618      	mov	r0, r3
 8002108:	f00b fdde 	bl	800dcc8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800210c:	1d3b      	adds	r3, r7, #4
 800210e:	2200      	movs	r2, #0
 8002110:	601a      	str	r2, [r3, #0]
 8002112:	605a      	str	r2, [r3, #4]
 8002114:	609a      	str	r2, [r3, #8]
 8002116:	60da      	str	r2, [r3, #12]
 8002118:	611a      	str	r2, [r3, #16]
 800211a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 800211c:	2004      	movs	r0, #4
 800211e:	f7fe fe3b 	bl	8000d98 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 10;
 8002122:	230a      	movs	r3, #10
 8002124:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002126:	2300      	movs	r3, #0
 8002128:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 50000;
 800212a:	f24c 3350 	movw	r3, #50000	@ 0xc350
 800212e:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV4;
 8002130:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002134:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002136:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800213a:	4619      	mov	r1, r3
 800213c:	4855      	ldr	r0, [pc, #340]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 800213e:	f00a f9d5 	bl	800c4ec <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8002142:	4854      	ldr	r0, [pc, #336]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 8002144:	f7fe ff23 	bl	8000f8e <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002148:	2100      	movs	r1, #0
 800214a:	4852      	ldr	r0, [pc, #328]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 800214c:	f7fe ffd2 	bl	80010f4 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 8002150:	2101      	movs	r1, #1
 8002152:	4850      	ldr	r0, [pc, #320]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 8002154:	f7fe ff7e 	bl	8001054 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002158:	2360      	movs	r3, #96	@ 0x60
 800215a:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800215c:	2300      	movs	r3, #0
 800215e:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002160:	2300      	movs	r3, #0
 8002162:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8002164:	2300      	movs	r3, #0
 8002166:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002168:	2300      	movs	r3, #0
 800216a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800216c:	f107 031c 	add.w	r3, r7, #28
 8002170:	461a      	mov	r2, r3
 8002172:	2101      	movs	r1, #1
 8002174:	4847      	ldr	r0, [pc, #284]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 8002176:	f00a fa53 	bl	800c620 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 800217a:	2101      	movs	r1, #1
 800217c:	4845      	ldr	r0, [pc, #276]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 800217e:	f7fe ff17 	bl	8000fb0 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH2);
 8002182:	2110      	movs	r1, #16
 8002184:	4843      	ldr	r0, [pc, #268]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 8002186:	f7fe ff65 	bl	8001054 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800218a:	f107 031c 	add.w	r3, r7, #28
 800218e:	461a      	mov	r2, r3
 8002190:	2110      	movs	r1, #16
 8002192:	4840      	ldr	r0, [pc, #256]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 8002194:	f00a fa44 	bl	800c620 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH2);
 8002198:	2110      	movs	r1, #16
 800219a:	483e      	ldr	r0, [pc, #248]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 800219c:	f7fe ff08 	bl	8000fb0 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH3);
 80021a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021a4:	483b      	ldr	r0, [pc, #236]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 80021a6:	f7fe ff55 	bl	8001054 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80021aa:	f107 031c 	add.w	r3, r7, #28
 80021ae:	461a      	mov	r2, r3
 80021b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021b4:	4837      	ldr	r0, [pc, #220]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 80021b6:	f00a fa33 	bl	800c620 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH3);
 80021ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021be:	4835      	ldr	r0, [pc, #212]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 80021c0:	f7fe fef6 	bl	8000fb0 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH4);
 80021c4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80021c8:	4832      	ldr	r0, [pc, #200]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 80021ca:	f7fe ff43 	bl	8001054 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80021ce:	f107 031c 	add.w	r3, r7, #28
 80021d2:	461a      	mov	r2, r3
 80021d4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80021d8:	482e      	ldr	r0, [pc, #184]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 80021da:	f00a fa21 	bl	800c620 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH4);
 80021de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80021e2:	482c      	ldr	r0, [pc, #176]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 80021e4:	f7fe fee4 	bl	8000fb0 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 80021e8:	2100      	movs	r1, #0
 80021ea:	482a      	ldr	r0, [pc, #168]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 80021ec:	f7fe ff98 	bl	8001120 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 80021f0:	4828      	ldr	r0, [pc, #160]	@ (8002294 <MX_TIM4_Init+0x1ac>)
 80021f2:	f7fe ffa8 	bl	8001146 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80021f6:	2008      	movs	r0, #8
 80021f8:	f7fe fdb6 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  PD12   ------> TIM4_CH1
  PD13   ------> TIM4_CH2
  PD14   ------> TIM4_CH3
  PD15   ------> TIM4_CH4
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 80021fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002200:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002202:	2302      	movs	r3, #2
 8002204:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002206:	2300      	movs	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800220a:	2300      	movs	r3, #0
 800220c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800220e:	2300      	movs	r3, #0
 8002210:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002212:	2302      	movs	r3, #2
 8002214:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002216:	1d3b      	adds	r3, r7, #4
 8002218:	4619      	mov	r1, r3
 800221a:	481f      	ldr	r0, [pc, #124]	@ (8002298 <MX_TIM4_Init+0x1b0>)
 800221c:	f009 fb88 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8002220:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002224:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002226:	2302      	movs	r3, #2
 8002228:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002236:	2302      	movs	r3, #2
 8002238:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800223a:	1d3b      	adds	r3, r7, #4
 800223c:	4619      	mov	r1, r3
 800223e:	4816      	ldr	r0, [pc, #88]	@ (8002298 <MX_TIM4_Init+0x1b0>)
 8002240:	f009 fb76 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8002244:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002248:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800224a:	2302      	movs	r3, #2
 800224c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800224e:	2300      	movs	r3, #0
 8002250:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800225a:	2302      	movs	r3, #2
 800225c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800225e:	1d3b      	adds	r3, r7, #4
 8002260:	4619      	mov	r1, r3
 8002262:	480d      	ldr	r0, [pc, #52]	@ (8002298 <MX_TIM4_Init+0x1b0>)
 8002264:	f009 fb64 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8002268:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800226c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800226e:	2302      	movs	r3, #2
 8002270:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002272:	2300      	movs	r3, #0
 8002274:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800227a:	2300      	movs	r3, #0
 800227c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800227e:	2302      	movs	r3, #2
 8002280:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002282:	1d3b      	adds	r3, r7, #4
 8002284:	4619      	mov	r1, r3
 8002286:	4804      	ldr	r0, [pc, #16]	@ (8002298 <MX_TIM4_Init+0x1b0>)
 8002288:	f009 fb52 	bl	800b930 <LL_GPIO_Init>

}
 800228c:	bf00      	nop
 800228e:	3750      	adds	r7, #80	@ 0x50
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40000800 	.word	0x40000800
 8002298:	40020c00 	.word	0x40020c00

0800229c <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08e      	sub	sp, #56	@ 0x38
 80022a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART7_Init 0 */

  /* USER CODE END UART7_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80022a2:	f107 031c 	add.w	r3, r7, #28
 80022a6:	2200      	movs	r2, #0
 80022a8:	601a      	str	r2, [r3, #0]
 80022aa:	605a      	str	r2, [r3, #4]
 80022ac:	609a      	str	r2, [r3, #8]
 80022ae:	60da      	str	r2, [r3, #12]
 80022b0:	611a      	str	r2, [r3, #16]
 80022b2:	615a      	str	r2, [r3, #20]
 80022b4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b6:	1d3b      	adds	r3, r7, #4
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]
 80022c4:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUARTClockSource(LL_RCC_UART7_CLKSOURCE_PCLK1);
 80022c6:	f04f 5040 	mov.w	r0, #805306368	@ 0x30000000
 80022ca:	f7fe fcbd 	bl	8000c48 <LL_RCC_SetUARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART7);
 80022ce:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80022d2:	f7fe fd61 	bl	8000d98 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 80022d6:	2010      	movs	r0, #16
 80022d8:	f7fe fd46 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  /**UART7 GPIO Configuration
  PE7   ------> UART7_RX
  PE8   ------> UART7_TX
  */
  GPIO_InitStruct.Pin = EXP_UART_RX_Pin;
 80022dc:	2380      	movs	r3, #128	@ 0x80
 80022de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80022e0:	2302      	movs	r3, #2
 80022e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80022e4:	2303      	movs	r3, #3
 80022e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80022ec:	2300      	movs	r3, #0
 80022ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80022f0:	2308      	movs	r3, #8
 80022f2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(EXP_UART_RX_GPIO_Port, &GPIO_InitStruct);
 80022f4:	1d3b      	adds	r3, r7, #4
 80022f6:	4619      	mov	r1, r3
 80022f8:	4819      	ldr	r0, [pc, #100]	@ (8002360 <MX_UART7_Init+0xc4>)
 80022fa:	f009 fb19 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = EXP_UART_TX_Pin;
 80022fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002302:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002304:	2302      	movs	r3, #2
 8002306:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002308:	2303      	movs	r3, #3
 800230a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800230c:	2300      	movs	r3, #0
 800230e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002310:	2300      	movs	r3, #0
 8002312:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002314:	2308      	movs	r3, #8
 8002316:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(EXP_UART_TX_GPIO_Port, &GPIO_InitStruct);
 8002318:	1d3b      	adds	r3, r7, #4
 800231a:	4619      	mov	r1, r3
 800231c:	4810      	ldr	r0, [pc, #64]	@ (8002360 <MX_UART7_Init+0xc4>)
 800231e:	f009 fb07 	bl	800b930 <LL_GPIO_Init>

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002322:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002326:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002328:	2300      	movs	r3, #0
 800232a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800232c:	2300      	movs	r3, #0
 800232e:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002330:	2300      	movs	r3, #0
 8002332:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002334:	230c      	movs	r3, #12
 8002336:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002338:	2300      	movs	r3, #0
 800233a:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800233c:	2300      	movs	r3, #0
 800233e:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(UART7, &USART_InitStruct);
 8002340:	f107 031c 	add.w	r3, r7, #28
 8002344:	4619      	mov	r1, r3
 8002346:	4807      	ldr	r0, [pc, #28]	@ (8002364 <MX_UART7_Init+0xc8>)
 8002348:	f00a fc8a 	bl	800cc60 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART7);
 800234c:	4805      	ldr	r0, [pc, #20]	@ (8002364 <MX_UART7_Init+0xc8>)
 800234e:	f7fe ff65 	bl	800121c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART7);
 8002352:	4804      	ldr	r0, [pc, #16]	@ (8002364 <MX_UART7_Init+0xc8>)
 8002354:	f7fe ff07 	bl	8001166 <LL_USART_Enable>
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8002358:	bf00      	nop
 800235a:	3738      	adds	r7, #56	@ 0x38
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40021000 	.word	0x40021000
 8002364:	40007800 	.word	0x40007800

08002368 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08e      	sub	sp, #56	@ 0x38
 800236c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800236e:	f107 031c 	add.w	r3, r7, #28
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	60da      	str	r2, [r3, #12]
 800237c:	611a      	str	r2, [r3, #16]
 800237e:	615a      	str	r2, [r3, #20]
 8002380:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002382:	1d3b      	adds	r3, r7, #4
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	605a      	str	r2, [r3, #4]
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	60da      	str	r2, [r3, #12]
 800238e:	611a      	str	r2, [r3, #16]
 8002390:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 8002392:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8002396:	f7fe fc3d 	bl	8000c14 <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 800239a:	2010      	movs	r0, #16
 800239c:	f7fe fd14 	bl	8000dc8 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80023a0:	2001      	movs	r0, #1
 80023a2:	f7fe fce1 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  PA12   ------> USART1_DE
  */
  GPIO_InitStruct.Pin = RS485_TX_Pin;
 80023a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80023ac:	2302      	movs	r3, #2
 80023ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80023b0:	2303      	movs	r3, #3
 80023b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023b8:	2300      	movs	r3, #0
 80023ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80023bc:	2307      	movs	r3, #7
 80023be:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 80023c0:	1d3b      	adds	r3, r7, #4
 80023c2:	4619      	mov	r1, r3
 80023c4:	482a      	ldr	r0, [pc, #168]	@ (8002470 <MX_USART1_UART_Init+0x108>)
 80023c6:	f009 fab3 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = RS485_RX_Pin;
 80023ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023ce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80023d0:	2302      	movs	r3, #2
 80023d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80023d4:	2303      	movs	r3, #3
 80023d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023dc:	2300      	movs	r3, #0
 80023de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80023e0:	2307      	movs	r3, #7
 80023e2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 80023e4:	1d3b      	adds	r3, r7, #4
 80023e6:	4619      	mov	r1, r3
 80023e8:	4821      	ldr	r0, [pc, #132]	@ (8002470 <MX_USART1_UART_Init+0x108>)
 80023ea:	f009 faa1 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = RS485_DE_Pin;
 80023ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023f2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80023f4:	2302      	movs	r3, #2
 80023f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80023f8:	2303      	movs	r3, #3
 80023fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002404:	2307      	movs	r3, #7
 8002406:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(RS485_DE_GPIO_Port, &GPIO_InitStruct);
 8002408:	1d3b      	adds	r3, r7, #4
 800240a:	4619      	mov	r1, r3
 800240c:	4818      	ldr	r0, [pc, #96]	@ (8002470 <MX_USART1_UART_Init+0x108>)
 800240e:	f009 fa8f 	bl	800b930 <LL_GPIO_Init>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002412:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002416:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002418:	2300      	movs	r3, #0
 800241a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800241c:	2300      	movs	r3, #0
 800241e:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002420:	2300      	movs	r3, #0
 8002422:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002424:	230c      	movs	r3, #12
 8002426:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002428:	2300      	movs	r3, #0
 800242a:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800242c:	2300      	movs	r3, #0
 800242e:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8002430:	f107 031c 	add.w	r3, r7, #28
 8002434:	4619      	mov	r1, r3
 8002436:	480f      	ldr	r0, [pc, #60]	@ (8002474 <MX_USART1_UART_Init+0x10c>)
 8002438:	f00a fc12 	bl	800cc60 <LL_USART_Init>
  LL_USART_EnableDEMode(USART1);
 800243c:	480d      	ldr	r0, [pc, #52]	@ (8002474 <MX_USART1_UART_Init+0x10c>)
 800243e:	f7fe feca 	bl	80011d6 <LL_USART_EnableDEMode>
  LL_USART_SetDESignalPolarity(USART1, LL_USART_DE_POLARITY_HIGH);
 8002442:	2100      	movs	r1, #0
 8002444:	480b      	ldr	r0, [pc, #44]	@ (8002474 <MX_USART1_UART_Init+0x10c>)
 8002446:	f7fe fed6 	bl	80011f6 <LL_USART_SetDESignalPolarity>
  LL_USART_SetDEAssertionTime(USART1, 0);
 800244a:	2100      	movs	r1, #0
 800244c:	4809      	ldr	r0, [pc, #36]	@ (8002474 <MX_USART1_UART_Init+0x10c>)
 800244e:	f7fe feae 	bl	80011ae <LL_USART_SetDEAssertionTime>
  LL_USART_SetDEDeassertionTime(USART1, 0);
 8002452:	2100      	movs	r1, #0
 8002454:	4807      	ldr	r0, [pc, #28]	@ (8002474 <MX_USART1_UART_Init+0x10c>)
 8002456:	f7fe fe96 	bl	8001186 <LL_USART_SetDEDeassertionTime>
  LL_USART_ConfigAsyncMode(USART1);
 800245a:	4806      	ldr	r0, [pc, #24]	@ (8002474 <MX_USART1_UART_Init+0x10c>)
 800245c:	f7fe fede 	bl	800121c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8002460:	4804      	ldr	r0, [pc, #16]	@ (8002474 <MX_USART1_UART_Init+0x10c>)
 8002462:	f7fe fe80 	bl	8001166 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002466:	bf00      	nop
 8002468:	3738      	adds	r7, #56	@ 0x38
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40020000 	.word	0x40020000
 8002474:	40011000 	.word	0x40011000

08002478 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b08e      	sub	sp, #56	@ 0x38
 800247c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800247e:	f107 031c 	add.w	r3, r7, #28
 8002482:	2200      	movs	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	605a      	str	r2, [r3, #4]
 8002488:	609a      	str	r2, [r3, #8]
 800248a:	60da      	str	r2, [r3, #12]
 800248c:	611a      	str	r2, [r3, #16]
 800248e:	615a      	str	r2, [r3, #20]
 8002490:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002492:	1d3b      	adds	r3, r7, #4
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	605a      	str	r2, [r3, #4]
 800249a:	609a      	str	r2, [r3, #8]
 800249c:	60da      	str	r2, [r3, #12]
 800249e:	611a      	str	r2, [r3, #16]
 80024a0:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART6_CLKSOURCE_PCLK2);
 80024a2:	f04f 6040 	mov.w	r0, #201326592	@ 0xc000000
 80024a6:	f7fe fbb5 	bl	8000c14 <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 80024aa:	2020      	movs	r0, #32
 80024ac:	f7fe fc8c 	bl	8000dc8 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80024b0:	2004      	movs	r0, #4
 80024b2:	f7fe fc59 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = CONS_TX_Pin;
 80024b6:	2340      	movs	r3, #64	@ 0x40
 80024b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80024ba:	2302      	movs	r3, #2
 80024bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80024be:	2303      	movs	r3, #3
 80024c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024c6:	2300      	movs	r3, #0
 80024c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80024ca:	2308      	movs	r3, #8
 80024cc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(CONS_TX_GPIO_Port, &GPIO_InitStruct);
 80024ce:	1d3b      	adds	r3, r7, #4
 80024d0:	4619      	mov	r1, r3
 80024d2:	4821      	ldr	r0, [pc, #132]	@ (8002558 <MX_USART6_UART_Init+0xe0>)
 80024d4:	f009 fa2c 	bl	800b930 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = CONS_RX_Pin;
 80024d8:	2380      	movs	r3, #128	@ 0x80
 80024da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80024dc:	2302      	movs	r3, #2
 80024de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80024e0:	2303      	movs	r3, #3
 80024e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024e8:	2300      	movs	r3, #0
 80024ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80024ec:	2308      	movs	r3, #8
 80024ee:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(CONS_RX_GPIO_Port, &GPIO_InitStruct);
 80024f0:	1d3b      	adds	r3, r7, #4
 80024f2:	4619      	mov	r1, r3
 80024f4:	4818      	ldr	r0, [pc, #96]	@ (8002558 <MX_USART6_UART_Init+0xe0>)
 80024f6:	f009 fa1b 	bl	800b930 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),14, 0));
 80024fa:	f7fe f8d7 	bl	80006ac <__NVIC_GetPriorityGrouping>
 80024fe:	4603      	mov	r3, r0
 8002500:	2200      	movs	r2, #0
 8002502:	210e      	movs	r1, #14
 8002504:	4618      	mov	r0, r3
 8002506:	f7fe f927 	bl	8000758 <NVIC_EncodePriority>
 800250a:	4603      	mov	r3, r0
 800250c:	4619      	mov	r1, r3
 800250e:	2047      	movs	r0, #71	@ 0x47
 8002510:	f7fe f8f8 	bl	8000704 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8002514:	2047      	movs	r0, #71	@ 0x47
 8002516:	f7fe f8d7 	bl	80006c8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800251a:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800251e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002520:	2300      	movs	r3, #0
 8002522:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002524:	2300      	movs	r3, #0
 8002526:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002528:	2300      	movs	r3, #0
 800252a:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800252c:	230c      	movs	r3, #12
 800252e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002530:	2300      	movs	r3, #0
 8002532:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002534:	2300      	movs	r3, #0
 8002536:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8002538:	f107 031c 	add.w	r3, r7, #28
 800253c:	4619      	mov	r1, r3
 800253e:	4807      	ldr	r0, [pc, #28]	@ (800255c <MX_USART6_UART_Init+0xe4>)
 8002540:	f00a fb8e 	bl	800cc60 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8002544:	4805      	ldr	r0, [pc, #20]	@ (800255c <MX_USART6_UART_Init+0xe4>)
 8002546:	f7fe fe69 	bl	800121c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 800254a:	4804      	ldr	r0, [pc, #16]	@ (800255c <MX_USART6_UART_Init+0xe4>)
 800254c:	f7fe fe0b 	bl	8001166 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002550:	bf00      	nop
 8002552:	3738      	adds	r7, #56	@ 0x38
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	40020800 	.word	0x40020800
 800255c:	40011400 	.word	0x40011400

08002560 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 8002564:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8002568:	f7fe fbfe 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800256c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8002570:	f7fe fbfa 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002574:	f7fe f89a 	bl	80006ac <__NVIC_GetPriorityGrouping>
 8002578:	4603      	mov	r3, r0
 800257a:	2200      	movs	r2, #0
 800257c:	2100      	movs	r1, #0
 800257e:	4618      	mov	r0, r3
 8002580:	f7fe f8ea 	bl	8000758 <NVIC_EncodePriority>
 8002584:	4603      	mov	r3, r0
 8002586:	4619      	mov	r1, r3
 8002588:	200c      	movs	r0, #12
 800258a:	f7fe f8bb 	bl	8000704 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800258e:	200c      	movs	r0, #12
 8002590:	f7fe f89a 	bl	80006c8 <__NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002594:	2200      	movs	r2, #0
 8002596:	2100      	movs	r1, #0
 8002598:	2038      	movs	r0, #56	@ 0x38
 800259a:	f007 ff5c 	bl	800a456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800259e:	2038      	movs	r0, #56	@ 0x38
 80025a0:	f007 ff75 	bl	800a48e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80025a4:	f7fe f882 	bl	80006ac <__NVIC_GetPriorityGrouping>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2200      	movs	r2, #0
 80025ac:	2100      	movs	r1, #0
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fe f8d2 	bl	8000758 <NVIC_EncodePriority>
 80025b4:	4603      	mov	r3, r0
 80025b6:	4619      	mov	r1, r3
 80025b8:	2044      	movs	r0, #68	@ 0x44
 80025ba:	f7fe f8a3 	bl	8000704 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80025be:	2044      	movs	r0, #68	@ 0x44
 80025c0:	f7fe f882 	bl	80006c8 <__NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80025c4:	f7fe f872 	bl	80006ac <__NVIC_GetPriorityGrouping>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2200      	movs	r2, #0
 80025cc:	2100      	movs	r1, #0
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fe f8c2 	bl	8000758 <NVIC_EncodePriority>
 80025d4:	4603      	mov	r3, r0
 80025d6:	4619      	mov	r1, r3
 80025d8:	2045      	movs	r0, #69	@ 0x45
 80025da:	f7fe f893 	bl	8000704 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80025de:	2045      	movs	r0, #69	@ 0x45
 80025e0:	f7fe f872 	bl	80006c8 <__NVIC_EnableIRQ>

}
 80025e4:	bf00      	nop
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b088      	sub	sp, #32
 80025ec:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80025ee:	f107 0318 	add.w	r3, r7, #24
 80025f2:	2200      	movs	r2, #0
 80025f4:	601a      	str	r2, [r3, #0]
 80025f6:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f8:	463b      	mov	r3, r7
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	605a      	str	r2, [r3, #4]
 8002600:	609a      	str	r2, [r3, #8]
 8002602:	60da      	str	r2, [r3, #12]
 8002604:	611a      	str	r2, [r3, #16]
 8002606:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8002608:	2010      	movs	r0, #16
 800260a:	f7fe fbad 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800260e:	2004      	movs	r0, #4
 8002610:	f7fe fbaa 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002614:	2080      	movs	r0, #128	@ 0x80
 8002616:	f7fe fba7 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800261a:	2001      	movs	r0, #1
 800261c:	f7fe fba4 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002620:	2002      	movs	r0, #2
 8002622:	f7fe fba1 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002626:	2008      	movs	r0, #8
 8002628:	f7fe fb9e 	bl	8000d68 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TEC_4_SWEN_GPIO_Port, TEC_4_SWEN_Pin);
 800262c:	2104      	movs	r1, #4
 800262e:	48bf      	ldr	r0, [pc, #764]	@ (800292c <MX_GPIO_Init+0x344>)
 8002630:	f7fe fe76 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEC_3_SWEN_GPIO_Port, TEC_3_SWEN_Pin);
 8002634:	2108      	movs	r1, #8
 8002636:	48bd      	ldr	r0, [pc, #756]	@ (800292c <MX_GPIO_Init+0x344>)
 8002638:	f7fe fe72 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEC_2_SWEN_GPIO_Port, TEC_2_SWEN_Pin);
 800263c:	2110      	movs	r1, #16
 800263e:	48bb      	ldr	r0, [pc, #748]	@ (800292c <MX_GPIO_Init+0x344>)
 8002640:	f7fe fe6e 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEC_1_SWEN_GPIO_Port, TEC_1_SWEN_Pin);
 8002644:	2120      	movs	r1, #32
 8002646:	48b9      	ldr	r0, [pc, #740]	@ (800292c <MX_GPIO_Init+0x344>)
 8002648:	f7fe fe6a 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEC_1_EN_GPIO_Port, TEC_1_EN_Pin);
 800264c:	2140      	movs	r1, #64	@ 0x40
 800264e:	48b7      	ldr	r0, [pc, #732]	@ (800292c <MX_GPIO_Init+0x344>)
 8002650:	f7fe fe66 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEC_2_EN_GPIO_Port, TEC_2_EN_Pin);
 8002654:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002658:	48b5      	ldr	r0, [pc, #724]	@ (8002930 <MX_GPIO_Init+0x348>)
 800265a:	f7fe fe61 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEC_3_EN_GPIO_Port, TEC_3_EN_Pin);
 800265e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002662:	48b3      	ldr	r0, [pc, #716]	@ (8002930 <MX_GPIO_Init+0x348>)
 8002664:	f7fe fe5c 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEC_4_EN_GPIO_Port, TEC_4_EN_Pin);
 8002668:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800266c:	48b0      	ldr	r0, [pc, #704]	@ (8002930 <MX_GPIO_Init+0x348>)
 800266e:	f7fe fe57 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8002672:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002676:	48ad      	ldr	r0, [pc, #692]	@ (800292c <MX_GPIO_Init+0x344>)
 8002678:	f7fe fe52 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 800267c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002680:	48ac      	ldr	r0, [pc, #688]	@ (8002934 <MX_GPIO_Init+0x34c>)
 8002682:	f7fe fe4d 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8002686:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800268a:	48aa      	ldr	r0, [pc, #680]	@ (8002934 <MX_GPIO_Init+0x34c>)
 800268c:	f7fe fe48 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(ADG_MOSI_GPIO_Port, ADG_MOSI_Pin);
 8002690:	2101      	movs	r1, #1
 8002692:	48a9      	ldr	r0, [pc, #676]	@ (8002938 <MX_GPIO_Init+0x350>)
 8002694:	f7fe fe44 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(ADG_SCK_GPIO_Port, ADG_SCK_Pin);
 8002698:	2102      	movs	r1, #2
 800269a:	48a7      	ldr	r0, [pc, #668]	@ (8002938 <MX_GPIO_Init+0x350>)
 800269c:	f7fe fe40 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(ADG_CS_GPIO_Port, ADG_CS_Pin);
 80026a0:	2104      	movs	r1, #4
 80026a2:	48a5      	ldr	r0, [pc, #660]	@ (8002938 <MX_GPIO_Init+0x350>)
 80026a4:	f7fe fe3c 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(EF_5_EN_GPIO_Port, EF_5_EN_Pin);
 80026a8:	2110      	movs	r1, #16
 80026aa:	48a3      	ldr	r0, [pc, #652]	@ (8002938 <MX_GPIO_Init+0x350>)
 80026ac:	f7fe fe38 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SENSOR1_EN_GPIO_Port, SENSOR1_EN_Pin);
 80026b0:	2120      	movs	r1, #32
 80026b2:	48a1      	ldr	r0, [pc, #644]	@ (8002938 <MX_GPIO_Init+0x350>)
 80026b4:	f7fe fe34 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SENSOR2_EN_GPIO_Port, SENSOR2_EN_Pin);
 80026b8:	2140      	movs	r1, #64	@ 0x40
 80026ba:	489f      	ldr	r0, [pc, #636]	@ (8002938 <MX_GPIO_Init+0x350>)
 80026bc:	f7fe fe30 	bl	8001320 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(LASER_DAC_CS_GPIO_Port, LASER_DAC_CS_Pin);
 80026c0:	2104      	movs	r1, #4
 80026c2:	489e      	ldr	r0, [pc, #632]	@ (800293c <MX_GPIO_Init+0x354>)
 80026c4:	f7fe fe1e 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(LASER_INT_SW_CS_GPIO_Port, LASER_INT_SW_CS_Pin);
 80026c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026cc:	4897      	ldr	r0, [pc, #604]	@ (800292c <MX_GPIO_Init+0x344>)
 80026ce:	f7fe fe19 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(LASER_EXT_SW_CS_GPIO_Port, LASER_EXT_SW_CS_Pin);
 80026d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026d6:	4895      	ldr	r0, [pc, #596]	@ (800292c <MX_GPIO_Init+0x344>)
 80026d8:	f7fe fe14 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(LASER_DAC_LATCH_GPIO_Port, LASER_DAC_LATCH_Pin);
 80026dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80026e0:	4896      	ldr	r0, [pc, #600]	@ (800293c <MX_GPIO_Init+0x354>)
 80026e2:	f7fe fe0f 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(PHOTO_SW_CS_GPIO_Port, PHOTO_SW_CS_Pin);
 80026e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026ea:	4893      	ldr	r0, [pc, #588]	@ (8002938 <MX_GPIO_Init+0x350>)
 80026ec:	f7fe fe0a 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(PHOTO_ADC_CS_GPIO_Port, PHOTO_ADC_CS_Pin);
 80026f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026f4:	4890      	ldr	r0, [pc, #576]	@ (8002938 <MX_GPIO_Init+0x350>)
 80026f6:	f7fe fe05 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(PHOTO_ADC_CONV_GPIO_Port, PHOTO_ADC_CONV_Pin);
 80026fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026fe:	488e      	ldr	r0, [pc, #568]	@ (8002938 <MX_GPIO_Init+0x350>)
 8002700:	f7fe fe00 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(FRAM_CS_GPIO_Port, FRAM_CS_Pin);
 8002704:	2180      	movs	r1, #128	@ 0x80
 8002706:	488c      	ldr	r0, [pc, #560]	@ (8002938 <MX_GPIO_Init+0x350>)
 8002708:	f7fe fdfc 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(TEC_4_CS_GPIO_Port, TEC_4_CS_Pin);
 800270c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002710:	488a      	ldr	r0, [pc, #552]	@ (800293c <MX_GPIO_Init+0x354>)
 8002712:	f7fe fdf7 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(TEC_3_CS_GPIO_Port, TEC_3_CS_Pin);
 8002716:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800271a:	4888      	ldr	r0, [pc, #544]	@ (800293c <MX_GPIO_Init+0x354>)
 800271c:	f7fe fdf2 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(TEC_2_CS_GPIO_Port, TEC_2_CS_Pin);
 8002720:	2101      	movs	r1, #1
 8002722:	4882      	ldr	r0, [pc, #520]	@ (800292c <MX_GPIO_Init+0x344>)
 8002724:	f7fe fdee 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(TEC_1_CS_GPIO_Port, TEC_1_CS_Pin);
 8002728:	2102      	movs	r1, #2
 800272a:	4880      	ldr	r0, [pc, #512]	@ (800292c <MX_GPIO_Init+0x344>)
 800272c:	f7fe fdea 	bl	8001304 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = TEC_4_SWEN_Pin;
 8002730:	2304      	movs	r3, #4
 8002732:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002734:	2301      	movs	r3, #1
 8002736:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002738:	2300      	movs	r3, #0
 800273a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800273c:	2300      	movs	r3, #0
 800273e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002740:	2300      	movs	r3, #0
 8002742:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_4_SWEN_GPIO_Port, &GPIO_InitStruct);
 8002744:	463b      	mov	r3, r7
 8002746:	4619      	mov	r1, r3
 8002748:	4878      	ldr	r0, [pc, #480]	@ (800292c <MX_GPIO_Init+0x344>)
 800274a:	f009 f8f1 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_3_SWEN_Pin;
 800274e:	2308      	movs	r3, #8
 8002750:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002752:	2301      	movs	r3, #1
 8002754:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002756:	2300      	movs	r3, #0
 8002758:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800275a:	2300      	movs	r3, #0
 800275c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800275e:	2300      	movs	r3, #0
 8002760:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_3_SWEN_GPIO_Port, &GPIO_InitStruct);
 8002762:	463b      	mov	r3, r7
 8002764:	4619      	mov	r1, r3
 8002766:	4871      	ldr	r0, [pc, #452]	@ (800292c <MX_GPIO_Init+0x344>)
 8002768:	f009 f8e2 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_2_SWEN_Pin;
 800276c:	2310      	movs	r3, #16
 800276e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002770:	2301      	movs	r3, #1
 8002772:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002774:	2300      	movs	r3, #0
 8002776:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002778:	2300      	movs	r3, #0
 800277a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800277c:	2300      	movs	r3, #0
 800277e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_2_SWEN_GPIO_Port, &GPIO_InitStruct);
 8002780:	463b      	mov	r3, r7
 8002782:	4619      	mov	r1, r3
 8002784:	4869      	ldr	r0, [pc, #420]	@ (800292c <MX_GPIO_Init+0x344>)
 8002786:	f009 f8d3 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_1_SWEN_Pin;
 800278a:	2320      	movs	r3, #32
 800278c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800278e:	2301      	movs	r3, #1
 8002790:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002792:	2300      	movs	r3, #0
 8002794:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002796:	2300      	movs	r3, #0
 8002798:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800279a:	2300      	movs	r3, #0
 800279c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_1_SWEN_GPIO_Port, &GPIO_InitStruct);
 800279e:	463b      	mov	r3, r7
 80027a0:	4619      	mov	r1, r3
 80027a2:	4862      	ldr	r0, [pc, #392]	@ (800292c <MX_GPIO_Init+0x344>)
 80027a4:	f009 f8c4 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_1_EN_Pin;
 80027a8:	2340      	movs	r3, #64	@ 0x40
 80027aa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80027ac:	2301      	movs	r3, #1
 80027ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80027b0:	2300      	movs	r3, #0
 80027b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027b8:	2300      	movs	r3, #0
 80027ba:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_1_EN_GPIO_Port, &GPIO_InitStruct);
 80027bc:	463b      	mov	r3, r7
 80027be:	4619      	mov	r1, r3
 80027c0:	485a      	ldr	r0, [pc, #360]	@ (800292c <MX_GPIO_Init+0x344>)
 80027c2:	f009 f8b5 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_2_EN_Pin;
 80027c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027ca:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80027cc:	2301      	movs	r3, #1
 80027ce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80027d0:	2300      	movs	r3, #0
 80027d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027d4:	2300      	movs	r3, #0
 80027d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027d8:	2300      	movs	r3, #0
 80027da:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_2_EN_GPIO_Port, &GPIO_InitStruct);
 80027dc:	463b      	mov	r3, r7
 80027de:	4619      	mov	r1, r3
 80027e0:	4853      	ldr	r0, [pc, #332]	@ (8002930 <MX_GPIO_Init+0x348>)
 80027e2:	f009 f8a5 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_3_EN_Pin;
 80027e6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80027ea:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80027ec:	2301      	movs	r3, #1
 80027ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80027f0:	2300      	movs	r3, #0
 80027f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027f8:	2300      	movs	r3, #0
 80027fa:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_3_EN_GPIO_Port, &GPIO_InitStruct);
 80027fc:	463b      	mov	r3, r7
 80027fe:	4619      	mov	r1, r3
 8002800:	484b      	ldr	r0, [pc, #300]	@ (8002930 <MX_GPIO_Init+0x348>)
 8002802:	f009 f895 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_4_EN_Pin;
 8002806:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800280a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800280c:	2301      	movs	r3, #1
 800280e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002810:	2300      	movs	r3, #0
 8002812:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002814:	2300      	movs	r3, #0
 8002816:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002818:	2300      	movs	r3, #0
 800281a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_4_EN_GPIO_Port, &GPIO_InitStruct);
 800281c:	463b      	mov	r3, r7
 800281e:	4619      	mov	r1, r3
 8002820:	4843      	ldr	r0, [pc, #268]	@ (8002930 <MX_GPIO_Init+0x348>)
 8002822:	f009 f885 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LASER_DAC_CS_Pin;
 8002826:	2304      	movs	r3, #4
 8002828:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800282a:	2301      	movs	r3, #1
 800282c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800282e:	2300      	movs	r3, #0
 8002830:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002832:	2300      	movs	r3, #0
 8002834:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002836:	2300      	movs	r3, #0
 8002838:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LASER_DAC_CS_GPIO_Port, &GPIO_InitStruct);
 800283a:	463b      	mov	r3, r7
 800283c:	4619      	mov	r1, r3
 800283e:	483f      	ldr	r0, [pc, #252]	@ (800293c <MX_GPIO_Init+0x354>)
 8002840:	f009 f876 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LASER_INT_SW_CS_Pin;
 8002844:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002848:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800284a:	2301      	movs	r3, #1
 800284c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800284e:	2300      	movs	r3, #0
 8002850:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002856:	2300      	movs	r3, #0
 8002858:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LASER_INT_SW_CS_GPIO_Port, &GPIO_InitStruct);
 800285a:	463b      	mov	r3, r7
 800285c:	4619      	mov	r1, r3
 800285e:	4833      	ldr	r0, [pc, #204]	@ (800292c <MX_GPIO_Init+0x344>)
 8002860:	f009 f866 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = WD_DONE_Pin;
 8002864:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002868:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800286a:	2301      	movs	r3, #1
 800286c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800286e:	2300      	movs	r3, #0
 8002870:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002872:	2300      	movs	r3, #0
 8002874:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002876:	2300      	movs	r3, #0
 8002878:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(WD_DONE_GPIO_Port, &GPIO_InitStruct);
 800287a:	463b      	mov	r3, r7
 800287c:	4619      	mov	r1, r3
 800287e:	482b      	ldr	r0, [pc, #172]	@ (800292c <MX_GPIO_Init+0x344>)
 8002880:	f009 f856 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LASER_EXT_SW_CS_Pin;
 8002884:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002888:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800288a:	2301      	movs	r3, #1
 800288c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800288e:	2300      	movs	r3, #0
 8002890:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002896:	2300      	movs	r3, #0
 8002898:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LASER_EXT_SW_CS_GPIO_Port, &GPIO_InitStruct);
 800289a:	463b      	mov	r3, r7
 800289c:	4619      	mov	r1, r3
 800289e:	4823      	ldr	r0, [pc, #140]	@ (800292c <MX_GPIO_Init+0x344>)
 80028a0:	f009 f846 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LASER_DAC_LATCH_Pin;
 80028a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028a8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80028aa:	2301      	movs	r3, #1
 80028ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80028ae:	2300      	movs	r3, #0
 80028b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80028b6:	2300      	movs	r3, #0
 80028b8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LASER_DAC_LATCH_GPIO_Port, &GPIO_InitStruct);
 80028ba:	463b      	mov	r3, r7
 80028bc:	4619      	mov	r1, r3
 80028be:	481f      	ldr	r0, [pc, #124]	@ (800293c <MX_GPIO_Init+0x354>)
 80028c0:	f009 f836 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = PHOTO_SW_CS_Pin;
 80028c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028c8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80028ca:	2301      	movs	r3, #1
 80028cc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80028ce:	2303      	movs	r3, #3
 80028d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80028d2:	2300      	movs	r3, #0
 80028d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80028d6:	2300      	movs	r3, #0
 80028d8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(PHOTO_SW_CS_GPIO_Port, &GPIO_InitStruct);
 80028da:	463b      	mov	r3, r7
 80028dc:	4619      	mov	r1, r3
 80028de:	4816      	ldr	r0, [pc, #88]	@ (8002938 <MX_GPIO_Init+0x350>)
 80028e0:	f009 f826 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = PHOTO_ADC_CS_Pin;
 80028e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028e8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80028ea:	2301      	movs	r3, #1
 80028ec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80028ee:	2303      	movs	r3, #3
 80028f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80028f2:	2300      	movs	r3, #0
 80028f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80028f6:	2300      	movs	r3, #0
 80028f8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(PHOTO_ADC_CS_GPIO_Port, &GPIO_InitStruct);
 80028fa:	463b      	mov	r3, r7
 80028fc:	4619      	mov	r1, r3
 80028fe:	480e      	ldr	r0, [pc, #56]	@ (8002938 <MX_GPIO_Init+0x350>)
 8002900:	f009 f816 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = PHOTO_ADC_CONV_Pin;
 8002904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002908:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800290a:	2301      	movs	r3, #1
 800290c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800290e:	2303      	movs	r3, #3
 8002910:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002912:	2300      	movs	r3, #0
 8002914:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002916:	2300      	movs	r3, #0
 8002918:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(PHOTO_ADC_CONV_GPIO_Port, &GPIO_InitStruct);
 800291a:	463b      	mov	r3, r7
 800291c:	4619      	mov	r1, r3
 800291e:	4806      	ldr	r0, [pc, #24]	@ (8002938 <MX_GPIO_Init+0x350>)
 8002920:	f009 f806 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IRQ_0_Pin;
 8002924:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002928:	603b      	str	r3, [r7, #0]
 800292a:	e009      	b.n	8002940 <MX_GPIO_Init+0x358>
 800292c:	40021000 	.word	0x40021000
 8002930:	40020800 	.word	0x40020800
 8002934:	40020000 	.word	0x40020000
 8002938:	40020c00 	.word	0x40020c00
 800293c:	40020400 	.word	0x40020400
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002940:	2300      	movs	r3, #0
 8002942:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002944:	2300      	movs	r3, #0
 8002946:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(IRQ_0_GPIO_Port, &GPIO_InitStruct);
 8002948:	463b      	mov	r3, r7
 800294a:	4619      	mov	r1, r3
 800294c:	4887      	ldr	r0, [pc, #540]	@ (8002b6c <MX_GPIO_Init+0x584>)
 800294e:	f008 ffef 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IRQ_1_Pin;
 8002952:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002956:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002958:	2300      	movs	r3, #0
 800295a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800295c:	2300      	movs	r3, #0
 800295e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(IRQ_1_GPIO_Port, &GPIO_InitStruct);
 8002960:	463b      	mov	r3, r7
 8002962:	4619      	mov	r1, r3
 8002964:	4881      	ldr	r0, [pc, #516]	@ (8002b6c <MX_GPIO_Init+0x584>)
 8002966:	f008 ffe3 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = EF_12_AUX_Pin;
 800296a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800296e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002970:	2300      	movs	r3, #0
 8002972:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002974:	2300      	movs	r3, #0
 8002976:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(EF_12_AUX_GPIO_Port, &GPIO_InitStruct);
 8002978:	463b      	mov	r3, r7
 800297a:	4619      	mov	r1, r3
 800297c:	487c      	ldr	r0, [pc, #496]	@ (8002b70 <MX_GPIO_Init+0x588>)
 800297e:	f008 ffd7 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_G_Pin;
 8002982:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002986:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002988:	2301      	movs	r3, #1
 800298a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800298c:	2300      	movs	r3, #0
 800298e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002990:	2300      	movs	r3, #0
 8002992:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002994:	2300      	movs	r3, #0
 8002996:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8002998:	463b      	mov	r3, r7
 800299a:	4619      	mov	r1, r3
 800299c:	4874      	ldr	r0, [pc, #464]	@ (8002b70 <MX_GPIO_Init+0x588>)
 800299e:	f008 ffc7 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_B_Pin;
 80029a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029a6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80029a8:	2301      	movs	r3, #1
 80029aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80029ac:	2300      	movs	r3, #0
 80029ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80029b4:	2300      	movs	r3, #0
 80029b6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 80029b8:	463b      	mov	r3, r7
 80029ba:	4619      	mov	r1, r3
 80029bc:	486c      	ldr	r0, [pc, #432]	@ (8002b70 <MX_GPIO_Init+0x588>)
 80029be:	f008 ffb7 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ADG_MOSI_Pin;
 80029c2:	2301      	movs	r3, #1
 80029c4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80029c6:	2301      	movs	r3, #1
 80029c8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80029ca:	2300      	movs	r3, #0
 80029cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80029d2:	2300      	movs	r3, #0
 80029d4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(ADG_MOSI_GPIO_Port, &GPIO_InitStruct);
 80029d6:	463b      	mov	r3, r7
 80029d8:	4619      	mov	r1, r3
 80029da:	4866      	ldr	r0, [pc, #408]	@ (8002b74 <MX_GPIO_Init+0x58c>)
 80029dc:	f008 ffa8 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ADG_SCK_Pin;
 80029e0:	2302      	movs	r3, #2
 80029e2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80029e4:	2301      	movs	r3, #1
 80029e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80029e8:	2300      	movs	r3, #0
 80029ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80029ec:	2300      	movs	r3, #0
 80029ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80029f0:	2300      	movs	r3, #0
 80029f2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(ADG_SCK_GPIO_Port, &GPIO_InitStruct);
 80029f4:	463b      	mov	r3, r7
 80029f6:	4619      	mov	r1, r3
 80029f8:	485e      	ldr	r0, [pc, #376]	@ (8002b74 <MX_GPIO_Init+0x58c>)
 80029fa:	f008 ff99 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ADG_CS_Pin;
 80029fe:	2304      	movs	r3, #4
 8002a00:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002a02:	2301      	movs	r3, #1
 8002a04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a06:	2300      	movs	r3, #0
 8002a08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(ADG_CS_GPIO_Port, &GPIO_InitStruct);
 8002a12:	463b      	mov	r3, r7
 8002a14:	4619      	mov	r1, r3
 8002a16:	4857      	ldr	r0, [pc, #348]	@ (8002b74 <MX_GPIO_Init+0x58c>)
 8002a18:	f008 ff8a 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = EF_5_AUX_Pin;
 8002a1c:	2308      	movs	r3, #8
 8002a1e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002a20:	2300      	movs	r3, #0
 8002a22:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a24:	2300      	movs	r3, #0
 8002a26:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(EF_5_AUX_GPIO_Port, &GPIO_InitStruct);
 8002a28:	463b      	mov	r3, r7
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4851      	ldr	r0, [pc, #324]	@ (8002b74 <MX_GPIO_Init+0x58c>)
 8002a2e:	f008 ff7f 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = EF_5_EN_Pin;
 8002a32:	2310      	movs	r3, #16
 8002a34:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002a36:	2301      	movs	r3, #1
 8002a38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a42:	2300      	movs	r3, #0
 8002a44:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(EF_5_EN_GPIO_Port, &GPIO_InitStruct);
 8002a46:	463b      	mov	r3, r7
 8002a48:	4619      	mov	r1, r3
 8002a4a:	484a      	ldr	r0, [pc, #296]	@ (8002b74 <MX_GPIO_Init+0x58c>)
 8002a4c:	f008 ff70 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SENSOR1_EN_Pin;
 8002a50:	2320      	movs	r3, #32
 8002a52:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002a54:	2301      	movs	r3, #1
 8002a56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a60:	2300      	movs	r3, #0
 8002a62:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SENSOR1_EN_GPIO_Port, &GPIO_InitStruct);
 8002a64:	463b      	mov	r3, r7
 8002a66:	4619      	mov	r1, r3
 8002a68:	4842      	ldr	r0, [pc, #264]	@ (8002b74 <MX_GPIO_Init+0x58c>)
 8002a6a:	f008 ff61 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SENSOR2_EN_Pin;
 8002a6e:	2340      	movs	r3, #64	@ 0x40
 8002a70:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002a72:	2301      	movs	r3, #1
 8002a74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a76:	2300      	movs	r3, #0
 8002a78:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SENSOR2_EN_GPIO_Port, &GPIO_InitStruct);
 8002a82:	463b      	mov	r3, r7
 8002a84:	4619      	mov	r1, r3
 8002a86:	483b      	ldr	r0, [pc, #236]	@ (8002b74 <MX_GPIO_Init+0x58c>)
 8002a88:	f008 ff52 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = FRAM_CS_Pin;
 8002a8c:	2380      	movs	r3, #128	@ 0x80
 8002a8e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002a90:	2301      	movs	r3, #1
 8002a92:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a94:	2300      	movs	r3, #0
 8002a96:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(FRAM_CS_GPIO_Port, &GPIO_InitStruct);
 8002aa0:	463b      	mov	r3, r7
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	4833      	ldr	r0, [pc, #204]	@ (8002b74 <MX_GPIO_Init+0x58c>)
 8002aa6:	f008 ff43 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_4_CS_Pin;
 8002aaa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002aae:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002abc:	2300      	movs	r3, #0
 8002abe:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_4_CS_GPIO_Port, &GPIO_InitStruct);
 8002ac0:	463b      	mov	r3, r7
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	482c      	ldr	r0, [pc, #176]	@ (8002b78 <MX_GPIO_Init+0x590>)
 8002ac6:	f008 ff33 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_3_CS_Pin;
 8002aca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ace:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002adc:	2300      	movs	r3, #0
 8002ade:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_3_CS_GPIO_Port, &GPIO_InitStruct);
 8002ae0:	463b      	mov	r3, r7
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4824      	ldr	r0, [pc, #144]	@ (8002b78 <MX_GPIO_Init+0x590>)
 8002ae6:	f008 ff23 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_2_CS_Pin;
 8002aea:	2301      	movs	r3, #1
 8002aec:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002aee:	2301      	movs	r3, #1
 8002af0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002af2:	2300      	movs	r3, #0
 8002af4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002af6:	2300      	movs	r3, #0
 8002af8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002afa:	2300      	movs	r3, #0
 8002afc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_2_CS_GPIO_Port, &GPIO_InitStruct);
 8002afe:	463b      	mov	r3, r7
 8002b00:	4619      	mov	r1, r3
 8002b02:	481e      	ldr	r0, [pc, #120]	@ (8002b7c <MX_GPIO_Init+0x594>)
 8002b04:	f008 ff14 	bl	800b930 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEC_1_CS_Pin;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002b10:	2300      	movs	r3, #0
 8002b12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(TEC_1_CS_GPIO_Port, &GPIO_InitStruct);
 8002b1c:	463b      	mov	r3, r7
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4816      	ldr	r0, [pc, #88]	@ (8002b7c <MX_GPIO_Init+0x594>)
 8002b22:	f008 ff05 	bl	800b930 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTD, LL_SYSCFG_EXTI_LINE11);
 8002b26:	4916      	ldr	r1, [pc, #88]	@ (8002b80 <MX_GPIO_Init+0x598>)
 8002b28:	2003      	movs	r0, #3
 8002b2a:	f7fe f965 	bl	8000df8 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_11;
 8002b2e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b32:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002b34:	2301      	movs	r3, #1
 8002b36:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8002b40:	f107 0318 	add.w	r3, r7, #24
 8002b44:	4618      	mov	r0, r3
 8002b46:	f008 fd6f 	bl	800b628 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(GPIOD, LL_GPIO_PIN_11, LL_GPIO_PULL_UP);
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002b50:	4808      	ldr	r0, [pc, #32]	@ (8002b74 <MX_GPIO_Init+0x58c>)
 8002b52:	f7fe fba8 	bl	80012a6 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(GPIOD, LL_GPIO_PIN_11, LL_GPIO_MODE_INPUT);
 8002b56:	2200      	movs	r2, #0
 8002b58:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002b5c:	4805      	ldr	r0, [pc, #20]	@ (8002b74 <MX_GPIO_Init+0x58c>)
 8002b5e:	f7fe fb73 	bl	8001248 <LL_GPIO_SetPinMode>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002b62:	bf00      	nop
 8002b64:	3720      	adds	r7, #32
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	40020800 	.word	0x40020800
 8002b70:	40020000 	.word	0x40020000
 8002b74:	40020c00 	.word	0x40020c00
 8002b78:	40020400 	.word	0x40020400
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	f0000002 	.word	0xf0000002

08002b84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002b88:	b672      	cpsid	i
}
 8002b8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b8c:	bf00      	nop
 8002b8e:	e7fd      	b.n	8002b8c <Error_Handler+0x8>

08002b90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002b96:	4b0f      	ldr	r3, [pc, #60]	@ (8002bd4 <HAL_MspInit+0x44>)
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	4a0e      	ldr	r2, [pc, #56]	@ (8002bd4 <HAL_MspInit+0x44>)
 8002b9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ba0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8002bd4 <HAL_MspInit+0x44>)
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002baa:	607b      	str	r3, [r7, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bae:	4b09      	ldr	r3, [pc, #36]	@ (8002bd4 <HAL_MspInit+0x44>)
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb2:	4a08      	ldr	r2, [pc, #32]	@ (8002bd4 <HAL_MspInit+0x44>)
 8002bb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bba:	4b06      	ldr	r3, [pc, #24]	@ (8002bd4 <HAL_MspInit+0x44>)
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bc2:	603b      	str	r3, [r7, #0]
 8002bc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	40023800 	.word	0x40023800

08002bd8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b08e      	sub	sp, #56	@ 0x38
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	605a      	str	r2, [r3, #4]
 8002bea:	609a      	str	r2, [r3, #8]
 8002bec:	60da      	str	r2, [r3, #12]
 8002bee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a63      	ldr	r2, [pc, #396]	@ (8002d84 <HAL_ADC_MspInit+0x1ac>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d16c      	bne.n	8002cd4 <HAL_ADC_MspInit+0xfc>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002bfa:	4b63      	ldr	r3, [pc, #396]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfe:	4a62      	ldr	r2, [pc, #392]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c06:	4b60      	ldr	r3, [pc, #384]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c0e:	623b      	str	r3, [r7, #32]
 8002c10:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c12:	4b5d      	ldr	r3, [pc, #372]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c16:	4a5c      	ldr	r2, [pc, #368]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002c18:	f043 0304 	orr.w	r3, r3, #4
 8002c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c1e:	4b5a      	ldr	r3, [pc, #360]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c22:	f003 0304 	and.w	r3, r3, #4
 8002c26:	61fb      	str	r3, [r7, #28]
 8002c28:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c2a:	4b57      	ldr	r3, [pc, #348]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2e:	4a56      	ldr	r2, [pc, #344]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002c30:	f043 0302 	orr.w	r3, r3, #2
 8002c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c36:	4b54      	ldr	r3, [pc, #336]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	61bb      	str	r3, [r7, #24]
 8002c40:	69bb      	ldr	r3, [r7, #24]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002c42:	233f      	movs	r3, #63	@ 0x3f
 8002c44:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c46:	2303      	movs	r3, #3
 8002c48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c52:	4619      	mov	r1, r3
 8002c54:	484d      	ldr	r0, [pc, #308]	@ (8002d8c <HAL_ADC_MspInit+0x1b4>)
 8002c56:	f007 ffad 	bl	800abb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c62:	2300      	movs	r3, #0
 8002c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	4848      	ldr	r0, [pc, #288]	@ (8002d90 <HAL_ADC_MspInit+0x1b8>)
 8002c6e:	f007 ffa1 	bl	800abb4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002c72:	4b48      	ldr	r3, [pc, #288]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002c74:	4a48      	ldr	r2, [pc, #288]	@ (8002d98 <HAL_ADC_MspInit+0x1c0>)
 8002c76:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002c78:	4b46      	ldr	r3, [pc, #280]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c7e:	4b45      	ldr	r3, [pc, #276]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c84:	4b43      	ldr	r3, [pc, #268]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002c8a:	4b42      	ldr	r3, [pc, #264]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002c8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c90:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c92:	4b40      	ldr	r3, [pc, #256]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002c94:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c98:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c9a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002c9c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ca0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002ca4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ca8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002caa:	4b3a      	ldr	r3, [pc, #232]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cb0:	4b38      	ldr	r3, [pc, #224]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002cb6:	4837      	ldr	r0, [pc, #220]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002cb8:	f007 fc04 	bl	800a4c4 <HAL_DMA_Init>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 8002cc2:	f7ff ff5f 	bl	8002b84 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a32      	ldr	r2, [pc, #200]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002cca:	639a      	str	r2, [r3, #56]	@ 0x38
 8002ccc:	4a31      	ldr	r2, [pc, #196]	@ (8002d94 <HAL_ADC_MspInit+0x1bc>)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002cd2:	e052      	b.n	8002d7a <HAL_ADC_MspInit+0x1a2>
  else if(hadc->Instance==ADC2)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a30      	ldr	r2, [pc, #192]	@ (8002d9c <HAL_ADC_MspInit+0x1c4>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d124      	bne.n	8002d28 <HAL_ADC_MspInit+0x150>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002cde:	4b2a      	ldr	r3, [pc, #168]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce2:	4a29      	ldr	r2, [pc, #164]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002ce4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cea:	4b27      	ldr	r3, [pc, #156]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cf2:	617b      	str	r3, [r7, #20]
 8002cf4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cf6:	4b24      	ldr	r3, [pc, #144]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfa:	4a23      	ldr	r2, [pc, #140]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d02:	4b21      	ldr	r3, [pc, #132]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	613b      	str	r3, [r7, #16]
 8002d0c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002d0e:	230c      	movs	r3, #12
 8002d10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d12:	2303      	movs	r3, #3
 8002d14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d16:	2300      	movs	r3, #0
 8002d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d1e:	4619      	mov	r1, r3
 8002d20:	481f      	ldr	r0, [pc, #124]	@ (8002da0 <HAL_ADC_MspInit+0x1c8>)
 8002d22:	f007 ff47 	bl	800abb4 <HAL_GPIO_Init>
}
 8002d26:	e028      	b.n	8002d7a <HAL_ADC_MspInit+0x1a2>
  else if(hadc->Instance==ADC3)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a1d      	ldr	r2, [pc, #116]	@ (8002da4 <HAL_ADC_MspInit+0x1cc>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d123      	bne.n	8002d7a <HAL_ADC_MspInit+0x1a2>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002d32:	4b15      	ldr	r3, [pc, #84]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d36:	4a14      	ldr	r2, [pc, #80]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002d38:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d3e:	4b12      	ldr	r3, [pc, #72]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d46:	60fb      	str	r3, [r7, #12]
 8002d48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4e:	4a0e      	ldr	r2, [pc, #56]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002d50:	f043 0301 	orr.w	r3, r3, #1
 8002d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d56:	4b0c      	ldr	r3, [pc, #48]	@ (8002d88 <HAL_ADC_MspInit+0x1b0>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	60bb      	str	r3, [r7, #8]
 8002d60:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002d62:	2302      	movs	r3, #2
 8002d64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d66:	2303      	movs	r3, #3
 8002d68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d72:	4619      	mov	r1, r3
 8002d74:	480a      	ldr	r0, [pc, #40]	@ (8002da0 <HAL_ADC_MspInit+0x1c8>)
 8002d76:	f007 ff1d 	bl	800abb4 <HAL_GPIO_Init>
}
 8002d7a:	bf00      	nop
 8002d7c:	3738      	adds	r7, #56	@ 0x38
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	40012000 	.word	0x40012000
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	40020800 	.word	0x40020800
 8002d90:	40020400 	.word	0x40020400
 8002d94:	2000441c 	.word	0x2000441c
 8002d98:	40026410 	.word	0x40026410
 8002d9c:	40012100 	.word	0x40012100
 8002da0:	40020000 	.word	0x40020000
 8002da4:	40012200 	.word	0x40012200

08002da8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a0a      	ldr	r2, [pc, #40]	@ (8002de0 <HAL_TIM_Base_MspInit+0x38>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d10b      	bne.n	8002dd2 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002dba:	4b0a      	ldr	r3, [pc, #40]	@ (8002de4 <HAL_TIM_Base_MspInit+0x3c>)
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbe:	4a09      	ldr	r2, [pc, #36]	@ (8002de4 <HAL_TIM_Base_MspInit+0x3c>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dc6:	4b07      	ldr	r3, [pc, #28]	@ (8002de4 <HAL_TIM_Base_MspInit+0x3c>)
 8002dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002dd2:	bf00      	nop
 8002dd4:	3714      	adds	r7, #20
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	40010000 	.word	0x40010000
 8002de4:	40023800 	.word	0x40023800

08002de8 <LL_DMA_IsActiveFlag_TC5>:
  * @rmtoll HISR  TCIF0    LL_DMA_IsActiveFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF5)==(DMA_HISR_TCIF5));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002df8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002dfc:	bf0c      	ite	eq
 8002dfe:	2301      	moveq	r3, #1
 8002e00:	2300      	movne	r3, #0
 8002e02:	b2db      	uxtb	r3, r3
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll HISR  TCIF6    LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e20:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e24:	bf0c      	ite	eq
 8002e26:	2301      	moveq	r3, #1
 8002e28:	2300      	movne	r3, #0
 8002e2a:	b2db      	uxtb	r3, r3
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <LL_DMA_ClearFlag_TC5>:
  * @rmtoll HIFCR  CTCIF5    LL_DMA_ClearFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF5);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e46:	60da      	str	r2, [r3, #12]
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll HIFCR  CTCIF6    LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002e62:	60da      	str	r2, [r3, #12]
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e74:	bf00      	nop
 8002e76:	e7fd      	b.n	8002e74 <NMI_Handler+0x4>

08002e78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e7c:	bf00      	nop
 8002e7e:	e7fd      	b.n	8002e7c <HardFault_Handler+0x4>

08002e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e84:	bf00      	nop
 8002e86:	e7fd      	b.n	8002e84 <MemManage_Handler+0x4>

08002e88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e8c:	bf00      	nop
 8002e8e:	e7fd      	b.n	8002e8c <BusFault_Handler+0x4>

08002e90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e94:	bf00      	nop
 8002e96:	e7fd      	b.n	8002e94 <UsageFault_Handler+0x4>

08002e98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e9c:	bf00      	nop
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002eaa:	bf00      	nop
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002eb8:	bf00      	nop
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	//SCH_RunSystemTickTimer();
	SST_TimeEvt_tick();
 8002ec6:	f006 fd2f 	bl	8009928 <SST_TimeEvt_tick>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002eca:	f006 fda5 	bl	8009a18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ece:	bf00      	nop
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002ed2:	b480      	push	{r7}
 8002ed4:	af00      	add	r7, sp, #0

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002ed6:	bf00      	nop
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ee4:	4802      	ldr	r0, [pc, #8]	@ (8002ef0 <DMA2_Stream0_IRQHandler+0x10>)
 8002ee6:	f007 fbfb 	bl	800a6e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002eea:	bf00      	nop
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	2000441c 	.word	0x2000441c

08002ef4 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
	...

08002f04 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC6(DMA2))
 8002f08:	480b      	ldr	r0, [pc, #44]	@ (8002f38 <DMA2_Stream6_IRQHandler+0x34>)
 8002f0a:	f7ff ff81 	bl	8002e10 <LL_DMA_IsActiveFlag_TC6>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d002      	beq.n	8002f1a <DMA2_Stream6_IRQHandler+0x16>
	{
		LL_DMA_ClearFlag_TC6(DMA2);
 8002f14:	4808      	ldr	r0, [pc, #32]	@ (8002f38 <DMA2_Stream6_IRQHandler+0x34>)
 8002f16:	f7ff ff9d 	bl	8002e54 <LL_DMA_ClearFlag_TC6>
	}
	if (LL_DMA_IsActiveFlag_TC5(DMA2))
 8002f1a:	4807      	ldr	r0, [pc, #28]	@ (8002f38 <DMA2_Stream6_IRQHandler+0x34>)
 8002f1c:	f7ff ff64 	bl	8002de8 <LL_DMA_IsActiveFlag_TC5>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d002      	beq.n	8002f2c <DMA2_Stream6_IRQHandler+0x28>
	{
		LL_DMA_ClearFlag_TC5(DMA2);
 8002f26:	4804      	ldr	r0, [pc, #16]	@ (8002f38 <DMA2_Stream6_IRQHandler+0x34>)
 8002f28:	f7ff ff86 	bl	8002e38 <LL_DMA_ClearFlag_TC5>
	}

	DMA_RX_callback(&IS66WV);
 8002f2c:	4803      	ldr	r0, [pc, #12]	@ (8002f3c <DMA2_Stream6_IRQHandler+0x38>)
 8002f2e:	f003 fbcd 	bl	80066cc <DMA_RX_callback>
  /* USER CODE END DMA2_Stream6_IRQn 0 */
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40026400 	.word	0x40026400
 8002f3c:	20000010 	.word	0x20000010

08002f40 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	Shell_USART_IRQHandler();
 8002f44:	f001 fb8e 	bl	8004664 <Shell_USART_IRQHandler>
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */
////////////////////////////
  /* USER CODE END USART6_IRQn 1 */
}
 8002f48:	bf00      	nop
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  return 1;
 8002f50:	2301      	movs	r3, #1
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <_kill>:

int _kill(int pid, int sig)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f66:	f00a ff0f 	bl	800dd88 <__errno>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2216      	movs	r2, #22
 8002f6e:	601a      	str	r2, [r3, #0]
  return -1;
 8002f70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3708      	adds	r7, #8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <_exit>:

void _exit (int status)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f84:	f04f 31ff 	mov.w	r1, #4294967295
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f7ff ffe7 	bl	8002f5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f8e:	bf00      	nop
 8002f90:	e7fd      	b.n	8002f8e <_exit+0x12>

08002f92 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b086      	sub	sp, #24
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	60f8      	str	r0, [r7, #12]
 8002f9a:	60b9      	str	r1, [r7, #8]
 8002f9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	617b      	str	r3, [r7, #20]
 8002fa2:	e00a      	b.n	8002fba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002fa4:	f3af 8000 	nop.w
 8002fa8:	4601      	mov	r1, r0
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	1c5a      	adds	r2, r3, #1
 8002fae:	60ba      	str	r2, [r7, #8]
 8002fb0:	b2ca      	uxtb	r2, r1
 8002fb2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	617b      	str	r3, [r7, #20]
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	dbf0      	blt.n	8002fa4 <_read+0x12>
  }

  return len;
 8002fc2:	687b      	ldr	r3, [r7, #4]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3718      	adds	r7, #24
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fd8:	2300      	movs	r3, #0
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	e009      	b.n	8002ff2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	1c5a      	adds	r2, r3, #1
 8002fe2:	60ba      	str	r2, [r7, #8]
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	3301      	adds	r3, #1
 8002ff0:	617b      	str	r3, [r7, #20]
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	dbf1      	blt.n	8002fde <_write+0x12>
  }
  return len;
 8002ffa:	687b      	ldr	r3, [r7, #4]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3718      	adds	r7, #24
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <_close>:

int _close(int file)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800300c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003010:	4618      	mov	r0, r3
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800302c:	605a      	str	r2, [r3, #4]
  return 0;
 800302e:	2300      	movs	r3, #0
}
 8003030:	4618      	mov	r0, r3
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <_isatty>:

int _isatty(int file)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003044:	2301      	movs	r3, #1
}
 8003046:	4618      	mov	r0, r3
 8003048:	370c      	adds	r7, #12
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr

08003052 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003052:	b480      	push	{r7}
 8003054:	b085      	sub	sp, #20
 8003056:	af00      	add	r7, sp, #0
 8003058:	60f8      	str	r0, [r7, #12]
 800305a:	60b9      	str	r1, [r7, #8]
 800305c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3714      	adds	r7, #20
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003074:	4a14      	ldr	r2, [pc, #80]	@ (80030c8 <_sbrk+0x5c>)
 8003076:	4b15      	ldr	r3, [pc, #84]	@ (80030cc <_sbrk+0x60>)
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003080:	4b13      	ldr	r3, [pc, #76]	@ (80030d0 <_sbrk+0x64>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d102      	bne.n	800308e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003088:	4b11      	ldr	r3, [pc, #68]	@ (80030d0 <_sbrk+0x64>)
 800308a:	4a12      	ldr	r2, [pc, #72]	@ (80030d4 <_sbrk+0x68>)
 800308c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800308e:	4b10      	ldr	r3, [pc, #64]	@ (80030d0 <_sbrk+0x64>)
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4413      	add	r3, r2
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	429a      	cmp	r2, r3
 800309a:	d207      	bcs.n	80030ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800309c:	f00a fe74 	bl	800dd88 <__errno>
 80030a0:	4603      	mov	r3, r0
 80030a2:	220c      	movs	r2, #12
 80030a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030a6:	f04f 33ff 	mov.w	r3, #4294967295
 80030aa:	e009      	b.n	80030c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030ac:	4b08      	ldr	r3, [pc, #32]	@ (80030d0 <_sbrk+0x64>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030b2:	4b07      	ldr	r3, [pc, #28]	@ (80030d0 <_sbrk+0x64>)
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4413      	add	r3, r2
 80030ba:	4a05      	ldr	r2, [pc, #20]	@ (80030d0 <_sbrk+0x64>)
 80030bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030be:	68fb      	ldr	r3, [r7, #12]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3718      	adds	r7, #24
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	20080000 	.word	0x20080000
 80030cc:	00000400 	.word	0x00000400
 80030d0:	200044c8 	.word	0x200044c8
 80030d4:	20005a70 	.word	0x20005a70

080030d8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030dc:	4b06      	ldr	r3, [pc, #24]	@ (80030f8 <SystemInit+0x20>)
 80030de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e2:	4a05      	ldr	r2, [pc, #20]	@ (80030f8 <SystemInit+0x20>)
 80030e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030ec:	bf00      	nop
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	e000ed00 	.word	0xe000ed00

080030fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80030fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003134 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003100:	f7ff ffea 	bl	80030d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003104:	480c      	ldr	r0, [pc, #48]	@ (8003138 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003106:	490d      	ldr	r1, [pc, #52]	@ (800313c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003108:	4a0d      	ldr	r2, [pc, #52]	@ (8003140 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800310a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800310c:	e002      	b.n	8003114 <LoopCopyDataInit>

0800310e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800310e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003112:	3304      	adds	r3, #4

08003114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003118:	d3f9      	bcc.n	800310e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800311a:	4a0a      	ldr	r2, [pc, #40]	@ (8003144 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800311c:	4c0a      	ldr	r4, [pc, #40]	@ (8003148 <LoopFillZerobss+0x22>)
  movs r3, #0
 800311e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003120:	e001      	b.n	8003126 <LoopFillZerobss>

08003122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003124:	3204      	adds	r2, #4

08003126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003128:	d3fb      	bcc.n	8003122 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800312a:	f00a fe33 	bl	800dd94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800312e:	f7fe f906 	bl	800133e <main>
  bx  lr    
 8003132:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003134:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800313c:	20004328 	.word	0x20004328
  ldr r2, =_sidata
 8003140:	08011670 	.word	0x08011670
  ldr r2, =_sbss
 8003144:	20004328 	.word	0x20004328
  ldr r4, =_ebss
 8003148:	20005a70 	.word	0x20005a70

0800314c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800314c:	e7fe      	b.n	800314c <ADC_IRQHandler>

0800314e <app_init>:
//DBC_MODULE_NAME("app_main")




void app_init(void) {
 800314e:	b580      	push	{r7, lr}
 8003150:	af00      	add	r7, sp, #0
	shell_task_ctor_singleton();
 8003152:	f001 f9e5 	bl	8004520 <shell_task_ctor_singleton>
	temperature_control_task_singleton_ctor();
 8003156:	f001 fb3b 	bl	80047d0 <temperature_control_task_singleton_ctor>
	temperature_monitor_task_ctor_singleton();
 800315a:	f002 f941 	bl	80053e0 <temperature_monitor_task_ctor_singleton>
	experiment_task_singleton_ctor();
 800315e:	f000 f891 	bl	8003284 <experiment_task_singleton_ctor>
//min_shell_task_ctor_singleton();
//temperature_control_task_singleton_ctor();
}
 8003162:	bf00      	nop
 8003164:	bd80      	pop	{r7, pc}

08003166 <app_start>:

void app_start(void)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	af00      	add	r7, sp, #0
	experiment_task_start(1);
 800316a:	2001      	movs	r0, #1
 800316c:	f000 f8ac 	bl	80032c8 <experiment_task_start>
	shell_task_start(4);
 8003170:	2004      	movs	r0, #4
 8003172:	f001 fa07 	bl	8004584 <shell_task_start>
	temperature_control_task_start(2);
 8003176:	2002      	movs	r0, #2
 8003178:	f001 fb50 	bl	800481c <temperature_control_task_start>
	temperature_monitor_task_start(3);
 800317c:	2003      	movs	r0, #3
 800317e:	f002 f951 	bl	8005424 <temperature_monitor_task_start>
//min_shell_task_start();
//temperature_control_task_start();
	return ;
 8003182:	bf00      	nop
}
 8003184:	bd80      	pop	{r7, pc}

08003186 <app_run>:
void app_run(void)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	af00      	add	r7, sp, #0
	SST_Task_run();
 800318a:	f006 facb 	bl	8009724 <SST_Task_run>
}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
	...

08003194 <experiment_task_init>:
static state_t experiment_task_state_manual_handler(experiment_task_t * const me, experiment_evt_t const * const e);
static state_t experiment_task_state_data_aqui_handler(experiment_task_t * const me, experiment_evt_t const * const e);
static state_t experiment_task_state_data_send_handler(experiment_task_t * const me, experiment_evt_t const * const e);

static void experiment_task_init(experiment_task_t * const me,experiment_evt_t const * const e)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b086      	sub	sp, #24
 8003198:	af02      	add	r7, sp, #8
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
	DBG(DBG_LEVEL_INFO,"experiment_task init\r\n");
 800319e:	4b0a      	ldr	r3, [pc, #40]	@ (80031c8 <experiment_task_init+0x34>)
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	2324      	movs	r3, #36	@ 0x24
 80031a4:	9300      	str	r3, [sp, #0]
 80031a6:	4b09      	ldr	r3, [pc, #36]	@ (80031cc <experiment_task_init+0x38>)
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	4909      	ldr	r1, [pc, #36]	@ (80031d0 <experiment_task_init+0x3c>)
 80031ac:	4809      	ldr	r0, [pc, #36]	@ (80031d4 <experiment_task_init+0x40>)
 80031ae:	f005 ffc3 	bl	8009138 <uart_stdio_printf>
	bsp_laser_init();
 80031b2:	f002 fadb 	bl	800576c <bsp_laser_init>
	me->laser_spi_mode = 1;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80031be:	bf00      	nop
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	0800fc58 	.word	0x0800fc58
 80031cc:	0800fc60 	.word	0x0800fc60
 80031d0:	0800fc88 	.word	0x0800fc88
 80031d4:	200045ac 	.word	0x200045ac

080031d8 <experiment_task_dispatch>:
static void experiment_task_dispatch(experiment_task_t * const me,experiment_evt_t const * const e)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
    experiment_task_handler_t prev_state = me->state; /* save for later */
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	60fb      	str	r3, [r7, #12]
    state_t status = (me->state)(me, e);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	6839      	ldr	r1, [r7, #0]
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	4798      	blx	r3
 80031f2:	4603      	mov	r3, r0
 80031f4:	72fb      	strb	r3, [r7, #11]

    if (status == TRAN_STATUS) { /* transition taken? */
 80031f6:	7afb      	ldrb	r3, [r7, #11]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d108      	bne.n	800320e <experiment_task_dispatch+0x36>
        (prev_state)(me, &exit_evt);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4906      	ldr	r1, [pc, #24]	@ (8003218 <experiment_task_dispatch+0x40>)
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	4798      	blx	r3
        (me->state)(me, &entry_evt);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	4904      	ldr	r1, [pc, #16]	@ (800321c <experiment_task_dispatch+0x44>)
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	4798      	blx	r3
    }
}
 800320e:	bf00      	nop
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	08010f74 	.word	0x08010f74
 800321c:	08010f60 	.word	0x08010f60

08003220 <experiment_task_ctor>:
void experiment_task_ctor(experiment_task_t * const me, experiment_task_init_t const * const init) {
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af02      	add	r7, sp, #8
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	6039      	str	r1, [r7, #0]
    DBC_ASSERT(0u, me != NULL);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d103      	bne.n	8003238 <experiment_task_ctor+0x18>
 8003230:	2100      	movs	r1, #0
 8003232:	4811      	ldr	r0, [pc, #68]	@ (8003278 <experiment_task_ctor+0x58>)
 8003234:	f002 f95c 	bl	80054f0 <DBC_fault_handler>
    SST_Task_ctor(&me->super, (SST_Handler) experiment_task_init, (SST_Handler)experiment_task_dispatch, \
 8003238:	6878      	ldr	r0, [r7, #4]
                                (SST_Evt *)init->current_evt, init->event_buffer);
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685a      	ldr	r2, [r3, #4]
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	689b      	ldr	r3, [r3, #8]
    SST_Task_ctor(&me->super, (SST_Handler) experiment_task_init, (SST_Handler)experiment_task_dispatch, \
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	4613      	mov	r3, r2
 8003246:	4a0d      	ldr	r2, [pc, #52]	@ (800327c <experiment_task_ctor+0x5c>)
 8003248:	490d      	ldr	r1, [pc, #52]	@ (8003280 <experiment_task_ctor+0x60>)
 800324a:	f006 fab9 	bl	80097c0 <SST_Task_ctor>
    SST_TimeEvt_ctor(&me->timeout_timer, EVT_EXPERIMENT_DATA_AQUISITION_TIMEOUT, &(me->super));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	3318      	adds	r3, #24
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	210e      	movs	r1, #14
 8003256:	4618      	mov	r0, r3
 8003258:	f006 fb14 	bl	8009884 <SST_TimeEvt_ctor>
    SST_TimeEvt_disarm(&me->timeout_timer); // Disarm the timeout timer
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3318      	adds	r3, #24
 8003260:	4618      	mov	r0, r3
 8003262:	f006 fb47 	bl	80098f4 <SST_TimeEvt_disarm>
    me->sub_state = init->sub_state;
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	7b1a      	ldrb	r2, [r3, #12]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 8003270:	bf00      	nop
 8003272:	3708      	adds	r7, #8
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	08010f50 	.word	0x08010f50
 800327c:	080031d9 	.word	0x080031d9
 8003280:	08003195 	.word	0x08003195

08003284 <experiment_task_singleton_ctor>:
void experiment_task_singleton_ctor(void)
{
 8003284:	b590      	push	{r4, r7, lr}
 8003286:	b087      	sub	sp, #28
 8003288:	af02      	add	r7, sp, #8
	circular_buffer_init(&experiment_task_event_queue, (uint8_t * )&experiment_task_event_buffer, sizeof(experiment_task_event_buffer), EXPERIMENT_TASK_NUM_EVENTS, sizeof(experiment_evt_t));
 800328a:	2314      	movs	r3, #20
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	2302      	movs	r3, #2
 8003290:	2228      	movs	r2, #40	@ 0x28
 8003292:	4909      	ldr	r1, [pc, #36]	@ (80032b8 <experiment_task_singleton_ctor+0x34>)
 8003294:	4809      	ldr	r0, [pc, #36]	@ (80032bc <experiment_task_singleton_ctor+0x38>)
 8003296:	f005 ffb4 	bl	8009202 <circular_buffer_init>
	experiment_task_init_t init = {
 800329a:	4b09      	ldr	r3, [pc, #36]	@ (80032c0 <experiment_task_singleton_ctor+0x3c>)
 800329c:	463c      	mov	r4, r7
 800329e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			.init_state = experiment_task_state_manual_handler,
			.current_evt = &experiment_task_current_event,
			.event_buffer = &experiment_task_event_queue,
			.sub_state = NO_SUBSTATE
	};
	experiment_task_ctor(&experiment_task_inst,&init);
 80032a4:	463b      	mov	r3, r7
 80032a6:	4619      	mov	r1, r3
 80032a8:	4806      	ldr	r0, [pc, #24]	@ (80032c4 <experiment_task_singleton_ctor+0x40>)
 80032aa:	f7ff ffb9 	bl	8003220 <experiment_task_ctor>
}
 80032ae:	bf00      	nop
 80032b0:	3714      	adds	r7, #20
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd90      	pop	{r4, r7, pc}
 80032b6:	bf00      	nop
 80032b8:	20004514 	.word	0x20004514
 80032bc:	2000453c 	.word	0x2000453c
 80032c0:	0800fcac 	.word	0x0800fcac
 80032c4:	200044cc 	.word	0x200044cc

080032c8 <experiment_task_start>:
void experiment_task_start(uint8_t priority)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	4603      	mov	r3, r0
 80032d0:	71fb      	strb	r3, [r7, #7]
	SST_Task_start(&experiment_task_inst.super,priority);
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	4619      	mov	r1, r3
 80032d6:	4803      	ldr	r0, [pc, #12]	@ (80032e4 <experiment_task_start+0x1c>)
 80032d8:	f006 fa8c 	bl	80097f4 <SST_Task_start>
}
 80032dc:	bf00      	nop
 80032de:	3708      	adds	r7, #8
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	200044cc 	.word	0x200044cc

080032e8 <experiment_task_state_manual_handler>:

//only handle command from shell
static state_t experiment_task_state_manual_handler(experiment_task_t * const me, experiment_evt_t const * const e)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af02      	add	r7, sp, #8
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
	switch (e->super.sig)
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	881b      	ldrh	r3, [r3, #0]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d002      	beq.n	8003300 <experiment_task_state_manual_handler+0x18>
 80032fa:	2b0f      	cmp	r3, #15
 80032fc:	d00f      	beq.n	800331e <experiment_task_state_manual_handler+0x36>
 80032fe:	e021      	b.n	8003344 <experiment_task_state_manual_handler+0x5c>
	{
		case SIG_ENTRY:
		{
			DBG(DBG_LEVEL_INFO,"entry experiment_task_state_manual_handler\r\n");
 8003300:	4b13      	ldr	r3, [pc, #76]	@ (8003350 <experiment_task_state_manual_handler+0x68>)
 8003302:	60fb      	str	r3, [r7, #12]
 8003304:	2351      	movs	r3, #81	@ 0x51
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	4b12      	ldr	r3, [pc, #72]	@ (8003354 <experiment_task_state_manual_handler+0x6c>)
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	4912      	ldr	r1, [pc, #72]	@ (8003358 <experiment_task_state_manual_handler+0x70>)
 800330e:	4813      	ldr	r0, [pc, #76]	@ (800335c <experiment_task_state_manual_handler+0x74>)
 8003310:	f005 ff12 	bl	8009138 <uart_stdio_printf>
			SST_TimeEvt_disarm(&me->timeout_timer); //disable the timeout
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	3318      	adds	r3, #24
 8003318:	4618      	mov	r0, r3
 800331a:	f006 faeb 	bl	80098f4 <SST_TimeEvt_disarm>

		case EVT_EXPERIMENT_HAS_COMMAND:
		{
			switch (e->cmd){
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	789b      	ldrb	r3, [r3, #2]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d002      	beq.n	800332c <experiment_task_state_manual_handler+0x44>
 8003326:	2b01      	cmp	r3, #1
 8003328:	d005      	beq.n	8003336 <experiment_task_state_manual_handler+0x4e>
 800332a:	e009      	b.n	8003340 <experiment_task_state_manual_handler+0x58>
			case EXPERIMENT_TEMPERATURE_AQUI_START:
			{
				me->state = experiment_task_state_data_aqui_handler;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a0c      	ldr	r2, [pc, #48]	@ (8003360 <experiment_task_state_manual_handler+0x78>)
 8003330:	615a      	str	r2, [r3, #20]
				return TRAN_STATUS;
 8003332:	2300      	movs	r3, #0
 8003334:	e007      	b.n	8003346 <experiment_task_state_manual_handler+0x5e>
			}
			case EXPERIMENT_TEMPERATURE_AQUI_SEND_DATA:
			{
				me->state = experiment_task_state_data_send_handler;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a0a      	ldr	r2, [pc, #40]	@ (8003364 <experiment_task_state_manual_handler+0x7c>)
 800333a:	615a      	str	r2, [r3, #20]
				return TRAN_STATUS;
 800333c:	2300      	movs	r3, #0
 800333e:	e002      	b.n	8003346 <experiment_task_state_manual_handler+0x5e>
			}
			default:
				return IGNORED_STATUS;
 8003340:	2302      	movs	r3, #2
 8003342:	e000      	b.n	8003346 <experiment_task_state_manual_handler+0x5e>
		}
	}
 }
}
	return IGNORED_STATUS;
 8003344:	2302      	movs	r3, #2
}
 8003346:	4618      	mov	r0, r3
 8003348:	3710      	adds	r7, #16
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	0800fc58 	.word	0x0800fc58
 8003354:	0800fc60 	.word	0x0800fc60
 8003358:	0800fcbc 	.word	0x0800fcbc
 800335c:	200045ac 	.word	0x200045ac
 8003360:	08003369 	.word	0x08003369
 8003364:	080034b9 	.word	0x080034b9

08003368 <experiment_task_state_data_aqui_handler>:


static state_t experiment_task_state_data_aqui_handler(experiment_task_t * const me, experiment_evt_t const * const e)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af02      	add	r7, sp, #8
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
	switch (e->super.sig)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	3b01      	subs	r3, #1
 8003378:	2b11      	cmp	r3, #17
 800337a:	f200 808c 	bhi.w	8003496 <experiment_task_state_data_aqui_handler+0x12e>
 800337e:	a201      	add	r2, pc, #4	@ (adr r2, 8003384 <experiment_task_state_data_aqui_handler+0x1c>)
 8003380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003384:	080033cd 	.word	0x080033cd
 8003388:	08003497 	.word	0x08003497
 800338c:	080033fd 	.word	0x080033fd
 8003390:	08003497 	.word	0x08003497
 8003394:	08003497 	.word	0x08003497
 8003398:	08003497 	.word	0x08003497
 800339c:	08003497 	.word	0x08003497
 80033a0:	08003497 	.word	0x08003497
 80033a4:	08003497 	.word	0x08003497
 80033a8:	08003497 	.word	0x08003497
 80033ac:	08003497 	.word	0x08003497
 80033b0:	08003497 	.word	0x08003497
 80033b4:	08003497 	.word	0x08003497
 80033b8:	08003485 	.word	0x08003485
 80033bc:	08003497 	.word	0x08003497
 80033c0:	0800341f 	.word	0x0800341f
 80033c4:	0800343f 	.word	0x0800343f
 80033c8:	0800345f 	.word	0x0800345f
	{
		case SIG_ENTRY:
		{
			DBG(DBG_LEVEL_INFO,"entry experiment_task_state_data_aqui_handler\r\n");
 80033cc:	4b34      	ldr	r3, [pc, #208]	@ (80034a0 <experiment_task_state_data_aqui_handler+0x138>)
 80033ce:	60bb      	str	r3, [r7, #8]
 80033d0:	2371      	movs	r3, #113	@ 0x71
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	4b33      	ldr	r3, [pc, #204]	@ (80034a4 <experiment_task_state_data_aqui_handler+0x13c>)
 80033d6:	68ba      	ldr	r2, [r7, #8]
 80033d8:	4933      	ldr	r1, [pc, #204]	@ (80034a8 <experiment_task_state_data_aqui_handler+0x140>)
 80033da:	4834      	ldr	r0, [pc, #208]	@ (80034ac <experiment_task_state_data_aqui_handler+0x144>)
 80033dc:	f005 feac 	bl	8009138 <uart_stdio_printf>
			SST_TimeEvt_arm(&me->timeout_timer, EXPERIMENT_TASK_AQUI_TIMEOUT, 0);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	3318      	adds	r3, #24
 80033e4:	2200      	movs	r2, #0
 80033e6:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80033ea:	4618      	mov	r0, r3
 80033ec:	f006 fa6c 	bl	80098c8 <SST_TimeEvt_arm>
			me->sub_state = S_PRE_SAMPLING;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			return HANDLED_STATUS;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e04d      	b.n	8003498 <experiment_task_state_data_aqui_handler+0x130>
		}
		case SIG_EXIT:
		{
			DBG(DBG_LEVEL_INFO,"exit experiment_task_state_data_aqui_handler\r\n");
 80033fc:	4b28      	ldr	r3, [pc, #160]	@ (80034a0 <experiment_task_state_data_aqui_handler+0x138>)
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	2378      	movs	r3, #120	@ 0x78
 8003402:	9300      	str	r3, [sp, #0]
 8003404:	4b27      	ldr	r3, [pc, #156]	@ (80034a4 <experiment_task_state_data_aqui_handler+0x13c>)
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	4929      	ldr	r1, [pc, #164]	@ (80034b0 <experiment_task_state_data_aqui_handler+0x148>)
 800340a:	4828      	ldr	r0, [pc, #160]	@ (80034ac <experiment_task_state_data_aqui_handler+0x144>)
 800340c:	f005 fe94 	bl	8009138 <uart_stdio_printf>
			SST_TimeEvt_disarm(&me->timeout_timer);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	3318      	adds	r3, #24
 8003414:	4618      	mov	r0, r3
 8003416:	f006 fa6d 	bl	80098f4 <SST_TimeEvt_disarm>
			return HANDLED_STATUS;
 800341a:	2301      	movs	r3, #1
 800341c:	e03c      	b.n	8003498 <experiment_task_state_data_aqui_handler+0x130>
		}
		case EVT_EXPERIMENT_FINISH_PRE_SAMPLING:
		{
			if (me->sub_state == S_PRE_SAMPLING)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003424:	2b00      	cmp	r3, #0
 8003426:	d104      	bne.n	8003432 <experiment_task_state_data_aqui_handler+0xca>
			{
				me->sub_state = S_DATA_SAMPLING;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8003430:	e003      	b.n	800343a <experiment_task_state_data_aqui_handler+0xd2>
			}
			else me->sub_state = S_AQUI_ERROR;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2203      	movs	r2, #3
 8003436:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			return HANDLED_STATUS;
 800343a:	2301      	movs	r3, #1
 800343c:	e02c      	b.n	8003498 <experiment_task_state_data_aqui_handler+0x130>
		}
		case EVT_EXPERIMENT_FINISH_SAMPLING:
		{
			if (me->sub_state == S_DATA_SAMPLING)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003444:	2b01      	cmp	r3, #1
 8003446:	d104      	bne.n	8003452 <experiment_task_state_data_aqui_handler+0xea>
			{
				me->sub_state = S_POST_SAMPLING;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2202      	movs	r2, #2
 800344c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8003450:	e003      	b.n	800345a <experiment_task_state_data_aqui_handler+0xf2>
			}
			else me->sub_state = S_AQUI_ERROR;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2203      	movs	r2, #3
 8003456:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			return HANDLED_STATUS;
 800345a:	2301      	movs	r3, #1
 800345c:	e01c      	b.n	8003498 <experiment_task_state_data_aqui_handler+0x130>
		}
		case EVT_EXPERIMENT_FINISH_POST_SAMPLING:
		{
			if (me->sub_state == S_POST_SAMPLING)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003464:	2b02      	cmp	r3, #2
 8003466:	d104      	bne.n	8003472 <experiment_task_state_data_aqui_handler+0x10a>
			{
				me->sub_state = NO_SUBSTATE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2205      	movs	r2, #5
 800346c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8003470:	e003      	b.n	800347a <experiment_task_state_data_aqui_handler+0x112>
			}
			else me->sub_state = S_AQUI_ERROR;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2203      	movs	r2, #3
 8003476:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			me->state = experiment_task_state_manual_handler;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4a0d      	ldr	r2, [pc, #52]	@ (80034b4 <experiment_task_state_data_aqui_handler+0x14c>)
 800347e:	615a      	str	r2, [r3, #20]
			return TRAN_STATUS;
 8003480:	2300      	movs	r3, #0
 8003482:	e009      	b.n	8003498 <experiment_task_state_data_aqui_handler+0x130>
		}
		case EVT_EXPERIMENT_DATA_AQUISITION_TIMEOUT:
		{
			me->sub_state = S_AQUI_TIMEOUT;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2204      	movs	r2, #4
 8003488:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			me->state = experiment_task_state_manual_handler;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a09      	ldr	r2, [pc, #36]	@ (80034b4 <experiment_task_state_data_aqui_handler+0x14c>)
 8003490:	615a      	str	r2, [r3, #20]
			return TRAN_STATUS;
 8003492:	2300      	movs	r3, #0
 8003494:	e000      	b.n	8003498 <experiment_task_state_data_aqui_handler+0x130>
		}
		default:
			return IGNORED_STATUS;
 8003496:	2302      	movs	r3, #2
	}
 }
 8003498:	4618      	mov	r0, r3
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	0800fc58 	.word	0x0800fc58
 80034a4:	0800fc60 	.word	0x0800fc60
 80034a8:	0800fcf4 	.word	0x0800fcf4
 80034ac:	200045ac 	.word	0x200045ac
 80034b0:	0800fd30 	.word	0x0800fd30
 80034b4:	080032e9 	.word	0x080032e9

080034b8 <experiment_task_state_data_send_handler>:
static state_t experiment_task_state_data_send_handler(experiment_task_t * const me, experiment_evt_t const * const e)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
	return IGNORED_STATUS;
 80034c2:	2302      	movs	r3, #2
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <experiment_task_laser_set_current>:


uint32_t experiment_task_laser_set_current(experiment_task_t * const me, uint32_t laser_id, uint32_t percent)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
	if ((laser_id > 1) || (percent > 100)) return ERROR_NOT_SUPPORTED;
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d802      	bhi.n	80034e8 <experiment_task_laser_set_current+0x18>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2b64      	cmp	r3, #100	@ 0x64
 80034e6:	d901      	bls.n	80034ec <experiment_task_laser_set_current+0x1c>
 80034e8:	2306      	movs	r3, #6
 80034ea:	e018      	b.n	800351e <experiment_task_laser_set_current+0x4e>
	if(me->laser_spi_mode != 0)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d006      	beq.n	8003504 <experiment_task_laser_set_current+0x34>
	{
		bsp_laser_set_spi_mode(SPI_MODE_0);
 80034f6:	2000      	movs	r0, #0
 80034f8:	f002 f8f4 	bl	80056e4 <bsp_laser_set_spi_mode>
		me->laser_spi_mode = 0;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	}
	bsp_laser_set_current(laser_id, percent);
 8003504:	6879      	ldr	r1, [r7, #4]
 8003506:	68b8      	ldr	r0, [r7, #8]
 8003508:	f002 f9da 	bl	80058c0 <bsp_laser_set_current>
	me->laser_current[laser_id] = percent;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	b2d9      	uxtb	r1, r3
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	4413      	add	r3, r2
 8003516:	3329      	adds	r3, #41	@ 0x29
 8003518:	460a      	mov	r2, r1
 800351a:	701a      	strb	r2, [r3, #0]
	return ERROR_OK;
 800351c:	2300      	movs	r3, #0
}
 800351e:	4618      	mov	r0, r3
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <experiment_task_laser_get_current>:

uint32_t experiment_task_laser_get_current(experiment_task_t * const me, uint32_t laser_id)
{
 8003526:	b480      	push	{r7}
 8003528:	b085      	sub	sp, #20
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
 800352e:	6039      	str	r1, [r7, #0]
	uint32_t index;
	if (laser_id > 0) index = 1; else index = 0;
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d002      	beq.n	800353c <experiment_task_laser_get_current+0x16>
 8003536:	2301      	movs	r3, #1
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	e001      	b.n	8003540 <experiment_task_laser_get_current+0x1a>
 800353c:	2300      	movs	r3, #0
 800353e:	60fb      	str	r3, [r7, #12]
	return me->laser_current[index];
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	4413      	add	r3, r2
 8003546:	3329      	adds	r3, #41	@ 0x29
 8003548:	781b      	ldrb	r3, [r3, #0]
}
 800354a:	4618      	mov	r0, r3
 800354c:	3714      	adds	r7, #20
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr

08003556 <experiment_task_int_laser_switchon>:
uint32_t experiment_task_int_laser_switchon(experiment_task_t * const me, uint32_t laser_id)
{
 8003556:	b580      	push	{r7, lr}
 8003558:	b082      	sub	sp, #8
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
 800355e:	6039      	str	r1, [r7, #0]
	if (laser_id > INTERNAL_CHAIN_CHANNEL_NUM - 1) return ERROR_NOT_SUPPORTED;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	2b23      	cmp	r3, #35	@ 0x23
 8003564:	d901      	bls.n	800356a <experiment_task_int_laser_switchon+0x14>
 8003566:	2306      	movs	r3, #6
 8003568:	e014      	b.n	8003594 <experiment_task_int_laser_switchon+0x3e>
	if(me->laser_spi_mode != 1)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003570:	2b01      	cmp	r3, #1
 8003572:	d006      	beq.n	8003582 <experiment_task_int_laser_switchon+0x2c>
	{
		bsp_laser_set_spi_mode(SPI_MODE_1);
 8003574:	2001      	movs	r0, #1
 8003576:	f002 f8b5 	bl	80056e4 <bsp_laser_set_spi_mode>
		me->laser_spi_mode = 1;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	}
	bsp_laser_int_switch_on(laser_id);
 8003582:	6838      	ldr	r0, [r7, #0]
 8003584:	f002 f928 	bl	80057d8 <bsp_laser_int_switch_on>
	me->int_laser_pos = laser_id;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	b2da      	uxtb	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	return ERROR_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3708      	adds	r7, #8
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <experiment_task_int_laser_switchoff>:
uint32_t experiment_task_int_laser_switchoff(experiment_task_t * const me)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
	if(me->laser_spi_mode != 1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d006      	beq.n	80035bc <experiment_task_int_laser_switchoff+0x20>
	{
		bsp_laser_set_spi_mode(SPI_MODE_1);
 80035ae:	2001      	movs	r0, #1
 80035b0:	f002 f898 	bl	80056e4 <bsp_laser_set_spi_mode>
		me->laser_spi_mode = 1;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	}
	bsp_laser_int_switch_off_all();
 80035bc:	f002 f91c 	bl	80057f8 <bsp_laser_int_switch_off_all>
	me->int_laser_pos = 0xFF;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	22ff      	movs	r2, #255	@ 0xff
 80035c4:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	return ERROR_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <experiment_task_ext_laser_switchon>:
uint32_t experiment_task_ext_laser_switchon(experiment_task_t * const me, uint32_t laser_id)
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b082      	sub	sp, #8
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
 80035da:	6039      	str	r1, [r7, #0]
	if (laser_id > EXTERNAL_CHAIN_CHANNEL_NUM - 1) return ERROR_NOT_SUPPORTED;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	2b07      	cmp	r3, #7
 80035e0:	d901      	bls.n	80035e6 <experiment_task_ext_laser_switchon+0x14>
 80035e2:	2306      	movs	r3, #6
 80035e4:	e014      	b.n	8003610 <experiment_task_ext_laser_switchon+0x3e>
	if(me->laser_spi_mode != 1)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d006      	beq.n	80035fe <experiment_task_ext_laser_switchon+0x2c>
	{
		bsp_laser_set_spi_mode(SPI_MODE_1);
 80035f0:	2001      	movs	r0, #1
 80035f2:	f002 f877 	bl	80056e4 <bsp_laser_set_spi_mode>
		me->laser_spi_mode = 1;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	}
	bsp_laser_ext_switch_on(laser_id);
 80035fe:	6838      	ldr	r0, [r7, #0]
 8003600:	f002 f904 	bl	800580c <bsp_laser_ext_switch_on>
	me->ext_laser_pos = laser_id;
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	b2da      	uxtb	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	return ERROR_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3708      	adds	r7, #8
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <experiment_task_ext_laser_switchoff>:
uint32_t experiment_task_ext_laser_switchoff(experiment_task_t * const me)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
	if(me->laser_spi_mode != 1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003626:	2b01      	cmp	r3, #1
 8003628:	d006      	beq.n	8003638 <experiment_task_ext_laser_switchoff+0x20>
	{
		bsp_laser_set_spi_mode(SPI_MODE_1);
 800362a:	2001      	movs	r0, #1
 800362c:	f002 f85a 	bl	80056e4 <bsp_laser_set_spi_mode>
		me->laser_spi_mode = 1;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	}
	bsp_laser_ext_switch_off_all();
 8003638:	f002 f8f8 	bl	800582c <bsp_laser_ext_switch_off_all>
	me->ext_laser_pos = 0xFF;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	22ff      	movs	r2, #255	@ 0xff
 8003640:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	return ERROR_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
	...

08003650 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003654:	f3bf 8f4f 	dsb	sy
}
 8003658:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800365a:	4b06      	ldr	r3, [pc, #24]	@ (8003674 <__NVIC_SystemReset+0x24>)
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003662:	4904      	ldr	r1, [pc, #16]	@ (8003674 <__NVIC_SystemReset+0x24>)
 8003664:	4b04      	ldr	r3, [pc, #16]	@ (8003678 <__NVIC_SystemReset+0x28>)
 8003666:	4313      	orrs	r3, r2
 8003668:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800366a:	f3bf 8f4f 	dsb	sy
}
 800366e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003670:	bf00      	nop
 8003672:	e7fd      	b.n	8003670 <__NVIC_SystemReset+0x20>
 8003674:	e000ed00 	.word	0xe000ed00
 8003678:	05fa0004 	.word	0x05fa0004

0800367c <CMD_Clear_CLI>:
 *             Command List Function             *
 *************************************************/



static void CMD_Clear_CLI(EmbeddedCli *cli, char *args, void *context) {
 800367c:	b580      	push	{r7, lr}
 800367e:	b088      	sub	sp, #32
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
    char buffer[10];
    snprintf(buffer, sizeof(buffer), "\33[2J");
 8003688:	f107 0314 	add.w	r3, r7, #20
 800368c:	4a07      	ldr	r2, [pc, #28]	@ (80036ac <CMD_Clear_CLI+0x30>)
 800368e:	210a      	movs	r1, #10
 8003690:	4618      	mov	r0, r3
 8003692:	f00a f993 	bl	800d9bc <sniprintf>
    embeddedCliPrint(cli, buffer);
 8003696:	f107 0314 	add.w	r3, r7, #20
 800369a:	4619      	mov	r1, r3
 800369c:	68f8      	ldr	r0, [r7, #12]
 800369e:	f004 f925 	bl	80078ec <embeddedCliPrint>
}
 80036a2:	bf00      	nop
 80036a4:	3720      	adds	r7, #32
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	08010458 	.word	0x08010458

080036b0 <CMD_Reset>:

static void CMD_Reset(EmbeddedCli *cli, char *args, void *context) {
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	607a      	str	r2, [r7, #4]
	NVIC_SystemReset();
 80036bc:	f7ff ffc8 	bl	8003650 <__NVIC_SystemReset>

080036c0 <CMD_NTC_Get_Temp>:
    embeddedCliPrint(cli, "");
}

static void CMD_NTC_Get_Temp(EmbeddedCli *cli, char *args, void *context) {
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b088      	sub	sp, #32
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
    // TODO: Implement NTC temperature get logic
	uint32_t channel = 0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	61bb      	str	r3, [r7, #24]
	int16_t temp = 0;
 80036d0:	2300      	movs	r3, #0
 80036d2:	82fb      	strh	r3, [r7, #22]
	uint8_t tokenCount = embeddedCliGetTokenCount(args);
 80036d4:	68b8      	ldr	r0, [r7, #8]
 80036d6:	f004 fa01 	bl	8007adc <embeddedCliGetTokenCount>
 80036da:	4603      	mov	r3, r0
 80036dc:	757b      	strb	r3, [r7, #21]
		if (tokenCount != 1)
 80036de:	7d7b      	ldrb	r3, [r7, #21]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d004      	beq.n	80036ee <CMD_NTC_Get_Temp+0x2e>
		{
			cli_printf(cli, "command require one argument\r\n");
 80036e4:	4924      	ldr	r1, [pc, #144]	@ (8003778 <CMD_NTC_Get_Temp+0xb8>)
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f005 fb7e 	bl	8008de8 <cli_printf>
			return;
 80036ec:	e040      	b.n	8003770 <CMD_NTC_Get_Temp+0xb0>
		}
	const char *arg1 = embeddedCliGetToken(args, 1);
 80036ee:	2101      	movs	r1, #1
 80036f0:	68b8      	ldr	r0, [r7, #8]
 80036f2:	f004 f9bd 	bl	8007a70 <embeddedCliGetToken>
 80036f6:	6138      	str	r0, [r7, #16]
	if (*arg1 == 'a') {
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	2b61      	cmp	r3, #97	@ 0x61
 80036fe:	d116      	bne.n	800372e <CMD_NTC_Get_Temp+0x6e>

		for (uint8_t channel = 0; channel < 8; channel++) {
 8003700:	2300      	movs	r3, #0
 8003702:	77fb      	strb	r3, [r7, #31]
 8003704:	e00f      	b.n	8003726 <CMD_NTC_Get_Temp+0x66>
			temp = temperature_monitor_get_ntc_temperature(channel);
 8003706:	7ffb      	ldrb	r3, [r7, #31]
 8003708:	4618      	mov	r0, r3
 800370a:	f001 fec7 	bl	800549c <temperature_monitor_get_ntc_temperature>
 800370e:	4603      	mov	r3, r0
 8003710:	82fb      	strh	r3, [r7, #22]

			cli_printf(cli, "ntc[%d] = %d\r\n",channel,temp);
 8003712:	7ffa      	ldrb	r2, [r7, #31]
 8003714:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003718:	4918      	ldr	r1, [pc, #96]	@ (800377c <CMD_NTC_Get_Temp+0xbc>)
 800371a:	68f8      	ldr	r0, [r7, #12]
 800371c:	f005 fb64 	bl	8008de8 <cli_printf>
		for (uint8_t channel = 0; channel < 8; channel++) {
 8003720:	7ffb      	ldrb	r3, [r7, #31]
 8003722:	3301      	adds	r3, #1
 8003724:	77fb      	strb	r3, [r7, #31]
 8003726:	7ffb      	ldrb	r3, [r7, #31]
 8003728:	2b07      	cmp	r3, #7
 800372a:	d9ec      	bls.n	8003706 <CMD_NTC_Get_Temp+0x46>
 800372c:	e020      	b.n	8003770 <CMD_NTC_Get_Temp+0xb0>
		}
	}
	else if ((*arg1 >= '0') &&(*arg1 <=  '7')) {
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	2b2f      	cmp	r3, #47	@ 0x2f
 8003734:	d918      	bls.n	8003768 <CMD_NTC_Get_Temp+0xa8>
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	2b37      	cmp	r3, #55	@ 0x37
 800373c:	d814      	bhi.n	8003768 <CMD_NTC_Get_Temp+0xa8>
		channel = atoi(arg1);
 800373e:	6938      	ldr	r0, [r7, #16]
 8003740:	f009 fb64 	bl	800ce0c <atoi>
 8003744:	4603      	mov	r3, r0
 8003746:	61bb      	str	r3, [r7, #24]
		temp = temperature_monitor_get_ntc_temperature(channel);
 8003748:	69b8      	ldr	r0, [r7, #24]
 800374a:	f001 fea7 	bl	800549c <temperature_monitor_get_ntc_temperature>
 800374e:	4603      	mov	r3, r0
 8003750:	82fb      	strh	r3, [r7, #22]
		NTC_get_temperature(NTC_Temperature);
 8003752:	480b      	ldr	r0, [pc, #44]	@ (8003780 <CMD_NTC_Get_Temp+0xc0>)
 8003754:	f003 ff02 	bl	800755c <NTC_get_temperature>
		cli_printf(cli, "ntc[%d] = %d\r\n",channel,temp);
 8003758:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4907      	ldr	r1, [pc, #28]	@ (800377c <CMD_NTC_Get_Temp+0xbc>)
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	f005 fb41 	bl	8008de8 <cli_printf>
 8003766:	e003      	b.n	8003770 <CMD_NTC_Get_Temp+0xb0>
	}
	else cli_printf(cli, "Wrong arguments\r\n");
 8003768:	4906      	ldr	r1, [pc, #24]	@ (8003784 <CMD_NTC_Get_Temp+0xc4>)
 800376a:	68f8      	ldr	r0, [r7, #12]
 800376c:	f005 fb3c 	bl	8008de8 <cli_printf>

}
 8003770:	3720      	adds	r7, #32
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	08010460 	.word	0x08010460
 800377c:	08010480 	.word	0x08010480
 8003780:	20005878 	.word	0x20005878
 8003784:	08010490 	.word	0x08010490

08003788 <CMD_PWR_5V_Set>:

static void CMD_PWR_5V_Set(EmbeddedCli *cli, char *args, void *context) {
 8003788:	b580      	push	{r7, lr}
 800378a:	b088      	sub	sp, #32
 800378c:	af00      	add	r7, sp, #0
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	607a      	str	r2, [r7, #4]
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 8003794:	68b8      	ldr	r0, [r7, #8]
 8003796:	f004 f9a1 	bl	8007adc <embeddedCliGetTokenCount>
 800379a:	4603      	mov	r3, r0
 800379c:	61fb      	str	r3, [r7, #28]
	if (tokenCount != 1)
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d004      	beq.n	80037ae <CMD_PWR_5V_Set+0x26>
	{
		cli_printf(cli, "command require one argument\r\n");
 80037a4:	4915      	ldr	r1, [pc, #84]	@ (80037fc <CMD_PWR_5V_Set+0x74>)
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f005 fb1e 	bl	8008de8 <cli_printf>
		return;
 80037ac:	e023      	b.n	80037f6 <CMD_PWR_5V_Set+0x6e>
	}
	if (!temperature_control_is_in_man_state(ptemperature_control_task))
 80037ae:	4b14      	ldr	r3, [pc, #80]	@ (8003800 <CMD_PWR_5V_Set+0x78>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f001 fbf8 	bl	8004fa8 <temperature_control_is_in_man_state>
 80037b8:	4603      	mov	r3, r0
 80037ba:	f083 0301 	eor.w	r3, r3, #1
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d004      	beq.n	80037ce <CMD_PWR_5V_Set+0x46>
	{
		cli_printf(cli, "System is in auto mode, change to manual mode before controlling power\r\n");
 80037c4:	490f      	ldr	r1, [pc, #60]	@ (8003804 <CMD_PWR_5V_Set+0x7c>)
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f005 fb0e 	bl	8008de8 <cli_printf>
		return;
 80037cc:	e013      	b.n	80037f6 <CMD_PWR_5V_Set+0x6e>
	}
	const char *arg1 = embeddedCliGetToken(args, 1);
 80037ce:	2101      	movs	r1, #1
 80037d0:	68b8      	ldr	r0, [r7, #8]
 80037d2:	f004 f94d 	bl	8007a70 <embeddedCliGetToken>
 80037d6:	61b8      	str	r0, [r7, #24]
	uint32_t status = atoi(arg1);
 80037d8:	69b8      	ldr	r0, [r7, #24]
 80037da:	f009 fb17 	bl	800ce0c <atoi>
 80037de:	4603      	mov	r3, r0
 80037e0:	617b      	str	r3, [r7, #20]

	temperature_control_power_control(ptemperature_control_task , status);
 80037e2:	4b07      	ldr	r3, [pc, #28]	@ (8003800 <CMD_PWR_5V_Set+0x78>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	6979      	ldr	r1, [r7, #20]
 80037e8:	4618      	mov	r0, r3
 80037ea:	f001 fd92 	bl	8005312 <temperature_control_power_control>


	cli_printf(cli,"OK\r\n");
 80037ee:	4906      	ldr	r1, [pc, #24]	@ (8003808 <CMD_PWR_5V_Set+0x80>)
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f005 faf9 	bl	8008de8 <cli_printf>
}
 80037f6:	3720      	adds	r7, #32
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	08010460 	.word	0x08010460
 8003800:	20000004 	.word	0x20000004
 8003804:	080104a4 	.word	0x080104a4
 8003808:	080104f0 	.word	0x080104f0

0800380c <CMD_PWR_5V_Get>:

static void CMD_PWR_5V_Get(EmbeddedCli *cli, char *args, void *context) {
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
	if (temperature_control_is_powered_on(ptemperature_control_task)) {
 8003818:	4b0a      	ldr	r3, [pc, #40]	@ (8003844 <CMD_PWR_5V_Get+0x38>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4618      	mov	r0, r3
 800381e:	f001 fd91 	bl	8005344 <temperature_control_is_powered_on>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d004      	beq.n	8003832 <CMD_PWR_5V_Get+0x26>
		cli_printf(cli,"Powered on\r\n");
 8003828:	4907      	ldr	r1, [pc, #28]	@ (8003848 <CMD_PWR_5V_Get+0x3c>)
 800382a:	68f8      	ldr	r0, [r7, #12]
 800382c:	f005 fadc 	bl	8008de8 <cli_printf>
	}
	else {
		cli_printf(cli,"Powered off\r\n");
	}
}
 8003830:	e003      	b.n	800383a <CMD_PWR_5V_Get+0x2e>
		cli_printf(cli,"Powered off\r\n");
 8003832:	4906      	ldr	r1, [pc, #24]	@ (800384c <CMD_PWR_5V_Get+0x40>)
 8003834:	68f8      	ldr	r0, [r7, #12]
 8003836:	f005 fad7 	bl	8008de8 <cli_printf>
}
 800383a:	bf00      	nop
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	20000004 	.word	0x20000004
 8003848:	080104f8 	.word	0x080104f8
 800384c:	08010508 	.word	0x08010508

08003850 <CMD_TEC_Init>:

static void CMD_TEC_Init(EmbeddedCli *cli, char *args, void *context) {
 8003850:	b580      	push	{r7, lr}
 8003852:	b088      	sub	sp, #32
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	607a      	str	r2, [r7, #4]
    // TODO: Implement TEC initialization logic
	uint32_t channel;
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 800385c:	68b8      	ldr	r0, [r7, #8]
 800385e:	f004 f93d 	bl	8007adc <embeddedCliGetTokenCount>
 8003862:	4603      	mov	r3, r0
 8003864:	61bb      	str	r3, [r7, #24]
	if (tokenCount != 1)
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d004      	beq.n	8003876 <CMD_TEC_Init+0x26>
	{
		cli_printf(cli, "command require one argument\r\n");
 800386c:	4938      	ldr	r1, [pc, #224]	@ (8003950 <CMD_TEC_Init+0x100>)
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f005 faba 	bl	8008de8 <cli_printf>
		return;
 8003874:	e069      	b.n	800394a <CMD_TEC_Init+0xfa>
	}
	if (!temperature_control_is_in_man_state(ptemperature_control_task))
 8003876:	4b37      	ldr	r3, [pc, #220]	@ (8003954 <CMD_TEC_Init+0x104>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4618      	mov	r0, r3
 800387c:	f001 fb94 	bl	8004fa8 <temperature_control_is_in_man_state>
 8003880:	4603      	mov	r3, r0
 8003882:	f083 0301 	eor.w	r3, r3, #1
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	d004      	beq.n	8003896 <CMD_TEC_Init+0x46>
	{
		cli_printf(cli, "can not init TEC manually in AUTO mode, please change to MANUAL mode\r\n");
 800388c:	4932      	ldr	r1, [pc, #200]	@ (8003958 <CMD_TEC_Init+0x108>)
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	f005 faaa 	bl	8008de8 <cli_printf>
		return;
 8003894:	e059      	b.n	800394a <CMD_TEC_Init+0xfa>
	}
	const char *arg1 = embeddedCliGetToken(args, 1);
 8003896:	2101      	movs	r1, #1
 8003898:	68b8      	ldr	r0, [r7, #8]
 800389a:	f004 f8e9 	bl	8007a70 <embeddedCliGetToken>
 800389e:	6178      	str	r0, [r7, #20]

	uint32_t result = 0;
 80038a0:	2300      	movs	r3, #0
 80038a2:	613b      	str	r3, [r7, #16]

	if (*arg1 == 'a' ) {
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	2b61      	cmp	r3, #97	@ 0x61
 80038aa:	d125      	bne.n	80038f8 <CMD_TEC_Init+0xa8>
		/* Init TEC 0 -> 3 */
		for (channel = 0; channel < 4; channel++) {
 80038ac:	2300      	movs	r3, #0
 80038ae:	61fb      	str	r3, [r7, #28]
 80038b0:	e01e      	b.n	80038f0 <CMD_TEC_Init+0xa0>
			result = temperature_control_tec_init(ptemperature_control_task, channel);
 80038b2:	4b28      	ldr	r3, [pc, #160]	@ (8003954 <CMD_TEC_Init+0x104>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	69f9      	ldr	r1, [r7, #28]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f001 fb30 	bl	8004f1e <temperature_control_tec_init>
 80038be:	6138      	str	r0, [r7, #16]
			// if init is success
			if (!result) {
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d10c      	bne.n	80038e0 <CMD_TEC_Init+0x90>
				temperature_control_tec_enable_output(ptemperature_control_task,channel,0); //disable output
 80038c6:	4b23      	ldr	r3, [pc, #140]	@ (8003954 <CMD_TEC_Init+0x104>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2200      	movs	r2, #0
 80038cc:	69f9      	ldr	r1, [r7, #28]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f001 fb45 	bl	8004f5e <temperature_control_tec_enable_output>
				cli_printf(cli, "tec[%d] inited\r\n",channel);
 80038d4:	69fa      	ldr	r2, [r7, #28]
 80038d6:	4921      	ldr	r1, [pc, #132]	@ (800395c <CMD_TEC_Init+0x10c>)
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f005 fa85 	bl	8008de8 <cli_printf>
 80038de:	e004      	b.n	80038ea <CMD_TEC_Init+0x9a>
			}
			else
				cli_printf(cli, "tec[%d] init failed\r\n",channel);
 80038e0:	69fa      	ldr	r2, [r7, #28]
 80038e2:	491f      	ldr	r1, [pc, #124]	@ (8003960 <CMD_TEC_Init+0x110>)
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	f005 fa7f 	bl	8008de8 <cli_printf>
		for (channel = 0; channel < 4; channel++) {
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	3301      	adds	r3, #1
 80038ee:	61fb      	str	r3, [r7, #28]
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	2b03      	cmp	r3, #3
 80038f4:	d9dd      	bls.n	80038b2 <CMD_TEC_Init+0x62>
 80038f6:	e028      	b.n	800394a <CMD_TEC_Init+0xfa>
		}
	}
	else if ((*arg1 >= '0') && (*arg1 <= '3')) {
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	2b2f      	cmp	r3, #47	@ 0x2f
 80038fe:	d924      	bls.n	800394a <CMD_TEC_Init+0xfa>
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	2b33      	cmp	r3, #51	@ 0x33
 8003906:	d820      	bhi.n	800394a <CMD_TEC_Init+0xfa>
		channel = atoi(arg1);
 8003908:	6978      	ldr	r0, [r7, #20]
 800390a:	f009 fa7f 	bl	800ce0c <atoi>
 800390e:	4603      	mov	r3, r0
 8003910:	61fb      	str	r3, [r7, #28]
		result = temperature_control_tec_init(ptemperature_control_task, channel);
 8003912:	4b10      	ldr	r3, [pc, #64]	@ (8003954 <CMD_TEC_Init+0x104>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	69f9      	ldr	r1, [r7, #28]
 8003918:	4618      	mov	r0, r3
 800391a:	f001 fb00 	bl	8004f1e <temperature_control_tec_init>
 800391e:	6138      	str	r0, [r7, #16]
		if (!result) {
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10c      	bne.n	8003940 <CMD_TEC_Init+0xf0>
			temperature_control_tec_enable_output(ptemperature_control_task,channel,0); //disable output
 8003926:	4b0b      	ldr	r3, [pc, #44]	@ (8003954 <CMD_TEC_Init+0x104>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2200      	movs	r2, #0
 800392c:	69f9      	ldr	r1, [r7, #28]
 800392e:	4618      	mov	r0, r3
 8003930:	f001 fb15 	bl	8004f5e <temperature_control_tec_enable_output>
			cli_printf(cli, "tec[%d] inited\r\n",channel);
 8003934:	69fa      	ldr	r2, [r7, #28]
 8003936:	4909      	ldr	r1, [pc, #36]	@ (800395c <CMD_TEC_Init+0x10c>)
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f005 fa55 	bl	8008de8 <cli_printf>
 800393e:	e004      	b.n	800394a <CMD_TEC_Init+0xfa>
		}
		else
			cli_printf(cli, "tec[%d] init failed\r\n",channel);
 8003940:	69fa      	ldr	r2, [r7, #28]
 8003942:	4907      	ldr	r1, [pc, #28]	@ (8003960 <CMD_TEC_Init+0x110>)
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f005 fa4f 	bl	8008de8 <cli_printf>

	}

}
 800394a:	3720      	adds	r7, #32
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	08010460 	.word	0x08010460
 8003954:	20000004 	.word	0x20000004
 8003958:	08010518 	.word	0x08010518
 800395c:	08010560 	.word	0x08010560
 8003960:	08010574 	.word	0x08010574

08003964 <CMD_TEC_Set_Profile_Volt>:

static void CMD_TEC_Set_Profile_Volt(EmbeddedCli *cli, char *args, void *context) {
 8003964:	b580      	push	{r7, lr}
 8003966:	b088      	sub	sp, #32
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	60b9      	str	r1, [r7, #8]
 800396e:	607a      	str	r2, [r7, #4]
    // TODO: Implement TEC voltage set logic
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 8003970:	68b8      	ldr	r0, [r7, #8]
 8003972:	f004 f8b3 	bl	8007adc <embeddedCliGetTokenCount>
 8003976:	4603      	mov	r3, r0
 8003978:	61fb      	str	r3, [r7, #28]

	if (tokenCount != 1)
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d004      	beq.n	800398a <CMD_TEC_Set_Profile_Volt+0x26>
	{
		cli_printf(cli, "require 1 voltage value for 4 tecs\r\n");
 8003980:	4915      	ldr	r1, [pc, #84]	@ (80039d8 <CMD_TEC_Set_Profile_Volt+0x74>)
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f005 fa30 	bl	8008de8 <cli_printf>
		return;
 8003988:	e022      	b.n	80039d0 <CMD_TEC_Set_Profile_Volt+0x6c>
	}

	const char *arg1 = embeddedCliGetToken(args, 1);
 800398a:	2101      	movs	r1, #1
 800398c:	68b8      	ldr	r0, [r7, #8]
 800398e:	f004 f86f 	bl	8007a70 <embeddedCliGetToken>
 8003992:	61b8      	str	r0, [r7, #24]
	uint16_t volt;
	volt = atoi(arg1);
 8003994:	69b8      	ldr	r0, [r7, #24]
 8003996:	f009 fa39 	bl	800ce0c <atoi>
 800399a:	4603      	mov	r3, r0
 800399c:	82fb      	strh	r3, [r7, #22]


		if ((volt < 500) || (volt > 3000))
 800399e:	8afb      	ldrh	r3, [r7, #22]
 80039a0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80039a4:	d304      	bcc.n	80039b0 <CMD_TEC_Set_Profile_Volt+0x4c>
 80039a6:	8afb      	ldrh	r3, [r7, #22]
 80039a8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d904      	bls.n	80039ba <CMD_TEC_Set_Profile_Volt+0x56>
		{
			cli_printf(cli, "tec[%d] voltage is out of range (500mV-3000mV)\r\n");
 80039b0:	490a      	ldr	r1, [pc, #40]	@ (80039dc <CMD_TEC_Set_Profile_Volt+0x78>)
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f005 fa18 	bl	8008de8 <cli_printf>
			return;
 80039b8:	e00a      	b.n	80039d0 <CMD_TEC_Set_Profile_Volt+0x6c>
		}

	temperature_control_profile_tec_voltage_set(ptemperature_control_task,volt);
 80039ba:	4b09      	ldr	r3, [pc, #36]	@ (80039e0 <CMD_TEC_Set_Profile_Volt+0x7c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	8afa      	ldrh	r2, [r7, #22]
 80039c0:	4611      	mov	r1, r2
 80039c2:	4618      	mov	r0, r3
 80039c4:	f001 fb55 	bl	8005072 <temperature_control_profile_tec_voltage_set>
	cli_printf(cli, "OK \r\n");
 80039c8:	4906      	ldr	r1, [pc, #24]	@ (80039e4 <CMD_TEC_Set_Profile_Volt+0x80>)
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f005 fa0c 	bl	8008de8 <cli_printf>
}
 80039d0:	3720      	adds	r7, #32
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	0801058c 	.word	0x0801058c
 80039dc:	080105b4 	.word	0x080105b4
 80039e0:	20000004 	.word	0x20000004
 80039e4:	080105e8 	.word	0x080105e8

080039e8 <CMD_TEC_Get_Profile_Volt>:

static void CMD_TEC_Get_Profile_Volt(EmbeddedCli *cli, char *args, void *context) {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b086      	sub	sp, #24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
    // TODO: Implement TEC voltage get logic


	uint16_t tec_volt;
	tec_volt = temperature_control_profile_tec_voltage_get(ptemperature_control_task);
 80039f4:	4b08      	ldr	r3, [pc, #32]	@ (8003a18 <CMD_TEC_Get_Profile_Volt+0x30>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f001 f980 	bl	8004cfe <temperature_control_profile_tec_voltage_get>
 80039fe:	4603      	mov	r3, r0
 8003a00:	82fb      	strh	r3, [r7, #22]
	cli_printf(cli, "profile setpoint of TEC = %d mV",tec_volt);
 8003a02:	8afb      	ldrh	r3, [r7, #22]
 8003a04:	461a      	mov	r2, r3
 8003a06:	4905      	ldr	r1, [pc, #20]	@ (8003a1c <CMD_TEC_Get_Profile_Volt+0x34>)
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f005 f9ed 	bl	8008de8 <cli_printf>
	return;
 8003a0e:	bf00      	nop

}
 8003a10:	3718      	adds	r7, #24
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	20000004 	.word	0x20000004
 8003a1c:	080105f0 	.word	0x080105f0

08003a20 <CMD_TEC_Profile_Register>:
static void CMD_TEC_Profile_Register(EmbeddedCli *cli, char *args, void *context)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b088      	sub	sp, #32
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
	uint8_t tec_ena[4];
	uint32_t i;
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 8003a2c:	68b8      	ldr	r0, [r7, #8]
 8003a2e:	f004 f855 	bl	8007adc <embeddedCliGetTokenCount>
 8003a32:	4603      	mov	r3, r0
 8003a34:	61bb      	str	r3, [r7, #24]
	if (tokenCount != 4)
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	2b04      	cmp	r3, #4
 8003a3a:	d004      	beq.n	8003a46 <CMD_TEC_Profile_Register+0x26>
	{
		cli_printf(cli, "require 4 value for 4 tecs (0/1)\r\n");
 8003a3c:	4924      	ldr	r1, [pc, #144]	@ (8003ad0 <CMD_TEC_Profile_Register+0xb0>)
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f005 f9d2 	bl	8008de8 <cli_printf>
		return;
 8003a44:	e041      	b.n	8003aca <CMD_TEC_Profile_Register+0xaa>
	}
	for (i=0;i<4;i++)
 8003a46:	2300      	movs	r3, #0
 8003a48:	61fb      	str	r3, [r7, #28]
 8003a4a:	e03b      	b.n	8003ac4 <CMD_TEC_Profile_Register+0xa4>
	{
		tec_ena[i] = atoi( embeddedCliGetToken(args, i+1));
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	3301      	adds	r3, #1
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	4619      	mov	r1, r3
 8003a56:	68b8      	ldr	r0, [r7, #8]
 8003a58:	f004 f80a 	bl	8007a70 <embeddedCliGetToken>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f009 f9d4 	bl	800ce0c <atoi>
 8003a64:	4603      	mov	r3, r0
 8003a66:	b2d9      	uxtb	r1, r3
 8003a68:	f107 0214 	add.w	r2, r7, #20
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	4413      	add	r3, r2
 8003a70:	460a      	mov	r2, r1
 8003a72:	701a      	strb	r2, [r3, #0]
		if (tec_ena[i] >  1) {
 8003a74:	f107 0214 	add.w	r2, r7, #20
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d905      	bls.n	8003a8e <CMD_TEC_Profile_Register+0x6e>
			cli_printf(cli, "argument %d need to be in range 0/1 \r\n",i);
 8003a82:	69fa      	ldr	r2, [r7, #28]
 8003a84:	4913      	ldr	r1, [pc, #76]	@ (8003ad4 <CMD_TEC_Profile_Register+0xb4>)
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f005 f9ae 	bl	8008de8 <cli_printf>
			return;
 8003a8c:	e01d      	b.n	8003aca <CMD_TEC_Profile_Register+0xaa>
		}
		if (tec_ena[i] == 0) temperature_control_profile_tec_unregister(ptemperature_control_task,i);
 8003a8e:	f107 0214 	add.w	r2, r7, #20
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	4413      	add	r3, r2
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d108      	bne.n	8003aae <CMD_TEC_Profile_Register+0x8e>
 8003a9c:	4b0e      	ldr	r3, [pc, #56]	@ (8003ad8 <CMD_TEC_Profile_Register+0xb8>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	69fa      	ldr	r2, [r7, #28]
 8003aa2:	b2d2      	uxtb	r2, r2
 8003aa4:	4611      	mov	r1, r2
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f001 fab3 	bl	8005012 <temperature_control_profile_tec_unregister>
 8003aac:	e007      	b.n	8003abe <CMD_TEC_Profile_Register+0x9e>
		else temperature_control_profile_tec_register(ptemperature_control_task, i);
 8003aae:	4b0a      	ldr	r3, [pc, #40]	@ (8003ad8 <CMD_TEC_Profile_Register+0xb8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	69fa      	ldr	r2, [r7, #28]
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	4611      	mov	r1, r2
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f001 fa89 	bl	8004fd0 <temperature_control_profile_tec_register>
	for (i=0;i<4;i++)
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	61fb      	str	r3, [r7, #28]
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	2b03      	cmp	r3, #3
 8003ac8:	d9c0      	bls.n	8003a4c <CMD_TEC_Profile_Register+0x2c>
	}
}
 8003aca:	3720      	adds	r7, #32
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	08010610 	.word	0x08010610
 8003ad4:	08010634 	.word	0x08010634
 8003ad8:	20000004 	.word	0x20000004

08003adc <CMD_TEC_Profile_Get>:

static void CMD_TEC_Profile_Get(EmbeddedCli *cli, char *args, void *context)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	60b9      	str	r1, [r7, #8]
 8003ae6:	607a      	str	r2, [r7, #4]
	uint8_t tec_profile = temperature_control_profile_tec_get(ptemperature_control_task);
 8003ae8:	4b15      	ldr	r3, [pc, #84]	@ (8003b40 <CMD_TEC_Profile_Get+0x64>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4618      	mov	r0, r3
 8003aee:	f001 fab3 	bl	8005058 <temperature_control_profile_tec_get>
 8003af2:	4603      	mov	r3, r0
 8003af4:	74fb      	strb	r3, [r7, #19]
	for (uint32_t i=0;i<4;i++)
 8003af6:	2300      	movs	r3, #0
 8003af8:	617b      	str	r3, [r7, #20]
 8003afa:	e015      	b.n	8003b28 <CMD_TEC_Profile_Get+0x4c>
	{
		if (tec_profile & (1<<i)) cli_printf(cli, "tec[%d] registered ",i);
 8003afc:	7cfa      	ldrb	r2, [r7, #19]
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	fa42 f303 	asr.w	r3, r2, r3
 8003b04:	f003 0301 	and.w	r3, r3, #1
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d005      	beq.n	8003b18 <CMD_TEC_Profile_Get+0x3c>
 8003b0c:	697a      	ldr	r2, [r7, #20]
 8003b0e:	490d      	ldr	r1, [pc, #52]	@ (8003b44 <CMD_TEC_Profile_Get+0x68>)
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f005 f969 	bl	8008de8 <cli_printf>
 8003b16:	e004      	b.n	8003b22 <CMD_TEC_Profile_Get+0x46>
		else cli_printf(cli, "tec[%d] unregistered ",i);
 8003b18:	697a      	ldr	r2, [r7, #20]
 8003b1a:	490b      	ldr	r1, [pc, #44]	@ (8003b48 <CMD_TEC_Profile_Get+0x6c>)
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f005 f963 	bl	8008de8 <cli_printf>
	for (uint32_t i=0;i<4;i++)
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	3301      	adds	r3, #1
 8003b26:	617b      	str	r3, [r7, #20]
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	2b03      	cmp	r3, #3
 8003b2c:	d9e6      	bls.n	8003afc <CMD_TEC_Profile_Get+0x20>
	}
	cli_printf(cli, "\r\n");
 8003b2e:	4907      	ldr	r1, [pc, #28]	@ (8003b4c <CMD_TEC_Profile_Get+0x70>)
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f005 f959 	bl	8008de8 <cli_printf>
}
 8003b36:	bf00      	nop
 8003b38:	3718      	adds	r7, #24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	20000004 	.word	0x20000004
 8003b44:	0801065c 	.word	0x0801065c
 8003b48:	08010670 	.word	0x08010670
 8003b4c:	08010688 	.word	0x08010688

08003b50 <CMD_TEC_Man_Set_Volt>:

//manuallly set the Tec voltage fmat: xxx tec_id tec_dir tec_volt
static void CMD_TEC_Man_Set_Volt(EmbeddedCli *cli, char *args, void *context) {
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b08c      	sub	sp, #48	@ 0x30
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
    // TODO: Implement TEC direction set logic
	if (!temperature_control_is_in_man_state(ptemperature_control_task))
 8003b5c:	4b36      	ldr	r3, [pc, #216]	@ (8003c38 <CMD_TEC_Man_Set_Volt+0xe8>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f001 fa21 	bl	8004fa8 <temperature_control_is_in_man_state>
 8003b66:	4603      	mov	r3, r0
 8003b68:	f083 0301 	eor.w	r3, r3, #1
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d004      	beq.n	8003b7c <CMD_TEC_Man_Set_Volt+0x2c>
	{
		cli_printf(cli, "Not in manual mode, can not set\r\n");
 8003b72:	4932      	ldr	r1, [pc, #200]	@ (8003c3c <CMD_TEC_Man_Set_Volt+0xec>)
 8003b74:	68f8      	ldr	r0, [r7, #12]
 8003b76:	f005 f937 	bl	8008de8 <cli_printf>
		return;
 8003b7a:	e05a      	b.n	8003c32 <CMD_TEC_Man_Set_Volt+0xe2>
	}
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 8003b7c:	68b8      	ldr	r0, [r7, #8]
 8003b7e:	f003 ffad 	bl	8007adc <embeddedCliGetTokenCount>
 8003b82:	4603      	mov	r3, r0
 8003b84:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (tokenCount != 3)
 8003b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b88:	2b03      	cmp	r3, #3
 8003b8a:	d004      	beq.n	8003b96 <CMD_TEC_Man_Set_Volt+0x46>
	{
		cli_printf(cli, "format: command tec_id tec_dir volt_mV\r\n");
 8003b8c:	492c      	ldr	r1, [pc, #176]	@ (8003c40 <CMD_TEC_Man_Set_Volt+0xf0>)
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	f005 f92a 	bl	8008de8 <cli_printf>
		return;
 8003b94:	e04d      	b.n	8003c32 <CMD_TEC_Man_Set_Volt+0xe2>
	}
	const char *arg1 = embeddedCliGetToken(args, 1);
 8003b96:	2101      	movs	r1, #1
 8003b98:	68b8      	ldr	r0, [r7, #8]
 8003b9a:	f003 ff69 	bl	8007a70 <embeddedCliGetToken>
 8003b9e:	6278      	str	r0, [r7, #36]	@ 0x24
	uint32_t tec_id = atoi(arg1);
 8003ba0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003ba2:	f009 f933 	bl	800ce0c <atoi>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	623b      	str	r3, [r7, #32]
	if (tec_id  > 3)
 8003baa:	6a3b      	ldr	r3, [r7, #32]
 8003bac:	2b03      	cmp	r3, #3
 8003bae:	d904      	bls.n	8003bba <CMD_TEC_Man_Set_Volt+0x6a>
	{
		cli_printf(cli, "arg1: tec id out of range (0-3)\r\n");
 8003bb0:	4924      	ldr	r1, [pc, #144]	@ (8003c44 <CMD_TEC_Man_Set_Volt+0xf4>)
 8003bb2:	68f8      	ldr	r0, [r7, #12]
 8003bb4:	f005 f918 	bl	8008de8 <cli_printf>
				return;
 8003bb8:	e03b      	b.n	8003c32 <CMD_TEC_Man_Set_Volt+0xe2>
	}
	const char *arg2 = embeddedCliGetToken(args, 2);
 8003bba:	2102      	movs	r1, #2
 8003bbc:	68b8      	ldr	r0, [r7, #8]
 8003bbe:	f003 ff57 	bl	8007a70 <embeddedCliGetToken>
 8003bc2:	61f8      	str	r0, [r7, #28]
	uint32_t tec_dir = atoi(arg2);
 8003bc4:	69f8      	ldr	r0, [r7, #28]
 8003bc6:	f009 f921 	bl	800ce0c <atoi>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (tec_dir > 1) tec_dir = TEC_HEAT; else tec_dir = TEC_COOL;
 8003bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d902      	bls.n	8003bda <CMD_TEC_Man_Set_Volt+0x8a>
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bd8:	e001      	b.n	8003bde <CMD_TEC_Man_Set_Volt+0x8e>
 8003bda:	2300      	movs	r3, #0
 8003bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	const char *arg3 = embeddedCliGetToken(args, 3);
 8003bde:	2103      	movs	r1, #3
 8003be0:	68b8      	ldr	r0, [r7, #8]
 8003be2:	f003 ff45 	bl	8007a70 <embeddedCliGetToken>
 8003be6:	61b8      	str	r0, [r7, #24]
	uint16_t tec_volt_mV = atoi(arg3);
 8003be8:	69b8      	ldr	r0, [r7, #24]
 8003bea:	f009 f90f 	bl	800ce0c <atoi>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	82fb      	strh	r3, [r7, #22]
	if (tec_volt_mV > 3000)
 8003bf2:	8afb      	ldrh	r3, [r7, #22]
 8003bf4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d904      	bls.n	8003c06 <CMD_TEC_Man_Set_Volt+0xb6>
	{
		cli_printf(cli, "arg3: voltage is out of range (0-3000mV)\r\n");
 8003bfc:	4912      	ldr	r1, [pc, #72]	@ (8003c48 <CMD_TEC_Man_Set_Volt+0xf8>)
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f005 f8f2 	bl	8008de8 <cli_printf>
		return;
 8003c04:	e015      	b.n	8003c32 <CMD_TEC_Man_Set_Volt+0xe2>
	}

	uint32_t ret;
	ret = temperature_control_tec_manual_set_output( ptemperature_control_task,tec_id, tec_dir, tec_volt_mV);
 8003c06:	4b0c      	ldr	r3, [pc, #48]	@ (8003c38 <CMD_TEC_Man_Set_Volt+0xe8>)
 8003c08:	6818      	ldr	r0, [r3, #0]
 8003c0a:	8afb      	ldrh	r3, [r7, #22]
 8003c0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c0e:	6a39      	ldr	r1, [r7, #32]
 8003c10:	f001 faff 	bl	8005212 <temperature_control_tec_manual_set_output>
 8003c14:	6138      	str	r0, [r7, #16]
	if (ret)
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d004      	beq.n	8003c26 <CMD_TEC_Man_Set_Volt+0xd6>
	{
		cli_printf(cli, "set output failed\r\n");
 8003c1c:	490b      	ldr	r1, [pc, #44]	@ (8003c4c <CMD_TEC_Man_Set_Volt+0xfc>)
 8003c1e:	68f8      	ldr	r0, [r7, #12]
 8003c20:	f005 f8e2 	bl	8008de8 <cli_printf>
 8003c24:	e005      	b.n	8003c32 <CMD_TEC_Man_Set_Volt+0xe2>
	}
	else cli_printf(cli, "set tec[%d] with %d \r\n",tec_id,tec_volt_mV);
 8003c26:	8afb      	ldrh	r3, [r7, #22]
 8003c28:	6a3a      	ldr	r2, [r7, #32]
 8003c2a:	4909      	ldr	r1, [pc, #36]	@ (8003c50 <CMD_TEC_Man_Set_Volt+0x100>)
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f005 f8db 	bl	8008de8 <cli_printf>
}
 8003c32:	3730      	adds	r7, #48	@ 0x30
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	20000004 	.word	0x20000004
 8003c3c:	0801068c 	.word	0x0801068c
 8003c40:	080106b0 	.word	0x080106b0
 8003c44:	080106dc 	.word	0x080106dc
 8003c48:	08010700 	.word	0x08010700
 8003c4c:	0801072c 	.word	0x0801072c
 8003c50:	08010740 	.word	0x08010740

08003c54 <CMD_TEC_Man_Set_Output>:

//manuallly enable/disable tec output: cmd tec_id 0/1
static void CMD_TEC_Man_Set_Output(EmbeddedCli *cli, char *args, void *context)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b08a      	sub	sp, #40	@ 0x28
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]
	if (!temperature_control_is_in_man_state(ptemperature_control_task))
 8003c60:	4b2f      	ldr	r3, [pc, #188]	@ (8003d20 <CMD_TEC_Man_Set_Output+0xcc>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4618      	mov	r0, r3
 8003c66:	f001 f99f 	bl	8004fa8 <temperature_control_is_in_man_state>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	f083 0301 	eor.w	r3, r3, #1
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d004      	beq.n	8003c80 <CMD_TEC_Man_Set_Output+0x2c>
	{
		cli_printf(cli, "Not in manual mode, can not set\r\n");
 8003c76:	492b      	ldr	r1, [pc, #172]	@ (8003d24 <CMD_TEC_Man_Set_Output+0xd0>)
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f005 f8b5 	bl	8008de8 <cli_printf>
		return;
 8003c7e:	e04c      	b.n	8003d1a <CMD_TEC_Man_Set_Output+0xc6>
	}
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 8003c80:	68b8      	ldr	r0, [r7, #8]
 8003c82:	f003 ff2b 	bl	8007adc <embeddedCliGetTokenCount>
 8003c86:	4603      	mov	r3, r0
 8003c88:	627b      	str	r3, [r7, #36]	@ 0x24
	if (tokenCount != 2)
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d004      	beq.n	8003c9a <CMD_TEC_Man_Set_Output+0x46>
	{
		cli_printf(cli, "format: command tec_id 0/1\r\n");
 8003c90:	4925      	ldr	r1, [pc, #148]	@ (8003d28 <CMD_TEC_Man_Set_Output+0xd4>)
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f005 f8a8 	bl	8008de8 <cli_printf>
		return;
 8003c98:	e03f      	b.n	8003d1a <CMD_TEC_Man_Set_Output+0xc6>
	}
	const char *arg1 = embeddedCliGetToken(args, 1);
 8003c9a:	2101      	movs	r1, #1
 8003c9c:	68b8      	ldr	r0, [r7, #8]
 8003c9e:	f003 fee7 	bl	8007a70 <embeddedCliGetToken>
 8003ca2:	6238      	str	r0, [r7, #32]
	uint32_t tec_id = atoi(arg1);
 8003ca4:	6a38      	ldr	r0, [r7, #32]
 8003ca6:	f009 f8b1 	bl	800ce0c <atoi>
 8003caa:	4603      	mov	r3, r0
 8003cac:	61fb      	str	r3, [r7, #28]
	if (tec_id  > 3)
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	2b03      	cmp	r3, #3
 8003cb2:	d904      	bls.n	8003cbe <CMD_TEC_Man_Set_Output+0x6a>
	{
		cli_printf(cli, "arg1: tec id out of range (0-3)\r\n");
 8003cb4:	491d      	ldr	r1, [pc, #116]	@ (8003d2c <CMD_TEC_Man_Set_Output+0xd8>)
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f005 f896 	bl	8008de8 <cli_printf>
				return;
 8003cbc:	e02d      	b.n	8003d1a <CMD_TEC_Man_Set_Output+0xc6>
	}
	const char *arg2 = embeddedCliGetToken(args, 2);
 8003cbe:	2102      	movs	r1, #2
 8003cc0:	68b8      	ldr	r0, [r7, #8]
 8003cc2:	f003 fed5 	bl	8007a70 <embeddedCliGetToken>
 8003cc6:	61b8      	str	r0, [r7, #24]
	uint32_t tec_out_ena = atoi(arg2);
 8003cc8:	69b8      	ldr	r0, [r7, #24]
 8003cca:	f009 f89f 	bl	800ce0c <atoi>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	617b      	str	r3, [r7, #20]
	uint32_t ret = temperature_control_tec_enable_output(ptemperature_control_task,tec_id,tec_out_ena);
 8003cd2:	4b13      	ldr	r3, [pc, #76]	@ (8003d20 <CMD_TEC_Man_Set_Output+0xcc>)
 8003cd4:	6818      	ldr	r0, [r3, #0]
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	bf14      	ite	ne
 8003cdc:	2301      	movne	r3, #1
 8003cde:	2300      	moveq	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	69f9      	ldr	r1, [r7, #28]
 8003ce6:	f001 f93a 	bl	8004f5e <temperature_control_tec_enable_output>
 8003cea:	6138      	str	r0, [r7, #16]
	if (ret)
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d005      	beq.n	8003cfe <CMD_TEC_Man_Set_Output+0xaa>
	{
		cli_printf(cli, "failed to disable tec[%d] output\r\n",tec_id);
 8003cf2:	69fa      	ldr	r2, [r7, #28]
 8003cf4:	490e      	ldr	r1, [pc, #56]	@ (8003d30 <CMD_TEC_Man_Set_Output+0xdc>)
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f005 f876 	bl	8008de8 <cli_printf>
		return;
 8003cfc:	e00d      	b.n	8003d1a <CMD_TEC_Man_Set_Output+0xc6>
	}
	if (tec_out_ena) cli_printf(cli, "enabled tec[%d] output\r\n",tec_id);
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d005      	beq.n	8003d10 <CMD_TEC_Man_Set_Output+0xbc>
 8003d04:	69fa      	ldr	r2, [r7, #28]
 8003d06:	490b      	ldr	r1, [pc, #44]	@ (8003d34 <CMD_TEC_Man_Set_Output+0xe0>)
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f005 f86d 	bl	8008de8 <cli_printf>
 8003d0e:	e004      	b.n	8003d1a <CMD_TEC_Man_Set_Output+0xc6>
	else cli_printf(cli, "disabled tec[%d] output\r\n",tec_id);
 8003d10:	69fa      	ldr	r2, [r7, #28]
 8003d12:	4909      	ldr	r1, [pc, #36]	@ (8003d38 <CMD_TEC_Man_Set_Output+0xe4>)
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f005 f867 	bl	8008de8 <cli_printf>
}
 8003d1a:	3728      	adds	r7, #40	@ 0x28
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	20000004 	.word	0x20000004
 8003d24:	0801068c 	.word	0x0801068c
 8003d28:	08010758 	.word	0x08010758
 8003d2c:	080106dc 	.word	0x080106dc
 8003d30:	08010778 	.word	0x08010778
 8003d34:	0801079c 	.word	0x0801079c
 8003d38:	080107b8 	.word	0x080107b8

08003d3c <CMD_HTR_Set_Profile_Duty>:
		embeddedCliPrint(cli, buffer);
	}
	embeddedCliPrint(cli, "");
}

static void CMD_HTR_Set_Profile_Duty(EmbeddedCli *cli, char *args, void *context) {
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b088      	sub	sp, #32
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
    // TODO: Implement Heater duty cycle set logic
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 8003d48:	68b8      	ldr	r0, [r7, #8]
 8003d4a:	f003 fec7 	bl	8007adc <embeddedCliGetTokenCount>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	61fb      	str	r3, [r7, #28]

	if (tokenCount != 1)
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d004      	beq.n	8003d62 <CMD_HTR_Set_Profile_Duty+0x26>
	{
		cli_printf(cli, "require 1 duty value for 4 heater\r\n");
 8003d58:	4912      	ldr	r1, [pc, #72]	@ (8003da4 <CMD_HTR_Set_Profile_Duty+0x68>)
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f005 f844 	bl	8008de8 <cli_printf>
		return;
 8003d60:	e01c      	b.n	8003d9c <CMD_HTR_Set_Profile_Duty+0x60>
	}
	const char *arg1 = embeddedCliGetToken(args, 1);
 8003d62:	2101      	movs	r1, #1
 8003d64:	68b8      	ldr	r0, [r7, #8]
 8003d66:	f003 fe83 	bl	8007a70 <embeddedCliGetToken>
 8003d6a:	61b8      	str	r0, [r7, #24]
	uint8_t duty = atoi(arg1);
 8003d6c:	69b8      	ldr	r0, [r7, #24]
 8003d6e:	f009 f84d 	bl	800ce0c <atoi>
 8003d72:	4603      	mov	r3, r0
 8003d74:	75fb      	strb	r3, [r7, #23]
	if (duty > 100)
 8003d76:	7dfb      	ldrb	r3, [r7, #23]
 8003d78:	2b64      	cmp	r3, #100	@ 0x64
 8003d7a:	d904      	bls.n	8003d86 <CMD_HTR_Set_Profile_Duty+0x4a>
	{
		cli_printf(cli, "require duty in range of 0-100 \r\n");
 8003d7c:	490a      	ldr	r1, [pc, #40]	@ (8003da8 <CMD_HTR_Set_Profile_Duty+0x6c>)
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f005 f832 	bl	8008de8 <cli_printf>
		return;
 8003d84:	e00a      	b.n	8003d9c <CMD_HTR_Set_Profile_Duty+0x60>
	}

	temperature_control_profile_heater_duty_set(ptemperature_control_task,duty);
 8003d86:	4b09      	ldr	r3, [pc, #36]	@ (8003dac <CMD_HTR_Set_Profile_Duty+0x70>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	7dfa      	ldrb	r2, [r7, #23]
 8003d8c:	4611      	mov	r1, r2
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f001 f98b 	bl	80050aa <temperature_control_profile_heater_duty_set>
	cli_printf(cli, "OK \r\n");
 8003d94:	4906      	ldr	r1, [pc, #24]	@ (8003db0 <CMD_HTR_Set_Profile_Duty+0x74>)
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f005 f826 	bl	8008de8 <cli_printf>
	//TODO: post profile change signal
}
 8003d9c:	3720      	adds	r7, #32
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	080108a0 	.word	0x080108a0
 8003da8:	080108c4 	.word	0x080108c4
 8003dac:	20000004 	.word	0x20000004
 8003db0:	080105e8 	.word	0x080105e8

08003db4 <CMD_HTR_Get_Profile_Duty>:

static void CMD_HTR_Get_Profile_Duty(EmbeddedCli *cli, char *args, void *context) {
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]
    // TODO: Implement Heater duty cycle get logic
	uint8_t profile_duty = temperature_control_profile_heater_duty_get(ptemperature_control_task);
 8003dc0:	4b08      	ldr	r3, [pc, #32]	@ (8003de4 <CMD_HTR_Get_Profile_Duty+0x30>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f001 f986 	bl	80050d6 <temperature_control_profile_heater_duty_get>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	75fb      	strb	r3, [r7, #23]
	cli_printf(cli, "heater profile duty = %d \r\n",profile_duty);
 8003dce:	7dfb      	ldrb	r3, [r7, #23]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	4905      	ldr	r1, [pc, #20]	@ (8003de8 <CMD_HTR_Get_Profile_Duty+0x34>)
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	f005 f807 	bl	8008de8 <cli_printf>
}
 8003dda:	bf00      	nop
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	20000004 	.word	0x20000004
 8003de8:	080108e8 	.word	0x080108e8

08003dec <CMD_Heater_Profile_Register>:
static void CMD_Heater_Profile_Register(EmbeddedCli *cli, char *args, void *context)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b088      	sub	sp, #32
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
	uint8_t heater_ena[4];
	uint32_t i;
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 8003df8:	68b8      	ldr	r0, [r7, #8]
 8003dfa:	f003 fe6f 	bl	8007adc <embeddedCliGetTokenCount>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	61bb      	str	r3, [r7, #24]
	if (tokenCount != 4)
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	2b04      	cmp	r3, #4
 8003e06:	d004      	beq.n	8003e12 <CMD_Heater_Profile_Register+0x26>
	{
		cli_printf(cli, "require 4 value for 4 heater (0/1)\r\n");
 8003e08:	4924      	ldr	r1, [pc, #144]	@ (8003e9c <CMD_Heater_Profile_Register+0xb0>)
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f004 ffec 	bl	8008de8 <cli_printf>
		return;
 8003e10:	e041      	b.n	8003e96 <CMD_Heater_Profile_Register+0xaa>
	}
	for (i=0;i<4;i++)
 8003e12:	2300      	movs	r3, #0
 8003e14:	61fb      	str	r3, [r7, #28]
 8003e16:	e03b      	b.n	8003e90 <CMD_Heater_Profile_Register+0xa4>
	{
		heater_ena[i] = atoi( embeddedCliGetToken(args, i+1));
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	4619      	mov	r1, r3
 8003e22:	68b8      	ldr	r0, [r7, #8]
 8003e24:	f003 fe24 	bl	8007a70 <embeddedCliGetToken>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f008 ffee 	bl	800ce0c <atoi>
 8003e30:	4603      	mov	r3, r0
 8003e32:	b2d9      	uxtb	r1, r3
 8003e34:	f107 0214 	add.w	r2, r7, #20
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	460a      	mov	r2, r1
 8003e3e:	701a      	strb	r2, [r3, #0]
		if (heater_ena[i] >  1) {
 8003e40:	f107 0214 	add.w	r2, r7, #20
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	4413      	add	r3, r2
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d905      	bls.n	8003e5a <CMD_Heater_Profile_Register+0x6e>
			cli_printf(cli, "argument %d need to be in range 0/1 \r\n",i);
 8003e4e:	69fa      	ldr	r2, [r7, #28]
 8003e50:	4913      	ldr	r1, [pc, #76]	@ (8003ea0 <CMD_Heater_Profile_Register+0xb4>)
 8003e52:	68f8      	ldr	r0, [r7, #12]
 8003e54:	f004 ffc8 	bl	8008de8 <cli_printf>
			return;
 8003e58:	e01d      	b.n	8003e96 <CMD_Heater_Profile_Register+0xaa>
		}
		if (heater_ena[i] == 0) temperature_control_profile_heater_unregister(ptemperature_control_task,i);
 8003e5a:	f107 0214 	add.w	r2, r7, #20
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	4413      	add	r3, r2
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d108      	bne.n	8003e7a <CMD_Heater_Profile_Register+0x8e>
 8003e68:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea4 <CMD_Heater_Profile_Register+0xb8>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	69fa      	ldr	r2, [r7, #28]
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	4611      	mov	r1, r2
 8003e72:	4618      	mov	r0, r3
 8003e74:	f001 f95d 	bl	8005132 <temperature_control_profile_heater_unregister>
 8003e78:	e007      	b.n	8003e8a <CMD_Heater_Profile_Register+0x9e>
		else temperature_control_profile_heater_register(ptemperature_control_task, i);
 8003e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea4 <CMD_Heater_Profile_Register+0xb8>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	69fa      	ldr	r2, [r7, #28]
 8003e80:	b2d2      	uxtb	r2, r2
 8003e82:	4611      	mov	r1, r2
 8003e84:	4618      	mov	r0, r3
 8003e86:	f001 f933 	bl	80050f0 <temperature_control_profile_heater_register>
	for (i=0;i<4;i++)
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	61fb      	str	r3, [r7, #28]
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	2b03      	cmp	r3, #3
 8003e94:	d9c0      	bls.n	8003e18 <CMD_Heater_Profile_Register+0x2c>
	}
}
 8003e96:	3720      	adds	r7, #32
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	08010904 	.word	0x08010904
 8003ea0:	08010634 	.word	0x08010634
 8003ea4:	20000004 	.word	0x20000004

08003ea8 <CMD_Heater_Profile_Get>:

static void CMD_Heater_Profile_Get(EmbeddedCli *cli, char *args, void *context)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b086      	sub	sp, #24
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]
	uint8_t heater_profile = temperature_control_profile_heater_profile_get(ptemperature_control_task);
 8003eb4:	4b14      	ldr	r3, [pc, #80]	@ (8003f08 <CMD_Heater_Profile_Get+0x60>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f001 f95d 	bl	8005178 <temperature_control_profile_heater_profile_get>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	74fb      	strb	r3, [r7, #19]
	for (uint32_t i=0;i<4;i++)
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	617b      	str	r3, [r7, #20]
 8003ec6:	e013      	b.n	8003ef0 <CMD_Heater_Profile_Get+0x48>
	{
		if (heater_profile & (1<<i)) cli_printf(cli, "heater[%d] registered ");
 8003ec8:	7cfa      	ldrb	r2, [r7, #19]
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	fa42 f303 	asr.w	r3, r2, r3
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d004      	beq.n	8003ee2 <CMD_Heater_Profile_Get+0x3a>
 8003ed8:	490c      	ldr	r1, [pc, #48]	@ (8003f0c <CMD_Heater_Profile_Get+0x64>)
 8003eda:	68f8      	ldr	r0, [r7, #12]
 8003edc:	f004 ff84 	bl	8008de8 <cli_printf>
 8003ee0:	e003      	b.n	8003eea <CMD_Heater_Profile_Get+0x42>
		else cli_printf(cli, "heater[%d] unregistered ");
 8003ee2:	490b      	ldr	r1, [pc, #44]	@ (8003f10 <CMD_Heater_Profile_Get+0x68>)
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f004 ff7f 	bl	8008de8 <cli_printf>
	for (uint32_t i=0;i<4;i++)
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	3301      	adds	r3, #1
 8003eee:	617b      	str	r3, [r7, #20]
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	2b03      	cmp	r3, #3
 8003ef4:	d9e8      	bls.n	8003ec8 <CMD_Heater_Profile_Get+0x20>
	}
	cli_printf(cli, "\r\n");
 8003ef6:	4907      	ldr	r1, [pc, #28]	@ (8003f14 <CMD_Heater_Profile_Get+0x6c>)
 8003ef8:	68f8      	ldr	r0, [r7, #12]
 8003efa:	f004 ff75 	bl	8008de8 <cli_printf>
}
 8003efe:	bf00      	nop
 8003f00:	3718      	adds	r7, #24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	20000004 	.word	0x20000004
 8003f0c:	0801092c 	.word	0x0801092c
 8003f10:	08010944 	.word	0x08010944
 8003f14:	08010688 	.word	0x08010688

08003f18 <CMD_Ref_Set_Temp>:


static void CMD_Ref_Set_Temp(EmbeddedCli *cli, char *args, void *context) {
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b088      	sub	sp, #32
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
    // TODO: Implement reference temperature set logic
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 8003f24:	68b8      	ldr	r0, [r7, #8]
 8003f26:	f003 fdd9 	bl	8007adc <embeddedCliGetTokenCount>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	61fb      	str	r3, [r7, #28]

	if (tokenCount != 1)
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d004      	beq.n	8003f3e <CMD_Ref_Set_Temp+0x26>
	{
		cli_printf(cli, "require 1 temperature (251 mean 25.1)\r\n");
 8003f34:	4915      	ldr	r1, [pc, #84]	@ (8003f8c <CMD_Ref_Set_Temp+0x74>)
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f004 ff56 	bl	8008de8 <cli_printf>
		return;
 8003f3c:	e023      	b.n	8003f86 <CMD_Ref_Set_Temp+0x6e>
	}
	const char *arg1 = embeddedCliGetToken(args, 1);
 8003f3e:	2101      	movs	r1, #1
 8003f40:	68b8      	ldr	r0, [r7, #8]
 8003f42:	f003 fd95 	bl	8007a70 <embeddedCliGetToken>
 8003f46:	61b8      	str	r0, [r7, #24]
	int16_t setpoint = atoi(arg1);
 8003f48:	69b8      	ldr	r0, [r7, #24]
 8003f4a:	f008 ff5f 	bl	800ce0c <atoi>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	82fb      	strh	r3, [r7, #22]
	temperature_control_profile_setpoint_set(ptemperature_control_task,setpoint);
 8003f52:	4b0f      	ldr	r3, [pc, #60]	@ (8003f90 <CMD_Ref_Set_Temp+0x78>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003f5a:	4611      	mov	r1, r2
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f001 f92e 	bl	80051be <temperature_control_profile_setpoint_set>
	cli_printf(cli, "temperature setpoint: %.2f *C", (float)setpoint/10);
 8003f62:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003f66:	ee07 3a90 	vmov	s15, r3
 8003f6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f6e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8003f72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f76:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003f7a:	ec53 2b17 	vmov	r2, r3, d7
 8003f7e:	4905      	ldr	r1, [pc, #20]	@ (8003f94 <CMD_Ref_Set_Temp+0x7c>)
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f004 ff31 	bl	8008de8 <cli_printf>

}
 8003f86:	3720      	adds	r7, #32
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	08010960 	.word	0x08010960
 8003f90:	20000004 	.word	0x20000004
 8003f94:	08010988 	.word	0x08010988

08003f98 <CMD_Ref_Get_Temp>:

static void CMD_Ref_Get_Temp(EmbeddedCli *cli, char *args, void *context) {
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
    // TODO: Implement reference temperature get logic

	int16_t setpoint = temperature_control_profile_setpoint_get(ptemperature_control_task);
 8003fa4:	4b0e      	ldr	r3, [pc, #56]	@ (8003fe0 <CMD_Ref_Get_Temp+0x48>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f001 f918 	bl	80051de <temperature_control_profile_setpoint_get>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	82fb      	strh	r3, [r7, #22]
	cli_printf(cli, "Reference Temperature: %.2f *C", (float)setpoint/10);
 8003fb2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003fb6:	ee07 3a90 	vmov	s15, r3
 8003fba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003fbe:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8003fc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003fc6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003fca:	ec53 2b17 	vmov	r2, r3, d7
 8003fce:	4905      	ldr	r1, [pc, #20]	@ (8003fe4 <CMD_Ref_Get_Temp+0x4c>)
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f004 ff09 	bl	8008de8 <cli_printf>
}
 8003fd6:	bf00      	nop
 8003fd8:	3718      	adds	r7, #24
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	20000004 	.word	0x20000004
 8003fe4:	080109a8 	.word	0x080109a8

08003fe8 <CMD_Ref_Set_NTC>:

static void CMD_Ref_Set_NTC(EmbeddedCli *cli, char *args, void *context) {
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b088      	sub	sp, #32
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
    // TODO: Implement reference NTC set logic
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 8003ff4:	68b8      	ldr	r0, [r7, #8]
 8003ff6:	f003 fd71 	bl	8007adc <embeddedCliGetTokenCount>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	61fb      	str	r3, [r7, #28]

	if (tokenCount != 1)
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d004      	beq.n	800400e <CMD_Ref_Set_NTC+0x26>
	{
		cli_printf(cli, "require 1 NTC index\r\n");
 8004004:	4910      	ldr	r1, [pc, #64]	@ (8004048 <CMD_Ref_Set_NTC+0x60>)
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f004 feee 	bl	8008de8 <cli_printf>
		return;
 800400c:	e019      	b.n	8004042 <CMD_Ref_Set_NTC+0x5a>
	}
	const char *arg1 = embeddedCliGetToken(args, 1);
 800400e:	2101      	movs	r1, #1
 8004010:	68b8      	ldr	r0, [r7, #8]
 8004012:	f003 fd2d 	bl	8007a70 <embeddedCliGetToken>
 8004016:	61b8      	str	r0, [r7, #24]
	uint32_t NTC_Ref = atoi(arg1);
 8004018:	69b8      	ldr	r0, [r7, #24]
 800401a:	f008 fef7 	bl	800ce0c <atoi>
 800401e:	4603      	mov	r3, r0
 8004020:	617b      	str	r3, [r7, #20]
	if (NTC_Ref > 7) {
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	2b07      	cmp	r3, #7
 8004026:	d904      	bls.n	8004032 <CMD_Ref_Set_NTC+0x4a>
		cli_printf(cli, "NTC index out of range (0-7");
 8004028:	4908      	ldr	r1, [pc, #32]	@ (800404c <CMD_Ref_Set_NTC+0x64>)
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	f004 fedc 	bl	8008de8 <cli_printf>
		return;
 8004030:	e007      	b.n	8004042 <CMD_Ref_Set_NTC+0x5a>
	}
	temperature_control_profile_ntc_register(ptemperature_control_task,NTC_Ref);
 8004032:	4b07      	ldr	r3, [pc, #28]	@ (8004050 <CMD_Ref_Set_NTC+0x68>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	b2d2      	uxtb	r2, r2
 800403a:	4611      	mov	r1, r2
 800403c:	4618      	mov	r0, r3
 800403e:	f001 f8a8 	bl	8005192 <temperature_control_profile_ntc_register>

}
 8004042:	3720      	adds	r7, #32
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	080109c8 	.word	0x080109c8
 800404c:	080109e0 	.word	0x080109e0
 8004050:	20000004 	.word	0x20000004

08004054 <CMD_Ref_Get_NTC>:

static void CMD_Ref_Get_NTC(EmbeddedCli *cli, char *args, void *context) {
 8004054:	b580      	push	{r7, lr}
 8004056:	b086      	sub	sp, #24
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
    // TODO: Implement reference NTC get logic
	uint8_t NTC_Ref = 0;
 8004060:	2300      	movs	r3, #0
 8004062:	75fb      	strb	r3, [r7, #23]
	NTC_Ref = temperature_control_profile_ntc_get( ptemperature_control_task);
 8004064:	4b08      	ldr	r3, [pc, #32]	@ (8004088 <CMD_Ref_Get_NTC+0x34>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4618      	mov	r0, r3
 800406a:	f001 f8c5 	bl	80051f8 <temperature_control_profile_ntc_get>
 800406e:	4603      	mov	r3, r0
 8004070:	75fb      	strb	r3, [r7, #23]
	cli_printf(cli, "NTC Ref is %d", NTC_Ref);
 8004072:	7dfb      	ldrb	r3, [r7, #23]
 8004074:	461a      	mov	r2, r3
 8004076:	4905      	ldr	r1, [pc, #20]	@ (800408c <CMD_Ref_Get_NTC+0x38>)
 8004078:	68f8      	ldr	r0, [r7, #12]
 800407a:	f004 feb5 	bl	8008de8 <cli_printf>
}
 800407e:	bf00      	nop
 8004080:	3718      	adds	r7, #24
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	20000004 	.word	0x20000004
 800408c:	080109fc 	.word	0x080109fc

08004090 <CMD_Start_Auto_Mode>:
static void CMD_Start_Auto_Mode(EmbeddedCli *cli, char *args, void *context)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
	temperature_control_auto_mode_set(ptemperature_control_task);
 800409c:	4b06      	ldr	r3, [pc, #24]	@ (80040b8 <CMD_Start_Auto_Mode+0x28>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f000 fe39 	bl	8004d18 <temperature_control_auto_mode_set>
	cli_printf(cli, "Auto mode started");
 80040a6:	4905      	ldr	r1, [pc, #20]	@ (80040bc <CMD_Start_Auto_Mode+0x2c>)
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f004 fe9d 	bl	8008de8 <cli_printf>
}
 80040ae:	bf00      	nop
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	20000004 	.word	0x20000004
 80040bc:	08010a0c 	.word	0x08010a0c

080040c0 <CMD_Stop_Auto_Mode>:
static void CMD_Stop_Auto_Mode(EmbeddedCli *cli, char *args, void *context)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	607a      	str	r2, [r7, #4]
	temperature_control_man_mode_set(ptemperature_control_task);
 80040cc:	4b06      	ldr	r3, [pc, #24]	@ (80040e8 <CMD_Stop_Auto_Mode+0x28>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f000 fe3d 	bl	8004d50 <temperature_control_man_mode_set>
	cli_printf(cli, "Auto mode stopped");
 80040d6:	4905      	ldr	r1, [pc, #20]	@ (80040ec <CMD_Stop_Auto_Mode+0x2c>)
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f004 fe85 	bl	8008de8 <cli_printf>
}
 80040de:	bf00      	nop
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	20000004 	.word	0x20000004
 80040ec:	08010a20 	.word	0x08010a20

080040f0 <CMD_Set_Laser_Int_Current>:

/*
 * format: laser_int_set_current  percent
 */
static void CMD_Set_Laser_Int_Current(EmbeddedCli *cli, char *args, void *context)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b088      	sub	sp, #32
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 80040fc:	68b8      	ldr	r0, [r7, #8]
 80040fe:	f003 fced 	bl	8007adc <embeddedCliGetTokenCount>
 8004102:	4603      	mov	r3, r0
 8004104:	61fb      	str	r3, [r7, #28]

	if (tokenCount != 1)
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	2b01      	cmp	r3, #1
 800410a:	d004      	beq.n	8004116 <CMD_Set_Laser_Int_Current+0x26>
	{
		cli_printf(cli, "format: laser_set_current percent \r\n");
 800410c:	4914      	ldr	r1, [pc, #80]	@ (8004160 <CMD_Set_Laser_Int_Current+0x70>)
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f004 fe6a 	bl	8008de8 <cli_printf>
		return;
 8004114:	e021      	b.n	800415a <CMD_Set_Laser_Int_Current+0x6a>
	}

	const char *arg1 = embeddedCliGetToken(args, 1);
 8004116:	2101      	movs	r1, #1
 8004118:	68b8      	ldr	r0, [r7, #8]
 800411a:	f003 fca9 	bl	8007a70 <embeddedCliGetToken>
 800411e:	61b8      	str	r0, [r7, #24]
	int16_t percent = atoi(arg1);
 8004120:	69b8      	ldr	r0, [r7, #24]
 8004122:	f008 fe73 	bl	800ce0c <atoi>
 8004126:	4603      	mov	r3, r0
 8004128:	82fb      	strh	r3, [r7, #22]
	if (percent > 100)
 800412a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800412e:	2b64      	cmp	r3, #100	@ 0x64
 8004130:	dd04      	ble.n	800413c <CMD_Set_Laser_Int_Current+0x4c>

		{
			cli_printf(cli, "argument 1 out of range,(0-100)\r\n");
 8004132:	490c      	ldr	r1, [pc, #48]	@ (8004164 <CMD_Set_Laser_Int_Current+0x74>)
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	f004 fe57 	bl	8008de8 <cli_printf>
			return;
 800413a:	e00e      	b.n	800415a <CMD_Set_Laser_Int_Current+0x6a>
		}
	experiment_task_laser_set_current(pexperiment_task, 0, percent);
 800413c:	4b0a      	ldr	r3, [pc, #40]	@ (8004168 <CMD_Set_Laser_Int_Current+0x78>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8004144:	2100      	movs	r1, #0
 8004146:	4618      	mov	r0, r3
 8004148:	f7ff f9c2 	bl	80034d0 <experiment_task_laser_set_current>
	cli_printf(cli, "set internal laser to %d percent\r\n",percent);
 800414c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004150:	461a      	mov	r2, r3
 8004152:	4906      	ldr	r1, [pc, #24]	@ (800416c <CMD_Set_Laser_Int_Current+0x7c>)
 8004154:	68f8      	ldr	r0, [r7, #12]
 8004156:	f004 fe47 	bl	8008de8 <cli_printf>
}
 800415a:	3720      	adds	r7, #32
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}
 8004160:	08010a34 	.word	0x08010a34
 8004164:	08010a5c 	.word	0x08010a5c
 8004168:	20000008 	.word	0x20000008
 800416c:	08010a80 	.word	0x08010a80

08004170 <CMD_Set_Laser_Ext_Current>:

static void CMD_Set_Laser_Ext_Current(EmbeddedCli *cli, char *args, void *context)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b088      	sub	sp, #32
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	607a      	str	r2, [r7, #4]
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 800417c:	68b8      	ldr	r0, [r7, #8]
 800417e:	f003 fcad 	bl	8007adc <embeddedCliGetTokenCount>
 8004182:	4603      	mov	r3, r0
 8004184:	61fb      	str	r3, [r7, #28]

	if (tokenCount != 1)
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	2b01      	cmp	r3, #1
 800418a:	d004      	beq.n	8004196 <CMD_Set_Laser_Ext_Current+0x26>
	{
		cli_printf(cli, "format: laser_set_current 0/1 percent (0 for internal, 1 for external\r\n");
 800418c:	4914      	ldr	r1, [pc, #80]	@ (80041e0 <CMD_Set_Laser_Ext_Current+0x70>)
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f004 fe2a 	bl	8008de8 <cli_printf>
		return;
 8004194:	e021      	b.n	80041da <CMD_Set_Laser_Ext_Current+0x6a>
	}

	const char *arg1 = embeddedCliGetToken(args, 1);
 8004196:	2101      	movs	r1, #1
 8004198:	68b8      	ldr	r0, [r7, #8]
 800419a:	f003 fc69 	bl	8007a70 <embeddedCliGetToken>
 800419e:	61b8      	str	r0, [r7, #24]
	int16_t percent = atoi(arg1);
 80041a0:	69b8      	ldr	r0, [r7, #24]
 80041a2:	f008 fe33 	bl	800ce0c <atoi>
 80041a6:	4603      	mov	r3, r0
 80041a8:	82fb      	strh	r3, [r7, #22]
	if (percent > 100)
 80041aa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80041ae:	2b64      	cmp	r3, #100	@ 0x64
 80041b0:	dd04      	ble.n	80041bc <CMD_Set_Laser_Ext_Current+0x4c>

		{
			cli_printf(cli, "argument 1 out of range,(0-100)\r\n");
 80041b2:	490c      	ldr	r1, [pc, #48]	@ (80041e4 <CMD_Set_Laser_Ext_Current+0x74>)
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f004 fe17 	bl	8008de8 <cli_printf>
			return;
 80041ba:	e00e      	b.n	80041da <CMD_Set_Laser_Ext_Current+0x6a>
		}
	experiment_task_laser_set_current(pexperiment_task, 1, percent);
 80041bc:	4b0a      	ldr	r3, [pc, #40]	@ (80041e8 <CMD_Set_Laser_Ext_Current+0x78>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80041c4:	2101      	movs	r1, #1
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff f982 	bl	80034d0 <experiment_task_laser_set_current>
	cli_printf(cli, "set internal laser to %d percent\r\n",percent);
 80041cc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80041d0:	461a      	mov	r2, r3
 80041d2:	4906      	ldr	r1, [pc, #24]	@ (80041ec <CMD_Set_Laser_Ext_Current+0x7c>)
 80041d4:	68f8      	ldr	r0, [r7, #12]
 80041d6:	f004 fe07 	bl	8008de8 <cli_printf>
}
 80041da:	3720      	adds	r7, #32
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	08010aa4 	.word	0x08010aa4
 80041e4:	08010a5c 	.word	0x08010a5c
 80041e8:	20000008 	.word	0x20000008
 80041ec:	08010a80 	.word	0x08010a80

080041f0 <CMD_Laser_Get_Current>:

static void CMD_Laser_Get_Current(EmbeddedCli *cli, char *args, void *context)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]
	uint32_t int_laser_current = experiment_task_laser_get_current(pexperiment_task, 0);
 80041fc:	4b0b      	ldr	r3, [pc, #44]	@ (800422c <CMD_Laser_Get_Current+0x3c>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2100      	movs	r1, #0
 8004202:	4618      	mov	r0, r3
 8004204:	f7ff f98f 	bl	8003526 <experiment_task_laser_get_current>
 8004208:	6178      	str	r0, [r7, #20]
	uint32_t ext_laser_current = experiment_task_laser_get_current(pexperiment_task, 1);
 800420a:	4b08      	ldr	r3, [pc, #32]	@ (800422c <CMD_Laser_Get_Current+0x3c>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	2101      	movs	r1, #1
 8004210:	4618      	mov	r0, r3
 8004212:	f7ff f988 	bl	8003526 <experiment_task_laser_get_current>
 8004216:	6138      	str	r0, [r7, #16]

	cli_printf(cli, "int_laser current = %d percent ext_laser current = %d percent",int_laser_current,ext_laser_current);
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	4904      	ldr	r1, [pc, #16]	@ (8004230 <CMD_Laser_Get_Current+0x40>)
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f004 fde2 	bl	8008de8 <cli_printf>
}
 8004224:	bf00      	nop
 8004226:	3718      	adds	r7, #24
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	20000008 	.word	0x20000008
 8004230:	08010aec 	.word	0x08010aec

08004234 <CMD_Int_Laser_Switch_On>:
static void CMD_Int_Laser_Switch_On(EmbeddedCli *cli, char *args, void *context)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b088      	sub	sp, #32
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 8004240:	68b8      	ldr	r0, [r7, #8]
 8004242:	f003 fc4b 	bl	8007adc <embeddedCliGetTokenCount>
 8004246:	4603      	mov	r3, r0
 8004248:	61fb      	str	r3, [r7, #28]

	if (tokenCount != 1)
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d004      	beq.n	800425a <CMD_Int_Laser_Switch_On+0x26>
	{
		cli_printf(cli, "format: laser_int_switch position\r\n");
 8004250:	4912      	ldr	r1, [pc, #72]	@ (800429c <CMD_Int_Laser_Switch_On+0x68>)
 8004252:	68f8      	ldr	r0, [r7, #12]
 8004254:	f004 fdc8 	bl	8008de8 <cli_printf>
		return;
 8004258:	e01c      	b.n	8004294 <CMD_Int_Laser_Switch_On+0x60>
	}

	const char *arg1 = embeddedCliGetToken(args, 1);
 800425a:	2101      	movs	r1, #1
 800425c:	68b8      	ldr	r0, [r7, #8]
 800425e:	f003 fc07 	bl	8007a70 <embeddedCliGetToken>
 8004262:	61b8      	str	r0, [r7, #24]
	int32_t laser_idx = atoi(arg1);
 8004264:	69b8      	ldr	r0, [r7, #24]
 8004266:	f008 fdd1 	bl	800ce0c <atoi>
 800426a:	6178      	str	r0, [r7, #20]
	if (laser_idx > INTERNAL_CHAIN_CHANNEL_NUM - 1)
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	2b23      	cmp	r3, #35	@ 0x23
 8004270:	dd04      	ble.n	800427c <CMD_Int_Laser_Switch_On+0x48>

		{
			cli_printf(cli, "argument 1 out of range,(0-35)\r\n");
 8004272:	490b      	ldr	r1, [pc, #44]	@ (80042a0 <CMD_Int_Laser_Switch_On+0x6c>)
 8004274:	68f8      	ldr	r0, [r7, #12]
 8004276:	f004 fdb7 	bl	8008de8 <cli_printf>
			return;
 800427a:	e00b      	b.n	8004294 <CMD_Int_Laser_Switch_On+0x60>
		}
	experiment_task_int_laser_switchon(pexperiment_task,  laser_idx);
 800427c:	4b09      	ldr	r3, [pc, #36]	@ (80042a4 <CMD_Int_Laser_Switch_On+0x70>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	4611      	mov	r1, r2
 8004284:	4618      	mov	r0, r3
 8004286:	f7ff f966 	bl	8003556 <experiment_task_int_laser_switchon>
	cli_printf(cli, "switched int laser %d on\r\n",laser_idx);
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	4906      	ldr	r1, [pc, #24]	@ (80042a8 <CMD_Int_Laser_Switch_On+0x74>)
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f004 fdaa 	bl	8008de8 <cli_printf>
}
 8004294:	3720      	adds	r7, #32
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	08010b2c 	.word	0x08010b2c
 80042a0:	08010b50 	.word	0x08010b50
 80042a4:	20000008 	.word	0x20000008
 80042a8:	08010b74 	.word	0x08010b74

080042ac <CMD_Ext_Laser_Switch_On>:



static void CMD_Ext_Laser_Switch_On(EmbeddedCli *cli, char *args, void *context)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b088      	sub	sp, #32
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
	uint32_t tokenCount = embeddedCliGetTokenCount(args);
 80042b8:	68b8      	ldr	r0, [r7, #8]
 80042ba:	f003 fc0f 	bl	8007adc <embeddedCliGetTokenCount>
 80042be:	4603      	mov	r3, r0
 80042c0:	61fb      	str	r3, [r7, #28]

	if (tokenCount != 1)
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d004      	beq.n	80042d2 <CMD_Ext_Laser_Switch_On+0x26>
	{
		cli_printf(cli, "format: laser_ext_switch position\r\n");
 80042c8:	4912      	ldr	r1, [pc, #72]	@ (8004314 <CMD_Ext_Laser_Switch_On+0x68>)
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f004 fd8c 	bl	8008de8 <cli_printf>
		return;
 80042d0:	e01c      	b.n	800430c <CMD_Ext_Laser_Switch_On+0x60>
	}

	const char *arg1 = embeddedCliGetToken(args, 1);
 80042d2:	2101      	movs	r1, #1
 80042d4:	68b8      	ldr	r0, [r7, #8]
 80042d6:	f003 fbcb 	bl	8007a70 <embeddedCliGetToken>
 80042da:	61b8      	str	r0, [r7, #24]
	int32_t laser_idx = atoi(arg1);
 80042dc:	69b8      	ldr	r0, [r7, #24]
 80042de:	f008 fd95 	bl	800ce0c <atoi>
 80042e2:	6178      	str	r0, [r7, #20]
	if (laser_idx > EXTERNAL_CHAIN_CHANNEL_NUM - 1)
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	2b07      	cmp	r3, #7
 80042e8:	dd04      	ble.n	80042f4 <CMD_Ext_Laser_Switch_On+0x48>

		{
			cli_printf(cli, "argument 1 out of range,(0-7)\r\n");
 80042ea:	490b      	ldr	r1, [pc, #44]	@ (8004318 <CMD_Ext_Laser_Switch_On+0x6c>)
 80042ec:	68f8      	ldr	r0, [r7, #12]
 80042ee:	f004 fd7b 	bl	8008de8 <cli_printf>
			return;
 80042f2:	e00b      	b.n	800430c <CMD_Ext_Laser_Switch_On+0x60>
		}
	experiment_task_ext_laser_switchon(pexperiment_task,  laser_idx);
 80042f4:	4b09      	ldr	r3, [pc, #36]	@ (800431c <CMD_Ext_Laser_Switch_On+0x70>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	697a      	ldr	r2, [r7, #20]
 80042fa:	4611      	mov	r1, r2
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7ff f968 	bl	80035d2 <experiment_task_ext_laser_switchon>
	cli_printf(cli, "switched ext laser %d on\r\n",laser_idx);
 8004302:	697a      	ldr	r2, [r7, #20]
 8004304:	4906      	ldr	r1, [pc, #24]	@ (8004320 <CMD_Ext_Laser_Switch_On+0x74>)
 8004306:	68f8      	ldr	r0, [r7, #12]
 8004308:	f004 fd6e 	bl	8008de8 <cli_printf>
}
 800430c:	3720      	adds	r7, #32
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	08010b90 	.word	0x08010b90
 8004318:	08010bb4 	.word	0x08010bb4
 800431c:	20000008 	.word	0x20000008
 8004320:	08010bd4 	.word	0x08010bd4

08004324 <CMD_Int_Laser_Switch_Off>:

static void CMD_Int_Laser_Switch_Off(EmbeddedCli *cli, char *args, void *context)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b084      	sub	sp, #16
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
	experiment_task_int_laser_switchoff(pexperiment_task);
 8004330:	4b04      	ldr	r3, [pc, #16]	@ (8004344 <CMD_Int_Laser_Switch_Off+0x20>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4618      	mov	r0, r3
 8004336:	f7ff f931 	bl	800359c <experiment_task_int_laser_switchoff>
}
 800433a:	bf00      	nop
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	20000008 	.word	0x20000008

08004348 <CMD_Ext_Laser_Switch_Off>:
static void CMD_Ext_Laser_Switch_Off(EmbeddedCli *cli, char *args, void *context){
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
	experiment_task_ext_laser_switchoff(pexperiment_task);
 8004354:	4b04      	ldr	r3, [pc, #16]	@ (8004368 <CMD_Ext_Laser_Switch_Off+0x20>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4618      	mov	r0, r3
 800435a:	f7ff f95d 	bl	8003618 <experiment_task_ext_laser_switchoff>

}
 800435e:	bf00      	nop
 8004360:	3710      	adds	r7, #16
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	20000008 	.word	0x20000008

0800436c <getCliStaticBindings>:
 *************************************************/

/*************************************************
 *                Getter - Helper                *
 *************************************************/
const CliCommandBinding *getCliStaticBindings(void) {
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
    return cliStaticBindings_internal;
 8004370:	4b02      	ldr	r3, [pc, #8]	@ (800437c <getCliStaticBindings+0x10>)
}
 8004372:	4618      	mov	r0, r3
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr
 800437c:	08010f88 	.word	0x08010f88

08004380 <getCliStaticBindingCount>:

uint16_t getCliStaticBindingCount(void) {
 8004380:	b480      	push	{r7}
 8004382:	af00      	add	r7, sp, #0
    return sizeof(cliStaticBindings_internal) / sizeof(cliStaticBindings_internal[0]);
 8004384:	231e      	movs	r3, #30
}
 8004386:	4618      	mov	r0, r3
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	f003 0320 	and.w	r3, r3, #32
 80043a0:	2b20      	cmp	r3, #32
 80043a2:	d101      	bne.n	80043a8 <LL_USART_IsActiveFlag_RXNE+0x18>
 80043a4:	2301      	movs	r3, #1
 80043a6:	e000      	b.n	80043aa <LL_USART_IsActiveFlag_RXNE+0x1a>
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr

080043b6 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b083      	sub	sp, #12
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c2:	b2db      	uxtb	r3, r3
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <shell_stdio_init>:
static state_t shell_state_process_handler(shell_task_t * const me, shell_evt_t const * const e) ;


// Khi to b m vng (item_size = 1 byte)
void shell_stdio_init(void)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	af00      	add	r7, sp, #0
	circular_char_buffer_init(&rx_buffer, rx_static_buffer, SHELL_UART_RX_BUFFER_SIZE);
 80043d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043d8:	490a      	ldr	r1, [pc, #40]	@ (8004404 <shell_stdio_init+0x34>)
 80043da:	480b      	ldr	r0, [pc, #44]	@ (8004408 <shell_stdio_init+0x38>)
 80043dc:	f005 f86a 	bl	80094b4 <circular_char_buffer_init>
	circular_char_buffer_init(&tx_buffer, tx_static_buffer,  SHELL_UART_TX_BUFFER_SIZE);
 80043e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80043e4:	4909      	ldr	r1, [pc, #36]	@ (800440c <shell_stdio_init+0x3c>)
 80043e6:	480a      	ldr	r0, [pc, #40]	@ (8004410 <shell_stdio_init+0x40>)
 80043e8:	f005 f864 	bl	80094b4 <circular_char_buffer_init>

    // Khi to UART_Stdio
    uart_stdio_init(&uart_stdio, CLI_UART, &rx_buffer, &tx_buffer);
 80043ec:	4b08      	ldr	r3, [pc, #32]	@ (8004410 <shell_stdio_init+0x40>)
 80043ee:	4a06      	ldr	r2, [pc, #24]	@ (8004408 <shell_stdio_init+0x38>)
 80043f0:	4908      	ldr	r1, [pc, #32]	@ (8004414 <shell_stdio_init+0x44>)
 80043f2:	4809      	ldr	r0, [pc, #36]	@ (8004418 <shell_stdio_init+0x48>)
 80043f4:	f004 fdbd 	bl	8008f72 <uart_stdio_init>

    // Kch hot UART
    uart_stdio_active(&uart_stdio);
 80043f8:	4807      	ldr	r0, [pc, #28]	@ (8004418 <shell_stdio_init+0x48>)
 80043fa:	f004 fdd6 	bl	8008faa <uart_stdio_active>
}
 80043fe:	bf00      	nop
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	200045e4 	.word	0x200045e4
 8004408:	200045bc 	.word	0x200045bc
 800440c:	200046e4 	.word	0x200046e4
 8004410:	200045d0 	.word	0x200045d0
 8004414:	40011400 	.word	0x40011400
 8004418:	200045ac 	.word	0x200045ac

0800441c <shell_cli_init>:

static uint32_t shell_cli_init(void) {
 800441c:	b5b0      	push	{r4, r5, r7, lr}
 800441e:	b088      	sub	sp, #32
 8004420:	af00      	add	r7, sp, #0
    // Initialize the CLI UART with the specified parameters

    EmbeddedCliConfig cli_config = {
 8004422:	4b15      	ldr	r3, [pc, #84]	@ (8004478 <shell_cli_init+0x5c>)
 8004424:	1d3c      	adds	r4, r7, #4
 8004426:	461d      	mov	r5, r3
 8004428:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800442a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800442c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004430:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        .cliBufferSize = sizeof(shell_buffer),
        .enableAutoComplete = 1,
        .staticBindings = NULL, // No static bindings for now
        .staticBindingCount = 0
    };
    cli_config.staticBindings = getCliStaticBindings();
 8004434:	f7ff ff9a 	bl	800436c <getCliStaticBindings>
 8004438:	4603      	mov	r3, r0
 800443a:	61bb      	str	r3, [r7, #24]
    cli_config.staticBindingCount = getCliStaticBindingCount();
 800443c:	f7ff ffa0 	bl	8004380 <getCliStaticBindingCount>
 8004440:	4603      	mov	r3, r0
 8004442:	83bb      	strh	r3, [r7, #28]
    shell_uart_cli = embeddedCliNew(&cli_config);
 8004444:	1d3b      	adds	r3, r7, #4
 8004446:	4618      	mov	r0, r3
 8004448:	f003 f90d 	bl	8007666 <embeddedCliNew>
 800444c:	4603      	mov	r3, r0
 800444e:	4a0b      	ldr	r2, [pc, #44]	@ (800447c <shell_cli_init+0x60>)
 8004450:	6013      	str	r3, [r2, #0]
    if (shell_uart_cli == NULL) {
 8004452:	4b0a      	ldr	r3, [pc, #40]	@ (800447c <shell_cli_init+0x60>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d105      	bne.n	8004466 <shell_cli_init+0x4a>
        DBC_ASSERT(1u, 0); // Initialization failed
 800445a:	2101      	movs	r1, #1
 800445c:	4808      	ldr	r0, [pc, #32]	@ (8004480 <shell_cli_init+0x64>)
 800445e:	f001 f847 	bl	80054f0 <DBC_fault_handler>
        return ERROR_FAIL; // Indicate failure
 8004462:	2301      	movs	r3, #1
 8004464:	e004      	b.n	8004470 <shell_cli_init+0x54>
    }
    shell_uart_cli->writeChar = shell_cli_write_char;
 8004466:	4b05      	ldr	r3, [pc, #20]	@ (800447c <shell_cli_init+0x60>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a06      	ldr	r2, [pc, #24]	@ (8004484 <shell_cli_init+0x68>)
 800446c:	601a      	str	r2, [r3, #0]
    return ERROR_OK; // Indicate success
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3720      	adds	r7, #32
 8004474:	46bd      	mov	sp, r7
 8004476:	bdb0      	pop	{r4, r5, r7, pc}
 8004478:	08010bf8 	.word	0x08010bf8
 800447c:	20004ee4 	.word	0x20004ee4
 8004480:	08011258 	.word	0x08011258
 8004484:	08004489 	.word	0x08004489

08004488 <shell_cli_write_char>:
static void shell_cli_write_char(EmbeddedCli *embeddedCli, char c) {
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	460b      	mov	r3, r1
 8004492:	70fb      	strb	r3, [r7, #3]
	uart_stdio_write_char(&uart_stdio, (uint8_t)c);
 8004494:	78fb      	ldrb	r3, [r7, #3]
 8004496:	4619      	mov	r1, r3
 8004498:	4803      	ldr	r0, [pc, #12]	@ (80044a8 <shell_cli_write_char+0x20>)
 800449a:	f004 fded 	bl	8009078 <uart_stdio_write_char>
}
 800449e:	bf00      	nop
 80044a0:	3708      	adds	r7, #8
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	200045ac 	.word	0x200045ac

080044ac <shell_task_ctor>:
void shell_task_ctor(shell_task_t * const me, shell_task_init_t * const init) {
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af02      	add	r7, sp, #8
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
    DBC_ASSERT(0u, me != NULL);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d103      	bne.n	80044c4 <shell_task_ctor+0x18>
 80044bc:	2100      	movs	r1, #0
 80044be:	4815      	ldr	r0, [pc, #84]	@ (8004514 <shell_task_ctor+0x68>)
 80044c0:	f001 f816 	bl	80054f0 <DBC_fault_handler>
    SST_Task_ctor(&me->super, (SST_Handler) shell_task_init, (SST_Handler)shell_state_process_handler, \
 80044c4:	6878      	ldr	r0, [r7, #4]
                                (SST_Evt *)init->current_evt, init->shell_task_event_buffer);
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	68da      	ldr	r2, [r3, #12]
    SST_Task_ctor(&me->super, (SST_Handler) shell_task_init, (SST_Handler)shell_state_process_handler, \
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	4613      	mov	r3, r2
 80044d2:	4a11      	ldr	r2, [pc, #68]	@ (8004518 <shell_task_ctor+0x6c>)
 80044d4:	4911      	ldr	r1, [pc, #68]	@ (800451c <shell_task_ctor+0x70>)
 80044d6:	f005 f973 	bl	80097c0 <SST_Task_ctor>
    SST_TimeEvt_ctor(&me->shell_task_timeout_timer, EVT_MIN_SHELL_POLL_TIME, &(me->super));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	3320      	adds	r3, #32
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	2109      	movs	r1, #9
 80044e2:	4618      	mov	r0, r3
 80044e4:	f005 f9ce 	bl	8009884 <SST_TimeEvt_ctor>
    me->shell_uart_cli = init->shell_uart_cli; // Initialize to NULL or a valid pointer if needed
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	685a      	ldr	r2, [r3, #4]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	61da      	str	r2, [r3, #28]
    me->shell_uart_stdio = init->shell_uart_stdio; // Initialize to NULL or a valid pointer if needed
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	689a      	ldr	r2, [r3, #8]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	619a      	str	r2, [r3, #24]
    me->state = init->init_state; // Set the initial state to process handler
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	615a      	str	r2, [r3, #20]
    SST_TimeEvt_disarm(&me->shell_task_timeout_timer); // Disarm the timeout timer
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3320      	adds	r3, #32
 8004504:	4618      	mov	r0, r3
 8004506:	f005 f9f5 	bl	80098f4 <SST_TimeEvt_disarm>
}
 800450a:	bf00      	nop
 800450c:	3708      	adds	r7, #8
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	08011258 	.word	0x08011258
 8004518:	080045d9 	.word	0x080045d9
 800451c:	080045a5 	.word	0x080045a5

08004520 <shell_task_ctor_singleton>:
void shell_task_ctor_singleton() {
 8004520:	b580      	push	{r7, lr}
 8004522:	b088      	sub	sp, #32
 8004524:	af02      	add	r7, sp, #8
	shell_stdio_init();
 8004526:	f7ff ff53 	bl	80043d0 <shell_stdio_init>
	circular_buffer_init(&shell_task_event_queue,(uint8_t *)&shell_task_event_buffer,sizeof(shell_task_event_buffer),SHELL_TASK_NUM_EVENTS,sizeof(shell_evt_t));
 800452a:	2302      	movs	r3, #2
 800452c:	9300      	str	r3, [sp, #0]
 800452e:	2302      	movs	r3, #2
 8004530:	2204      	movs	r2, #4
 8004532:	490d      	ldr	r1, [pc, #52]	@ (8004568 <shell_task_ctor_singleton+0x48>)
 8004534:	480d      	ldr	r0, [pc, #52]	@ (800456c <shell_task_ctor_singleton+0x4c>)
 8004536:	f004 fe64 	bl	8009202 <circular_buffer_init>
	shell_cli_init();
 800453a:	f7ff ff6f 	bl	800441c <shell_cli_init>
	shell_task_init_t shell_task_init = {
 800453e:	4b0c      	ldr	r3, [pc, #48]	@ (8004570 <shell_task_ctor_singleton+0x50>)
 8004540:	607b      	str	r3, [r7, #4]
 8004542:	4b0c      	ldr	r3, [pc, #48]	@ (8004574 <shell_task_ctor_singleton+0x54>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	60bb      	str	r3, [r7, #8]
 8004548:	4b0b      	ldr	r3, [pc, #44]	@ (8004578 <shell_task_ctor_singleton+0x58>)
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	4b0b      	ldr	r3, [pc, #44]	@ (800457c <shell_task_ctor_singleton+0x5c>)
 800454e:	613b      	str	r3, [r7, #16]
 8004550:	4b06      	ldr	r3, [pc, #24]	@ (800456c <shell_task_ctor_singleton+0x4c>)
 8004552:	617b      	str	r3, [r7, #20]
        .shell_uart_cli = shell_uart_cli, // Initialize to NULL or a valid pointer if needed
        .shell_uart_stdio = &uart_stdio, // Initialize to NULL or a valid pointer if needed
        .current_evt = &shell_current_event, // Pointer to the current event being processed
        .shell_task_event_buffer = &shell_task_event_queue // Pointer to the circular buffer for events
    };
    shell_task_ctor(&shell_task_inst, &shell_task_init);
 8004554:	1d3b      	adds	r3, r7, #4
 8004556:	4619      	mov	r1, r3
 8004558:	4809      	ldr	r0, [pc, #36]	@ (8004580 <shell_task_ctor_singleton+0x60>)
 800455a:	f7ff ffa7 	bl	80044ac <shell_task_ctor>

}
 800455e:	bf00      	nop
 8004560:	3718      	adds	r7, #24
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	2000458c 	.word	0x2000458c
 800456c:	20004590 	.word	0x20004590
 8004570:	080045d9 	.word	0x080045d9
 8004574:	20004ee4 	.word	0x20004ee4
 8004578:	200045ac 	.word	0x200045ac
 800457c:	20004588 	.word	0x20004588
 8004580:	20004558 	.word	0x20004558

08004584 <shell_task_start>:
void shell_task_start(uint8_t priority)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	4603      	mov	r3, r0
 800458c:	71fb      	strb	r3, [r7, #7]
	SST_Task_start(&shell_task_inst.super,priority);
 800458e:	79fb      	ldrb	r3, [r7, #7]
 8004590:	4619      	mov	r1, r3
 8004592:	4803      	ldr	r0, [pc, #12]	@ (80045a0 <shell_task_start+0x1c>)
 8004594:	f005 f92e 	bl	80097f4 <SST_Task_start>
}
 8004598:	bf00      	nop
 800459a:	3708      	adds	r7, #8
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	20004558 	.word	0x20004558

080045a4 <shell_task_init>:
void shell_task_init(shell_task_t * const me, shell_evt_t const * const e) {
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
    DBC_ASSERT(7u, me != NULL);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d103      	bne.n	80045bc <shell_task_init+0x18>
 80045b4:	2107      	movs	r1, #7
 80045b6:	4807      	ldr	r0, [pc, #28]	@ (80045d4 <shell_task_init+0x30>)
 80045b8:	f000 ff9a 	bl	80054f0 <DBC_fault_handler>
    SST_TimeEvt_arm(&me->shell_task_timeout_timer, SHELL_POLL_INTERVAL, SHELL_POLL_INTERVAL);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	3320      	adds	r3, #32
 80045c0:	220a      	movs	r2, #10
 80045c2:	210a      	movs	r1, #10
 80045c4:	4618      	mov	r0, r3
 80045c6:	f005 f97f 	bl	80098c8 <SST_TimeEvt_arm>
    // Initialize the shell task
    // Set the initial state to process handler
    // Optionally, you can initialize other components or bindings here
}
 80045ca:	bf00      	nop
 80045cc:	3708      	adds	r7, #8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	08011258 	.word	0x08011258

080045d8 <shell_state_process_handler>:


static state_t shell_state_process_handler(shell_task_t * const me, shell_evt_t const * const e) {
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
    DBC_ASSERT(3u,me != NULL);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d103      	bne.n	80045f0 <shell_state_process_handler+0x18>
 80045e8:	2103      	movs	r1, #3
 80045ea:	480d      	ldr	r0, [pc, #52]	@ (8004620 <shell_state_process_handler+0x48>)
 80045ec:	f000 ff80 	bl	80054f0 <DBC_fault_handler>
    DBC_ASSERT(4u,e != NULL);
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d103      	bne.n	80045fe <shell_state_process_handler+0x26>
 80045f6:	2104      	movs	r1, #4
 80045f8:	4809      	ldr	r0, [pc, #36]	@ (8004620 <shell_state_process_handler+0x48>)
 80045fa:	f000 ff79 	bl	80054f0 <DBC_fault_handler>

    switch (e->super.sig) {
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	881b      	ldrh	r3, [r3, #0]
 8004602:	2b09      	cmp	r3, #9
 8004604:	d106      	bne.n	8004614 <shell_state_process_handler+0x3c>
        case EVT_MIN_SHELL_POLL_TIME: {
            // Handle initialization event
        	embeddedCliProcess(shell_uart_cli);
 8004606:	4b07      	ldr	r3, [pc, #28]	@ (8004624 <shell_state_process_handler+0x4c>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4618      	mov	r0, r3
 800460c:	f003 f8dd 	bl	80077ca <embeddedCliProcess>
            return HANDLED_STATUS;
 8004610:	2301      	movs	r3, #1
 8004612:	e000      	b.n	8004616 <shell_state_process_handler+0x3e>
        }

        default: {
            // Handle other events if necessary
            return IGNORED_STATUS;
 8004614:	2302      	movs	r3, #2
        }
    }
    
}
 8004616:	4618      	mov	r0, r3
 8004618:	3708      	adds	r7, #8
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	08011258 	.word	0x08011258
 8004624:	20004ee4 	.word	0x20004ee4

08004628 <CLI_UART_stdio_rx_callback>:


// Callback x l ngt nhn
void CLI_UART_stdio_rx_callback() {
 8004628:	b580      	push	{r7, lr}
 800462a:	b082      	sub	sp, #8
 800462c:	af00      	add	r7, sp, #0
    if (LL_USART_IsActiveFlag_RXNE(CLI_UART)) {
 800462e:	480b      	ldr	r0, [pc, #44]	@ (800465c <CLI_UART_stdio_rx_callback+0x34>)
 8004630:	f7ff feae 	bl	8004390 <LL_USART_IsActiveFlag_RXNE>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00b      	beq.n	8004652 <CLI_UART_stdio_rx_callback+0x2a>
        uint8_t received_data = LL_USART_ReceiveData8(CLI_UART);
 800463a:	4808      	ldr	r0, [pc, #32]	@ (800465c <CLI_UART_stdio_rx_callback+0x34>)
 800463c:	f7ff febb 	bl	80043b6 <LL_USART_ReceiveData8>
 8004640:	4603      	mov	r3, r0
 8004642:	71fb      	strb	r3, [r7, #7]
        embeddedCliReceiveChar(shell_uart_cli, received_data);
 8004644:	4b06      	ldr	r3, [pc, #24]	@ (8004660 <CLI_UART_stdio_rx_callback+0x38>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	79fa      	ldrb	r2, [r7, #7]
 800464a:	4611      	mov	r1, r2
 800464c:	4618      	mov	r0, r3
 800464e:	f003 f899 	bl	8007784 <embeddedCliReceiveChar>
     }
}
 8004652:	bf00      	nop
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	40011400 	.word	0x40011400
 8004660:	20004ee4 	.word	0x20004ee4

08004664 <Shell_USART_IRQHandler>:
void Shell_USART_IRQHandler(void)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	CLI_UART_stdio_rx_callback();
 8004668:	f7ff ffde 	bl	8004628 <CLI_UART_stdio_rx_callback>
	uart_stdio_tx_callback(&uart_stdio);
 800466c:	4802      	ldr	r0, [pc, #8]	@ (8004678 <Shell_USART_IRQHandler+0x14>)
 800466e:	f004 fd98 	bl	80091a2 <uart_stdio_tx_callback>

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004672:	bf00      	nop
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	200045ac 	.word	0x200045ac

0800467c <temperature_control_task_init>:
//static state_t temperature_control_state_heating_heater_tec_handler(temperature_control_task_t * const me, temperature_control_evt_t const * const e);
static state_t temperature_control_state_wait_cool_handler(temperature_control_task_t * const me, temperature_control_evt_t const * const e);


static void temperature_control_task_init(temperature_control_task_t * const me,temperature_control_evt_t const * const e)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b086      	sub	sp, #24
 8004680:	af02      	add	r7, sp, #8
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]

	DBG(DBG_LEVEL_INFO,"init\r\n");
 8004686:	4b11      	ldr	r3, [pc, #68]	@ (80046cc <temperature_control_task_init+0x50>)
 8004688:	60fb      	str	r3, [r7, #12]
 800468a:	2331      	movs	r3, #49	@ 0x31
 800468c:	9300      	str	r3, [sp, #0]
 800468e:	4b10      	ldr	r3, [pc, #64]	@ (80046d0 <temperature_control_task_init+0x54>)
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	4910      	ldr	r1, [pc, #64]	@ (80046d4 <temperature_control_task_init+0x58>)
 8004694:	4810      	ldr	r0, [pc, #64]	@ (80046d8 <temperature_control_task_init+0x5c>)
 8004696:	f004 fd4f 	bl	8009138 <uart_stdio_printf>
	bsp_temperature_power_on();
 800469a:	f001 fa79 	bl	8005b90 <bsp_temperature_power_on>
	me->tec_heater_power_status = 1;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	temperature_control_tec_init_all(me); //initialized all tecs
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 fc1e 	bl	8004ee8 <temperature_control_tec_init_all>

	temperature_control_tec_output_disable_all(me);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 fbff 	bl	8004eb0 <temperature_control_tec_output_disable_all>
	temperature_control_heater_disable_all(me); //disable heater output
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 fb0d 	bl	8004cd2 <temperature_control_heater_disable_all>

	SST_TimeEvt_disarm(&me->temperature_control_task_timeout_timer);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	3320      	adds	r3, #32
 80046bc:	4618      	mov	r0, r3
 80046be:	f005 f919 	bl	80098f4 <SST_TimeEvt_disarm>
}
 80046c2:	bf00      	nop
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	08010c14 	.word	0x08010c14
 80046d0:	08010c1c 	.word	0x08010c1c
 80046d4:	08010c54 	.word	0x08010c54
 80046d8:	200045ac 	.word	0x200045ac

080046dc <temperature_control_task_dispatch>:
static void temperature_control_task_dispatch(temperature_control_task_t * const me, temperature_control_evt_t const * const e)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
    temperature_control_state_handler_t prev_state = me->state; /* save for later */
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	60fb      	str	r3, [r7, #12]
    state_t status = (me->state)(me, e);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	695b      	ldr	r3, [r3, #20]
 80046f0:	6839      	ldr	r1, [r7, #0]
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	4798      	blx	r3
 80046f6:	4603      	mov	r3, r0
 80046f8:	72fb      	strb	r3, [r7, #11]

    if (status == TRAN_STATUS) { /* transition taken? */
 80046fa:	7afb      	ldrb	r3, [r7, #11]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d108      	bne.n	8004712 <temperature_control_task_dispatch+0x36>
        (prev_state)(me, &exit_evt);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	4906      	ldr	r1, [pc, #24]	@ (800471c <temperature_control_task_dispatch+0x40>)
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	4798      	blx	r3
        (me->state)(me, &entry_evt);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	695b      	ldr	r3, [r3, #20]
 800470c:	4904      	ldr	r1, [pc, #16]	@ (8004720 <temperature_control_task_dispatch+0x44>)
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	4798      	blx	r3
    }
}
 8004712:	bf00      	nop
 8004714:	3710      	adds	r7, #16
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	08011280 	.word	0x08011280
 8004720:	0801126c 	.word	0x0801126c

08004724 <temperature_control_task_ctor>:
void temperature_control_task_ctor(temperature_control_task_t * const me, temperature_control_task_init_t const * const init) {
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af02      	add	r7, sp, #8
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
    DBC_ASSERT(0u, me != NULL);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d103      	bne.n	800473c <temperature_control_task_ctor+0x18>
 8004734:	2100      	movs	r1, #0
 8004736:	4823      	ldr	r0, [pc, #140]	@ (80047c4 <temperature_control_task_ctor+0xa0>)
 8004738:	f000 feda 	bl	80054f0 <DBC_fault_handler>
    SST_Task_ctor(&me->super, (SST_Handler) temperature_control_task_init, (SST_Handler)temperature_control_task_dispatch, \
 800473c:	6878      	ldr	r0, [r7, #4]
                                (SST_Evt *)init->current_evt, init->temperature_control_task_event_buffer);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	689b      	ldr	r3, [r3, #8]
    SST_Task_ctor(&me->super, (SST_Handler) temperature_control_task_init, (SST_Handler)temperature_control_task_dispatch, \
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	4613      	mov	r3, r2
 800474a:	4a1f      	ldr	r2, [pc, #124]	@ (80047c8 <temperature_control_task_ctor+0xa4>)
 800474c:	491f      	ldr	r1, [pc, #124]	@ (80047cc <temperature_control_task_ctor+0xa8>)
 800474e:	f005 f837 	bl	80097c0 <SST_Task_ctor>
    SST_TimeEvt_ctor(&me->temperature_control_task_timeout_timer, EVT_TEMPERATURE_CONTROL_TIMEOUT_CONTROL_LOOP, &(me->super));
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	3320      	adds	r3, #32
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	210a      	movs	r1, #10
 800475a:	4618      	mov	r0, r3
 800475c:	f005 f892 	bl	8009884 <SST_TimeEvt_ctor>
    me->state = init->init_state; // Set the initial state to process handler
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	615a      	str	r2, [r3, #20]
    me->tec_heater_power_status = 0;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    me->tec_inited = 0;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    me->temperature_control_profile.profile_tec_set = 0; // all off
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    me->temperature_control_profile.profile_heater_set = 0; // all off
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    for (uint32_t i = 0; i< 4; i++) me->tec_table[i] = init->tec_table[i];
 8004788:	2300      	movs	r3, #0
 800478a:	60fb      	str	r3, [r7, #12]
 800478c:	e00e      	b.n	80047ac <temperature_control_task_ctor+0x88>
 800478e:	683a      	ldr	r2, [r7, #0]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	3302      	adds	r3, #2
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	4413      	add	r3, r2
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	6879      	ldr	r1, [r7, #4]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	330c      	adds	r3, #12
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	440b      	add	r3, r1
 80047a4:	605a      	str	r2, [r3, #4]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	3301      	adds	r3, #1
 80047aa:	60fb      	str	r3, [r7, #12]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2b03      	cmp	r3, #3
 80047b0:	d9ed      	bls.n	800478e <temperature_control_task_ctor+0x6a>
    SST_TimeEvt_disarm(&me->temperature_control_task_timeout_timer); // Disarm the timeout timer
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	3320      	adds	r3, #32
 80047b6:	4618      	mov	r0, r3
 80047b8:	f005 f89c 	bl	80098f4 <SST_TimeEvt_disarm>
}
 80047bc:	bf00      	nop
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	08011260 	.word	0x08011260
 80047c8:	080046dd 	.word	0x080046dd
 80047cc:	0800467d 	.word	0x0800467d

080047d0 <temperature_control_task_singleton_ctor>:

void temperature_control_task_singleton_ctor(void)
{
 80047d0:	b5b0      	push	{r4, r5, r7, lr}
 80047d2:	b08a      	sub	sp, #40	@ 0x28
 80047d4:	af02      	add	r7, sp, #8
	circular_buffer_init(&temperature_control_task_event_queue, (uint8_t * )&temperature_control_task_event_buffer, sizeof(temperature_control_task_event_buffer), TEMPERATURE_CONTROL_TASK_NUM_EVENTS, sizeof(temperature_control_evt_t));
 80047d6:	2312      	movs	r3, #18
 80047d8:	9300      	str	r3, [sp, #0]
 80047da:	2302      	movs	r3, #2
 80047dc:	2224      	movs	r2, #36	@ 0x24
 80047de:	490b      	ldr	r1, [pc, #44]	@ (800480c <temperature_control_task_singleton_ctor+0x3c>)
 80047e0:	480b      	ldr	r0, [pc, #44]	@ (8004810 <temperature_control_task_singleton_ctor+0x40>)
 80047e2:	f004 fd0e 	bl	8009202 <circular_buffer_init>
	temperature_control_task_init_t init = {
 80047e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004814 <temperature_control_task_singleton_ctor+0x44>)
 80047e8:	1d3c      	adds	r4, r7, #4
 80047ea:	461d      	mov	r5, r3
 80047ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80047ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80047f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80047f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			.init_state = temperature_control_state_manual_handler,
			.current_evt = &temperature_control_current_event,
			.temperature_control_task_event_buffer = &temperature_control_task_event_queue,
			.tec_table = {&tec_0, &tec_1, &tec_2, &tec_3}
	};
	temperature_control_task_ctor(&temperature_control_task_inst,&init);
 80047f8:	1d3b      	adds	r3, r7, #4
 80047fa:	4619      	mov	r1, r3
 80047fc:	4806      	ldr	r0, [pc, #24]	@ (8004818 <temperature_control_task_singleton_ctor+0x48>)
 80047fe:	f7ff ff91 	bl	8004724 <temperature_control_task_ctor>
}
 8004802:	bf00      	nop
 8004804:	3720      	adds	r7, #32
 8004806:	46bd      	mov	sp, r7
 8004808:	bdb0      	pop	{r4, r5, r7, pc}
 800480a:	bf00      	nop
 800480c:	2000574c 	.word	0x2000574c
 8004810:	20005770 	.word	0x20005770
 8004814:	08010c68 	.word	0x08010c68
 8004818:	200056e8 	.word	0x200056e8

0800481c <temperature_control_task_start>:

void temperature_control_task_start(uint8_t priority)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b082      	sub	sp, #8
 8004820:	af00      	add	r7, sp, #0
 8004822:	4603      	mov	r3, r0
 8004824:	71fb      	strb	r3, [r7, #7]
	SST_Task_start(&temperature_control_task_inst.super,priority);
 8004826:	79fb      	ldrb	r3, [r7, #7]
 8004828:	4619      	mov	r1, r3
 800482a:	4803      	ldr	r0, [pc, #12]	@ (8004838 <temperature_control_task_start+0x1c>)
 800482c:	f004 ffe2 	bl	80097f4 <SST_Task_start>
}
 8004830:	bf00      	nop
 8004832:	3708      	adds	r7, #8
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	200056e8 	.word	0x200056e8

0800483c <temperature_control_state_manual_handler>:

//only handle command from shell
static state_t temperature_control_state_manual_handler(temperature_control_task_t * const me, temperature_control_evt_t const * const e)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b086      	sub	sp, #24
 8004840:	af02      	add	r7, sp, #8
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]

	switch (e->super.sig)
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	881b      	ldrh	r3, [r3, #0]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d002      	beq.n	8004854 <temperature_control_state_manual_handler+0x18>
 800484e:	2b0b      	cmp	r3, #11
 8004850:	d018      	beq.n	8004884 <temperature_control_state_manual_handler+0x48>
 8004852:	e04b      	b.n	80048ec <temperature_control_state_manual_handler+0xb0>
	{
		case SIG_ENTRY:
		{
			DBG(DBG_LEVEL_INFO,"entry temperature_control_state_manual_handler\r\n");
 8004854:	4b28      	ldr	r3, [pc, #160]	@ (80048f8 <temperature_control_state_manual_handler+0xbc>)
 8004856:	60fb      	str	r3, [r7, #12]
 8004858:	236c      	movs	r3, #108	@ 0x6c
 800485a:	9300      	str	r3, [sp, #0]
 800485c:	4b27      	ldr	r3, [pc, #156]	@ (80048fc <temperature_control_state_manual_handler+0xc0>)
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	4927      	ldr	r1, [pc, #156]	@ (8004900 <temperature_control_state_manual_handler+0xc4>)
 8004862:	4828      	ldr	r0, [pc, #160]	@ (8004904 <temperature_control_state_manual_handler+0xc8>)
 8004864:	f004 fc68 	bl	8009138 <uart_stdio_printf>
			SST_TimeEvt_disarm(&me->temperature_control_task_timeout_timer); //disable the periodic timer
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	3320      	adds	r3, #32
 800486c:	4618      	mov	r0, r3
 800486e:	f005 f841 	bl	80098f4 <SST_TimeEvt_disarm>
			temperature_control_tec_output_disable_all(me); //disable all tecs
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 fb1c 	bl	8004eb0 <temperature_control_tec_output_disable_all>
			temperature_control_heater_disable_all(me); //disable heater output
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f000 fa2a 	bl	8004cd2 <temperature_control_heater_disable_all>
			me->state_num = TEMPERATURE_MAN_CONTROL;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2201      	movs	r2, #1
 8004882:	619a      	str	r2, [r3, #24]

		case EVT_TEMPERATURE_CONTROL_HAS_CMD:
		{
			switch (e->cmd){
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	789b      	ldrb	r3, [r3, #2]
 8004888:	2b04      	cmp	r3, #4
 800488a:	d12d      	bne.n	80048e8 <temperature_control_state_manual_handler+0xac>
			case TEMPERATURE_AUTOMODE_START:
			{
				if (me->tec_heater_power_status == 0) { //switch to AUTO, but tec power is off
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004892:	2b00      	cmp	r3, #0
 8004894:	d109      	bne.n	80048aa <temperature_control_state_manual_handler+0x6e>
					temperature_control_power_control(me,1);
 8004896:	2101      	movs	r1, #1
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 fd3a 	bl	8005312 <temperature_control_power_control>
					temperature_control_tec_init_all(me); //initialized all tecs
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 fb22 	bl	8004ee8 <temperature_control_tec_init_all>
					temperature_control_tec_output_disable_all(me);
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f000 fb03 	bl	8004eb0 <temperature_control_tec_output_disable_all>
				}
				int16_t temperature = temperature_monitor_get_ntc_temperature(me->temperature_control_profile.NTC_idx);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80048b0:	4618      	mov	r0, r3
 80048b2:	f000 fdf3 	bl	800549c <temperature_monitor_get_ntc_temperature>
 80048b6:	4603      	mov	r3, r0
 80048b8:	817b      	strh	r3, [r7, #10]
				if (temperature > me->temperature_control_profile.setpoint) {
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	@ 0x4a
 80048c0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	dd03      	ble.n	80048d0 <temperature_control_state_manual_handler+0x94>
					me->state = temperature_control_state_cooling_handler; }
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a0f      	ldr	r2, [pc, #60]	@ (8004908 <temperature_control_state_manual_handler+0xcc>)
 80048cc:	615a      	str	r2, [r3, #20]
 80048ce:	e002      	b.n	80048d6 <temperature_control_state_manual_handler+0x9a>
				else {
					me->state = (temperature_control_state_off_wait_heat_handler);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a0e      	ldr	r2, [pc, #56]	@ (800490c <temperature_control_state_manual_handler+0xd0>)
 80048d4:	615a      	str	r2, [r3, #20]

	   				}
				SST_TimeEvt_arm(&me->temperature_control_task_timeout_timer, TEMPERATURE_CONTROL_TASK_TIME_LOOP, TEMPERATURE_CONTROL_TASK_TIME_LOOP);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	3320      	adds	r3, #32
 80048da:	2264      	movs	r2, #100	@ 0x64
 80048dc:	2164      	movs	r1, #100	@ 0x64
 80048de:	4618      	mov	r0, r3
 80048e0:	f004 fff2 	bl	80098c8 <SST_TimeEvt_arm>

				return TRAN_STATUS;
 80048e4:	2300      	movs	r3, #0
 80048e6:	e002      	b.n	80048ee <temperature_control_state_manual_handler+0xb2>
			}
			default:
				return IGNORED_STATUS;
 80048e8:	2302      	movs	r3, #2
 80048ea:	e000      	b.n	80048ee <temperature_control_state_manual_handler+0xb2>
		}
	}
}
}
	return HANDLED_STATUS;
 80048ec:	2301      	movs	r3, #1
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3710      	adds	r7, #16
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	08010c14 	.word	0x08010c14
 80048fc:	08010c1c 	.word	0x08010c1c
 8004900:	08010c84 	.word	0x08010c84
 8004904:	200045ac 	.word	0x200045ac
 8004908:	08004911 	.word	0x08004911
 800490c:	080049c1 	.word	0x080049c1

08004910 <temperature_control_state_cooling_handler>:


static state_t temperature_control_state_cooling_handler(temperature_control_task_t * const me, temperature_control_evt_t const * const e)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b086      	sub	sp, #24
 8004914:	af02      	add	r7, sp, #8
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
	switch (e->super.sig) {
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	881b      	ldrh	r3, [r3, #0]
 800491e:	2b0b      	cmp	r3, #11
 8004920:	d032      	beq.n	8004988 <temperature_control_state_cooling_handler+0x78>
 8004922:	2b0b      	cmp	r3, #11
 8004924:	dc3b      	bgt.n	800499e <temperature_control_state_cooling_handler+0x8e>
 8004926:	2b01      	cmp	r3, #1
 8004928:	d002      	beq.n	8004930 <temperature_control_state_cooling_handler+0x20>
 800492a:	2b0a      	cmp	r3, #10
 800492c:	d016      	beq.n	800495c <temperature_control_state_cooling_handler+0x4c>
 800492e:	e036      	b.n	800499e <temperature_control_state_cooling_handler+0x8e>
		case SIG_ENTRY:{
			DBG(DBG_LEVEL_INFO,"entry temperature_control_state_cooling_handler\r\n");
 8004930:	4b1d      	ldr	r3, [pc, #116]	@ (80049a8 <temperature_control_state_cooling_handler+0x98>)
 8004932:	60bb      	str	r3, [r7, #8]
 8004934:	2395      	movs	r3, #149	@ 0x95
 8004936:	9300      	str	r3, [sp, #0]
 8004938:	4b1c      	ldr	r3, [pc, #112]	@ (80049ac <temperature_control_state_cooling_handler+0x9c>)
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	491c      	ldr	r1, [pc, #112]	@ (80049b0 <temperature_control_state_cooling_handler+0xa0>)
 800493e:	481d      	ldr	r0, [pc, #116]	@ (80049b4 <temperature_control_state_cooling_handler+0xa4>)
 8004940:	f004 fbfa 	bl	8009138 <uart_stdio_printf>
			me->counter = 0;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	61da      	str	r2, [r3, #28]
			temperature_control_auto_tec_set_output(me, TEC_COOL); //set all tecs on the profile to the desired voltage
 800494a:	2100      	movs	r1, #0
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 fa1b 	bl	8004d88 <temperature_control_auto_tec_set_output>
			temperature_control_auto_tec_enable_output(me); // Turn on TEC output
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f95c 	bl	8004c10 <temperature_control_auto_tec_enable_output>

			return HANDLED_STATUS;
 8004958:	2301      	movs	r3, #1
 800495a:	e021      	b.n	80049a0 <temperature_control_state_cooling_handler+0x90>
		}

		case EVT_TEMPERATURE_CONTROL_TIMEOUT_CONTROL_LOOP: {
			int16_t temperature = temperature_monitor_get_ntc_temperature(me->temperature_control_profile.NTC_idx); //get NTC temperature
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004962:	4618      	mov	r0, r3
 8004964:	f000 fd9a 	bl	800549c <temperature_monitor_get_ntc_temperature>
 8004968:	4603      	mov	r3, r0
 800496a:	81fb      	strh	r3, [r7, #14]
			   if (temperature > me->temperature_control_profile.setpoint) {
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	@ 0x4a
 8004972:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004976:	429a      	cmp	r2, r3
 8004978:	dd01      	ble.n	800497e <temperature_control_state_cooling_handler+0x6e>
				// Continue cooling
				return HANDLED_STATUS; } 
 800497a:	2301      	movs	r3, #1
 800497c:	e010      	b.n	80049a0 <temperature_control_state_cooling_handler+0x90>
			else {
				// Stop cooling, transition to stopped state to wait for natural heating
				me->state = (temperature_control_state_off_wait_heat_handler);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a0d      	ldr	r2, [pc, #52]	@ (80049b8 <temperature_control_state_cooling_handler+0xa8>)
 8004982:	615a      	str	r2, [r3, #20]
				return TRAN_STATUS;
 8004984:	2300      	movs	r3, #0
 8004986:	e00b      	b.n	80049a0 <temperature_control_state_cooling_handler+0x90>
   				}
		}
		case EVT_TEMPERATURE_CONTROL_HAS_CMD: {
			//return (temperature_control_handle_command(me, e->cmd, e->payload));
			switch (e->cmd) {
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	789b      	ldrb	r3, [r3, #2]
 800498c:	2b05      	cmp	r3, #5
 800498e:	d104      	bne.n	800499a <temperature_control_state_cooling_handler+0x8a>
				case TEMPERATURE_MANMODE_START: {
					me->state = temperature_control_state_manual_handler; // Transition to manual mode
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a0a      	ldr	r2, [pc, #40]	@ (80049bc <temperature_control_state_cooling_handler+0xac>)
 8004994:	615a      	str	r2, [r3, #20]
					return TRAN_STATUS;
 8004996:	2300      	movs	r3, #0
 8004998:	e002      	b.n	80049a0 <temperature_control_state_cooling_handler+0x90>
				}
		default:
			return IGNORED_STATUS;
 800499a:	2302      	movs	r3, #2
 800499c:	e000      	b.n	80049a0 <temperature_control_state_cooling_handler+0x90>
	      }}
		default:
			return IGNORED_STATUS;
 800499e:	2302      	movs	r3, #2
		}
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3710      	adds	r7, #16
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	08010c14 	.word	0x08010c14
 80049ac:	08010c1c 	.word	0x08010c1c
 80049b0:	08010cc0 	.word	0x08010cc0
 80049b4:	200045ac 	.word	0x200045ac
 80049b8:	080049c1 	.word	0x080049c1
 80049bc:	0800483d 	.word	0x0800483d

080049c0 <temperature_control_state_off_wait_heat_handler>:
static state_t temperature_control_state_off_wait_heat_handler(temperature_control_task_t * const me, temperature_control_evt_t const * const e)
{	
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b086      	sub	sp, #24
 80049c4:	af02      	add	r7, sp, #8
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
	switch (e->super.sig) {
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	881b      	ldrh	r3, [r3, #0]
 80049ce:	2b0b      	cmp	r3, #11
 80049d0:	d046      	beq.n	8004a60 <temperature_control_state_off_wait_heat_handler+0xa0>
 80049d2:	2b0b      	cmp	r3, #11
 80049d4:	dc4f      	bgt.n	8004a76 <temperature_control_state_off_wait_heat_handler+0xb6>
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d002      	beq.n	80049e0 <temperature_control_state_off_wait_heat_handler+0x20>
 80049da:	2b0a      	cmp	r3, #10
 80049dc:	d015      	beq.n	8004a0a <temperature_control_state_off_wait_heat_handler+0x4a>
 80049de:	e04a      	b.n	8004a76 <temperature_control_state_off_wait_heat_handler+0xb6>
		case SIG_ENTRY: {
			DBG(DBG_LEVEL_INFO,"entry temperature_control_state_off_wait_heat_handler\r\n");
 80049e0:	4b27      	ldr	r3, [pc, #156]	@ (8004a80 <temperature_control_state_off_wait_heat_handler+0xc0>)
 80049e2:	60bb      	str	r3, [r7, #8]
 80049e4:	23ba      	movs	r3, #186	@ 0xba
 80049e6:	9300      	str	r3, [sp, #0]
 80049e8:	4b26      	ldr	r3, [pc, #152]	@ (8004a84 <temperature_control_state_off_wait_heat_handler+0xc4>)
 80049ea:	68ba      	ldr	r2, [r7, #8]
 80049ec:	4926      	ldr	r1, [pc, #152]	@ (8004a88 <temperature_control_state_off_wait_heat_handler+0xc8>)
 80049ee:	4827      	ldr	r0, [pc, #156]	@ (8004a8c <temperature_control_state_off_wait_heat_handler+0xcc>)
 80049f0:	f004 fba2 	bl	8009138 <uart_stdio_printf>
   			me->counter = 0; // Reset counter for waiting
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	61da      	str	r2, [r3, #28]
   			temperature_control_tec_output_disable_all(me); // Disable TEC output
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 fa58 	bl	8004eb0 <temperature_control_tec_output_disable_all>
   			temperature_control_heater_disable_all(me); //disable all heater
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f000 f966 	bl	8004cd2 <temperature_control_heater_disable_all>
   			return HANDLED_STATUS;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e036      	b.n	8004a78 <temperature_control_state_off_wait_heat_handler+0xb8>
  	  }
		case EVT_TEMPERATURE_CONTROL_TIMEOUT_CONTROL_LOOP: {
			int16_t temperature = temperature_monitor_get_ntc_temperature(me->temperature_control_profile.NTC_idx);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004a10:	4618      	mov	r0, r3
 8004a12:	f000 fd43 	bl	800549c <temperature_monitor_get_ntc_temperature>
 8004a16:	4603      	mov	r3, r0
 8004a18:	81fb      	strh	r3, [r7, #14]
			   if (temperature > me->temperature_control_profile.setpoint) { //temperature larger than setpoint, turn on TEC on COOL mode
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	@ 0x4a
 8004a20:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	dd04      	ble.n	8004a32 <temperature_control_state_off_wait_heat_handler+0x72>
				me->state = temperature_control_state_cooling_handler;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a19      	ldr	r2, [pc, #100]	@ (8004a90 <temperature_control_state_off_wait_heat_handler+0xd0>)
 8004a2c:	615a      	str	r2, [r3, #20]
				return TRAN_STATUS; }
 8004a2e:	2300      	movs	r3, #0
 8004a30:	e022      	b.n	8004a78 <temperature_control_state_off_wait_heat_handler+0xb8>
			else {
				// temperature is still lower than setpoint, wait for natural heating, calculate time to wait
				me->counter++;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	69db      	ldr	r3, [r3, #28]
 8004a36:	1c5a      	adds	r2, r3, #1
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	61da      	str	r2, [r3, #28]
				if ((me->counter >= TEMPERATURE_CONTROL_WAIT_TIMEOUT_NUM) || ((me->temperature_control_profile.setpoint - temperature) > TEMPERATURE_CONTROL_HYSTERIS)) { // can not wait any longer, turn on heater
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	69db      	ldr	r3, [r3, #28]
 8004a40:	2b1d      	cmp	r3, #29
 8004a42:	d808      	bhi.n	8004a56 <temperature_control_state_off_wait_heat_handler+0x96>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	@ 0x4a
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b0a      	cmp	r3, #10
 8004a54:	dd04      	ble.n	8004a60 <temperature_control_state_off_wait_heat_handler+0xa0>
					me->state = temperature_control_state_heating_heater_handler;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a0e      	ldr	r2, [pc, #56]	@ (8004a94 <temperature_control_state_off_wait_heat_handler+0xd4>)
 8004a5a:	615a      	str	r2, [r3, #20]
					return TRAN_STATUS;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	e00b      	b.n	8004a78 <temperature_control_state_off_wait_heat_handler+0xb8>
   				}
			}
		}
		case EVT_TEMPERATURE_CONTROL_HAS_CMD: {
			switch (e->cmd) {
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	789b      	ldrb	r3, [r3, #2]
 8004a64:	2b05      	cmp	r3, #5
 8004a66:	d104      	bne.n	8004a72 <temperature_control_state_off_wait_heat_handler+0xb2>
				case TEMPERATURE_MANMODE_START: {
					me->state = temperature_control_state_manual_handler; // Transition to manual mode
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a0b      	ldr	r2, [pc, #44]	@ (8004a98 <temperature_control_state_off_wait_heat_handler+0xd8>)
 8004a6c:	615a      	str	r2, [r3, #20]
					return TRAN_STATUS;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	e002      	b.n	8004a78 <temperature_control_state_off_wait_heat_handler+0xb8>
				}
			default:
			return IGNORED_STATUS;
 8004a72:	2302      	movs	r3, #2
 8004a74:	e000      	b.n	8004a78 <temperature_control_state_off_wait_heat_handler+0xb8>
			}
		}
		default:
			return IGNORED_STATUS;
 8004a76:	2302      	movs	r3, #2
	}
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3710      	adds	r7, #16
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	08010c14 	.word	0x08010c14
 8004a84:	08010c1c 	.word	0x08010c1c
 8004a88:	08010cfc 	.word	0x08010cfc
 8004a8c:	200045ac 	.word	0x200045ac
 8004a90:	08004911 	.word	0x08004911
 8004a94:	08004a9d 	.word	0x08004a9d
 8004a98:	0800483d 	.word	0x0800483d

08004a9c <temperature_control_state_heating_heater_handler>:
static state_t temperature_control_state_heating_heater_handler(temperature_control_task_t * const me, temperature_control_evt_t const * const e)
{	
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b086      	sub	sp, #24
 8004aa0:	af02      	add	r7, sp, #8
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
	switch (e->super.sig) {
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	881b      	ldrh	r3, [r3, #0]
 8004aaa:	2b0b      	cmp	r3, #11
 8004aac:	d02e      	beq.n	8004b0c <temperature_control_state_heating_heater_handler+0x70>
 8004aae:	2b0b      	cmp	r3, #11
 8004ab0:	dc37      	bgt.n	8004b22 <temperature_control_state_heating_heater_handler+0x86>
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d002      	beq.n	8004abc <temperature_control_state_heating_heater_handler+0x20>
 8004ab6:	2b0a      	cmp	r3, #10
 8004ab8:	d012      	beq.n	8004ae0 <temperature_control_state_heating_heater_handler+0x44>
 8004aba:	e032      	b.n	8004b22 <temperature_control_state_heating_heater_handler+0x86>
		case SIG_ENTRY: {
			DBG(DBG_LEVEL_INFO,"entry temperature_control_state_heating_heater_handler\r\n");
 8004abc:	4b1b      	ldr	r3, [pc, #108]	@ (8004b2c <temperature_control_state_heating_heater_handler+0x90>)
 8004abe:	60bb      	str	r3, [r7, #8]
 8004ac0:	23e0      	movs	r3, #224	@ 0xe0
 8004ac2:	9300      	str	r3, [sp, #0]
 8004ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8004b30 <temperature_control_state_heating_heater_handler+0x94>)
 8004ac6:	68ba      	ldr	r2, [r7, #8]
 8004ac8:	491a      	ldr	r1, [pc, #104]	@ (8004b34 <temperature_control_state_heating_heater_handler+0x98>)
 8004aca:	481b      	ldr	r0, [pc, #108]	@ (8004b38 <temperature_control_state_heating_heater_handler+0x9c>)
 8004acc:	f004 fb34 	bl	8009138 <uart_stdio_printf>
   			me->counter = 0; // Reset counter for heating
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	61da      	str	r2, [r3, #28]
   			temperature_control_enable_heater(me); //turn on heater in profile
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f8cd 	bl	8004c76 <temperature_control_enable_heater>
   			return HANDLED_STATUS;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e021      	b.n	8004b24 <temperature_control_state_heating_heater_handler+0x88>
  	    }
		case EVT_TEMPERATURE_CONTROL_TIMEOUT_CONTROL_LOOP: {
			int16_t temperature = temperature_monitor_get_ntc_temperature(me->temperature_control_profile.NTC_idx);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f000 fcd8 	bl	800549c <temperature_monitor_get_ntc_temperature>
 8004aec:	4603      	mov	r3, r0
 8004aee:	81fb      	strh	r3, [r7, #14]
			   if (temperature < me->temperature_control_profile.setpoint) { //temperature smaller than setpoint, keep heating
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	@ 0x4a
 8004af6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	da01      	bge.n	8004b02 <temperature_control_state_heating_heater_handler+0x66>
				return HANDLED_STATUS; } 
 8004afe:	2301      	movs	r3, #1
 8004b00:	e010      	b.n	8004b24 <temperature_control_state_heating_heater_handler+0x88>
			else {
				// temperature is larger than setpoint, wait for natural cooling, calculate time to wait
					me->state = temperature_control_state_wait_cool_handler;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a0d      	ldr	r2, [pc, #52]	@ (8004b3c <temperature_control_state_heating_heater_handler+0xa0>)
 8004b06:	615a      	str	r2, [r3, #20]
					return TRAN_STATUS;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	e00b      	b.n	8004b24 <temperature_control_state_heating_heater_handler+0x88>
   				}
		}
		case EVT_TEMPERATURE_CONTROL_HAS_CMD: {
			switch (e->cmd) {
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	789b      	ldrb	r3, [r3, #2]
 8004b10:	2b05      	cmp	r3, #5
 8004b12:	d104      	bne.n	8004b1e <temperature_control_state_heating_heater_handler+0x82>
				case TEMPERATURE_MANMODE_START: {
					me->state = temperature_control_state_manual_handler; // Transition to manual mode
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a0a      	ldr	r2, [pc, #40]	@ (8004b40 <temperature_control_state_heating_heater_handler+0xa4>)
 8004b18:	615a      	str	r2, [r3, #20]
					return TRAN_STATUS;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	e002      	b.n	8004b24 <temperature_control_state_heating_heater_handler+0x88>
				}
				default:
					return IGNORED_STATUS;
 8004b1e:	2302      	movs	r3, #2
 8004b20:	e000      	b.n	8004b24 <temperature_control_state_heating_heater_handler+0x88>
				}
		}
		default:
			return IGNORED_STATUS;
 8004b22:	2302      	movs	r3, #2
	}
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	08010c14 	.word	0x08010c14
 8004b30:	08010c1c 	.word	0x08010c1c
 8004b34:	08010d40 	.word	0x08010d40
 8004b38:	200045ac 	.word	0x200045ac
 8004b3c:	08004b45 	.word	0x08004b45
 8004b40:	0800483d 	.word	0x0800483d

08004b44 <temperature_control_state_wait_cool_handler>:

static state_t temperature_control_state_wait_cool_handler(temperature_control_task_t * const me, temperature_control_evt_t const * const e)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af02      	add	r7, sp, #8
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
	switch (e->super.sig) {
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	881b      	ldrh	r3, [r3, #0]
 8004b52:	2b0b      	cmp	r3, #11
 8004b54:	d03d      	beq.n	8004bd2 <temperature_control_state_wait_cool_handler+0x8e>
 8004b56:	2b0b      	cmp	r3, #11
 8004b58:	dc46      	bgt.n	8004be8 <temperature_control_state_wait_cool_handler+0xa4>
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d002      	beq.n	8004b64 <temperature_control_state_wait_cool_handler+0x20>
 8004b5e:	2b0a      	cmp	r3, #10
 8004b60:	d013      	beq.n	8004b8a <temperature_control_state_wait_cool_handler+0x46>
 8004b62:	e041      	b.n	8004be8 <temperature_control_state_wait_cool_handler+0xa4>
		case SIG_ENTRY: {
			DBG(DBG_LEVEL_INFO,"entry temperature_control_state_wait_cool_handler\r\n");
 8004b64:	4b23      	ldr	r3, [pc, #140]	@ (8004bf4 <temperature_control_state_wait_cool_handler+0xb0>)
 8004b66:	60bb      	str	r3, [r7, #8]
 8004b68:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	4b22      	ldr	r3, [pc, #136]	@ (8004bf8 <temperature_control_state_wait_cool_handler+0xb4>)
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	4922      	ldr	r1, [pc, #136]	@ (8004bfc <temperature_control_state_wait_cool_handler+0xb8>)
 8004b74:	4822      	ldr	r0, [pc, #136]	@ (8004c00 <temperature_control_state_wait_cool_handler+0xbc>)
 8004b76:	f004 fadf 	bl	8009138 <uart_stdio_printf>

			temperature_control_tec_output_disable_all(me); //turn off all heater
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f998 	bl	8004eb0 <temperature_control_tec_output_disable_all>
			temperature_control_heater_disable_all(me);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f8a6 	bl	8004cd2 <temperature_control_heater_disable_all>

   			return HANDLED_STATUS;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e02f      	b.n	8004bea <temperature_control_state_wait_cool_handler+0xa6>
  	    }
		case EVT_TEMPERATURE_CONTROL_TIMEOUT_CONTROL_LOOP: {
			int16_t temperature = temperature_monitor_get_ntc_temperature(me->temperature_control_profile.NTC_idx);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004b90:	4618      	mov	r0, r3
 8004b92:	f000 fc83 	bl	800549c <temperature_monitor_get_ntc_temperature>
 8004b96:	4603      	mov	r3, r0
 8004b98:	81fb      	strh	r3, [r7, #14]
			   if (temperature < me->temperature_control_profile.setpoint) { //temperature automatically below setpoint, heat it up
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	@ 0x4a
 8004ba0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	da04      	bge.n	8004bb2 <temperature_control_state_wait_cool_handler+0x6e>
				   me->state = temperature_control_state_heating_heater_handler;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a16      	ldr	r2, [pc, #88]	@ (8004c04 <temperature_control_state_wait_cool_handler+0xc0>)
 8004bac:	615a      	str	r2, [r3, #20]
				   return TRAN_STATUS; }
 8004bae:	2300      	movs	r3, #0
 8004bb0:	e01b      	b.n	8004bea <temperature_control_state_wait_cool_handler+0xa6>
			else {
				// temperature is larger than setpoint, wait for natural cooling, calculate time to wait
				me->counter++;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	69db      	ldr	r3, [r3, #28]
 8004bb6:	1c5a      	adds	r2, r3, #1
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	61da      	str	r2, [r3, #28]
				if (me->counter >= TEMPERATURE_CONTROL_WAIT_TIMEOUT_NUM) { // can not wait any longer, turn on TEC to cool
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	69db      	ldr	r3, [r3, #28]
 8004bc0:	2b1d      	cmp	r3, #29
 8004bc2:	d904      	bls.n	8004bce <temperature_control_state_wait_cool_handler+0x8a>
					me->state = temperature_control_state_cooling_handler;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	4a10      	ldr	r2, [pc, #64]	@ (8004c08 <temperature_control_state_wait_cool_handler+0xc4>)
 8004bc8:	615a      	str	r2, [r3, #20]
					return TRAN_STATUS;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	e00d      	b.n	8004bea <temperature_control_state_wait_cool_handler+0xa6>
   				}
				return HANDLED_STATUS;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e00b      	b.n	8004bea <temperature_control_state_wait_cool_handler+0xa6>
		}
		case EVT_TEMPERATURE_CONTROL_HAS_CMD: {
			switch (e->cmd) {
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	789b      	ldrb	r3, [r3, #2]
 8004bd6:	2b05      	cmp	r3, #5
 8004bd8:	d104      	bne.n	8004be4 <temperature_control_state_wait_cool_handler+0xa0>
				case TEMPERATURE_MANMODE_START: {
					me->state = temperature_control_state_manual_handler; // Transition to manual mode
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a0b      	ldr	r2, [pc, #44]	@ (8004c0c <temperature_control_state_wait_cool_handler+0xc8>)
 8004bde:	615a      	str	r2, [r3, #20]
					return TRAN_STATUS;
 8004be0:	2300      	movs	r3, #0
 8004be2:	e002      	b.n	8004bea <temperature_control_state_wait_cool_handler+0xa6>
				}
				default:
					return IGNORED_STATUS;
 8004be4:	2302      	movs	r3, #2
 8004be6:	e000      	b.n	8004bea <temperature_control_state_wait_cool_handler+0xa6>
				}
		}
		}
		default:
			return IGNORED_STATUS;
 8004be8:	2302      	movs	r3, #2
	}
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	08010c14 	.word	0x08010c14
 8004bf8:	08010c1c 	.word	0x08010c1c
 8004bfc:	08010d84 	.word	0x08010d84
 8004c00:	200045ac 	.word	0x200045ac
 8004c04:	08004a9d 	.word	0x08004a9d
 8004c08:	08004911 	.word	0x08004911
 8004c0c:	0800483d 	.word	0x0800483d

08004c10 <temperature_control_auto_tec_enable_output>:

void temperature_control_auto_tec_enable_output(temperature_control_task_t * const me)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 // Enable or disable TEC output
 uint8_t tec_set = me->temperature_control_profile.profile_tec_set;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8004c1e:	73bb      	strb	r3, [r7, #14]
 for (uint8_t i =0; i<4; i++)
 8004c20:	2300      	movs	r3, #0
 8004c22:	73fb      	strb	r3, [r7, #15]
 8004c24:	e01f      	b.n	8004c66 <temperature_control_auto_tec_enable_output+0x56>
 {
	 if (tec_set & (1 << i)) lt8722_set_swen_req(me->tec_table[i],1);
 8004c26:	7bba      	ldrb	r2, [r7, #14]
 8004c28:	7bfb      	ldrb	r3, [r7, #15]
 8004c2a:	fa42 f303 	asr.w	r3, r2, r3
 8004c2e:	f003 0301 	and.w	r3, r3, #1
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d00a      	beq.n	8004c4c <temperature_control_auto_tec_enable_output+0x3c>
 8004c36:	7bfb      	ldrb	r3, [r7, #15]
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	330c      	adds	r3, #12
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	4413      	add	r3, r2
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	2101      	movs	r1, #1
 8004c44:	4618      	mov	r0, r3
 8004c46:	f001 ffe3 	bl	8006c10 <lt8722_set_swen_req>
 8004c4a:	e009      	b.n	8004c60 <temperature_control_auto_tec_enable_output+0x50>
	 else lt8722_set_swen_req(me->tec_table[i],0);
 8004c4c:	7bfb      	ldrb	r3, [r7, #15]
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	330c      	adds	r3, #12
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	4413      	add	r3, r2
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2100      	movs	r1, #0
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f001 ffd8 	bl	8006c10 <lt8722_set_swen_req>
 for (uint8_t i =0; i<4; i++)
 8004c60:	7bfb      	ldrb	r3, [r7, #15]
 8004c62:	3301      	adds	r3, #1
 8004c64:	73fb      	strb	r3, [r7, #15]
 8004c66:	7bfb      	ldrb	r3, [r7, #15]
 8004c68:	2b03      	cmp	r3, #3
 8004c6a:	d9dc      	bls.n	8004c26 <temperature_control_auto_tec_enable_output+0x16>

 }

}
 8004c6c:	bf00      	nop
 8004c6e:	bf00      	nop
 8004c70:	3710      	adds	r7, #16
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <temperature_control_enable_heater>:

void temperature_control_enable_heater(temperature_control_task_t * const me)
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b084      	sub	sp, #16
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
	 uint8_t heater_duty = me->temperature_control_profile.heater_duty_cycle;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8004c84:	73bb      	strb	r3, [r7, #14]
	 uint8_t heater_set = me->temperature_control_profile.profile_heater_set;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8004c8c:	737b      	strb	r3, [r7, #13]
	 for (uint8_t i =0; i<4; i++)
 8004c8e:	2300      	movs	r3, #0
 8004c90:	73fb      	strb	r3, [r7, #15]
 8004c92:	e016      	b.n	8004cc2 <temperature_control_enable_heater+0x4c>
	 {
		 if (heater_set & (1 << i)) bsp_heater_set_duty_channel(i,heater_duty);
 8004c94:	7b7a      	ldrb	r2, [r7, #13]
 8004c96:	7bfb      	ldrb	r3, [r7, #15]
 8004c98:	fa42 f303 	asr.w	r3, r2, r3
 8004c9c:	f003 0301 	and.w	r3, r3, #1
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d007      	beq.n	8004cb4 <temperature_control_enable_heater+0x3e>
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
 8004ca6:	7bba      	ldrb	r2, [r7, #14]
 8004ca8:	b292      	uxth	r2, r2
 8004caa:	4611      	mov	r1, r2
 8004cac:	4618      	mov	r0, r3
 8004cae:	f000 fc63 	bl	8005578 <bsp_heater_set_duty_channel>
 8004cb2:	e003      	b.n	8004cbc <temperature_control_enable_heater+0x46>
		 else bsp_heater_turn_off_channel(i);
 8004cb4:	7bfb      	ldrb	r3, [r7, #15]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 fca0 	bl	80055fc <bsp_heater_turn_off_channel>
	 for (uint8_t i =0; i<4; i++)
 8004cbc:	7bfb      	ldrb	r3, [r7, #15]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	73fb      	strb	r3, [r7, #15]
 8004cc2:	7bfb      	ldrb	r3, [r7, #15]
 8004cc4:	2b03      	cmp	r3, #3
 8004cc6:	d9e5      	bls.n	8004c94 <temperature_control_enable_heater+0x1e>

	 }
}
 8004cc8:	bf00      	nop
 8004cca:	bf00      	nop
 8004ccc:	3710      	adds	r7, #16
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}

08004cd2 <temperature_control_heater_disable_all>:

void temperature_control_heater_disable_all(temperature_control_task_t * const me)
{
 8004cd2:	b580      	push	{r7, lr}
 8004cd4:	b084      	sub	sp, #16
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
	 for (uint8_t i =0; i<4; i++) bsp_heater_turn_off_channel(i);
 8004cda:	2300      	movs	r3, #0
 8004cdc:	73fb      	strb	r3, [r7, #15]
 8004cde:	e006      	b.n	8004cee <temperature_control_heater_disable_all+0x1c>
 8004ce0:	7bfb      	ldrb	r3, [r7, #15]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f000 fc8a 	bl	80055fc <bsp_heater_turn_off_channel>
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
 8004cea:	3301      	adds	r3, #1
 8004cec:	73fb      	strb	r3, [r7, #15]
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	2b03      	cmp	r3, #3
 8004cf2:	d9f5      	bls.n	8004ce0 <temperature_control_heater_disable_all+0xe>
}
 8004cf4:	bf00      	nop
 8004cf6:	bf00      	nop
 8004cf8:	3710      	adds	r7, #16
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <temperature_control_profile_tec_voltage_get>:


uint16_t temperature_control_profile_tec_voltage_get( temperature_control_task_t *const me)
{
 8004cfe:	b480      	push	{r7}
 8004d00:	b083      	sub	sp, #12
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]

	return me->temperature_control_profile.tec_voltage;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
	return ERROR_OK;

}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	370c      	adds	r7, #12
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <temperature_control_auto_mode_set>:

uint32_t temperature_control_auto_mode_set(temperature_control_task_t *const me)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b088      	sub	sp, #32
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
	temperature_control_evt_t auto_mode_evt = {.super = {.sig = EVT_TEMPERATURE_CONTROL_HAS_CMD},
 8004d20:	f107 030c 	add.w	r3, r7, #12
 8004d24:	2200      	movs	r2, #0
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	605a      	str	r2, [r3, #4]
 8004d2a:	609a      	str	r2, [r3, #8]
 8004d2c:	60da      	str	r2, [r3, #12]
 8004d2e:	821a      	strh	r2, [r3, #16]
 8004d30:	230b      	movs	r3, #11
 8004d32:	81bb      	strh	r3, [r7, #12]
 8004d34:	2304      	movs	r3, #4
 8004d36:	73bb      	strb	r3, [r7, #14]
												.cmd = TEMPERATURE_AUTOMODE_START,
												};
	SST_Task_post(&me->super, (SST_Evt *)&auto_mode_evt);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	f107 020c 	add.w	r2, r7, #12
 8004d3e:	4611      	mov	r1, r2
 8004d40:	4618      	mov	r0, r3
 8004d42:	f004 fd81 	bl	8009848 <SST_Task_post>
	return ERROR_OK;
 8004d46:	2300      	movs	r3, #0
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3720      	adds	r7, #32
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <temperature_control_man_mode_set>:
uint32_t temperature_control_man_mode_set(temperature_control_task_t *const me)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b088      	sub	sp, #32
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
	temperature_control_evt_t man_mode_evt = {.super = {.sig = EVT_TEMPERATURE_CONTROL_HAS_CMD},
 8004d58:	f107 030c 	add.w	r3, r7, #12
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	601a      	str	r2, [r3, #0]
 8004d60:	605a      	str	r2, [r3, #4]
 8004d62:	609a      	str	r2, [r3, #8]
 8004d64:	60da      	str	r2, [r3, #12]
 8004d66:	821a      	strh	r2, [r3, #16]
 8004d68:	230b      	movs	r3, #11
 8004d6a:	81bb      	strh	r3, [r7, #12]
 8004d6c:	2305      	movs	r3, #5
 8004d6e:	73bb      	strb	r3, [r7, #14]
												.cmd = TEMPERATURE_MANMODE_START,
												};
	SST_Task_post(&me->super, (SST_Evt *)&man_mode_evt);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f107 020c 	add.w	r2, r7, #12
 8004d76:	4611      	mov	r1, r2
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f004 fd65 	bl	8009848 <SST_Task_post>
	return ERROR_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3720      	adds	r7, #32
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <temperature_control_auto_tec_set_output>:



void temperature_control_auto_tec_set_output(temperature_control_task_t * const me,uint32_t tec_dir)
{
 8004d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8c:	b08d      	sub	sp, #52	@ 0x34
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	61f8      	str	r0, [r7, #28]
 8004d92:	61b9      	str	r1, [r7, #24]
	 uint8_t tec_set = me->temperature_control_profile.profile_tec_set;
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8004d9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	 uint16_t voltage_ms = me->temperature_control_profile.tec_voltage;
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8004da4:	853b      	strh	r3, [r7, #40]	@ 0x28
	 for (uint32_t i =0; i<4; i++)
 8004da6:	2300      	movs	r3, #0
 8004da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004daa:	e078      	b.n	8004e9e <temperature_control_auto_tec_set_output+0x116>
	 {
		 if (tec_set & (1 << i))	//tec is in the profile
 8004dac:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004db2:	fa42 f303 	asr.w	r3, r2, r3
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d06c      	beq.n	8004e98 <temperature_control_auto_tec_set_output+0x110>
		 {
			volatile uint8_t status = (me->tec_table[i]->status);
 8004dbe:	69fa      	ldr	r2, [r7, #28]
 8004dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc2:	330c      	adds	r3, #12
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	4413      	add	r3, r2
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	7e9b      	ldrb	r3, [r3, #26]
 8004dcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			 if (!(status & (1 << TEC_INIT_POS)))	//not init yet, first init
 8004dd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d108      	bne.n	8004df0 <temperature_control_auto_tec_set_output+0x68>
				 lt8722_init(me->tec_table[i]);
 8004dde:	69fa      	ldr	r2, [r7, #28]
 8004de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004de2:	330c      	adds	r3, #12
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	4413      	add	r3, r2
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f001 ff75 	bl	8006cda <lt8722_init>
			 status = (me->tec_table[i]->status);
 8004df0:	69fa      	ldr	r2, [r7, #28]
 8004df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004df4:	330c      	adds	r3, #12
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	7e9b      	ldrb	r3, [r3, #26]
 8004dfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
//			 if (!(status & (1 << TEC_SWITCH_ENABLED_POS)))	//not check if tec output is enabled
//				 lt8722_set_swen_req(me->tec_table[i], 1);
			 lt8722_set_output_voltage_channel(me->tec_table[i], tec_dir, (int64_t)voltage_ms * 1000000);
 8004e02:	69fa      	ldr	r2, [r7, #28]
 8004e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e06:	330c      	adds	r3, #12
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	4413      	add	r3, r2
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	607b      	str	r3, [r7, #4]
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	b2de      	uxtb	r6, r3
 8004e14:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004e16:	2200      	movs	r2, #0
 8004e18:	469a      	mov	sl, r3
 8004e1a:	4693      	mov	fp, r2
 8004e1c:	4652      	mov	r2, sl
 8004e1e:	465b      	mov	r3, fp
 8004e20:	f04f 0000 	mov.w	r0, #0
 8004e24:	f04f 0100 	mov.w	r1, #0
 8004e28:	0159      	lsls	r1, r3, #5
 8004e2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e2e:	0150      	lsls	r0, r2, #5
 8004e30:	4602      	mov	r2, r0
 8004e32:	460b      	mov	r3, r1
 8004e34:	ebb2 040a 	subs.w	r4, r2, sl
 8004e38:	eb63 050b 	sbc.w	r5, r3, fp
 8004e3c:	f04f 0200 	mov.w	r2, #0
 8004e40:	f04f 0300 	mov.w	r3, #0
 8004e44:	026b      	lsls	r3, r5, #9
 8004e46:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8004e4a:	0262      	lsls	r2, r4, #9
 8004e4c:	4614      	mov	r4, r2
 8004e4e:	461d      	mov	r5, r3
 8004e50:	eb14 080a 	adds.w	r8, r4, sl
 8004e54:	eb45 090b 	adc.w	r9, r5, fp
 8004e58:	f04f 0200 	mov.w	r2, #0
 8004e5c:	f04f 0300 	mov.w	r3, #0
 8004e60:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004e64:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004e68:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004e6c:	ebb2 0108 	subs.w	r1, r2, r8
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	eb63 0209 	sbc.w	r2, r3, r9
 8004e76:	60fa      	str	r2, [r7, #12]
 8004e78:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	eb12 020a 	adds.w	r2, r2, sl
 8004e82:	613a      	str	r2, [r7, #16]
 8004e84:	460a      	mov	r2, r1
 8004e86:	eb42 020b 	adc.w	r2, r2, fp
 8004e8a:	617a      	str	r2, [r7, #20]
 8004e8c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004e90:	4631      	mov	r1, r6
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f002 f800 	bl	8006e98 <lt8722_set_output_voltage_channel>
	 for (uint32_t i =0; i<4; i++)
 8004e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ea0:	2b03      	cmp	r3, #3
 8004ea2:	d983      	bls.n	8004dac <temperature_control_auto_tec_set_output+0x24>
		 }
	 }
}
 8004ea4:	bf00      	nop
 8004ea6:	bf00      	nop
 8004ea8:	3734      	adds	r7, #52	@ 0x34
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004eb0 <temperature_control_tec_output_disable_all>:
void temperature_control_tec_output_disable_all(temperature_control_task_t * const me)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]

	for (uint32_t i = 0;i<4;i++) lt8722_set_swen_req(me->tec_table[i],0);
 8004eb8:	2300      	movs	r3, #0
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	e00c      	b.n	8004ed8 <temperature_control_tec_output_disable_all+0x28>
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	330c      	adds	r3, #12
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4413      	add	r3, r2
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	2100      	movs	r1, #0
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f001 fe9f 	bl	8006c10 <lt8722_set_swen_req>
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	60fb      	str	r3, [r7, #12]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2b03      	cmp	r3, #3
 8004edc:	d9ef      	bls.n	8004ebe <temperature_control_tec_output_disable_all+0xe>
}
 8004ede:	bf00      	nop
 8004ee0:	bf00      	nop
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <temperature_control_tec_init_all>:
void temperature_control_tec_init_all(temperature_control_task_t * const me)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]

	for (uint32_t i = 0;i<4;i++)
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	60fb      	str	r3, [r7, #12]
 8004ef4:	e00b      	b.n	8004f0e <temperature_control_tec_init_all+0x26>
		{
		lt8722_init(me->tec_table[i]);
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	330c      	adds	r3, #12
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	4413      	add	r3, r2
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f001 fee9 	bl	8006cda <lt8722_init>
	for (uint32_t i = 0;i<4;i++)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	60fb      	str	r3, [r7, #12]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2b03      	cmp	r3, #3
 8004f12:	d9f0      	bls.n	8004ef6 <temperature_control_tec_init_all+0xe>
		}
}
 8004f14:	bf00      	nop
 8004f16:	bf00      	nop
 8004f18:	3710      	adds	r7, #16
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <temperature_control_tec_init>:

uint32_t temperature_control_tec_init(temperature_control_task_t * const me,uint32_t tec_idx)
{
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b084      	sub	sp, #16
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
 8004f26:	6039      	str	r1, [r7, #0]
	int8_t ret;
	if (tec_idx > 3) return ERROR_NOT_SUPPORTED;
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	2b03      	cmp	r3, #3
 8004f2c:	d901      	bls.n	8004f32 <temperature_control_tec_init+0x14>
 8004f2e:	2306      	movs	r3, #6
 8004f30:	e011      	b.n	8004f56 <temperature_control_tec_init+0x38>
	ret = lt8722_init(me->tec_table[tec_idx]);
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	330c      	adds	r3, #12
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	4413      	add	r3, r2
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f001 fecb 	bl	8006cda <lt8722_init>
 8004f44:	4603      	mov	r3, r0
 8004f46:	73fb      	strb	r3, [r7, #15]
	if (ret) return ERROR_FAIL;
 8004f48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d001      	beq.n	8004f54 <temperature_control_tec_init+0x36>
 8004f50:	2301      	movs	r3, #1
 8004f52:	e000      	b.n	8004f56 <temperature_control_tec_init+0x38>
	else return ERROR_OK;
 8004f54:	2300      	movs	r3, #0
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <temperature_control_tec_enable_output>:
uint32_t temperature_control_tec_enable_output(temperature_control_task_t * const me,uint32_t tec_idx, bool value)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b086      	sub	sp, #24
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	71fb      	strb	r3, [r7, #7]
	int8_t ret;
	if (tec_idx > 3) return ERROR_NOT_SUPPORTED;
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	2b03      	cmp	r3, #3
 8004f70:	d901      	bls.n	8004f76 <temperature_control_tec_enable_output+0x18>
 8004f72:	2306      	movs	r3, #6
 8004f74:	e013      	b.n	8004f9e <temperature_control_tec_enable_output+0x40>
	ret = lt8722_set_swen_req(me->tec_table[tec_idx],value);
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	330c      	adds	r3, #12
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	4413      	add	r3, r2
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	79fa      	ldrb	r2, [r7, #7]
 8004f84:	4611      	mov	r1, r2
 8004f86:	4618      	mov	r0, r3
 8004f88:	f001 fe42 	bl	8006c10 <lt8722_set_swen_req>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	75fb      	strb	r3, [r7, #23]
	if (ret) return ERROR_FAIL;
 8004f90:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d001      	beq.n	8004f9c <temperature_control_tec_enable_output+0x3e>
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e000      	b.n	8004f9e <temperature_control_tec_enable_output+0x40>
	else return ERROR_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3718      	adds	r7, #24
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
	...

08004fa8 <temperature_control_is_in_man_state>:
bool temperature_control_is_in_man_state(temperature_control_task_t * const me)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
	return (me->state == temperature_control_state_manual_handler);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	4a05      	ldr	r2, [pc, #20]	@ (8004fcc <temperature_control_is_in_man_state+0x24>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	bf0c      	ite	eq
 8004fba:	2301      	moveq	r3, #1
 8004fbc:	2300      	movne	r3, #0
 8004fbe:	b2db      	uxtb	r3, r3
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	370c      	adds	r7, #12
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr
 8004fcc:	0800483d 	.word	0x0800483d

08004fd0 <temperature_control_profile_tec_register>:

uint32_t temperature_control_profile_tec_register(temperature_control_task_t *const me,uint8_t tec_idx)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	460b      	mov	r3, r1
 8004fda:	70fb      	strb	r3, [r7, #3]
	if (tec_idx > 3) return ERROR_NOT_SUPPORTED;
 8004fdc:	78fb      	ldrb	r3, [r7, #3]
 8004fde:	2b03      	cmp	r3, #3
 8004fe0:	d901      	bls.n	8004fe6 <temperature_control_profile_tec_register+0x16>
 8004fe2:	2306      	movs	r3, #6
 8004fe4:	e00f      	b.n	8005006 <temperature_control_profile_tec_register+0x36>

		me->temperature_control_profile.profile_tec_set |= (1 << tec_idx);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8004fec:	b25a      	sxtb	r2, r3
 8004fee:	78fb      	ldrb	r3, [r7, #3]
 8004ff0:	2101      	movs	r1, #1
 8004ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ff6:	b25b      	sxtb	r3, r3
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	b25b      	sxtb	r3, r3
 8004ffc:	b2da      	uxtb	r2, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
		return ERROR_OK;
 8005004:	2300      	movs	r3, #0

}
 8005006:	4618      	mov	r0, r3
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr

08005012 <temperature_control_profile_tec_unregister>:

uint32_t temperature_control_profile_tec_unregister(temperature_control_task_t *const me,uint8_t tec_idx)
{
 8005012:	b480      	push	{r7}
 8005014:	b083      	sub	sp, #12
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
 800501a:	460b      	mov	r3, r1
 800501c:	70fb      	strb	r3, [r7, #3]
	if (tec_idx > 3) return ERROR_NOT_SUPPORTED;
 800501e:	78fb      	ldrb	r3, [r7, #3]
 8005020:	2b03      	cmp	r3, #3
 8005022:	d901      	bls.n	8005028 <temperature_control_profile_tec_unregister+0x16>
 8005024:	2306      	movs	r3, #6
 8005026:	e011      	b.n	800504c <temperature_control_profile_tec_unregister+0x3a>

		me->temperature_control_profile.profile_tec_set &= ~(1 << tec_idx);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800502e:	b25a      	sxtb	r2, r3
 8005030:	78fb      	ldrb	r3, [r7, #3]
 8005032:	2101      	movs	r1, #1
 8005034:	fa01 f303 	lsl.w	r3, r1, r3
 8005038:	b25b      	sxtb	r3, r3
 800503a:	43db      	mvns	r3, r3
 800503c:	b25b      	sxtb	r3, r3
 800503e:	4013      	ands	r3, r2
 8005040:	b25b      	sxtb	r3, r3
 8005042:	b2da      	uxtb	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
		return ERROR_OK;
 800504a:	2300      	movs	r3, #0
}
 800504c:	4618      	mov	r0, r3
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr

08005058 <temperature_control_profile_tec_get>:

uint8_t temperature_control_profile_tec_get(temperature_control_task_t *const me)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
	return me->temperature_control_profile.profile_tec_set;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
}
 8005066:	4618      	mov	r0, r3
 8005068:	370c      	adds	r7, #12
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr

08005072 <temperature_control_profile_tec_voltage_set>:
/*
 * change the profile output voltage of TEC, only work when the system in manual mode
 */
uint32_t temperature_control_profile_tec_voltage_set(temperature_control_task_t *const me, uint16_t	volt_mv)
{
 8005072:	b480      	push	{r7}
 8005074:	b083      	sub	sp, #12
 8005076:	af00      	add	r7, sp, #0
 8005078:	6078      	str	r0, [r7, #4]
 800507a:	460b      	mov	r3, r1
 800507c:	807b      	strh	r3, [r7, #2]


		if ((volt_mv < 500) || (volt_mv > 3000)) return ERROR_NOT_SUPPORTED;
 800507e:	887b      	ldrh	r3, [r7, #2]
 8005080:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8005084:	d304      	bcc.n	8005090 <temperature_control_profile_tec_voltage_set+0x1e>
 8005086:	887b      	ldrh	r3, [r7, #2]
 8005088:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800508c:	4293      	cmp	r3, r2
 800508e:	d901      	bls.n	8005094 <temperature_control_profile_tec_voltage_set+0x22>
 8005090:	2306      	movs	r3, #6
 8005092:	e004      	b.n	800509e <temperature_control_profile_tec_voltage_set+0x2c>


		me->temperature_control_profile.tec_voltage = volt_mv;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	887a      	ldrh	r2, [r7, #2]
 8005098:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

		//Post profile change signal? TODO
		return ERROR_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr

080050aa <temperature_control_profile_heater_duty_set>:
uint32_t temperature_control_profile_heater_duty_set( temperature_control_task_t *const me,uint8_t	duty)
{
 80050aa:	b480      	push	{r7}
 80050ac:	b083      	sub	sp, #12
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
 80050b2:	460b      	mov	r3, r1
 80050b4:	70fb      	strb	r3, [r7, #3]
	if (duty > 100) return ERROR_NOT_SUPPORTED;
 80050b6:	78fb      	ldrb	r3, [r7, #3]
 80050b8:	2b64      	cmp	r3, #100	@ 0x64
 80050ba:	d901      	bls.n	80050c0 <temperature_control_profile_heater_duty_set+0x16>
 80050bc:	2306      	movs	r3, #6
 80050be:	e004      	b.n	80050ca <temperature_control_profile_heater_duty_set+0x20>

		me->temperature_control_profile.heater_duty_cycle = duty;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	78fa      	ldrb	r2, [r7, #3]
 80050c4:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
		return ERROR_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	370c      	adds	r7, #12
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr

080050d6 <temperature_control_profile_heater_duty_get>:
uint8_t temperature_control_profile_heater_duty_get( temperature_control_task_t *const me)
{
 80050d6:	b480      	push	{r7}
 80050d8:	b083      	sub	sp, #12
 80050da:	af00      	add	r7, sp, #0
 80050dc:	6078      	str	r0, [r7, #4]
	return me->temperature_control_profile.heater_duty_cycle;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <temperature_control_profile_heater_register>:
uint32_t temperature_control_profile_heater_register( temperature_control_task_t *const me,uint8_t heater_idx)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	460b      	mov	r3, r1
 80050fa:	70fb      	strb	r3, [r7, #3]
	if (heater_idx > 3) return ERROR_NOT_SUPPORTED;
 80050fc:	78fb      	ldrb	r3, [r7, #3]
 80050fe:	2b03      	cmp	r3, #3
 8005100:	d901      	bls.n	8005106 <temperature_control_profile_heater_register+0x16>
 8005102:	2306      	movs	r3, #6
 8005104:	e00f      	b.n	8005126 <temperature_control_profile_heater_register+0x36>

		me->temperature_control_profile.profile_heater_set |= (1 << heater_idx);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800510c:	b25a      	sxtb	r2, r3
 800510e:	78fb      	ldrb	r3, [r7, #3]
 8005110:	2101      	movs	r1, #1
 8005112:	fa01 f303 	lsl.w	r3, r1, r3
 8005116:	b25b      	sxtb	r3, r3
 8005118:	4313      	orrs	r3, r2
 800511a:	b25b      	sxtb	r3, r3
 800511c:	b2da      	uxtb	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
		return ERROR_OK;
 8005124:	2300      	movs	r3, #0
}
 8005126:	4618      	mov	r0, r3
 8005128:	370c      	adds	r7, #12
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <temperature_control_profile_heater_unregister>:
uint32_t temperature_control_profile_heater_unregister(temperature_control_task_t *const me,uint8_t heater_idx)
{
 8005132:	b480      	push	{r7}
 8005134:	b083      	sub	sp, #12
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
 800513a:	460b      	mov	r3, r1
 800513c:	70fb      	strb	r3, [r7, #3]
	if (heater_idx > 3) return ERROR_NOT_SUPPORTED;
 800513e:	78fb      	ldrb	r3, [r7, #3]
 8005140:	2b03      	cmp	r3, #3
 8005142:	d901      	bls.n	8005148 <temperature_control_profile_heater_unregister+0x16>
 8005144:	2306      	movs	r3, #6
 8005146:	e011      	b.n	800516c <temperature_control_profile_heater_unregister+0x3a>

		me->temperature_control_profile.profile_heater_set &= ~(1 << heater_idx);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800514e:	b25a      	sxtb	r2, r3
 8005150:	78fb      	ldrb	r3, [r7, #3]
 8005152:	2101      	movs	r1, #1
 8005154:	fa01 f303 	lsl.w	r3, r1, r3
 8005158:	b25b      	sxtb	r3, r3
 800515a:	43db      	mvns	r3, r3
 800515c:	b25b      	sxtb	r3, r3
 800515e:	4013      	ands	r3, r2
 8005160:	b25b      	sxtb	r3, r3
 8005162:	b2da      	uxtb	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
		return ERROR_OK;
 800516a:	2300      	movs	r3, #0

}
 800516c:	4618      	mov	r0, r3
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <temperature_control_profile_heater_profile_get>:

uint8_t temperature_control_profile_heater_profile_get( temperature_control_task_t *const me)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
	return me->temperature_control_profile.profile_heater_set;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
}
 8005186:	4618      	mov	r0, r3
 8005188:	370c      	adds	r7, #12
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr

08005192 <temperature_control_profile_ntc_register>:

uint32_t temperature_control_profile_ntc_register( temperature_control_task_t *const me,uint8_t ntc_idx)
{
 8005192:	b480      	push	{r7}
 8005194:	b083      	sub	sp, #12
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
 800519a:	460b      	mov	r3, r1
 800519c:	70fb      	strb	r3, [r7, #3]
	if (ntc_idx > 7) return ERROR_NOT_SUPPORTED;
 800519e:	78fb      	ldrb	r3, [r7, #3]
 80051a0:	2b07      	cmp	r3, #7
 80051a2:	d901      	bls.n	80051a8 <temperature_control_profile_ntc_register+0x16>
 80051a4:	2306      	movs	r3, #6
 80051a6:	e004      	b.n	80051b2 <temperature_control_profile_ntc_register+0x20>

		me->temperature_control_profile.NTC_idx = ntc_idx;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	78fa      	ldrb	r2, [r7, #3]
 80051ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
		return ERROR_OK;
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	370c      	adds	r7, #12
 80051b6:	46bd      	mov	sp, r7
 80051b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051bc:	4770      	bx	lr

080051be <temperature_control_profile_setpoint_set>:
void temperature_control_profile_setpoint_set(temperature_control_task_t *const me, int16_t	setpoint)
{
 80051be:	b480      	push	{r7}
 80051c0:	b083      	sub	sp, #12
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	6078      	str	r0, [r7, #4]
 80051c6:	460b      	mov	r3, r1
 80051c8:	807b      	strh	r3, [r7, #2]
	me->temperature_control_profile.setpoint = setpoint;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	887a      	ldrh	r2, [r7, #2]
 80051ce:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
}
 80051d2:	bf00      	nop
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <temperature_control_profile_setpoint_get>:
int16_t temperature_control_profile_setpoint_get(temperature_control_task_t *const me)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
	return me->temperature_control_profile.setpoint;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	@ 0x4a
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <temperature_control_profile_ntc_get>:
uint8_t temperature_control_profile_ntc_get( temperature_control_task_t *const me)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
	return me->temperature_control_profile.NTC_idx;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
}
 8005206:	4618      	mov	r0, r3
 8005208:	370c      	adds	r7, #12
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr

08005212 <temperature_control_tec_manual_set_output>:

uint32_t temperature_control_tec_manual_set_output( temperature_control_task_t *const me,uint32_t tec_idx, uint32_t tec_dir, uint16_t volt_mV)
{
 8005212:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005216:	b08b      	sub	sp, #44	@ 0x2c
 8005218:	af00      	add	r7, sp, #0
 800521a:	61f8      	str	r0, [r7, #28]
 800521c:	61b9      	str	r1, [r7, #24]
 800521e:	617a      	str	r2, [r7, #20]
 8005220:	827b      	strh	r3, [r7, #18]
	if (tec_idx > 3) return ERROR_NOT_SUPPORTED;
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	2b03      	cmp	r3, #3
 8005226:	d901      	bls.n	800522c <temperature_control_tec_manual_set_output+0x1a>
 8005228:	2306      	movs	r3, #6
 800522a:	e06d      	b.n	8005308 <temperature_control_tec_manual_set_output+0xf6>

	uint8_t tec_status = me->tec_table[tec_idx]->status;
 800522c:	69fa      	ldr	r2, [r7, #28]
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	330c      	adds	r3, #12
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	4413      	add	r3, r2
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	7e9b      	ldrb	r3, [r3, #26]
 800523a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (tec_status & (1 << TEC_INIT_POS))	//tec not init
 800523e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00d      	beq.n	8005266 <temperature_control_tec_manual_set_output+0x54>
	{
		if (lt8722_init(me->tec_table[tec_idx])) return ERROR_FAIL;
 800524a:	69fa      	ldr	r2, [r7, #28]
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	330c      	adds	r3, #12
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	4413      	add	r3, r2
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	4618      	mov	r0, r3
 8005258:	f001 fd3f 	bl	8006cda <lt8722_init>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d001      	beq.n	8005266 <temperature_control_tec_manual_set_output+0x54>
 8005262:	2301      	movs	r3, #1
 8005264:	e050      	b.n	8005308 <temperature_control_tec_manual_set_output+0xf6>
	}
	if (lt8722_set_output_voltage_channel(me->tec_table[tec_idx],tec_dir, (int64_t)volt_mV*1000000)) return ERROR_FAIL;
 8005266:	69fa      	ldr	r2, [r7, #28]
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	330c      	adds	r3, #12
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	4413      	add	r3, r2
 8005270:	685e      	ldr	r6, [r3, #4]
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	fa5f fc83 	uxtb.w	ip, r3
 8005278:	8a7b      	ldrh	r3, [r7, #18]
 800527a:	2200      	movs	r2, #0
 800527c:	469a      	mov	sl, r3
 800527e:	4693      	mov	fp, r2
 8005280:	4652      	mov	r2, sl
 8005282:	465b      	mov	r3, fp
 8005284:	f04f 0000 	mov.w	r0, #0
 8005288:	f04f 0100 	mov.w	r1, #0
 800528c:	0159      	lsls	r1, r3, #5
 800528e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005292:	0150      	lsls	r0, r2, #5
 8005294:	4602      	mov	r2, r0
 8005296:	460b      	mov	r3, r1
 8005298:	ebb2 040a 	subs.w	r4, r2, sl
 800529c:	eb63 050b 	sbc.w	r5, r3, fp
 80052a0:	f04f 0200 	mov.w	r2, #0
 80052a4:	f04f 0300 	mov.w	r3, #0
 80052a8:	026b      	lsls	r3, r5, #9
 80052aa:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80052ae:	0262      	lsls	r2, r4, #9
 80052b0:	4614      	mov	r4, r2
 80052b2:	461d      	mov	r5, r3
 80052b4:	eb14 080a 	adds.w	r8, r4, sl
 80052b8:	eb45 090b 	adc.w	r9, r5, fp
 80052bc:	f04f 0200 	mov.w	r2, #0
 80052c0:	f04f 0300 	mov.w	r3, #0
 80052c4:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80052c8:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80052cc:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80052d0:	ebb2 0108 	subs.w	r1, r2, r8
 80052d4:	6039      	str	r1, [r7, #0]
 80052d6:	eb63 0309 	sbc.w	r3, r3, r9
 80052da:	607b      	str	r3, [r7, #4]
 80052dc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80052e0:	460b      	mov	r3, r1
 80052e2:	eb13 030a 	adds.w	r3, r3, sl
 80052e6:	60bb      	str	r3, [r7, #8]
 80052e8:	4613      	mov	r3, r2
 80052ea:	eb43 030b 	adc.w	r3, r3, fp
 80052ee:	60fb      	str	r3, [r7, #12]
 80052f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052f4:	4661      	mov	r1, ip
 80052f6:	4630      	mov	r0, r6
 80052f8:	f001 fdce 	bl	8006e98 <lt8722_set_output_voltage_channel>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <temperature_control_tec_manual_set_output+0xf4>
 8005302:	2301      	movs	r3, #1
 8005304:	e000      	b.n	8005308 <temperature_control_tec_manual_set_output+0xf6>
		return ERROR_OK;
 8005306:	2300      	movs	r3, #0
}
 8005308:	4618      	mov	r0, r3
 800530a:	372c      	adds	r7, #44	@ 0x2c
 800530c:	46bd      	mov	sp, r7
 800530e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005312 <temperature_control_power_control>:

void temperature_control_power_control(temperature_control_task_t * const me, uint32_t status)
{
 8005312:	b580      	push	{r7, lr}
 8005314:	b082      	sub	sp, #8
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]
 800531a:	6039      	str	r1, [r7, #0]
	if (status)
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d006      	beq.n	8005330 <temperature_control_power_control+0x1e>
	{
		bsp_temperature_power_on();
 8005322:	f000 fc35 	bl	8005b90 <bsp_temperature_power_on>
		me->tec_heater_power_status = 1;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	else
	{
		bsp_temperature_power_off();
		me->tec_heater_power_status = 0;
	}
}
 800532e:	e005      	b.n	800533c <temperature_control_power_control+0x2a>
		bsp_temperature_power_off();
 8005330:	f000 fc3a 	bl	8005ba8 <bsp_temperature_power_off>
		me->tec_heater_power_status = 0;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 800533c:	bf00      	nop
 800533e:	3708      	adds	r7, #8
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <temperature_control_is_powered_on>:
bool temperature_control_is_powered_on(temperature_control_task_t * const me)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
	return me->tec_heater_power_status;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005352:	2b00      	cmp	r3, #0
 8005354:	bf14      	ite	ne
 8005356:	2301      	movne	r3, #1
 8005358:	2300      	moveq	r3, #0
 800535a:	b2db      	uxtb	r3, r3
}
 800535c:	4618      	mov	r0, r3
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <temperature_monitor_task_init>:

static state_t temperature_monitor_state_process_handler(temperature_monitor_task_t * const me, temperature_monitor_evt_t const * const e);


static void temperature_monitor_task_init(temperature_monitor_task_t * const me, temperature_monitor_evt_t const * const e)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b082      	sub	sp, #8
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
	SST_TimeEvt_arm(&me->temperature_task_timer, 10, 10); //trigger every 10 tick
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	3314      	adds	r3, #20
 8005376:	220a      	movs	r2, #10
 8005378:	210a      	movs	r1, #10
 800537a:	4618      	mov	r0, r3
 800537c:	f004 faa4 	bl	80098c8 <SST_TimeEvt_arm>
}
 8005380:	bf00      	nop
 8005382:	3708      	adds	r7, #8
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <temperature_monitor_task_ctor>:


void temperature_monitor_task_ctor(temperature_monitor_task_t * const me, temperature_monitor_init_t const * const init) {
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af02      	add	r7, sp, #8
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
    DBC_ASSERT(0u, me != NULL);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d103      	bne.n	80053a0 <temperature_monitor_task_ctor+0x18>
 8005398:	2100      	movs	r1, #0
 800539a:	480e      	ldr	r0, [pc, #56]	@ (80053d4 <temperature_monitor_task_ctor+0x4c>)
 800539c:	f000 f8a8 	bl	80054f0 <DBC_fault_handler>
    SST_Task_ctor(&me->super, (SST_Handler) temperature_monitor_task_init, (SST_Handler)temperature_monitor_state_process_handler, \
 80053a0:	6878      	ldr	r0, [r7, #4]
                                (SST_Evt *)init->current_evt, init->event_buffer);
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	689b      	ldr	r3, [r3, #8]
    SST_Task_ctor(&me->super, (SST_Handler) temperature_monitor_task_init, (SST_Handler)temperature_monitor_state_process_handler, \
 80053aa:	9300      	str	r3, [sp, #0]
 80053ac:	4613      	mov	r3, r2
 80053ae:	4a0a      	ldr	r2, [pc, #40]	@ (80053d8 <temperature_monitor_task_ctor+0x50>)
 80053b0:	490a      	ldr	r1, [pc, #40]	@ (80053dc <temperature_monitor_task_ctor+0x54>)
 80053b2:	f004 fa05 	bl	80097c0 <SST_Task_ctor>
    SST_TimeEvt_ctor(&me->temperature_task_timer, EVT_TEMPERATURE_MONITOR_NTC_TRIGGER_TIME, &(me->super));
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	3314      	adds	r3, #20
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	210d      	movs	r1, #13
 80053be:	4618      	mov	r0, r3
 80053c0:	f004 fa60 	bl	8009884 <SST_TimeEvt_ctor>

    me->state = init->init_state;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	625a      	str	r2, [r3, #36]	@ 0x24

}
 80053cc:	bf00      	nop
 80053ce:	3708      	adds	r7, #8
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	08011294 	.word	0x08011294
 80053d8:	08005445 	.word	0x08005445
 80053dc:	08005369 	.word	0x08005369

080053e0 <temperature_monitor_task_ctor_singleton>:

void temperature_monitor_task_ctor_singleton()
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af02      	add	r7, sp, #8
 circular_buffer_init(&temperature_monitor_e_queue,(uint8_t *)&temperature_monitor_e_buffer,sizeof(temperature_monitor_e_buffer),TEMPERATURE_MONITOR_TASK_NUM_EVENTS,sizeof(temperature_monitor_evt_t));
 80053e6:	2302      	movs	r3, #2
 80053e8:	9300      	str	r3, [sp, #0]
 80053ea:	2304      	movs	r3, #4
 80053ec:	2208      	movs	r2, #8
 80053ee:	4909      	ldr	r1, [pc, #36]	@ (8005414 <temperature_monitor_task_ctor_singleton+0x34>)
 80053f0:	4809      	ldr	r0, [pc, #36]	@ (8005418 <temperature_monitor_task_ctor_singleton+0x38>)
 80053f2:	f003 ff06 	bl	8009202 <circular_buffer_init>
 temperature_monitor_init_t init = {
 80053f6:	4a09      	ldr	r2, [pc, #36]	@ (800541c <temperature_monitor_task_ctor_singleton+0x3c>)
 80053f8:	1d3b      	adds	r3, r7, #4
 80053fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80053fc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		 .init_state = temperature_monitor_state_process_handler,
		 .event_buffer = &temperature_monitor_e_queue,
		 .current_evt = &current_temperature_monitor_e
 };
 temperature_monitor_task_ctor(&temperature_monitor_task_inst, &init);
 8005400:	1d3b      	adds	r3, r7, #4
 8005402:	4619      	mov	r1, r3
 8005404:	4806      	ldr	r0, [pc, #24]	@ (8005420 <temperature_monitor_task_ctor_singleton+0x40>)
 8005406:	f7ff ffbf 	bl	8005388 <temperature_monitor_task_ctor>
}
 800540a:	bf00      	nop
 800540c:	3710      	adds	r7, #16
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}
 8005412:	bf00      	nop
 8005414:	200057c8 	.word	0x200057c8
 8005418:	200057d0 	.word	0x200057d0
 800541c:	08010dc4 	.word	0x08010dc4
 8005420:	2000578c 	.word	0x2000578c

08005424 <temperature_monitor_task_start>:

void temperature_monitor_task_start(uint8_t priority)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	4603      	mov	r3, r0
 800542c:	71fb      	strb	r3, [r7, #7]
	SST_Task_start(&temperature_monitor_task_inst.super,priority);
 800542e:	79fb      	ldrb	r3, [r7, #7]
 8005430:	4619      	mov	r1, r3
 8005432:	4803      	ldr	r0, [pc, #12]	@ (8005440 <temperature_monitor_task_start+0x1c>)
 8005434:	f004 f9de 	bl	80097f4 <SST_Task_start>
}
 8005438:	bf00      	nop
 800543a:	3708      	adds	r7, #8
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}
 8005440:	2000578c 	.word	0x2000578c

08005444 <temperature_monitor_state_process_handler>:
static state_t temperature_monitor_state_process_handler(temperature_monitor_task_t * const me, temperature_monitor_evt_t const * const e)
{
 8005444:	b590      	push	{r4, r7, lr}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
	switch (e->super.sig)
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	881b      	ldrh	r3, [r3, #0]
 8005452:	2b0c      	cmp	r3, #12
 8005454:	d002      	beq.n	800545c <temperature_monitor_state_process_handler+0x18>
 8005456:	2b0d      	cmp	r3, #13
 8005458:	d017      	beq.n	800548a <temperature_monitor_state_process_handler+0x46>
 800545a:	e01a      	b.n	8005492 <temperature_monitor_state_process_handler+0x4e>
	{
	case EVT_TEMPERATURE_MONITOR_NTC_ADC_COMPLETED:
		{
			for (uint8_t i = 0; i < 8; i++ )
 800545c:	2300      	movs	r3, #0
 800545e:	73fb      	strb	r3, [r7, #15]
 8005460:	e00e      	b.n	8005480 <temperature_monitor_state_process_handler+0x3c>
			{
				me->ntc_data.ntc_temperature[i] = bsp_ntc_get_temperature(i);
 8005462:	7bfb      	ldrb	r3, [r7, #15]
 8005464:	7bfc      	ldrb	r4, [r7, #15]
 8005466:	4618      	mov	r0, r3
 8005468:	f000 fa4c 	bl	8005904 <bsp_ntc_get_temperature>
 800546c:	4603      	mov	r3, r0
 800546e:	4619      	mov	r1, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f104 0214 	add.w	r2, r4, #20
 8005476:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (uint8_t i = 0; i < 8; i++ )
 800547a:	7bfb      	ldrb	r3, [r7, #15]
 800547c:	3301      	adds	r3, #1
 800547e:	73fb      	strb	r3, [r7, #15]
 8005480:	7bfb      	ldrb	r3, [r7, #15]
 8005482:	2b07      	cmp	r3, #7
 8005484:	d9ed      	bls.n	8005462 <temperature_monitor_state_process_handler+0x1e>
			}
			return HANDLED_STATUS;
 8005486:	2301      	movs	r3, #1
 8005488:	e004      	b.n	8005494 <temperature_monitor_state_process_handler+0x50>
		}
	case EVT_TEMPERATURE_MONITOR_NTC_TRIGGER_TIME:
		{
			bsp_ntc_trigger_adc();
 800548a:	f000 fa2d 	bl	80058e8 <bsp_ntc_trigger_adc>
			return HANDLED_STATUS;
 800548e:	2301      	movs	r3, #1
 8005490:	e000      	b.n	8005494 <temperature_monitor_state_process_handler+0x50>
		}
	default:
		return IGNORED_STATUS;
 8005492:	2302      	movs	r3, #2
	}
}
 8005494:	4618      	mov	r0, r3
 8005496:	3714      	adds	r7, #20
 8005498:	46bd      	mov	sp, r7
 800549a:	bd90      	pop	{r4, r7, pc}

0800549c <temperature_monitor_get_ntc_temperature>:


int16_t temperature_monitor_get_ntc_temperature(uint32_t channel)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
	return temperature_monitor_task_inst.ntc_data.ntc_temperature[channel];
 80054a4:	4a05      	ldr	r2, [pc, #20]	@ (80054bc <temperature_monitor_get_ntc_temperature+0x20>)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	3314      	adds	r3, #20
 80054aa:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	370c      	adds	r7, #12
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	2000578c 	.word	0x2000578c

080054c0 <SST_onStart>:




/* SST callbacks ===========================================================*/
void SST_onStart(void) {
 80054c0:	b480      	push	{r7}
 80054c2:	af00      	add	r7, sp, #0
	  SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk; //start SysTick Interrupt
 80054c4:	4b05      	ldr	r3, [pc, #20]	@ (80054dc <SST_onStart+0x1c>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a04      	ldr	r2, [pc, #16]	@ (80054dc <SST_onStart+0x1c>)
 80054ca:	f043 0302 	orr.w	r3, r3, #2
 80054ce:	6013      	str	r3, [r2, #0]
}
 80054d0:	bf00      	nop
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	e000e010 	.word	0xe000e010

080054e0 <SST_onIdleCond>:

void SST_onIdleCond(void) { /* NOTE: called with interrupts DISABLED */
 80054e0:	b480      	push	{r7}
 80054e2:	af00      	add	r7, sp, #0
    * you might need to customize the clock management for your application,
    * see the datasheet for your particular Cortex-M MCU.
    */
    __WFI(); /* Wait-For-Interrupt */
#endif
    SST_PORT_INT_ENABLE(); /* NOTE: enable interrupts for SS0 */
 80054e4:	b662      	cpsie	i
}
 80054e6:	bf00      	nop
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <DBC_fault_handler>:
 *      Author: Admin
 */



void DBC_fault_handler(char const *const module, int const label) {
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
	 */
	(void) module;
	(void) label;

	/* set PRIMASK to disable interrupts and stop SST right here */
	__asm volatile ("cpsid i");
 80054fa:	b672      	cpsid	i

#ifndef NDEBUG
	/* blink LED*/
#endif
//	NVIC_SystemReset();
}
 80054fc:	bf00      	nop
 80054fe:	370c      	adds	r7, #12
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <LL_TIM_OC_SetCompareCH1>:
{
 8005508:	b480      	push	{r7}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8005518:	bf00      	nop
 800551a:	370c      	adds	r7, #12
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <LL_TIM_OC_SetCompareCH2>:
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	683a      	ldr	r2, [r7, #0]
 8005532:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8005534:	bf00      	nop
 8005536:	370c      	adds	r7, #12
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr

08005540 <LL_TIM_OC_SetCompareCH3>:
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	683a      	ldr	r2, [r7, #0]
 800554e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr

0800555c <LL_TIM_OC_SetCompareCH4>:
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	683a      	ldr	r2, [r7, #0]
 800556a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <bsp_heater_set_duty_channel>:

#define HEATER_TIMER TIM4
#define TIMER_PERIOD 50000

void bsp_heater_set_duty_channel(uint32_t channel, uint16_t duty_pwm)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	460b      	mov	r3, r1
 8005582:	807b      	strh	r3, [r7, #2]
    if (duty_pwm > 100) duty_pwm = 100;
 8005584:	887b      	ldrh	r3, [r7, #2]
 8005586:	2b64      	cmp	r3, #100	@ 0x64
 8005588:	d901      	bls.n	800558e <bsp_heater_set_duty_channel+0x16>
 800558a:	2364      	movs	r3, #100	@ 0x64
 800558c:	807b      	strh	r3, [r7, #2]
    uint16_t compare_value = duty_pwm * TIMER_PERIOD / 100;
 800558e:	887b      	ldrh	r3, [r7, #2]
 8005590:	461a      	mov	r2, r3
 8005592:	0152      	lsls	r2, r2, #5
 8005594:	1ad2      	subs	r2, r2, r3
 8005596:	0092      	lsls	r2, r2, #2
 8005598:	4413      	add	r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	81fb      	strh	r3, [r7, #14]
    switch (channel)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2b03      	cmp	r3, #3
 80055a2:	d823      	bhi.n	80055ec <bsp_heater_set_duty_channel+0x74>
 80055a4:	a201      	add	r2, pc, #4	@ (adr r2, 80055ac <bsp_heater_set_duty_channel+0x34>)
 80055a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055aa:	bf00      	nop
 80055ac:	080055bd 	.word	0x080055bd
 80055b0:	080055c9 	.word	0x080055c9
 80055b4:	080055d5 	.word	0x080055d5
 80055b8:	080055e1 	.word	0x080055e1
    {
        case 0:
            LL_TIM_OC_SetCompareCH1(HEATER_TIMER, compare_value);
 80055bc:	89fb      	ldrh	r3, [r7, #14]
 80055be:	4619      	mov	r1, r3
 80055c0:	480d      	ldr	r0, [pc, #52]	@ (80055f8 <bsp_heater_set_duty_channel+0x80>)
 80055c2:	f7ff ffa1 	bl	8005508 <LL_TIM_OC_SetCompareCH1>
            break;
 80055c6:	e012      	b.n	80055ee <bsp_heater_set_duty_channel+0x76>
        case 1:
            LL_TIM_OC_SetCompareCH2(HEATER_TIMER, compare_value);
 80055c8:	89fb      	ldrh	r3, [r7, #14]
 80055ca:	4619      	mov	r1, r3
 80055cc:	480a      	ldr	r0, [pc, #40]	@ (80055f8 <bsp_heater_set_duty_channel+0x80>)
 80055ce:	f7ff ffa9 	bl	8005524 <LL_TIM_OC_SetCompareCH2>
            break;
 80055d2:	e00c      	b.n	80055ee <bsp_heater_set_duty_channel+0x76>
        case 2:
            LL_TIM_OC_SetCompareCH3(HEATER_TIMER, compare_value);
 80055d4:	89fb      	ldrh	r3, [r7, #14]
 80055d6:	4619      	mov	r1, r3
 80055d8:	4807      	ldr	r0, [pc, #28]	@ (80055f8 <bsp_heater_set_duty_channel+0x80>)
 80055da:	f7ff ffb1 	bl	8005540 <LL_TIM_OC_SetCompareCH3>
            break;
 80055de:	e006      	b.n	80055ee <bsp_heater_set_duty_channel+0x76>
        case 3:
            LL_TIM_OC_SetCompareCH4(HEATER_TIMER, compare_value);
 80055e0:	89fb      	ldrh	r3, [r7, #14]
 80055e2:	4619      	mov	r1, r3
 80055e4:	4804      	ldr	r0, [pc, #16]	@ (80055f8 <bsp_heater_set_duty_channel+0x80>)
 80055e6:	f7ff ffb9 	bl	800555c <LL_TIM_OC_SetCompareCH4>
            break;
 80055ea:	e000      	b.n	80055ee <bsp_heater_set_duty_channel+0x76>
        default:
            break;
 80055ec:	bf00      	nop
    }
}
 80055ee:	bf00      	nop
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	40000800 	.word	0x40000800

080055fc <bsp_heater_turn_off_channel>:

void bsp_heater_turn_off_channel(uint32_t channel){
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
    switch (channel)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b03      	cmp	r3, #3
 8005608:	d81e      	bhi.n	8005648 <bsp_heater_turn_off_channel+0x4c>
 800560a:	a201      	add	r2, pc, #4	@ (adr r2, 8005610 <bsp_heater_turn_off_channel+0x14>)
 800560c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005610:	08005621 	.word	0x08005621
 8005614:	0800562b 	.word	0x0800562b
 8005618:	08005635 	.word	0x08005635
 800561c:	0800563f 	.word	0x0800563f
    {
        case 0:
            LL_TIM_OC_SetCompareCH1(HEATER_TIMER, 0);
 8005620:	2100      	movs	r1, #0
 8005622:	480c      	ldr	r0, [pc, #48]	@ (8005654 <bsp_heater_turn_off_channel+0x58>)
 8005624:	f7ff ff70 	bl	8005508 <LL_TIM_OC_SetCompareCH1>
            break;
 8005628:	e00f      	b.n	800564a <bsp_heater_turn_off_channel+0x4e>
        case 1:
            LL_TIM_OC_SetCompareCH2(HEATER_TIMER, 0);
 800562a:	2100      	movs	r1, #0
 800562c:	4809      	ldr	r0, [pc, #36]	@ (8005654 <bsp_heater_turn_off_channel+0x58>)
 800562e:	f7ff ff79 	bl	8005524 <LL_TIM_OC_SetCompareCH2>
            break;
 8005632:	e00a      	b.n	800564a <bsp_heater_turn_off_channel+0x4e>
        case 2:
            LL_TIM_OC_SetCompareCH3(HEATER_TIMER, 0);
 8005634:	2100      	movs	r1, #0
 8005636:	4807      	ldr	r0, [pc, #28]	@ (8005654 <bsp_heater_turn_off_channel+0x58>)
 8005638:	f7ff ff82 	bl	8005540 <LL_TIM_OC_SetCompareCH3>
            break;
 800563c:	e005      	b.n	800564a <bsp_heater_turn_off_channel+0x4e>
        case 3:
            LL_TIM_OC_SetCompareCH4(HEATER_TIMER, 0);
 800563e:	2100      	movs	r1, #0
 8005640:	4804      	ldr	r0, [pc, #16]	@ (8005654 <bsp_heater_turn_off_channel+0x58>)
 8005642:	f7ff ff8b 	bl	800555c <LL_TIM_OC_SetCompareCH4>
            break;
 8005646:	e000      	b.n	800564a <bsp_heater_turn_off_channel+0x4e>
        default:
            break;
 8005648:	bf00      	nop
    }
}
 800564a:	bf00      	nop
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	40000800 	.word	0x40000800

08005658 <LL_SPI_Enable>:
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	601a      	str	r2, [r3, #0]
}
 800566c:	bf00      	nop
 800566e:	370c      	adds	r7, #12
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <LL_SPI_Disable>:
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	601a      	str	r2, [r3, #0]
}
 800568c:	bf00      	nop
 800568e:	370c      	adds	r7, #12
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr

08005698 <LL_SPI_SetClockPhase>:
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f023 0201 	bic.w	r2, r3, #1
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	431a      	orrs	r2, r3
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	601a      	str	r2, [r3, #0]
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr

080056be <LL_SPI_SetClockPolarity>:
{
 80056be:	b480      	push	{r7}
 80056c0:	b083      	sub	sp, #12
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
 80056c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f023 0202 	bic.w	r2, r3, #2
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	431a      	orrs	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	601a      	str	r2, [r3, #0]
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <bsp_laser_set_spi_mode>:
    LL_SPI_SetBaudRatePrescaler(SPI4, Prescaler);
    LL_SPI_Enable(SPI4);
}

void bsp_laser_set_spi_mode(spi_mode_t spi_mode)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	4603      	mov	r3, r0
 80056ec:	71fb      	strb	r3, [r7, #7]
	LL_SPI_Disable(SPI4);
 80056ee:	481e      	ldr	r0, [pc, #120]	@ (8005768 <bsp_laser_set_spi_mode+0x84>)
 80056f0:	f7ff ffc2 	bl	8005678 <LL_SPI_Disable>
	switch(spi_mode)
 80056f4:	79fb      	ldrb	r3, [r7, #7]
 80056f6:	2b03      	cmp	r3, #3
 80056f8:	d82e      	bhi.n	8005758 <bsp_laser_set_spi_mode+0x74>
 80056fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005700 <bsp_laser_set_spi_mode+0x1c>)
 80056fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005700:	08005711 	.word	0x08005711
 8005704:	08005723 	.word	0x08005723
 8005708:	08005735 	.word	0x08005735
 800570c:	08005747 	.word	0x08005747
	{
		case SPI_MODE_0:
			LL_SPI_SetClockPolarity(SPI4, LL_SPI_POLARITY_LOW);
 8005710:	2100      	movs	r1, #0
 8005712:	4815      	ldr	r0, [pc, #84]	@ (8005768 <bsp_laser_set_spi_mode+0x84>)
 8005714:	f7ff ffd3 	bl	80056be <LL_SPI_SetClockPolarity>
			LL_SPI_SetClockPhase(SPI4, LL_SPI_PHASE_1EDGE);
 8005718:	2100      	movs	r1, #0
 800571a:	4813      	ldr	r0, [pc, #76]	@ (8005768 <bsp_laser_set_spi_mode+0x84>)
 800571c:	f7ff ffbc 	bl	8005698 <LL_SPI_SetClockPhase>
		break;
 8005720:	e01a      	b.n	8005758 <bsp_laser_set_spi_mode+0x74>

		case SPI_MODE_1:
			LL_SPI_SetClockPolarity(SPI4, LL_SPI_POLARITY_LOW);
 8005722:	2100      	movs	r1, #0
 8005724:	4810      	ldr	r0, [pc, #64]	@ (8005768 <bsp_laser_set_spi_mode+0x84>)
 8005726:	f7ff ffca 	bl	80056be <LL_SPI_SetClockPolarity>
			LL_SPI_SetClockPhase(SPI4, LL_SPI_PHASE_2EDGE);
 800572a:	2101      	movs	r1, #1
 800572c:	480e      	ldr	r0, [pc, #56]	@ (8005768 <bsp_laser_set_spi_mode+0x84>)
 800572e:	f7ff ffb3 	bl	8005698 <LL_SPI_SetClockPhase>
		break;
 8005732:	e011      	b.n	8005758 <bsp_laser_set_spi_mode+0x74>

		case SPI_MODE_2:
			LL_SPI_SetClockPolarity(SPI4, LL_SPI_POLARITY_HIGH);
 8005734:	2102      	movs	r1, #2
 8005736:	480c      	ldr	r0, [pc, #48]	@ (8005768 <bsp_laser_set_spi_mode+0x84>)
 8005738:	f7ff ffc1 	bl	80056be <LL_SPI_SetClockPolarity>
			LL_SPI_SetClockPhase(SPI4, LL_SPI_PHASE_1EDGE);
 800573c:	2100      	movs	r1, #0
 800573e:	480a      	ldr	r0, [pc, #40]	@ (8005768 <bsp_laser_set_spi_mode+0x84>)
 8005740:	f7ff ffaa 	bl	8005698 <LL_SPI_SetClockPhase>
		break;
 8005744:	e008      	b.n	8005758 <bsp_laser_set_spi_mode+0x74>

		case SPI_MODE_3:
			LL_SPI_SetClockPolarity(SPI4, LL_SPI_POLARITY_HIGH);
 8005746:	2102      	movs	r1, #2
 8005748:	4807      	ldr	r0, [pc, #28]	@ (8005768 <bsp_laser_set_spi_mode+0x84>)
 800574a:	f7ff ffb8 	bl	80056be <LL_SPI_SetClockPolarity>
			LL_SPI_SetClockPhase(SPI4, LL_SPI_PHASE_2EDGE);
 800574e:	2101      	movs	r1, #1
 8005750:	4805      	ldr	r0, [pc, #20]	@ (8005768 <bsp_laser_set_spi_mode+0x84>)
 8005752:	f7ff ffa1 	bl	8005698 <LL_SPI_SetClockPhase>
		break;
 8005756:	bf00      	nop
	}
	LL_SPI_Enable(SPI4);
 8005758:	4803      	ldr	r0, [pc, #12]	@ (8005768 <bsp_laser_set_spi_mode+0x84>)
 800575a:	f7ff ff7d 	bl	8005658 <LL_SPI_Enable>
}
 800575e:	bf00      	nop
 8005760:	3708      	adds	r7, #8
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	40013400 	.word	0x40013400

0800576c <bsp_laser_init>:

void bsp_laser_init(void)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af02      	add	r7, sp, #8
	bsp_laser_set_spi_mode(SPI_MODE_0);
 8005772:	2000      	movs	r0, #0
 8005774:	f7ff ffb6 	bl	80056e4 <bsp_laser_set_spi_mode>
	MCP4902_Device_Init(&DAC_device, SPI4, LASER_DAC_CS_GPIO_Port, LASER_DAC_CS_Pin, LASER_DAC_LATCH_GPIO_Port, LASER_DAC_LATCH_Pin);
 8005778:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800577c:	9301      	str	r3, [sp, #4]
 800577e:	4b10      	ldr	r3, [pc, #64]	@ (80057c0 <bsp_laser_init+0x54>)
 8005780:	9300      	str	r3, [sp, #0]
 8005782:	2304      	movs	r3, #4
 8005784:	4a0e      	ldr	r2, [pc, #56]	@ (80057c0 <bsp_laser_init+0x54>)
 8005786:	490f      	ldr	r1, [pc, #60]	@ (80057c4 <bsp_laser_init+0x58>)
 8005788:	480f      	ldr	r0, [pc, #60]	@ (80057c8 <bsp_laser_init+0x5c>)
 800578a:	f001 fe6d 	bl	8007468 <MCP4902_Device_Init>
	bsp_laser_set_spi_mode(SPI_MODE_1);
 800578e:	2001      	movs	r0, #1
 8005790:	f7ff ffa8 	bl	80056e4 <bsp_laser_set_spi_mode>
	ADG1414_Chain_Init(&laser_int, SPI4, LASER_INT_SW_CS_GPIO_Port, LASER_INT_SW_CS_Pin, INTERNAL_CHAIN_SWITCH_NUM);
 8005794:	2306      	movs	r3, #6
 8005796:	9300      	str	r3, [sp, #0]
 8005798:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800579c:	4a0b      	ldr	r2, [pc, #44]	@ (80057cc <bsp_laser_init+0x60>)
 800579e:	4909      	ldr	r1, [pc, #36]	@ (80057c4 <bsp_laser_init+0x58>)
 80057a0:	480b      	ldr	r0, [pc, #44]	@ (80057d0 <bsp_laser_init+0x64>)
 80057a2:	f000 fae0 	bl	8005d66 <ADG1414_Chain_Init>
	ADG1414_Chain_Init(&laser_ext, SPI4, LASER_EXT_SW_CS_GPIO_Port, LASER_EXT_SW_CS_Pin, EXTERNAL_CHAIN_SWITCH_NUM);
 80057a6:	2301      	movs	r3, #1
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057ae:	4a07      	ldr	r2, [pc, #28]	@ (80057cc <bsp_laser_init+0x60>)
 80057b0:	4904      	ldr	r1, [pc, #16]	@ (80057c4 <bsp_laser_init+0x58>)
 80057b2:	4808      	ldr	r0, [pc, #32]	@ (80057d4 <bsp_laser_init+0x68>)
 80057b4:	f000 fad7 	bl	8005d66 <ADG1414_Chain_Init>
}
 80057b8:	bf00      	nop
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	40020400 	.word	0x40020400
 80057c4:	40013400 	.word	0x40013400
 80057c8:	200057ec 	.word	0x200057ec
 80057cc:	40021000 	.word	0x40021000
 80057d0:	20005804 	.word	0x20005804
 80057d4:	20005824 	.word	0x20005824

080057d8 <bsp_laser_int_switch_on>:

void bsp_laser_int_switch_on(uint32_t channel_idx)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b082      	sub	sp, #8
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
	ADG1414_Chain_SwitchOn(&laser_int, channel_idx);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	4619      	mov	r1, r3
 80057e6:	4803      	ldr	r0, [pc, #12]	@ (80057f4 <bsp_laser_int_switch_on+0x1c>)
 80057e8:	f000 fb1e 	bl	8005e28 <ADG1414_Chain_SwitchOn>
}
 80057ec:	bf00      	nop
 80057ee:	3708      	adds	r7, #8
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}
 80057f4:	20005804 	.word	0x20005804

080057f8 <bsp_laser_int_switch_off_all>:

void bsp_laser_int_switch_off_all(void){
 80057f8:	b580      	push	{r7, lr}
 80057fa:	af00      	add	r7, sp, #0
	ADG1414_Chain_SwitchAllOff(&laser_int);
 80057fc:	4802      	ldr	r0, [pc, #8]	@ (8005808 <bsp_laser_int_switch_off_all+0x10>)
 80057fe:	f000 fb83 	bl	8005f08 <ADG1414_Chain_SwitchAllOff>
}
 8005802:	bf00      	nop
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	20005804 	.word	0x20005804

0800580c <bsp_laser_ext_switch_on>:

void bsp_laser_ext_switch_on(uint32_t channel_idx)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
	ADG1414_Chain_SwitchOn(&laser_ext, channel_idx);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	b2db      	uxtb	r3, r3
 8005818:	4619      	mov	r1, r3
 800581a:	4803      	ldr	r0, [pc, #12]	@ (8005828 <bsp_laser_ext_switch_on+0x1c>)
 800581c:	f000 fb04 	bl	8005e28 <ADG1414_Chain_SwitchOn>
}
 8005820:	bf00      	nop
 8005822:	3708      	adds	r7, #8
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}
 8005828:	20005824 	.word	0x20005824

0800582c <bsp_laser_ext_switch_off_all>:

void bsp_laser_ext_switch_off_all(void){
 800582c:	b580      	push	{r7, lr}
 800582e:	af00      	add	r7, sp, #0
	ADG1414_Chain_SwitchAllOff(&laser_ext);
 8005830:	4802      	ldr	r0, [pc, #8]	@ (800583c <bsp_laser_ext_switch_off_all+0x10>)
 8005832:	f000 fb69 	bl	8005f08 <ADG1414_Chain_SwitchAllOff>
}
 8005836:	bf00      	nop
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	20005824 	.word	0x20005824

08005840 <bsp_laser_int_set_current>:
 * current source has 250 ohm shunt
 * with maximum voltage of 3V, we calculate the voltage for ADC and send to ADC
 */

void bsp_laser_int_set_current(uint32_t percent)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b082      	sub	sp, #8
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
	if (percent > 100) percent = 100;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b64      	cmp	r3, #100	@ 0x64
 800584c:	d901      	bls.n	8005852 <bsp_laser_int_set_current+0x12>
 800584e:	2364      	movs	r3, #100	@ 0x64
 8005850:	607b      	str	r3, [r7, #4]
	MCP4902_Set_DAC(&DAC_device, 0, 255*percent/100);
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	4613      	mov	r3, r2
 8005856:	021b      	lsls	r3, r3, #8
 8005858:	1a9b      	subs	r3, r3, r2
 800585a:	4a07      	ldr	r2, [pc, #28]	@ (8005878 <bsp_laser_int_set_current+0x38>)
 800585c:	fba2 2303 	umull	r2, r3, r2, r3
 8005860:	095b      	lsrs	r3, r3, #5
 8005862:	b2db      	uxtb	r3, r3
 8005864:	461a      	mov	r2, r3
 8005866:	2100      	movs	r1, #0
 8005868:	4804      	ldr	r0, [pc, #16]	@ (800587c <bsp_laser_int_set_current+0x3c>)
 800586a:	f001 fde9 	bl	8007440 <MCP4902_Set_DAC>
}
 800586e:	bf00      	nop
 8005870:	3708      	adds	r7, #8
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	51eb851f 	.word	0x51eb851f
 800587c:	200057ec 	.word	0x200057ec

08005880 <bsp_laser_ext_set_current>:

void bsp_laser_ext_set_current(uint32_t percent)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b082      	sub	sp, #8
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
	if (percent > 100) percent = 100;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b64      	cmp	r3, #100	@ 0x64
 800588c:	d901      	bls.n	8005892 <bsp_laser_ext_set_current+0x12>
 800588e:	2364      	movs	r3, #100	@ 0x64
 8005890:	607b      	str	r3, [r7, #4]
	MCP4902_Set_DAC(&DAC_device, 0, 255*percent/100);
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	4613      	mov	r3, r2
 8005896:	021b      	lsls	r3, r3, #8
 8005898:	1a9b      	subs	r3, r3, r2
 800589a:	4a07      	ldr	r2, [pc, #28]	@ (80058b8 <bsp_laser_ext_set_current+0x38>)
 800589c:	fba2 2303 	umull	r2, r3, r2, r3
 80058a0:	095b      	lsrs	r3, r3, #5
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	461a      	mov	r2, r3
 80058a6:	2100      	movs	r1, #0
 80058a8:	4804      	ldr	r0, [pc, #16]	@ (80058bc <bsp_laser_ext_set_current+0x3c>)
 80058aa:	f001 fdc9 	bl	8007440 <MCP4902_Set_DAC>
}
 80058ae:	bf00      	nop
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	51eb851f 	.word	0x51eb851f
 80058bc:	200057ec 	.word	0x200057ec

080058c0 <bsp_laser_set_current>:
void bsp_laser_set_current(uint32_t id, uint32_t percent)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
	if (id ==0)  bsp_laser_int_set_current(percent);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d103      	bne.n	80058d8 <bsp_laser_set_current+0x18>
 80058d0:	6838      	ldr	r0, [r7, #0]
 80058d2:	f7ff ffb5 	bl	8005840 <bsp_laser_int_set_current>
	else bsp_laser_ext_set_current(percent);

}
 80058d6:	e002      	b.n	80058de <bsp_laser_set_current+0x1e>
	else bsp_laser_ext_set_current(percent);
 80058d8:	6838      	ldr	r0, [r7, #0]
 80058da:	f7ff ffd1 	bl	8005880 <bsp_laser_ext_set_current>
}
 80058de:	bf00      	nop
 80058e0:	3708      	adds	r7, #8
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
	...

080058e8 <bsp_ntc_trigger_adc>:
static uint32_t first_sample = 1;

static temperature_monitor_evt_t const adc_evt = {.super = {.sig = EVT_TEMPERATURE_MONITOR_NTC_ADC_COMPLETED} };

void bsp_ntc_trigger_adc()
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	af00      	add	r7, sp, #0


        // Cu hnh DMA  truyn d liu ADC vo buffer

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ntc_ADC_value, 8);
 80058ec:	2208      	movs	r2, #8
 80058ee:	4903      	ldr	r1, [pc, #12]	@ (80058fc <bsp_ntc_trigger_adc+0x14>)
 80058f0:	4803      	ldr	r0, [pc, #12]	@ (8005900 <bsp_ntc_trigger_adc+0x18>)
 80058f2:	f004 f8f5 	bl	8009ae0 <HAL_ADC_Start_DMA>

}
 80058f6:	bf00      	nop
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	20005844 	.word	0x20005844
 8005900:	20004344 	.word	0x20004344

08005904 <bsp_ntc_get_temperature>:

int16_t bsp_ntc_get_temperature(uint32_t ntc_channel)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b082      	sub	sp, #8
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
	return ntc_convert(ntc_ADC_value[ntc_channel]);
 800590c:	4a05      	ldr	r2, [pc, #20]	@ (8005924 <bsp_ntc_get_temperature+0x20>)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005914:	4618      	mov	r0, r3
 8005916:	f001 fe61 	bl	80075dc <ntc_convert>
 800591a:	4603      	mov	r3, r0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3708      	adds	r7, #8
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	20005844 	.word	0x20005844

08005928 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a25      	ldr	r2, [pc, #148]	@ (80059c8 <HAL_ADC_ConvCpltCallback+0xa0>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d142      	bne.n	80059be <HAL_ADC_ConvCpltCallback+0x96>
	{
		if (first_sample)
 8005938:	4b24      	ldr	r3, [pc, #144]	@ (80059cc <HAL_ADC_ConvCpltCallback+0xa4>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d011      	beq.n	8005964 <HAL_ADC_ConvCpltCallback+0x3c>
		{
			for (uint32_t i = 0; i< 8; i++ ) ntc_ADC_value_average[i] = ntc_ADC_value[i];
 8005940:	2300      	movs	r3, #0
 8005942:	60fb      	str	r3, [r7, #12]
 8005944:	e00a      	b.n	800595c <HAL_ADC_ConvCpltCallback+0x34>
 8005946:	4a22      	ldr	r2, [pc, #136]	@ (80059d0 <HAL_ADC_ConvCpltCallback+0xa8>)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800594e:	4a21      	ldr	r2, [pc, #132]	@ (80059d4 <HAL_ADC_ConvCpltCallback+0xac>)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	3301      	adds	r3, #1
 800595a:	60fb      	str	r3, [r7, #12]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2b07      	cmp	r3, #7
 8005960:	d9f1      	bls.n	8005946 <HAL_ADC_ConvCpltCallback+0x1e>
 8005962:	e01b      	b.n	800599c <HAL_ADC_ConvCpltCallback+0x74>

		}
		else
		{
			for (uint32_t i = 0; i< 8; i++ ) ntc_ADC_value_average[i] = (ntc_ADC_value[i] + ntc_ADC_value_average[i])/2;
 8005964:	2300      	movs	r3, #0
 8005966:	60bb      	str	r3, [r7, #8]
 8005968:	e015      	b.n	8005996 <HAL_ADC_ConvCpltCallback+0x6e>
 800596a:	4a19      	ldr	r2, [pc, #100]	@ (80059d0 <HAL_ADC_ConvCpltCallback+0xa8>)
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005972:	4619      	mov	r1, r3
 8005974:	4a17      	ldr	r2, [pc, #92]	@ (80059d4 <HAL_ADC_ConvCpltCallback+0xac>)
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800597c:	440b      	add	r3, r1
 800597e:	2b00      	cmp	r3, #0
 8005980:	da00      	bge.n	8005984 <HAL_ADC_ConvCpltCallback+0x5c>
 8005982:	3301      	adds	r3, #1
 8005984:	105b      	asrs	r3, r3, #1
 8005986:	b299      	uxth	r1, r3
 8005988:	4a12      	ldr	r2, [pc, #72]	@ (80059d4 <HAL_ADC_ConvCpltCallback+0xac>)
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	3301      	adds	r3, #1
 8005994:	60bb      	str	r3, [r7, #8]
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	2b07      	cmp	r3, #7
 800599a:	d9e6      	bls.n	800596a <HAL_ADC_ConvCpltCallback+0x42>
		}
		if (sample_count < 10) sample_count++;
 800599c:	4b0e      	ldr	r3, [pc, #56]	@ (80059d8 <HAL_ADC_ConvCpltCallback+0xb0>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2b09      	cmp	r3, #9
 80059a2:	d805      	bhi.n	80059b0 <HAL_ADC_ConvCpltCallback+0x88>
 80059a4:	4b0c      	ldr	r3, [pc, #48]	@ (80059d8 <HAL_ADC_ConvCpltCallback+0xb0>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	3301      	adds	r3, #1
 80059aa:	4a0b      	ldr	r2, [pc, #44]	@ (80059d8 <HAL_ADC_ConvCpltCallback+0xb0>)
 80059ac:	6013      	str	r3, [r2, #0]
		{
			sample_count = 0;
			SST_Task_post(&temperature_monitor_task_inst.super, (SST_Evt *)&adc_evt); //post to temperature monitor task
		}
	}
}
 80059ae:	e006      	b.n	80059be <HAL_ADC_ConvCpltCallback+0x96>
			sample_count = 0;
 80059b0:	4b09      	ldr	r3, [pc, #36]	@ (80059d8 <HAL_ADC_ConvCpltCallback+0xb0>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	601a      	str	r2, [r3, #0]
			SST_Task_post(&temperature_monitor_task_inst.super, (SST_Evt *)&adc_evt); //post to temperature monitor task
 80059b6:	4909      	ldr	r1, [pc, #36]	@ (80059dc <HAL_ADC_ConvCpltCallback+0xb4>)
 80059b8:	4809      	ldr	r0, [pc, #36]	@ (80059e0 <HAL_ADC_ConvCpltCallback+0xb8>)
 80059ba:	f003 ff45 	bl	8009848 <SST_Task_post>
}
 80059be:	bf00      	nop
 80059c0:	3710      	adds	r7, #16
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	20004344 	.word	0x20004344
 80059cc:	2000000c 	.word	0x2000000c
 80059d0:	20005844 	.word	0x20005844
 80059d4:	20005854 	.word	0x20005854
 80059d8:	20005864 	.word	0x20005864
 80059dc:	080112a8 	.word	0x080112a8
 80059e0:	2000578c 	.word	0x2000578c

080059e4 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_22
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 80059ec:	4b07      	ldr	r3, [pc, #28]	@ (8005a0c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80059ee:	695a      	ldr	r2, [r3, #20]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4013      	ands	r3, r2
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	429a      	cmp	r2, r3
 80059f8:	bf0c      	ite	eq
 80059fa:	2301      	moveq	r3, #1
 80059fc:	2300      	movne	r3, #0
 80059fe:	b2db      	uxtb	r3, r3
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr
 8005a0c:	40013c00 	.word	0x40013c00

08005a10 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_22
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8005a18:	4a04      	ldr	r2, [pc, #16]	@ (8005a2c <LL_EXTI_ClearFlag_0_31+0x1c>)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6153      	str	r3, [r2, #20]
}
 8005a1e:	bf00      	nop
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	40013c00 	.word	0x40013c00

08005a30 <LL_SPI_TransmitData16>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b085      	sub	sp, #20
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	460b      	mov	r3, r1
 8005a3a:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	330c      	adds	r3, #12
 8005a40:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	887a      	ldrh	r2, [r7, #2]
 8005a46:	801a      	strh	r2, [r3, #0]
#else
  SPIx->DR = TxData;
#endif /* __GNUC__ */
}
 8005a48:	bf00      	nop
 8005a4a:	3714      	adds	r7, #20
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <TIM1_UP_TIM10_IRQHandler>:
	Photodiode_DMA_config(num_sample);
	Photodiode_timer_start(num_sample);
}

// Hm x l ngt Timer 1
void TIM1_UP_TIM10_IRQHandler(void) {
 8005a54:	b580      	push	{r7, lr}
 8005a56:	af00      	add	r7, sp, #0

        // To xung trn PD10
	    GPIOD->BSRR = GPIO_BSRR_BS_9; // t CS ln 1
 8005a58:	4b10      	ldr	r3, [pc, #64]	@ (8005a9c <TIM1_UP_TIM10_IRQHandler+0x48>)
 8005a5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a5e:	619a      	str	r2, [r3, #24]
        GPIOD->BSRR = GPIO_BSRR_BR_10; // t PD10 xung 0
 8005a60:	4b0e      	ldr	r3, [pc, #56]	@ (8005a9c <TIM1_UP_TIM10_IRQHandler+0x48>)
 8005a62:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005a66:	619a      	str	r2, [r3, #24]

            __NOP(); // Lnh NOP  m bo tr
 8005a68:	bf00      	nop
            __NOP(); // Lnh NOP  m bo tr
 8005a6a:	bf00      	nop
            __NOP(); // Lnh NOP  m bo tr
 8005a6c:	bf00      	nop
            __NOP(); // Lnh NOP  m bo tr
 8005a6e:	bf00      	nop
            GPIOD->BSRR = GPIO_BSRR_BR_9; // CS=0
 8005a70:	4b0a      	ldr	r3, [pc, #40]	@ (8005a9c <TIM1_UP_TIM10_IRQHandler+0x48>)
 8005a72:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005a76:	619a      	str	r2, [r3, #24]
            LL_SPI_TransmitData16(SPI2, 0xAAAA);
 8005a78:	f64a 21aa 	movw	r1, #43690	@ 0xaaaa
 8005a7c:	4808      	ldr	r0, [pc, #32]	@ (8005aa0 <TIM1_UP_TIM10_IRQHandler+0x4c>)
 8005a7e:	f7ff ffd7 	bl	8005a30 <LL_SPI_TransmitData16>
        GPIOD->BSRR = GPIO_BSRR_BS_10; // t PD10 ln 1
 8005a82:	4b06      	ldr	r3, [pc, #24]	@ (8005a9c <TIM1_UP_TIM10_IRQHandler+0x48>)
 8005a84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a88:	619a      	str	r2, [r3, #24]
        TIM1->SR &= ~TIM_SR_UIF; // Xa c ngt
 8005a8a:	4b06      	ldr	r3, [pc, #24]	@ (8005aa4 <TIM1_UP_TIM10_IRQHandler+0x50>)
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	4a05      	ldr	r2, [pc, #20]	@ (8005aa4 <TIM1_UP_TIM10_IRQHandler+0x50>)
 8005a90:	f023 0301 	bic.w	r3, r3, #1
 8005a94:	6113      	str	r3, [r2, #16]


}
 8005a96:	bf00      	nop
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	bf00      	nop
 8005a9c:	40020c00 	.word	0x40020c00
 8005aa0:	40003800 	.word	0x40003800
 8005aa4:	40010000 	.word	0x40010000

08005aa8 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_11) != RESET)
 8005aac:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005ab0:	f7ff ff98 	bl	80059e4 <LL_EXTI_IsActiveFlag_0_31>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d003      	beq.n	8005ac2 <EXTI15_10_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_11);
 8005aba:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005abe:	f7ff ffa7 	bl	8005a10 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_11 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005ac2:	bf00      	nop
 8005ac4:	bd80      	pop	{r7, pc}
	...

08005ac8 <bsp_spi_ram_init>:
    .dma_stream_rx = LL_DMA_STREAM_6, // Stream 6 cho RX
    .dma_channel = LL_DMA_CHANNEL_1 // Channel 0 chung
};

void bsp_spi_ram_init(void)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	af00      	add	r7, sp, #0
	SRAM_Initialize(&IS66WV);
 8005acc:	4802      	ldr	r0, [pc, #8]	@ (8005ad8 <bsp_spi_ram_init+0x10>)
 8005ace:	f000 fc05 	bl	80062dc <SRAM_Initialize>
}
 8005ad2:	bf00      	nop
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	20000010 	.word	0x20000010

08005adc <bsp_spi_ram_write_dma>:
{
	SRAM_fast_read_polling(&IS66WV, address, size, buffer);
}

void bsp_spi_ram_write_dma(uint32_t address, uint32_t size, uint8_t *buffer)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]
	SRAM_write_DMA(&IS66WV, address, size, buffer);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	68ba      	ldr	r2, [r7, #8]
 8005aec:	68f9      	ldr	r1, [r7, #12]
 8005aee:	4803      	ldr	r0, [pc, #12]	@ (8005afc <bsp_spi_ram_write_dma+0x20>)
 8005af0:	f000 fc7c 	bl	80063ec <SRAM_write_DMA>
}
 8005af4:	bf00      	nop
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	20000010 	.word	0x20000010

08005b00 <bsp_spi_ram_read_dma>:

void bsp_spi_ram_read_dma(uint32_t address, uint32_t size, uint8_t *buffer)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
	SRAM_read_DMA(&IS66WV, address, size, buffer);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68ba      	ldr	r2, [r7, #8]
 8005b10:	68f9      	ldr	r1, [r7, #12]
 8005b12:	4803      	ldr	r0, [pc, #12]	@ (8005b20 <bsp_spi_ram_read_dma+0x20>)
 8005b14:	f000 fd22 	bl	800655c <SRAM_read_DMA>
}
 8005b18:	bf00      	nop
 8005b1a:	3710      	adds	r7, #16
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}
 8005b20:	20000010 	.word	0x20000010

08005b24 <bsp_spi_ram_read_id>:
void bsp_spi_ram_read_id(uint8_t * buffer)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
	SRAM_read_id(&IS66WV,  buffer);
 8005b2c:	6879      	ldr	r1, [r7, #4]
 8005b2e:	4803      	ldr	r0, [pc, #12]	@ (8005b3c <bsp_spi_ram_read_id+0x18>)
 8005b30:	f000 fbec 	bl	800630c <SRAM_read_id>
}
 8005b34:	bf00      	nop
 8005b36:	3708      	adds	r7, #8
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	20000010 	.word	0x20000010

08005b40 <bsp_spi_ram_is_transfer_done>:
uint8_t bsp_spi_ram_is_transfer_done(void)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	af00      	add	r7, sp, #0
	return SRAM_IsTransferDone(&IS66WV);
 8005b44:	4802      	ldr	r0, [pc, #8]	@ (8005b50 <bsp_spi_ram_is_transfer_done+0x10>)
 8005b46:	f000 fdf6 	bl	8006736 <SRAM_IsTransferDone>
 8005b4a:	4603      	mov	r3, r0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	20000010 	.word	0x20000010

08005b54 <LL_GPIO_SetOutputPin>:
{
 8005b54:	b480      	push	{r7}
 8005b56:	b083      	sub	sp, #12
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	683a      	ldr	r2, [r7, #0]
 8005b62:	619a      	str	r2, [r3, #24]
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <LL_GPIO_ResetOutputPin>:
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	041a      	lsls	r2, r3, #16
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	619a      	str	r2, [r3, #24]
}
 8005b82:	bf00      	nop
 8005b84:	370c      	adds	r7, #12
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr
	...

08005b90 <bsp_temperature_power_on>:
//	if (tec_idx > 3) return ERROR_NOT_SUPPORTED;
//	return lt8722_set_swen_req(tec_table[tec_idx], LT8722_SWEN_REQ_DISABLED);
//}

uint32_t bsp_temperature_power_on(void)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(EF_5_EN_GPIO_Port, EF_5_EN_Pin);
 8005b94:	2110      	movs	r1, #16
 8005b96:	4803      	ldr	r0, [pc, #12]	@ (8005ba4 <bsp_temperature_power_on+0x14>)
 8005b98:	f7ff ffdc 	bl	8005b54 <LL_GPIO_SetOutputPin>
	return ERROR_OK;
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	40020c00 	.word	0x40020c00

08005ba8 <bsp_temperature_power_off>:
uint32_t bsp_temperature_power_off(void)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(EF_5_EN_GPIO_Port, EF_5_EN_Pin);
 8005bac:	2110      	movs	r1, #16
 8005bae:	4803      	ldr	r0, [pc, #12]	@ (8005bbc <bsp_temperature_power_off+0x14>)
 8005bb0:	f7ff ffde 	bl	8005b70 <LL_GPIO_ResetOutputPin>
	return ERROR_OK;
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	40020c00 	.word	0x40020c00

08005bc0 <LL_SPI_Enable>:
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	601a      	str	r2, [r3, #0]
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <LL_SPI_IsEnabled>:
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf0:	2b40      	cmp	r3, #64	@ 0x40
 8005bf2:	d101      	bne.n	8005bf8 <LL_SPI_IsEnabled+0x18>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e000      	b.n	8005bfa <LL_SPI_IsEnabled+0x1a>
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	370c      	adds	r7, #12
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr

08005c06 <LL_SPI_IsActiveFlag_TXE>:
{
 8005c06:	b480      	push	{r7}
 8005c08:	b083      	sub	sp, #12
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d101      	bne.n	8005c1e <LL_SPI_IsActiveFlag_TXE+0x18>
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e000      	b.n	8005c20 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8005c1e:	2300      	movs	r3, #0
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <LL_SPI_IsActiveFlag_BSY>:
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b083      	sub	sp, #12
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c3c:	2b80      	cmp	r3, #128	@ 0x80
 8005c3e:	d101      	bne.n	8005c44 <LL_SPI_IsActiveFlag_BSY+0x18>
 8005c40:	2301      	movs	r3, #1
 8005c42:	e000      	b.n	8005c46 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	370c      	adds	r7, #12
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr

08005c52 <LL_SPI_ReceiveData8>:
{
 8005c52:	b480      	push	{r7}
 8005c54:	b083      	sub	sp, #12
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	330c      	adds	r3, #12
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	b2db      	uxtb	r3, r3
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	370c      	adds	r7, #12
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <LL_SPI_TransmitData8>:
{
 8005c6e:	b480      	push	{r7}
 8005c70:	b085      	sub	sp, #20
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
 8005c76:	460b      	mov	r3, r1
 8005c78:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	330c      	adds	r3, #12
 8005c7e:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	78fa      	ldrb	r2, [r7, #3]
 8005c84:	701a      	strb	r2, [r3, #0]
}
 8005c86:	bf00      	nop
 8005c88:	3714      	adds	r7, #20
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr

08005c92 <LL_GPIO_SetOutputPin>:
{
 8005c92:	b480      	push	{r7}
 8005c94:	b083      	sub	sp, #12
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
 8005c9a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	683a      	ldr	r2, [r7, #0]
 8005ca0:	619a      	str	r2, [r3, #24]
}
 8005ca2:	bf00      	nop
 8005ca4:	370c      	adds	r7, #12
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr

08005cae <LL_GPIO_ResetOutputPin>:
{
 8005cae:	b480      	push	{r7}
 8005cb0:	b083      	sub	sp, #12
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
 8005cb6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	041a      	lsls	r2, r3, #16
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	619a      	str	r2, [r3, #24]
}
 8005cc0:	bf00      	nop
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <ADG1414_Chain_Write>:

#include "adg1414.h"


static void ADG1414_Chain_Write(ADG1414_Device_t *dev)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]

	while (!LL_SPI_IsActiveFlag_TXE(dev->spi));
 8005cd4:	bf00      	nop
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f7ff ff93 	bl	8005c06 <LL_SPI_IsActiveFlag_TXE>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0f7      	beq.n	8005cd6 <ADG1414_Chain_Write+0xa>
	LL_GPIO_ResetOutputPin(dev->cs_port, dev->cs_pin);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685a      	ldr	r2, [r3, #4]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	4619      	mov	r1, r3
 8005cf0:	4610      	mov	r0, r2
 8005cf2:	f7ff ffdc 	bl	8005cae <LL_GPIO_ResetOutputPin>

    for (int i = dev->num_of_sw - 1; i >= 0; i--)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	7b1b      	ldrb	r3, [r3, #12]
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	60fb      	str	r3, [r7, #12]
 8005cfe:	e023      	b.n	8005d48 <ADG1414_Chain_Write+0x7c>
    {
        LL_SPI_TransmitData8(dev->spi, dev->switch_state[i]);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6818      	ldr	r0, [r3, #0]
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	4413      	add	r3, r2
 8005d0a:	330d      	adds	r3, #13
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	4619      	mov	r1, r3
 8005d10:	f7ff ffad 	bl	8005c6e <LL_SPI_TransmitData8>
        while (!LL_SPI_IsActiveFlag_TXE(dev->spi));  // i TXE
 8005d14:	bf00      	nop
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f7ff ff73 	bl	8005c06 <LL_SPI_IsActiveFlag_TXE>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d0f7      	beq.n	8005d16 <ADG1414_Chain_Write+0x4a>
        while (LL_SPI_IsActiveFlag_BSY(dev->spi));   // i BSY
 8005d26:	bf00      	nop
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f7ff ff7d 	bl	8005c2c <LL_SPI_IsActiveFlag_BSY>
 8005d32:	4603      	mov	r3, r0
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1f7      	bne.n	8005d28 <ADG1414_Chain_Write+0x5c>
        (void)LL_SPI_ReceiveData8(dev->spi);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f7ff ff88 	bl	8005c52 <LL_SPI_ReceiveData8>
    for (int i = dev->num_of_sw - 1; i >= 0; i--)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	3b01      	subs	r3, #1
 8005d46:	60fb      	str	r3, [r7, #12]
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	dad8      	bge.n	8005d00 <ADG1414_Chain_Write+0x34>
    }

    LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	685a      	ldr	r2, [r3, #4]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	4619      	mov	r1, r3
 8005d58:	4610      	mov	r0, r2
 8005d5a:	f7ff ff9a 	bl	8005c92 <LL_GPIO_SetOutputPin>
}
 8005d5e:	bf00      	nop
 8005d60:	3710      	adds	r7, #16
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <ADG1414_Chain_Init>:

/* Hm khi to module ADG1414 */
void ADG1414_Chain_Init(ADG1414_Device_t *dev, SPI_TypeDef *spi, GPIO_TypeDef *cs_port, uint32_t cs_pin, uint8_t num_of_sw)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b08c      	sub	sp, #48	@ 0x30
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	60f8      	str	r0, [r7, #12]
 8005d6e:	60b9      	str	r1, [r7, #8]
 8005d70:	607a      	str	r2, [r7, #4]
 8005d72:	603b      	str	r3, [r7, #0]
	dev->spi = spi;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	68ba      	ldr	r2, [r7, #8]
 8005d78:	601a      	str	r2, [r3, #0]
	dev->num_of_sw = num_of_sw;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005d80:	731a      	strb	r2, [r3, #12]
	dev->cs_port = cs_port;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	605a      	str	r2, [r3, #4]
	dev->cs_pin = cs_pin;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	683a      	ldr	r2, [r7, #0]
 8005d8c:	609a      	str	r2, [r3, #8]

    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d8e:	f107 0314 	add.w	r3, r7, #20
 8005d92:	2200      	movs	r2, #0
 8005d94:	601a      	str	r2, [r3, #0]
 8005d96:	605a      	str	r2, [r3, #4]
 8005d98:	609a      	str	r2, [r3, #8]
 8005d9a:	60da      	str	r2, [r3, #12]
 8005d9c:	611a      	str	r2, [r3, #16]
 8005d9e:	615a      	str	r2, [r3, #20]
    GPIO_InitStruct.Pin = dev->cs_pin;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8005da6:	2301      	movs	r3, #1
 8005da8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8005daa:	2302      	movs	r3, #2
 8005dac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005dae:	2300      	movs	r3, #0
 8005db0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005db2:	2300      	movs	r3, #0
 8005db4:	627b      	str	r3, [r7, #36]	@ 0x24
    LL_GPIO_Init(dev->cs_port, &GPIO_InitStruct);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f107 0214 	add.w	r2, r7, #20
 8005dbe:	4611      	mov	r1, r2
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f005 fdb5 	bl	800b930 <LL_GPIO_Init>

    LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	685a      	ldr	r2, [r3, #4]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	4619      	mov	r1, r3
 8005dd0:	4610      	mov	r0, r2
 8005dd2:	f7ff ff5e 	bl	8005c92 <LL_GPIO_SetOutputPin>

    for (int i = 0; i < dev->num_of_sw; i++)
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005dda:	e008      	b.n	8005dee <ADG1414_Chain_Init+0x88>
    {
        dev->switch_state[i] = 0x00;
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005de0:	4413      	add	r3, r2
 8005de2:	330d      	adds	r3, #13
 8005de4:	2200      	movs	r2, #0
 8005de6:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < dev->num_of_sw; i++)
 8005de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dea:	3301      	adds	r3, #1
 8005dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	7b1b      	ldrb	r3, [r3, #12]
 8005df2:	461a      	mov	r2, r3
 8005df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005df6:	4293      	cmp	r3, r2
 8005df8:	dbf0      	blt.n	8005ddc <ADG1414_Chain_Init+0x76>
    }

    while (!LL_SPI_IsEnabled(dev->spi))
 8005dfa:	e005      	b.n	8005e08 <ADG1414_Chain_Init+0xa2>
	{
		LL_SPI_Enable(dev->spi);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4618      	mov	r0, r3
 8005e02:	f7ff fedd 	bl	8005bc0 <LL_SPI_Enable>
		__NOP();
 8005e06:	bf00      	nop
    while (!LL_SPI_IsEnabled(dev->spi))
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f7ff fee7 	bl	8005be0 <LL_SPI_IsEnabled>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d0f1      	beq.n	8005dfc <ADG1414_Chain_Init+0x96>
	}

    ADG1414_Chain_Write(dev);
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f7ff ff57 	bl	8005ccc <ADG1414_Chain_Write>
}
 8005e1e:	bf00      	nop
 8005e20:	3730      	adds	r7, #48	@ 0x30
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
	...

08005e28 <ADG1414_Chain_SwitchOn>:

/* Hm bt mt switch */
void ADG1414_Chain_SwitchOn(ADG1414_Device_t *dev, uint8_t channel_num)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	460b      	mov	r3, r1
 8005e32:	70fb      	strb	r3, [r7, #3]
    if ((channel_num > INTERNAL_CHAIN_CHANNEL_NUM)&&
 8005e34:	78fb      	ldrb	r3, [r7, #3]
 8005e36:	2b24      	cmp	r3, #36	@ 0x24
 8005e38:	d903      	bls.n	8005e42 <ADG1414_Chain_SwitchOn+0x1a>
    	(dev->num_of_sw == INTERNAL_CHAIN_SWITCH_NUM))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	7b1b      	ldrb	r3, [r3, #12]
    if ((channel_num > INTERNAL_CHAIN_CHANNEL_NUM)&&
 8005e3e:	2b06      	cmp	r3, #6
 8005e40:	d05a      	beq.n	8005ef8 <ADG1414_Chain_SwitchOn+0xd0>
    	return;  // Kim tra gii hn

    if ((channel_num > EXTERNAL_CHAIN_CHANNEL_NUM)&&
 8005e42:	78fb      	ldrb	r3, [r7, #3]
 8005e44:	2b08      	cmp	r3, #8
 8005e46:	d903      	bls.n	8005e50 <ADG1414_Chain_SwitchOn+0x28>
		(dev->num_of_sw == EXTERNAL_CHAIN_SWITCH_NUM))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	7b1b      	ldrb	r3, [r3, #12]
    if ((channel_num > EXTERNAL_CHAIN_CHANNEL_NUM)&&
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d055      	beq.n	8005efc <ADG1414_Chain_SwitchOn+0xd4>
		return;  // Kim tra gii hn

    if (dev->num_of_sw == INTERNAL_CHAIN_SWITCH_NUM)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	7b1b      	ldrb	r3, [r3, #12]
 8005e54:	2b06      	cmp	r3, #6
 8005e56:	d138      	bne.n	8005eca <ADG1414_Chain_SwitchOn+0xa2>
	{
    	for (int i = 0; i < dev->num_of_sw; i++)
 8005e58:	2300      	movs	r3, #0
 8005e5a:	60fb      	str	r3, [r7, #12]
 8005e5c:	e008      	b.n	8005e70 <ADG1414_Chain_SwitchOn+0x48>
		{
			dev->switch_state[i] = 0x00;
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	4413      	add	r3, r2
 8005e64:	330d      	adds	r3, #13
 8005e66:	2200      	movs	r2, #0
 8005e68:	701a      	strb	r2, [r3, #0]
    	for (int i = 0; i < dev->num_of_sw; i++)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	60fb      	str	r3, [r7, #12]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	7b1b      	ldrb	r3, [r3, #12]
 8005e74:	461a      	mov	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	dbf0      	blt.n	8005e5e <ADG1414_Chain_SwitchOn+0x36>
		}
    	if (channel_num)
 8005e7c:	78fb      	ldrb	r3, [r7, #3]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d036      	beq.n	8005ef0 <ADG1414_Chain_SwitchOn+0xc8>
    	{
    		uint8_t chip_idx = (channel_num-1) / 6;
 8005e82:	78fb      	ldrb	r3, [r7, #3]
 8005e84:	3b01      	subs	r3, #1
 8005e86:	4a1f      	ldr	r2, [pc, #124]	@ (8005f04 <ADG1414_Chain_SwitchOn+0xdc>)
 8005e88:	fb82 1203 	smull	r1, r2, r2, r3
 8005e8c:	17db      	asrs	r3, r3, #31
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	72fb      	strb	r3, [r7, #11]
			uint8_t bit_idx = (channel_num-1) % 6;
 8005e92:	78fb      	ldrb	r3, [r7, #3]
 8005e94:	1e5a      	subs	r2, r3, #1
 8005e96:	4b1b      	ldr	r3, [pc, #108]	@ (8005f04 <ADG1414_Chain_SwitchOn+0xdc>)
 8005e98:	fb83 3102 	smull	r3, r1, r3, r2
 8005e9c:	17d3      	asrs	r3, r2, #31
 8005e9e:	1ac9      	subs	r1, r1, r3
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	005b      	lsls	r3, r3, #1
 8005ea4:	440b      	add	r3, r1
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	1ad1      	subs	r1, r2, r3
 8005eaa:	460b      	mov	r3, r1
 8005eac:	72bb      	strb	r3, [r7, #10]
			dev->switch_state[(uint8_t)chip_idx] = (1 << bit_idx)&0x3F;
 8005eae:	7abb      	ldrb	r3, [r7, #10]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb6:	b2da      	uxtb	r2, r3
 8005eb8:	7afb      	ldrb	r3, [r7, #11]
 8005eba:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005ebe:	b2d1      	uxtb	r1, r2
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	460a      	mov	r2, r1
 8005ec6:	735a      	strb	r2, [r3, #13]
 8005ec8:	e012      	b.n	8005ef0 <ADG1414_Chain_SwitchOn+0xc8>
    	}
	}

    else if (dev->num_of_sw == EXTERNAL_CHAIN_SWITCH_NUM)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	7b1b      	ldrb	r3, [r3, #12]
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d10e      	bne.n	8005ef0 <ADG1414_Chain_SwitchOn+0xc8>
	{
    	if(channel_num)
 8005ed2:	78fb      	ldrb	r3, [r7, #3]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d008      	beq.n	8005eea <ADG1414_Chain_SwitchOn+0xc2>
    	{
    		dev->switch_state[0] = (1 << (channel_num - 1));
 8005ed8:	78fb      	ldrb	r3, [r7, #3]
 8005eda:	3b01      	subs	r3, #1
 8005edc:	2201      	movs	r2, #1
 8005ede:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee2:	b2da      	uxtb	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	735a      	strb	r2, [r3, #13]
 8005ee8:	e002      	b.n	8005ef0 <ADG1414_Chain_SwitchOn+0xc8>
    	}

    	else
    	{
    		dev->switch_state[0] = 0;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	735a      	strb	r2, [r3, #13]
		}
	}

    ADG1414_Chain_Write(dev);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f7ff feeb 	bl	8005ccc <ADG1414_Chain_Write>
 8005ef6:	e002      	b.n	8005efe <ADG1414_Chain_SwitchOn+0xd6>
    	return;  // Kim tra gii hn
 8005ef8:	bf00      	nop
 8005efa:	e000      	b.n	8005efe <ADG1414_Chain_SwitchOn+0xd6>
		return;  // Kim tra gii hn
 8005efc:	bf00      	nop
}
 8005efe:	3710      	adds	r7, #16
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	2aaaaaab 	.word	0x2aaaaaab

08005f08 <ADG1414_Chain_SwitchAllOff>:
//	ADG1414_Chain_Write(dev);
//}

/* Hm tt tt c cc switch */
void ADG1414_Chain_SwitchAllOff(ADG1414_Device_t *dev)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < dev->num_of_sw; i++)
 8005f10:	2300      	movs	r3, #0
 8005f12:	60fb      	str	r3, [r7, #12]
 8005f14:	e008      	b.n	8005f28 <ADG1414_Chain_SwitchAllOff+0x20>
    {
        dev->switch_state[i] = 0x00;
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	330d      	adds	r3, #13
 8005f1e:	2200      	movs	r2, #0
 8005f20:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < dev->num_of_sw; i++)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	3301      	adds	r3, #1
 8005f26:	60fb      	str	r3, [r7, #12]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	7b1b      	ldrb	r3, [r3, #12]
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	4293      	cmp	r3, r2
 8005f32:	dbf0      	blt.n	8005f16 <ADG1414_Chain_SwitchAllOff+0xe>
    }
    ADG1414_Chain_Write(dev);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f7ff fec9 	bl	8005ccc <ADG1414_Chain_Write>
}
 8005f3a:	bf00      	nop
 8005f3c:	3710      	adds	r7, #16
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}

08005f42 <LL_GPIO_SetOutputPin>:
{
 8005f42:	b480      	push	{r7}
 8005f44:	b083      	sub	sp, #12
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
 8005f4a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	683a      	ldr	r2, [r7, #0]
 8005f50:	619a      	str	r2, [r3, #24]
}
 8005f52:	bf00      	nop
 8005f54:	370c      	adds	r7, #12
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr

08005f5e <LL_GPIO_ResetOutputPin>:
{
 8005f5e:	b480      	push	{r7}
 8005f60:	b083      	sub	sp, #12
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
 8005f66:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	041a      	lsls	r2, r3, #16
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	619a      	str	r2, [r3, #24]
}
 8005f70:	bf00      	nop
 8005f72:	370c      	adds	r7, #12
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <LL_SPI_IsActiveFlag_RXNE>:
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	f003 0301 	and.w	r3, r3, #1
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d101      	bne.n	8005f94 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8005f90:	2301      	movs	r3, #1
 8005f92:	e000      	b.n	8005f96 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8005f94:	2300      	movs	r3, #0
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	370c      	adds	r7, #12
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr

08005fa2 <LL_SPI_IsActiveFlag_TXE>:
{
 8005fa2:	b480      	push	{r7}
 8005fa4:	b083      	sub	sp, #12
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d101      	bne.n	8005fba <LL_SPI_IsActiveFlag_TXE+0x18>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e000      	b.n	8005fbc <LL_SPI_IsActiveFlag_TXE+0x1a>
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <LL_SPI_EnableDMAReq_RX>:
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f043 0201 	orr.w	r2, r3, #1
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	605a      	str	r2, [r3, #4]
}
 8005fdc:	bf00      	nop
 8005fde:	370c      	adds	r7, #12
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <LL_SPI_DisableDMAReq_RX>:
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	f023 0201 	bic.w	r2, r3, #1
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	605a      	str	r2, [r3, #4]
}
 8005ffc:	bf00      	nop
 8005ffe:	370c      	adds	r7, #12
 8006000:	46bd      	mov	sp, r7
 8006002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006006:	4770      	bx	lr

08006008 <LL_SPI_EnableDMAReq_TX>:
{
 8006008:	b480      	push	{r7}
 800600a:	b083      	sub	sp, #12
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	f043 0202 	orr.w	r2, r3, #2
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	605a      	str	r2, [r3, #4]
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <LL_SPI_DisableDMAReq_TX>:
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f023 0202 	bic.w	r2, r3, #2
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	605a      	str	r2, [r3, #4]
}
 800603c:	bf00      	nop
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <LL_SPI_ReceiveData8>:
{
 8006048:	b480      	push	{r7}
 800604a:	b083      	sub	sp, #12
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	330c      	adds	r3, #12
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	b2db      	uxtb	r3, r3
}
 8006058:	4618      	mov	r0, r3
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <LL_SPI_TransmitData8>:
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	460b      	mov	r3, r1
 800606e:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	330c      	adds	r3, #12
 8006074:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	78fa      	ldrb	r2, [r7, #3]
 800607a:	701a      	strb	r2, [r3, #0]
}
 800607c:	bf00      	nop
 800607e:	3714      	adds	r7, #20
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <LL_DMA_EnableStream>:
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8006092:	4a0c      	ldr	r2, [pc, #48]	@ (80060c4 <LL_DMA_EnableStream+0x3c>)
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	4413      	add	r3, r2
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	461a      	mov	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4413      	add	r3, r2
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4908      	ldr	r1, [pc, #32]	@ (80060c4 <LL_DMA_EnableStream+0x3c>)
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	440a      	add	r2, r1
 80060a8:	7812      	ldrb	r2, [r2, #0]
 80060aa:	4611      	mov	r1, r2
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	440a      	add	r2, r1
 80060b0:	f043 0301 	orr.w	r3, r3, #1
 80060b4:	6013      	str	r3, [r2, #0]
}
 80060b6:	bf00      	nop
 80060b8:	370c      	adds	r7, #12
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop
 80060c4:	080112ac 	.word	0x080112ac

080060c8 <LL_DMA_DisableStream>:
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 80060d2:	4a0c      	ldr	r2, [pc, #48]	@ (8006104 <LL_DMA_DisableStream+0x3c>)
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	4413      	add	r3, r2
 80060d8:	781b      	ldrb	r3, [r3, #0]
 80060da:	461a      	mov	r2, r3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	4413      	add	r3, r2
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4908      	ldr	r1, [pc, #32]	@ (8006104 <LL_DMA_DisableStream+0x3c>)
 80060e4:	683a      	ldr	r2, [r7, #0]
 80060e6:	440a      	add	r2, r1
 80060e8:	7812      	ldrb	r2, [r2, #0]
 80060ea:	4611      	mov	r1, r2
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	440a      	add	r2, r1
 80060f0:	f023 0301 	bic.w	r3, r3, #1
 80060f4:	6013      	str	r3, [r2, #0]
}
 80060f6:	bf00      	nop
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	080112ac 	.word	0x080112ac

08006108 <LL_DMA_SetMode>:
{
 8006108:	b480      	push	{r7}
 800610a:	b085      	sub	sp, #20
 800610c:	af00      	add	r7, sp, #0
 800610e:	60f8      	str	r0, [r7, #12]
 8006110:	60b9      	str	r1, [r7, #8]
 8006112:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8006114:	4a0d      	ldr	r2, [pc, #52]	@ (800614c <LL_DMA_SetMode+0x44>)
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	4413      	add	r3, r2
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	461a      	mov	r2, r3
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	4413      	add	r3, r2
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 8006128:	4908      	ldr	r1, [pc, #32]	@ (800614c <LL_DMA_SetMode+0x44>)
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	440b      	add	r3, r1
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	4619      	mov	r1, r3
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	440b      	add	r3, r1
 8006136:	4619      	mov	r1, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4313      	orrs	r3, r2
 800613c:	600b      	str	r3, [r1, #0]
}
 800613e:	bf00      	nop
 8006140:	3714      	adds	r7, #20
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	080112ac 	.word	0x080112ac

08006150 <LL_DMA_SetMemoryIncMode>:
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 800615c:	4a0d      	ldr	r2, [pc, #52]	@ (8006194 <LL_DMA_SetMemoryIncMode+0x44>)
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	4413      	add	r3, r2
 8006162:	781b      	ldrb	r3, [r3, #0]
 8006164:	461a      	mov	r2, r3
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	4413      	add	r3, r2
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006170:	4908      	ldr	r1, [pc, #32]	@ (8006194 <LL_DMA_SetMemoryIncMode+0x44>)
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	440b      	add	r3, r1
 8006176:	781b      	ldrb	r3, [r3, #0]
 8006178:	4619      	mov	r1, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	440b      	add	r3, r1
 800617e:	4619      	mov	r1, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4313      	orrs	r3, r2
 8006184:	600b      	str	r3, [r1, #0]
}
 8006186:	bf00      	nop
 8006188:	3714      	adds	r7, #20
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr
 8006192:	bf00      	nop
 8006194:	080112ac 	.word	0x080112ac

08006198 <LL_DMA_SetDataLength>:
{
 8006198:	b480      	push	{r7}
 800619a:	b085      	sub	sp, #20
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 80061a4:	4a0d      	ldr	r2, [pc, #52]	@ (80061dc <LL_DMA_SetDataLength+0x44>)
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	4413      	add	r3, r2
 80061aa:	781b      	ldrb	r3, [r3, #0]
 80061ac:	461a      	mov	r2, r3
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	4413      	add	r3, r2
 80061b2:	685a      	ldr	r2, [r3, #4]
 80061b4:	4b0a      	ldr	r3, [pc, #40]	@ (80061e0 <LL_DMA_SetDataLength+0x48>)
 80061b6:	4013      	ands	r3, r2
 80061b8:	4908      	ldr	r1, [pc, #32]	@ (80061dc <LL_DMA_SetDataLength+0x44>)
 80061ba:	68ba      	ldr	r2, [r7, #8]
 80061bc:	440a      	add	r2, r1
 80061be:	7812      	ldrb	r2, [r2, #0]
 80061c0:	4611      	mov	r1, r2
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	440a      	add	r2, r1
 80061c6:	4611      	mov	r1, r2
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	604b      	str	r3, [r1, #4]
}
 80061ce:	bf00      	nop
 80061d0:	3714      	adds	r7, #20
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr
 80061da:	bf00      	nop
 80061dc:	080112ac 	.word	0x080112ac
 80061e0:	ffff0000 	.word	0xffff0000

080061e4 <LL_DMA_ConfigAddresses>:
{
 80061e4:	b480      	push	{r7}
 80061e6:	b085      	sub	sp, #20
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	607a      	str	r2, [r7, #4]
 80061f0:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	2b40      	cmp	r3, #64	@ 0x40
 80061f6:	d114      	bne.n	8006222 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, SrcAddress);
 80061f8:	4a17      	ldr	r2, [pc, #92]	@ (8006258 <LL_DMA_ConfigAddresses+0x74>)
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	4413      	add	r3, r2
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	461a      	mov	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	4413      	add	r3, r2
 8006206:	461a      	mov	r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, DstAddress);
 800620c:	4a12      	ldr	r2, [pc, #72]	@ (8006258 <LL_DMA_ConfigAddresses+0x74>)
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	4413      	add	r3, r2
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	461a      	mov	r2, r3
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	4413      	add	r3, r2
 800621a:	461a      	mov	r2, r3
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	6093      	str	r3, [r2, #8]
}
 8006220:	e013      	b.n	800624a <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
 8006222:	4a0d      	ldr	r2, [pc, #52]	@ (8006258 <LL_DMA_ConfigAddresses+0x74>)
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	4413      	add	r3, r2
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	461a      	mov	r2, r3
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	4413      	add	r3, r2
 8006230:	461a      	mov	r2, r3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
 8006236:	4a08      	ldr	r2, [pc, #32]	@ (8006258 <LL_DMA_ConfigAddresses+0x74>)
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	4413      	add	r3, r2
 800623c:	781b      	ldrb	r3, [r3, #0]
 800623e:	461a      	mov	r2, r3
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	4413      	add	r3, r2
 8006244:	461a      	mov	r2, r3
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	60d3      	str	r3, [r2, #12]
}
 800624a:	bf00      	nop
 800624c:	3714      	adds	r7, #20
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop
 8006258:	080112ac 	.word	0x080112ac

0800625c <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8006266:	4a0c      	ldr	r2, [pc, #48]	@ (8006298 <LL_DMA_EnableIT_TC+0x3c>)
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	4413      	add	r3, r2
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	461a      	mov	r2, r3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4413      	add	r3, r2
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4908      	ldr	r1, [pc, #32]	@ (8006298 <LL_DMA_EnableIT_TC+0x3c>)
 8006278:	683a      	ldr	r2, [r7, #0]
 800627a:	440a      	add	r2, r1
 800627c:	7812      	ldrb	r2, [r2, #0]
 800627e:	4611      	mov	r1, r2
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	440a      	add	r2, r1
 8006284:	f043 0310 	orr.w	r3, r3, #16
 8006288:	6013      	str	r3, [r2, #0]
}
 800628a:	bf00      	nop
 800628c:	370c      	adds	r7, #12
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	080112ac 	.word	0x080112ac

0800629c <LL_DMA_DisableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 80062a6:	4a0c      	ldr	r2, [pc, #48]	@ (80062d8 <LL_DMA_DisableIT_TC+0x3c>)
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	4413      	add	r3, r2
 80062ac:	781b      	ldrb	r3, [r3, #0]
 80062ae:	461a      	mov	r2, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4413      	add	r3, r2
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4908      	ldr	r1, [pc, #32]	@ (80062d8 <LL_DMA_DisableIT_TC+0x3c>)
 80062b8:	683a      	ldr	r2, [r7, #0]
 80062ba:	440a      	add	r2, r1
 80062bc:	7812      	ldrb	r2, [r2, #0]
 80062be:	4611      	mov	r1, r2
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	440a      	add	r2, r1
 80062c4:	f023 0310 	bic.w	r3, r3, #16
 80062c8:	6013      	str	r3, [r2, #0]
}
 80062ca:	bf00      	nop
 80062cc:	370c      	adds	r7, #12
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop
 80062d8:	080112ac 	.word	0x080112ac

080062dc <SRAM_Initialize>:

static uint8_t data_dummy = 0xAA;

// Hm khi to SRAM
void SRAM_Initialize(IS66_t *config)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
	LL_DMA_SetMode(config->dma, config->dma_stream_tx, LL_DMA_MODE_NORMAL);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6958      	ldr	r0, [r3, #20]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	699b      	ldr	r3, [r3, #24]
 80062ec:	2200      	movs	r2, #0
 80062ee:	4619      	mov	r1, r3
 80062f0:	f7ff ff0a 	bl	8006108 <LL_DMA_SetMode>
	LL_DMA_SetMode(config->dma, config->dma_stream_rx, LL_DMA_MODE_NORMAL);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6958      	ldr	r0, [r3, #20]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	69db      	ldr	r3, [r3, #28]
 80062fc:	2200      	movs	r2, #0
 80062fe:	4619      	mov	r1, r3
 8006300:	f7ff ff02 	bl	8006108 <LL_DMA_SetMode>
}
 8006304:	bf00      	nop
 8006306:	3708      	adds	r7, #8
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}

0800630c <SRAM_read_id>:


void SRAM_read_id(IS66_t *config, uint8_t *buffer)
{
 800630c:	b590      	push	{r4, r7, lr}
 800630e:	b085      	sub	sp, #20
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]
	uint32_t i;
    uint8_t cmd[4] = {SRAM_READ_ID_CMD, 0, 0, 0};
 8006316:	239f      	movs	r3, #159	@ 0x9f
 8006318:	60bb      	str	r3, [r7, #8]
    LL_GPIO_ResetOutputPin(config->cs_port, config->cs_pin); // CS thp
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	685a      	ldr	r2, [r3, #4]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	4619      	mov	r1, r3
 8006324:	4610      	mov	r0, r2
 8006326:	f7ff fe1a 	bl	8005f5e <LL_GPIO_ResetOutputPin>
    for (i = 0; i < 4; i++) {
 800632a:	2300      	movs	r3, #0
 800632c:	60fb      	str	r3, [r7, #12]
 800632e:	e023      	b.n	8006378 <SRAM_read_id+0x6c>
        while (!LL_SPI_IsActiveFlag_TXE(config->spi));
 8006330:	bf00      	nop
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4618      	mov	r0, r3
 8006338:	f7ff fe33 	bl	8005fa2 <LL_SPI_IsActiveFlag_TXE>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d0f7      	beq.n	8006332 <SRAM_read_id+0x26>
        LL_SPI_TransmitData8(config->spi, cmd[i]);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6818      	ldr	r0, [r3, #0]
 8006346:	f107 0208 	add.w	r2, r7, #8
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4413      	add	r3, r2
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	4619      	mov	r1, r3
 8006352:	f7ff fe87 	bl	8006064 <LL_SPI_TransmitData8>
        while (!LL_SPI_IsActiveFlag_RXNE(config->spi));
 8006356:	bf00      	nop
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4618      	mov	r0, r3
 800635e:	f7ff fe0d 	bl	8005f7c <LL_SPI_IsActiveFlag_RXNE>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d0f7      	beq.n	8006358 <SRAM_read_id+0x4c>
        LL_SPI_ReceiveData8(config->spi); // c b dummy
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4618      	mov	r0, r3
 800636e:	f7ff fe6b 	bl	8006048 <LL_SPI_ReceiveData8>
    for (i = 0; i < 4; i++) {
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	3301      	adds	r3, #1
 8006376:	60fb      	str	r3, [r7, #12]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2b03      	cmp	r3, #3
 800637c:	d9d8      	bls.n	8006330 <SRAM_read_id+0x24>
    }
    for (i = 0; i < 8; i++) {
 800637e:	2300      	movs	r3, #0
 8006380:	60fb      	str	r3, [r7, #12]
 8006382:	e024      	b.n	80063ce <SRAM_read_id+0xc2>
        while (!LL_SPI_IsActiveFlag_TXE(config->spi));
 8006384:	bf00      	nop
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4618      	mov	r0, r3
 800638c:	f7ff fe09 	bl	8005fa2 <LL_SPI_IsActiveFlag_TXE>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d0f7      	beq.n	8006386 <SRAM_read_id+0x7a>
        LL_SPI_TransmitData8(config->spi, 0xAA);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	21aa      	movs	r1, #170	@ 0xaa
 800639c:	4618      	mov	r0, r3
 800639e:	f7ff fe61 	bl	8006064 <LL_SPI_TransmitData8>
        while (!LL_SPI_IsActiveFlag_RXNE(config->spi));
 80063a2:	bf00      	nop
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4618      	mov	r0, r3
 80063aa:	f7ff fde7 	bl	8005f7c <LL_SPI_IsActiveFlag_RXNE>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d0f7      	beq.n	80063a4 <SRAM_read_id+0x98>
        buffer[i] = LL_SPI_ReceiveData8(config->spi); // c b dummy
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6819      	ldr	r1, [r3, #0]
 80063b8:	683a      	ldr	r2, [r7, #0]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	18d4      	adds	r4, r2, r3
 80063be:	4608      	mov	r0, r1
 80063c0:	f7ff fe42 	bl	8006048 <LL_SPI_ReceiveData8>
 80063c4:	4603      	mov	r3, r0
 80063c6:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < 8; i++) {
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	3301      	adds	r3, #1
 80063cc:	60fb      	str	r3, [r7, #12]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2b07      	cmp	r3, #7
 80063d2:	d9d7      	bls.n	8006384 <SRAM_read_id+0x78>
    }
    LL_GPIO_SetOutputPin(config->cs_port, config->cs_pin); // CS thp
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	4619      	mov	r1, r3
 80063de:	4610      	mov	r0, r2
 80063e0:	f7ff fdaf 	bl	8005f42 <LL_GPIO_SetOutputPin>

}
 80063e4:	bf00      	nop
 80063e6:	3714      	adds	r7, #20
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd90      	pop	{r4, r7, pc}

080063ec <SRAM_write_DMA>:
 * @param address: a ch trong SRAM  ghi d liu.
 * @param size: Kch thc d liu cn ghi (n v: byte).
 * @param buffer: Con tr n b m cha d liu cn ghi.
 */
void SRAM_write_DMA(IS66_t *config, uint32_t address, uint32_t size, uint8_t *buffer)
{
 80063ec:	b590      	push	{r4, r7, lr}
 80063ee:	b089      	sub	sp, #36	@ 0x24
 80063f0:	af02      	add	r7, sp, #8
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	607a      	str	r2, [r7, #4]
 80063f8:	603b      	str	r3, [r7, #0]

	uint32_t i;
	uint8_t cmd[4] = {SRAM_WRITE_CMD, (address >> 16) & 0xFF, (address >> 8) & 0xFF, address & 0xFF};
 80063fa:	2302      	movs	r3, #2
 80063fc:	743b      	strb	r3, [r7, #16]
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	0c1b      	lsrs	r3, r3, #16
 8006402:	b2db      	uxtb	r3, r3
 8006404:	747b      	strb	r3, [r7, #17]
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	0a1b      	lsrs	r3, r3, #8
 800640a:	b2db      	uxtb	r3, r3
 800640c:	74bb      	strb	r3, [r7, #18]
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	b2db      	uxtb	r3, r3
 8006412:	74fb      	strb	r3, [r7, #19]
	config->transfer_done = 0;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	741a      	strb	r2, [r3, #16]

	LL_GPIO_SetOutputPin(config->cs_port, config->cs_pin); // make sure CS is high
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	685a      	ldr	r2, [r3, #4]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	4619      	mov	r1, r3
 8006424:	4610      	mov	r0, r2
 8006426:	f7ff fd8c 	bl	8005f42 <LL_GPIO_SetOutputPin>

	// start transfer
	LL_GPIO_ResetOutputPin(config->cs_port, config->cs_pin); // CS thp
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	685a      	ldr	r2, [r3, #4]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	4619      	mov	r1, r3
 8006434:	4610      	mov	r0, r2
 8006436:	f7ff fd92 	bl	8005f5e <LL_GPIO_ResetOutputPin>

	for (i = 0; i < 4; i++) {
 800643a:	2300      	movs	r3, #0
 800643c:	617b      	str	r3, [r7, #20]
 800643e:	e023      	b.n	8006488 <SRAM_write_DMA+0x9c>
		while (!LL_SPI_IsActiveFlag_TXE(config->spi));
 8006440:	bf00      	nop
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4618      	mov	r0, r3
 8006448:	f7ff fdab 	bl	8005fa2 <LL_SPI_IsActiveFlag_TXE>
 800644c:	4603      	mov	r3, r0
 800644e:	2b00      	cmp	r3, #0
 8006450:	d0f7      	beq.n	8006442 <SRAM_write_DMA+0x56>
		LL_SPI_TransmitData8(config->spi, cmd[i]);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6818      	ldr	r0, [r3, #0]
 8006456:	f107 0210 	add.w	r2, r7, #16
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	4413      	add	r3, r2
 800645e:	781b      	ldrb	r3, [r3, #0]
 8006460:	4619      	mov	r1, r3
 8006462:	f7ff fdff 	bl	8006064 <LL_SPI_TransmitData8>
		while (!LL_SPI_IsActiveFlag_RXNE(config->spi));
 8006466:	bf00      	nop
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4618      	mov	r0, r3
 800646e:	f7ff fd85 	bl	8005f7c <LL_SPI_IsActiveFlag_RXNE>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d0f7      	beq.n	8006468 <SRAM_write_DMA+0x7c>
		LL_SPI_ReceiveData8(config->spi); // c b dummy
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4618      	mov	r0, r3
 800647e:	f7ff fde3 	bl	8006048 <LL_SPI_ReceiveData8>
	for (i = 0; i < 4; i++) {
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	3301      	adds	r3, #1
 8006486:	617b      	str	r3, [r7, #20]
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	2b03      	cmp	r3, #3
 800648c:	d9d8      	bls.n	8006440 <SRAM_write_DMA+0x54>

	//SRAM_DMA_transmit(config,size,buffer);

	//Config stream tx
	//LL_DMA_SetMode(config->dma, config->dma_stream_tx, LL_DMA_MODE_NORMAL);
	LL_DMA_ConfigAddresses(	config->dma,
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6958      	ldr	r0, [r3, #20]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6999      	ldr	r1, [r3, #24]
 8006496:	683a      	ldr	r2, [r7, #0]
							config->dma_stream_tx,
							(uint32_t)buffer,
							(uint32_t)&(config->spi->DR),
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	330c      	adds	r3, #12
	LL_DMA_ConfigAddresses(	config->dma,
 800649e:	461c      	mov	r4, r3
 80064a0:	2340      	movs	r3, #64	@ 0x40
 80064a2:	9300      	str	r3, [sp, #0]
 80064a4:	4623      	mov	r3, r4
 80064a6:	f7ff fe9d 	bl	80061e4 <LL_DMA_ConfigAddresses>
							LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
	LL_DMA_SetDataLength(config->dma, config->dma_stream_tx, size);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6958      	ldr	r0, [r3, #20]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	4619      	mov	r1, r3
 80064b6:	f7ff fe6f 	bl	8006198 <LL_DMA_SetDataLength>
	LL_DMA_SetMemoryIncMode(config->dma, config->dma_stream_tx, LL_DMA_MEMORY_INCREMENT);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6958      	ldr	r0, [r3, #20]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	699b      	ldr	r3, [r3, #24]
 80064c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80064c6:	4619      	mov	r1, r3
 80064c8:	f7ff fe42 	bl	8006150 <LL_DMA_SetMemoryIncMode>


	//Config stream rx
	//LL_DMA_SetMode(config->dma, config->dma_stream_rx, LL_DMA_MODE_NORMAL);
	LL_DMA_ConfigAddresses(	config->dma,
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6958      	ldr	r0, [r3, #20]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	69d9      	ldr	r1, [r3, #28]
							config->dma_stream_rx,
							(uint32_t)&(config->spi->DR),
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	330c      	adds	r3, #12
	LL_DMA_ConfigAddresses(	config->dma,
 80064da:	461c      	mov	r4, r3
 80064dc:	4a1e      	ldr	r2, [pc, #120]	@ (8006558 <SRAM_write_DMA+0x16c>)
 80064de:	2300      	movs	r3, #0
 80064e0:	9300      	str	r3, [sp, #0]
 80064e2:	4613      	mov	r3, r2
 80064e4:	4622      	mov	r2, r4
 80064e6:	f7ff fe7d 	bl	80061e4 <LL_DMA_ConfigAddresses>
							(uint32_t)&data_dummy,
							LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
	LL_DMA_SetDataLength(config->dma, config->dma_stream_rx, size);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	6958      	ldr	r0, [r3, #20]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	69db      	ldr	r3, [r3, #28]
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	4619      	mov	r1, r3
 80064f6:	f7ff fe4f 	bl	8006198 <LL_DMA_SetDataLength>
	LL_DMA_SetMemoryIncMode(config->dma, config->dma_stream_rx, LL_DMA_MEMORY_NOINCREMENT);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6958      	ldr	r0, [r3, #20]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	69db      	ldr	r3, [r3, #28]
 8006502:	2200      	movs	r2, #0
 8006504:	4619      	mov	r1, r3
 8006506:	f7ff fe23 	bl	8006150 <LL_DMA_SetMemoryIncMode>

	// Kch hot DMA
	LL_DMA_EnableIT_TC(config->dma, config->dma_stream_rx);		// Kch hot ngt DMA hon tt (cho RX)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	695a      	ldr	r2, [r3, #20]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	69db      	ldr	r3, [r3, #28]
 8006512:	4619      	mov	r1, r3
 8006514:	4610      	mov	r0, r2
 8006516:	f7ff fea1 	bl	800625c <LL_DMA_EnableIT_TC>
	LL_DMA_EnableStream(config->dma, config->dma_stream_rx); 	// RX trc
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	695a      	ldr	r2, [r3, #20]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	69db      	ldr	r3, [r3, #28]
 8006522:	4619      	mov	r1, r3
 8006524:	4610      	mov	r0, r2
 8006526:	f7ff fdaf 	bl	8006088 <LL_DMA_EnableStream>
	LL_DMA_EnableStream(config->dma, config->dma_stream_tx); 	// TX sau
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	695a      	ldr	r2, [r3, #20]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	4619      	mov	r1, r3
 8006534:	4610      	mov	r0, r2
 8006536:	f7ff fda7 	bl	8006088 <LL_DMA_EnableStream>
	LL_SPI_EnableDMAReq_TX(config->spi);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4618      	mov	r0, r3
 8006540:	f7ff fd62 	bl	8006008 <LL_SPI_EnableDMAReq_TX>
	LL_SPI_EnableDMAReq_RX(config->spi);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4618      	mov	r0, r3
 800654a:	f7ff fd3d 	bl	8005fc8 <LL_SPI_EnableDMAReq_RX>

}
 800654e:	bf00      	nop
 8006550:	371c      	adds	r7, #28
 8006552:	46bd      	mov	sp, r7
 8006554:	bd90      	pop	{r4, r7, pc}
 8006556:	bf00      	nop
 8006558:	200000d8 	.word	0x200000d8

0800655c <SRAM_read_DMA>:


void SRAM_read_DMA(IS66_t *config, uint32_t address, uint32_t size, uint8_t *buffer) {
 800655c:	b590      	push	{r4, r7, lr}
 800655e:	b08b      	sub	sp, #44	@ 0x2c
 8006560:	af02      	add	r7, sp, #8
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	607a      	str	r2, [r7, #4]
 8006568:	603b      	str	r3, [r7, #0]

	uint32_t i;
	uint8_t cmd[5] = {SRAM_FAST_READ_CMD, (address >> 16) & 0xFF, (address >> 8) & 0xFF, address & 0xFF,0};
 800656a:	230b      	movs	r3, #11
 800656c:	753b      	strb	r3, [r7, #20]
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	0c1b      	lsrs	r3, r3, #16
 8006572:	b2db      	uxtb	r3, r3
 8006574:	757b      	strb	r3, [r7, #21]
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	0a1b      	lsrs	r3, r3, #8
 800657a:	b2db      	uxtb	r3, r3
 800657c:	75bb      	strb	r3, [r7, #22]
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	b2db      	uxtb	r3, r3
 8006582:	75fb      	strb	r3, [r7, #23]
 8006584:	2300      	movs	r3, #0
 8006586:	763b      	strb	r3, [r7, #24]
	config->transfer_done = 0;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2200      	movs	r2, #0
 800658c:	741a      	strb	r2, [r3, #16]
	LL_GPIO_SetOutputPin(config->cs_port, config->cs_pin); // make sure CS is high
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	685a      	ldr	r2, [r3, #4]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	4619      	mov	r1, r3
 8006598:	4610      	mov	r0, r2
 800659a:	f7ff fcd2 	bl	8005f42 <LL_GPIO_SetOutputPin>

	LL_GPIO_ResetOutputPin(config->cs_port, config->cs_pin); // CS thp
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	685a      	ldr	r2, [r3, #4]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	4619      	mov	r1, r3
 80065a8:	4610      	mov	r0, r2
 80065aa:	f7ff fcd8 	bl	8005f5e <LL_GPIO_ResetOutputPin>

	for (i = 0; i < 5; i++)
 80065ae:	2300      	movs	r3, #0
 80065b0:	61fb      	str	r3, [r7, #28]
 80065b2:	e023      	b.n	80065fc <SRAM_read_DMA+0xa0>
	{
		while (!LL_SPI_IsActiveFlag_TXE(config->spi));
 80065b4:	bf00      	nop
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f7ff fcf1 	bl	8005fa2 <LL_SPI_IsActiveFlag_TXE>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d0f7      	beq.n	80065b6 <SRAM_read_DMA+0x5a>
		LL_SPI_TransmitData8(config->spi, cmd[i]);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6818      	ldr	r0, [r3, #0]
 80065ca:	f107 0214 	add.w	r2, r7, #20
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	4413      	add	r3, r2
 80065d2:	781b      	ldrb	r3, [r3, #0]
 80065d4:	4619      	mov	r1, r3
 80065d6:	f7ff fd45 	bl	8006064 <LL_SPI_TransmitData8>
		while (!LL_SPI_IsActiveFlag_RXNE(config->spi));
 80065da:	bf00      	nop
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4618      	mov	r0, r3
 80065e2:	f7ff fccb 	bl	8005f7c <LL_SPI_IsActiveFlag_RXNE>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d0f7      	beq.n	80065dc <SRAM_read_DMA+0x80>
		LL_SPI_ReceiveData8(config->spi); // c b dummy
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7ff fd29 	bl	8006048 <LL_SPI_ReceiveData8>
	for (i = 0; i < 5; i++)
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	3301      	adds	r3, #1
 80065fa:	61fb      	str	r3, [r7, #28]
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	2b04      	cmp	r3, #4
 8006600:	d9d8      	bls.n	80065b4 <SRAM_read_DMA+0x58>
	}

	//Config stream tx
	//LL_DMA_SetMode(config->dma, config->dma_stream_tx, LL_DMA_MODE_NORMAL);
	LL_DMA_ConfigAddresses(	config->dma,
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6958      	ldr	r0, [r3, #20]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6999      	ldr	r1, [r3, #24]
 800660a:	4a2f      	ldr	r2, [pc, #188]	@ (80066c8 <SRAM_read_DMA+0x16c>)
							config->dma_stream_tx,
							(uint32_t)&data_dummy,
							(uint32_t)&(config->spi->DR),
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	330c      	adds	r3, #12
	LL_DMA_ConfigAddresses(	config->dma,
 8006612:	461c      	mov	r4, r3
 8006614:	2340      	movs	r3, #64	@ 0x40
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	4623      	mov	r3, r4
 800661a:	f7ff fde3 	bl	80061e4 <LL_DMA_ConfigAddresses>
							LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
	LL_DMA_SetDataLength(config->dma, config->dma_stream_tx, size);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	6958      	ldr	r0, [r3, #20]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	699b      	ldr	r3, [r3, #24]
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	4619      	mov	r1, r3
 800662a:	f7ff fdb5 	bl	8006198 <LL_DMA_SetDataLength>
	LL_DMA_SetMemoryIncMode(config->dma, config->dma_stream_tx, LL_DMA_MEMORY_NOINCREMENT);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6958      	ldr	r0, [r3, #20]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	2200      	movs	r2, #0
 8006638:	4619      	mov	r1, r3
 800663a:	f7ff fd89 	bl	8006150 <LL_DMA_SetMemoryIncMode>

	//Config stream rx
	//LL_DMA_SetMode(config->dma, config->dma_stream_rx, LL_DMA_MODE_NORMAL);
	LL_DMA_ConfigAddresses(	config->dma,
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6958      	ldr	r0, [r3, #20]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	69d9      	ldr	r1, [r3, #28]
							config->dma_stream_rx,
							(uint32_t)&(config->spi->DR),
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	330c      	adds	r3, #12
	LL_DMA_ConfigAddresses(	config->dma,
 800664c:	461c      	mov	r4, r3
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	2200      	movs	r2, #0
 8006652:	9200      	str	r2, [sp, #0]
 8006654:	4622      	mov	r2, r4
 8006656:	f7ff fdc5 	bl	80061e4 <LL_DMA_ConfigAddresses>
							(uint32_t)buffer,
							LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
	LL_DMA_SetDataLength(config->dma, config->dma_stream_rx, size);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6958      	ldr	r0, [r3, #20]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	69db      	ldr	r3, [r3, #28]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	4619      	mov	r1, r3
 8006666:	f7ff fd97 	bl	8006198 <LL_DMA_SetDataLength>
	LL_DMA_SetMemoryIncMode(config->dma, config->dma_stream_rx, LL_DMA_MEMORY_INCREMENT);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6958      	ldr	r0, [r3, #20]
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	69db      	ldr	r3, [r3, #28]
 8006672:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006676:	4619      	mov	r1, r3
 8006678:	f7ff fd6a 	bl	8006150 <LL_DMA_SetMemoryIncMode>

	// Kch hot DMA
	LL_DMA_EnableIT_TC(config->dma, config->dma_stream_rx);		// Kch hot ngt DMA hon tt (cho RX)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	695a      	ldr	r2, [r3, #20]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	69db      	ldr	r3, [r3, #28]
 8006684:	4619      	mov	r1, r3
 8006686:	4610      	mov	r0, r2
 8006688:	f7ff fde8 	bl	800625c <LL_DMA_EnableIT_TC>
	LL_DMA_EnableStream(config->dma, config->dma_stream_rx); 	// RX trc
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	695a      	ldr	r2, [r3, #20]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	69db      	ldr	r3, [r3, #28]
 8006694:	4619      	mov	r1, r3
 8006696:	4610      	mov	r0, r2
 8006698:	f7ff fcf6 	bl	8006088 <LL_DMA_EnableStream>
	LL_DMA_EnableStream(config->dma, config->dma_stream_tx); 	// TX sau
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	695a      	ldr	r2, [r3, #20]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	699b      	ldr	r3, [r3, #24]
 80066a4:	4619      	mov	r1, r3
 80066a6:	4610      	mov	r0, r2
 80066a8:	f7ff fcee 	bl	8006088 <LL_DMA_EnableStream>
	LL_SPI_EnableDMAReq_TX(config->spi);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7ff fca9 	bl	8006008 <LL_SPI_EnableDMAReq_TX>
	LL_SPI_EnableDMAReq_RX(config->spi);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7ff fc84 	bl	8005fc8 <LL_SPI_EnableDMAReq_RX>
}
 80066c0:	bf00      	nop
 80066c2:	3724      	adds	r7, #36	@ 0x24
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd90      	pop	{r4, r7, pc}
 80066c8:	200000d8 	.word	0x200000d8

080066cc <DMA_RX_callback>:

// Hm x l ngt DMA RX (SPI2_RX)
void DMA_RX_callback(IS66_t *dev)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b082      	sub	sp, #8
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
	LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin); // CS cao
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685a      	ldr	r2, [r3, #4]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	4619      	mov	r1, r3
 80066de:	4610      	mov	r0, r2
 80066e0:	f7ff fc2f 	bl	8005f42 <LL_GPIO_SetOutputPin>
	dev->transfer_done = 1; // Bo hon tt
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	741a      	strb	r2, [r3, #16]

	LL_DMA_DisableStream(dev->dma, dev->dma_stream_rx);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	695a      	ldr	r2, [r3, #20]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	69db      	ldr	r3, [r3, #28]
 80066f2:	4619      	mov	r1, r3
 80066f4:	4610      	mov	r0, r2
 80066f6:	f7ff fce7 	bl	80060c8 <LL_DMA_DisableStream>
	LL_DMA_DisableStream(dev->dma, dev->dma_stream_tx);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	695a      	ldr	r2, [r3, #20]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	699b      	ldr	r3, [r3, #24]
 8006702:	4619      	mov	r1, r3
 8006704:	4610      	mov	r0, r2
 8006706:	f7ff fcdf 	bl	80060c8 <LL_DMA_DisableStream>

	LL_DMA_DisableIT_TC(dev->dma, dev->dma_stream_rx);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	695a      	ldr	r2, [r3, #20]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	69db      	ldr	r3, [r3, #28]
 8006712:	4619      	mov	r1, r3
 8006714:	4610      	mov	r0, r2
 8006716:	f7ff fdc1 	bl	800629c <LL_DMA_DisableIT_TC>
	LL_SPI_DisableDMAReq_TX(dev->spi);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4618      	mov	r0, r3
 8006720:	f7ff fc82 	bl	8006028 <LL_SPI_DisableDMAReq_TX>
	LL_SPI_DisableDMAReq_RX(dev->spi);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4618      	mov	r0, r3
 800672a:	f7ff fc5d 	bl	8005fe8 <LL_SPI_DisableDMAReq_RX>

}
 800672e:	bf00      	nop
 8006730:	3708      	adds	r7, #8
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}

08006736 <SRAM_IsTransferDone>:


// Hm kim tra trng thi truyn
uint8_t SRAM_IsTransferDone(IS66_t *config)
{
 8006736:	b480      	push	{r7}
 8006738:	b083      	sub	sp, #12
 800673a:	af00      	add	r7, sp, #0
 800673c:	6078      	str	r0, [r7, #4]
    return config->transfer_done;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	7c1b      	ldrb	r3, [r3, #16]
}
 8006742:	4618      	mov	r0, r3
 8006744:	370c      	adds	r7, #12
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr

0800674e <LL_SPI_IsActiveFlag_RXNE>:
{
 800674e:	b480      	push	{r7}
 8006750:	b083      	sub	sp, #12
 8006752:	af00      	add	r7, sp, #0
 8006754:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f003 0301 	and.w	r3, r3, #1
 800675e:	2b01      	cmp	r3, #1
 8006760:	d101      	bne.n	8006766 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8006762:	2301      	movs	r3, #1
 8006764:	e000      	b.n	8006768 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <LL_SPI_ReceiveData8>:
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	330c      	adds	r3, #12
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	b2db      	uxtb	r3, r3
}
 8006784:	4618      	mov	r0, r3
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr

08006790 <LL_SPI_TransmitData8>:
{
 8006790:	b480      	push	{r7}
 8006792:	b085      	sub	sp, #20
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	460b      	mov	r3, r1
 800679a:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	330c      	adds	r3, #12
 80067a0:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	78fa      	ldrb	r2, [r7, #3]
 80067a6:	701a      	strb	r2, [r3, #0]
}
 80067a8:	bf00      	nop
 80067aa:	3714      	adds	r7, #20
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <LL_GPIO_SetOutputPin>:
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	683a      	ldr	r2, [r7, #0]
 80067c2:	619a      	str	r2, [r3, #24]
}
 80067c4:	bf00      	nop
 80067c6:	370c      	adds	r7, #12
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr

080067d0 <LL_GPIO_ResetOutputPin>:
{
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	041a      	lsls	r2, r3, #16
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	619a      	str	r2, [r3, #24]
}
 80067e2:	bf00      	nop
 80067e4:	370c      	adds	r7, #12
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr

080067ee <csLOW>:
		LT8722_SPIS_AMUX_SIZE
	},
};

/* SPI support function --------------------------------------------------*/
static inline void csLOW(struct lt8722_dev *dev) {
 80067ee:	b580      	push	{r7, lr}
 80067f0:	b082      	sub	sp, #8
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
	LL_GPIO_ResetOutputPin(dev->cs_port, dev->cs_pin);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	685a      	ldr	r2, [r3, #4]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	891b      	ldrh	r3, [r3, #8]
 80067fe:	4619      	mov	r1, r3
 8006800:	4610      	mov	r0, r2
 8006802:	f7ff ffe5 	bl	80067d0 <LL_GPIO_ResetOutputPin>
}
 8006806:	bf00      	nop
 8006808:	3708      	adds	r7, #8
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <csHIGH>:

static inline void csHIGH(struct lt8722_dev *dev) {
 800680e:	b580      	push	{r7, lr}
 8006810:	b082      	sub	sp, #8
 8006812:	af00      	add	r7, sp, #0
 8006814:	6078      	str	r0, [r7, #4]
	LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	685a      	ldr	r2, [r3, #4]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	891b      	ldrh	r3, [r3, #8]
 800681e:	4619      	mov	r1, r3
 8006820:	4610      	mov	r0, r2
 8006822:	f7ff ffc7 	bl	80067b4 <LL_GPIO_SetOutputPin>
}
 8006826:	bf00      	nop
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
	...

08006830 <SPI_LL_Transmit>:

static uint8_t SPI_LL_Transmit(struct lt8722_dev *dev, uint8_t data)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	460b      	mov	r3, r1
 800683a:	70fb      	strb	r3, [r7, #3]
	LL_SPI_TransmitData8(SPI_TEC, data);
 800683c:	78fb      	ldrb	r3, [r7, #3]
 800683e:	4619      	mov	r1, r3
 8006840:	4809      	ldr	r0, [pc, #36]	@ (8006868 <SPI_LL_Transmit+0x38>)
 8006842:	f7ff ffa5 	bl	8006790 <LL_SPI_TransmitData8>
	while(!LL_SPI_IsActiveFlag_RXNE(dev->hspi));
 8006846:	bf00      	nop
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4618      	mov	r0, r3
 800684e:	f7ff ff7e 	bl	800674e <LL_SPI_IsActiveFlag_RXNE>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d0f7      	beq.n	8006848 <SPI_LL_Transmit+0x18>
	return LL_SPI_ReceiveData8(SPI_TEC);
 8006858:	4803      	ldr	r0, [pc, #12]	@ (8006868 <SPI_LL_Transmit+0x38>)
 800685a:	f7ff ff8b 	bl	8006774 <LL_SPI_ReceiveData8>
 800685e:	4603      	mov	r3, r0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3708      	adds	r7, #8
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	40003c00 	.word	0x40003c00

0800686c <SPI_write_and_read_buffer>:

uint8_t SPI_write_and_read_buffer(struct lt8722_dev *dev, uint8_t *buffer, uint8_t byte_number)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b086      	sub	sp, #24
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	4613      	mov	r3, r2
 8006878:	71fb      	strb	r3, [r7, #7]
    uint8_t received_data = 0;
 800687a:	2300      	movs	r3, #0
 800687c:	75fb      	strb	r3, [r7, #23]
    csLOW(dev);
 800687e:	68f8      	ldr	r0, [r7, #12]
 8006880:	f7ff ffb5 	bl	80067ee <csLOW>
    for (uint8_t i = 0; i < byte_number; i++)
 8006884:	2300      	movs	r3, #0
 8006886:	75bb      	strb	r3, [r7, #22]
 8006888:	e011      	b.n	80068ae <SPI_write_and_read_buffer+0x42>
    {
        received_data = SPI_LL_Transmit(dev, buffer[i]);
 800688a:	7dbb      	ldrb	r3, [r7, #22]
 800688c:	68ba      	ldr	r2, [r7, #8]
 800688e:	4413      	add	r3, r2
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	4619      	mov	r1, r3
 8006894:	68f8      	ldr	r0, [r7, #12]
 8006896:	f7ff ffcb 	bl	8006830 <SPI_LL_Transmit>
 800689a:	4603      	mov	r3, r0
 800689c:	75fb      	strb	r3, [r7, #23]
        buffer[i] = received_data;
 800689e:	7dbb      	ldrb	r3, [r7, #22]
 80068a0:	68ba      	ldr	r2, [r7, #8]
 80068a2:	4413      	add	r3, r2
 80068a4:	7dfa      	ldrb	r2, [r7, #23]
 80068a6:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < byte_number; i++)
 80068a8:	7dbb      	ldrb	r3, [r7, #22]
 80068aa:	3301      	adds	r3, #1
 80068ac:	75bb      	strb	r3, [r7, #22]
 80068ae:	7dba      	ldrb	r2, [r7, #22]
 80068b0:	79fb      	ldrb	r3, [r7, #7]
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d3e9      	bcc.n	800688a <SPI_write_and_read_buffer+0x1e>
    }
    csHIGH(dev);
 80068b6:	68f8      	ldr	r0, [r7, #12]
 80068b8:	f7ff ffa9 	bl	800680e <csHIGH>
    return received_data;
 80068bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3718      	adds	r7, #24
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
	...

080068c8 <lt8722_voltage_to_dac>:
 * @brief Convert voltage to DAC code.
 * @param voltage - Voltage value in nanovolts.
 * @return DAC code.
 */
int32_t lt8722_voltage_to_dac(int64_t voltage)
{
 80068c8:	b5b0      	push	{r4, r5, r7, lr}
 80068ca:	b082      	sub	sp, #8
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	e9c7 0100 	strd	r0, r1, [r7]
	return (LT8722_DAC_OFFSET - voltage) * (1 << LT8722_DAC_RESOLUTION) / LT8722_DAC_VREF;
 80068d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068d6:	4d0e      	ldr	r5, [pc, #56]	@ (8006910 <lt8722_voltage_to_dac+0x48>)
 80068d8:	2400      	movs	r4, #0
 80068da:	1a2a      	subs	r2, r5, r0
 80068dc:	eb64 0301 	sbc.w	r3, r4, r1
 80068e0:	f04f 0000 	mov.w	r0, #0
 80068e4:	f04f 0100 	mov.w	r1, #0
 80068e8:	0659      	lsls	r1, r3, #25
 80068ea:	ea41 11d2 	orr.w	r1, r1, r2, lsr #7
 80068ee:	0650      	lsls	r0, r2, #25
 80068f0:	a305      	add	r3, pc, #20	@ (adr r3, 8006908 <lt8722_voltage_to_dac+0x40>)
 80068f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f6:	f7f9 fd0b 	bl	8000310 <__aeabi_ldivmod>
 80068fa:	4602      	mov	r2, r0
 80068fc:	460b      	mov	r3, r1
 80068fe:	4613      	mov	r3, r2
}
 8006900:	4618      	mov	r0, r3
 8006902:	3708      	adds	r7, #8
 8006904:	46bd      	mov	sp, r7
 8006906:	bdb0      	pop	{r4, r5, r7, pc}
 8006908:	9502f900 	.word	0x9502f900
 800690c:	00000000 	.word	0x00000000
 8006910:	4a817c80 	.word	0x4a817c80

08006914 <lt8722_dac_to_voltage>:
 * @brief Convert DAC code to nanovolts.
 * @param dac - DAC code.
 * @return Voltage value in nanovolts.
 */
int64_t lt8722_dac_to_voltage(int32_t dac)
{
 8006914:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8006918:	b085      	sub	sp, #20
 800691a:	af00      	add	r7, sp, #0
 800691c:	60f8      	str	r0, [r7, #12]
	return LT8722_DAC_OFFSET - dac * LT8722_DAC_VREF /(1 << LT8722_DAC_RESOLUTION);
 800691e:	68f9      	ldr	r1, [r7, #12]
 8006920:	17c8      	asrs	r0, r1, #31
 8006922:	460c      	mov	r4, r1
 8006924:	4605      	mov	r5, r0
 8006926:	491b      	ldr	r1, [pc, #108]	@ (8006994 <lt8722_dac_to_voltage+0x80>)
 8006928:	fb01 f005 	mul.w	r0, r1, r5
 800692c:	2100      	movs	r1, #0
 800692e:	fb04 f101 	mul.w	r1, r4, r1
 8006932:	4401      	add	r1, r0
 8006934:	4817      	ldr	r0, [pc, #92]	@ (8006994 <lt8722_dac_to_voltage+0x80>)
 8006936:	fba4 2300 	umull	r2, r3, r4, r0
 800693a:	4419      	add	r1, r3
 800693c:	460b      	mov	r3, r1
 800693e:	4610      	mov	r0, r2
 8006940:	4619      	mov	r1, r3
 8006942:	2900      	cmp	r1, #0
 8006944:	da08      	bge.n	8006958 <lt8722_dac_to_voltage+0x44>
 8006946:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800694a:	18c3      	adds	r3, r0, r3
 800694c:	603b      	str	r3, [r7, #0]
 800694e:	f141 0300 	adc.w	r3, r1, #0
 8006952:	607b      	str	r3, [r7, #4]
 8006954:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006958:	f04f 0200 	mov.w	r2, #0
 800695c:	f04f 0300 	mov.w	r3, #0
 8006960:	0e42      	lsrs	r2, r0, #25
 8006962:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8006966:	164b      	asrs	r3, r1, #25
 8006968:	2100      	movs	r1, #0
 800696a:	f1d2 0a00 	rsbs	sl, r2, #0
 800696e:	eb61 0b03 	sbc.w	fp, r1, r3
 8006972:	4652      	mov	r2, sl
 8006974:	465b      	mov	r3, fp
 8006976:	4908      	ldr	r1, [pc, #32]	@ (8006998 <lt8722_dac_to_voltage+0x84>)
 8006978:	eb12 0801 	adds.w	r8, r2, r1
 800697c:	f143 0900 	adc.w	r9, r3, #0
 8006980:	4642      	mov	r2, r8
 8006982:	464b      	mov	r3, r9
}
 8006984:	4610      	mov	r0, r2
 8006986:	4619      	mov	r1, r3
 8006988:	3714      	adds	r7, #20
 800698a:	46bd      	mov	sp, r7
 800698c:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	9502f900 	.word	0x9502f900
 8006998:	4a817c80 	.word	0x4a817c80

0800699c <lt8722_transaction>:
 * @param dev - LT8722 device descriptor
 * @param packet - LT8722 packet.
 * @return 0 in case of succes, negative error code otherwise
 */
int8_t lt8722_transaction(struct lt8722_dev *dev, struct lt8722_packet *packet)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b086      	sub	sp, #24
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
	uint8_t buffer[8] = {0};
 80069a6:	f107 030c 	add.w	r3, r7, #12
 80069aa:	2200      	movs	r2, #0
 80069ac:	601a      	str	r2, [r3, #0]
 80069ae:	605a      	str	r2, [r3, #4]
	buffer[0] = packet->command.byte;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	781b      	ldrb	r3, [r3, #0]
 80069b4:	733b      	strb	r3, [r7, #12]
	buffer[1] = packet->reg.address << 1;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	791b      	ldrb	r3, [r3, #4]
 80069ba:	005b      	lsls	r3, r3, #1
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	737b      	strb	r3, [r7, #13]
	if (packet->command.byte == LT8722_DATA_WRITE_COMMAND)
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	2bf2      	cmp	r3, #242	@ 0xf2
 80069c6:	d111      	bne.n	80069ec <lt8722_transaction+0x50>
	{
		put_unaligned_be32(packet->data, &buffer[2]);
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	691a      	ldr	r2, [r3, #16]
 80069cc:	f107 030c 	add.w	r3, r7, #12
 80069d0:	3302      	adds	r3, #2
 80069d2:	4619      	mov	r1, r3
 80069d4:	4610      	mov	r0, r2
 80069d6:	f000 fb1d 	bl	8007014 <put_unaligned_be32>
		buffer[6] = Calculate_CRC8(buffer, 6);
 80069da:	f107 030c 	add.w	r3, r7, #12
 80069de:	2106      	movs	r1, #6
 80069e0:	4618      	mov	r0, r3
 80069e2:	f000 fadb 	bl	8006f9c <Calculate_CRC8>
 80069e6:	4603      	mov	r3, r0
 80069e8:	74bb      	strb	r3, [r7, #18]
 80069ea:	e007      	b.n	80069fc <lt8722_transaction+0x60>
	} else
		buffer[2] = Calculate_CRC8(buffer, 2);
 80069ec:	f107 030c 	add.w	r3, r7, #12
 80069f0:	2102      	movs	r1, #2
 80069f2:	4618      	mov	r0, r3
 80069f4:	f000 fad2 	bl	8006f9c <Calculate_CRC8>
 80069f8:	4603      	mov	r3, r0
 80069fa:	73bb      	strb	r3, [r7, #14]
	SPI_write_and_read_buffer(dev, buffer, packet->command.size);
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	785a      	ldrb	r2, [r3, #1]
 8006a00:	f107 030c 	add.w	r3, r7, #12
 8006a04:	4619      	mov	r1, r3
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f7ff ff30 	bl	800686c <SPI_write_and_read_buffer>
	packet->status = (get_unaligned_be16(&buffer[0]) & GENMASK(10, 0));
 8006a0c:	f107 030c 	add.w	r3, r7, #12
 8006a10:	4618      	mov	r0, r3
 8006a12:	f000 fb3d 	bl	8007090 <get_unaligned_be16>
 8006a16:	4603      	mov	r3, r0
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006a1e:	617b      	str	r3, [r7, #20]
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	055b      	lsls	r3, r3, #21
 8006a24:	617b      	str	r3, [r7, #20]
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	0d5b      	lsrs	r3, r3, #21
 8006a2a:	617b      	str	r3, [r7, #20]
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	4013      	ands	r3, r2
 8006a32:	b29a      	uxth	r2, r3
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	82da      	strh	r2, [r3, #22]
	if (packet->command.byte == LT8722_DATA_WRITE_COMMAND)
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	2bf2      	cmp	r3, #242	@ 0xf2
 8006a3e:	d106      	bne.n	8006a4e <lt8722_transaction+0xb2>
	{
		packet->crc = buffer[2];
 8006a40:	7bba      	ldrb	r2, [r7, #14]
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	751a      	strb	r2, [r3, #20]
		packet->ack = buffer[7];
 8006a46:	7cfa      	ldrb	r2, [r7, #19]
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	755a      	strb	r2, [r3, #21]
 8006a4c:	e019      	b.n	8006a82 <lt8722_transaction+0xe6>
	} else if (packet->command.byte == LT8722_DATA_READ_COMMAND) {
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	781b      	ldrb	r3, [r3, #0]
 8006a52:	2bf4      	cmp	r3, #244	@ 0xf4
 8006a54:	d10f      	bne.n	8006a76 <lt8722_transaction+0xda>
		packet->data = get_unaligned_be32(&buffer[2]);
 8006a56:	f107 030c 	add.w	r3, r7, #12
 8006a5a:	3302      	adds	r3, #2
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f000 fafa 	bl	8007056 <get_unaligned_be32>
 8006a62:	4602      	mov	r2, r0
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	611a      	str	r2, [r3, #16]
		packet->crc = buffer[6];
 8006a68:	7cba      	ldrb	r2, [r7, #18]
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	751a      	strb	r2, [r3, #20]
		packet->ack = buffer[7];
 8006a6e:	7cfa      	ldrb	r2, [r7, #19]
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	755a      	strb	r2, [r3, #21]
 8006a74:	e005      	b.n	8006a82 <lt8722_transaction+0xe6>
	} else {
		packet->crc = buffer[2];
 8006a76:	7bba      	ldrb	r2, [r7, #14]
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	751a      	strb	r2, [r3, #20]
		packet->ack = buffer[3];
 8006a7c:	7bfa      	ldrb	r2, [r7, #15]
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	755a      	strb	r2, [r3, #21]
	}
	if (packet->ack != LT8722_ACK_ACKNOWLEDGE)
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	7d5b      	ldrb	r3, [r3, #21]
 8006a86:	2ba5      	cmp	r3, #165	@ 0xa5
 8006a88:	d009      	beq.n	8006a9e <lt8722_transaction+0x102>
	{
		dev->status |= (1 << TEC_FAULT_POS); //communication fault
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	7e9b      	ldrb	r3, [r3, #26]
 8006a8e:	f043 0310 	orr.w	r3, r3, #16
 8006a92:	b2da      	uxtb	r2, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	769a      	strb	r2, [r3, #26]
		return -1;
 8006a98:	f04f 33ff 	mov.w	r3, #4294967295
 8006a9c:	e007      	b.n	8006aae <lt8722_transaction+0x112>
	}
	dev->status &= ~(1 << TEC_FAULT_POS); //communication OK
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	7e9b      	ldrb	r3, [r3, #26]
 8006aa2:	f023 0310 	bic.w	r3, r3, #16
 8006aa6:	b2da      	uxtb	r2, r3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	769a      	strb	r2, [r3, #26]
	return 0;
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3718      	adds	r7, #24
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
	...

08006ab8 <lt8722_reg_read>:
 * @param address - Register address.
 * @param data - Received data.
 * @return 0 in case of succes, negative error code otherwise
 */
int8_t lt8722_reg_read(struct lt8722_dev *dev, uint8_t address, uint32_t *data)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b08c      	sub	sp, #48	@ 0x30
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	60f8      	str	r0, [r7, #12]
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	607a      	str	r2, [r7, #4]
 8006ac4:	72fb      	strb	r3, [r7, #11]
	int8_t ret = 0;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	struct lt8722_packet packet;
	struct lt8722_command command = {
 8006acc:	4b14      	ldr	r3, [pc, #80]	@ (8006b20 <lt8722_reg_read+0x68>)
 8006ace:	881b      	ldrh	r3, [r3, #0]
 8006ad0:	823b      	strh	r3, [r7, #16]
		LT8722_DATA_READ_COMMAND,
		LT8722_DATA_READ_COMMAND_SIZE
	};
	packet.command = command;
 8006ad2:	8a3b      	ldrh	r3, [r7, #16]
 8006ad4:	82bb      	strh	r3, [r7, #20]
	packet.reg = lt8722_regs[address];
 8006ad6:	7afa      	ldrb	r2, [r7, #11]
 8006ad8:	4912      	ldr	r1, [pc, #72]	@ (8006b24 <lt8722_reg_read+0x6c>)
 8006ada:	4613      	mov	r3, r2
 8006adc:	005b      	lsls	r3, r3, #1
 8006ade:	4413      	add	r3, r2
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	18ca      	adds	r2, r1, r3
 8006ae4:	f107 0318 	add.w	r3, r7, #24
 8006ae8:	ca07      	ldmia	r2, {r0, r1, r2}
 8006aea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	ret = lt8722_transaction(dev, &packet);
 8006aee:	f107 0314 	add.w	r3, r7, #20
 8006af2:	4619      	mov	r1, r3
 8006af4:	68f8      	ldr	r0, [r7, #12]
 8006af6:	f7ff ff51 	bl	800699c <lt8722_transaction>
 8006afa:	4603      	mov	r3, r0
 8006afc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (ret)
 8006b00:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d002      	beq.n	8006b0e <lt8722_reg_read+0x56>
		return ret;
 8006b08:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006b0c:	e003      	b.n	8006b16 <lt8722_reg_read+0x5e>
	*data = packet.data;
 8006b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	601a      	str	r2, [r3, #0]
	return 0;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3730      	adds	r7, #48	@ 0x30
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	08010dd0 	.word	0x08010dd0
 8006b24:	200000dc 	.word	0x200000dc

08006b28 <lt8722_reg_write>:
 * @param address - Register address.
 * @param data - Data to be written.
 * @return 0 in case of succes, negative error code otherwise
 */
int8_t lt8722_reg_write(struct lt8722_dev *dev, uint8_t address, uint32_t data)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b08c      	sub	sp, #48	@ 0x30
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	460b      	mov	r3, r1
 8006b32:	607a      	str	r2, [r7, #4]
 8006b34:	72fb      	strb	r3, [r7, #11]
	struct lt8722_packet packet;
	struct lt8722_command command = {
 8006b36:	4b0f      	ldr	r3, [pc, #60]	@ (8006b74 <lt8722_reg_write+0x4c>)
 8006b38:	881b      	ldrh	r3, [r3, #0]
 8006b3a:	82bb      	strh	r3, [r7, #20]
		LT8722_DATA_WRITE_COMMAND,
		LT8722_DATA_WRITE_COMMAND_SIZE
	};
	packet.command = command;
 8006b3c:	8abb      	ldrh	r3, [r7, #20]
 8006b3e:	833b      	strh	r3, [r7, #24]
	packet.reg = lt8722_regs[address];
 8006b40:	7afa      	ldrb	r2, [r7, #11]
 8006b42:	490d      	ldr	r1, [pc, #52]	@ (8006b78 <lt8722_reg_write+0x50>)
 8006b44:	4613      	mov	r3, r2
 8006b46:	005b      	lsls	r3, r3, #1
 8006b48:	4413      	add	r3, r2
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	18ca      	adds	r2, r1, r3
 8006b4e:	f107 031c 	add.w	r3, r7, #28
 8006b52:	ca07      	ldmia	r2, {r0, r1, r2}
 8006b54:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	packet.data = data;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
	return lt8722_transaction(dev, &packet);
 8006b5c:	f107 0318 	add.w	r3, r7, #24
 8006b60:	4619      	mov	r1, r3
 8006b62:	68f8      	ldr	r0, [r7, #12]
 8006b64:	f7ff ff1a 	bl	800699c <lt8722_transaction>
 8006b68:	4603      	mov	r3, r0
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3730      	adds	r7, #48	@ 0x30
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	08010dd4 	.word	0x08010dd4
 8006b78:	200000dc 	.word	0x200000dc

08006b7c <lt8722_reg_write_mask>:
 * @param mask - Mask to be applied.
 * @param data - Data to be written.
 * @return 0 in case of succes, negative error code otherwise
 */
int8_t lt8722_reg_write_mask(struct lt8722_dev *dev, uint8_t address, uint32_t mask, uint32_t data)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b086      	sub	sp, #24
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	607a      	str	r2, [r7, #4]
 8006b86:	603b      	str	r3, [r7, #0]
 8006b88:	460b      	mov	r3, r1
 8006b8a:	72fb      	strb	r3, [r7, #11]
	uint32_t reg_data;
	lt8722_reg_read(dev, address, &reg_data);
 8006b8c:	f107 0214 	add.w	r2, r7, #20
 8006b90:	7afb      	ldrb	r3, [r7, #11]
 8006b92:	4619      	mov	r1, r3
 8006b94:	68f8      	ldr	r0, [r7, #12]
 8006b96:	f7ff ff8f 	bl	8006ab8 <lt8722_reg_read>
	reg_data &= ~mask;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	43da      	mvns	r2, r3
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	617b      	str	r3, [r7, #20]
	reg_data |= field_prep(mask, data);
 8006ba4:	6839      	ldr	r1, [r7, #0]
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 faa2 	bl	80070f0 <field_prep>
 8006bac:	4602      	mov	r2, r0
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	617b      	str	r3, [r7, #20]
	return lt8722_reg_write(dev, address, reg_data);
 8006bb4:	697a      	ldr	r2, [r7, #20]
 8006bb6:	7afb      	ldrb	r3, [r7, #11]
 8006bb8:	4619      	mov	r1, r3
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f7ff ffb4 	bl	8006b28 <lt8722_reg_write>
 8006bc0:	4603      	mov	r3, r0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3718      	adds	r7, #24
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <lt8722_set_enable_req>:
 * @brief Set ENABLE_REQ field in LT8722 device.
 * @param value - Enable if true, disabled otherwise
 * @return 0 in case of succes, negative error code otherwise
 */
int8_t lt8722_set_enable_req(struct lt8722_dev *dev, bool value)
{
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b082      	sub	sp, #8
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6078      	str	r0, [r7, #4]
 8006bd2:	460b      	mov	r3, r1
 8006bd4:	70fb      	strb	r3, [r7, #3]
	if (value) dev->status |= (1 << TEC_ENABLED_POS);
 8006bd6:	78fb      	ldrb	r3, [r7, #3]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d007      	beq.n	8006bec <lt8722_set_enable_req+0x22>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	7e9b      	ldrb	r3, [r3, #26]
 8006be0:	f043 0302 	orr.w	r3, r3, #2
 8006be4:	b2da      	uxtb	r2, r3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	769a      	strb	r2, [r3, #26]
 8006bea:	e006      	b.n	8006bfa <lt8722_set_enable_req+0x30>
	else dev->status &= ~(1 << TEC_ENABLED_POS);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	7e9b      	ldrb	r3, [r3, #26]
 8006bf0:	f023 0302 	bic.w	r3, r3, #2
 8006bf4:	b2da      	uxtb	r2, r3
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	769a      	strb	r2, [r3, #26]
	return lt8722_reg_write_mask(dev, LT8722_SPIS_COMMAND, LT8722_ENABLE_REQ_MASK, value);
 8006bfa:	78fb      	ldrb	r3, [r7, #3]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	2100      	movs	r1, #0
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f7ff ffbb 	bl	8006b7c <lt8722_reg_write_mask>
 8006c06:	4603      	mov	r3, r0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3708      	adds	r7, #8
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <lt8722_set_swen_req>:
 * @brief Set switching enable of LT8722 device.
 * @param value - Enable if true, disabled otherwise
 * @return 0 in case of succes, negative error code otherwise
 */
int8_t lt8722_set_swen_req(struct lt8722_dev *dev, bool value)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b082      	sub	sp, #8
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	460b      	mov	r3, r1
 8006c1a:	70fb      	strb	r3, [r7, #3]
	if (value) dev->status |= (1 << TEC_SWITCH_ENABLED_POS);
 8006c1c:	78fb      	ldrb	r3, [r7, #3]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d007      	beq.n	8006c32 <lt8722_set_swen_req+0x22>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	7e9b      	ldrb	r3, [r3, #26]
 8006c26:	f043 0304 	orr.w	r3, r3, #4
 8006c2a:	b2da      	uxtb	r2, r3
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	769a      	strb	r2, [r3, #26]
 8006c30:	e006      	b.n	8006c40 <lt8722_set_swen_req+0x30>
	else dev->status &= ~(1 << TEC_SWITCH_ENABLED_POS);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	7e9b      	ldrb	r3, [r3, #26]
 8006c36:	f023 0304 	bic.w	r3, r3, #4
 8006c3a:	b2da      	uxtb	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	769a      	strb	r2, [r3, #26]
	return lt8722_reg_write_mask(dev, LT8722_SPIS_COMMAND, LT8722_SWEN_REQ_MASK, value);
 8006c40:	78fb      	ldrb	r3, [r7, #3]
 8006c42:	2202      	movs	r2, #2
 8006c44:	2100      	movs	r1, #0
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f7ff ff98 	bl	8006b7c <lt8722_reg_write_mask>
 8006c4c:	4603      	mov	r3, r0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3708      	adds	r7, #8
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}

08006c56 <lt8722_reset>:
/**
 * @brief Shutdown the LT8722 device.
 * @return 0 in case of succes, negative error code otherwise
 */
int8_t lt8722_reset(struct lt8722_dev *dev)
{
 8006c56:	b580      	push	{r7, lr}
 8006c58:	b082      	sub	sp, #8
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
	dev->status &= ~((1 << TEC_INIT_POS) | (1 << TEC_ENABLED_POS) | (1 << TEC_SWITCH_ENABLED_POS) | ((1 << TEC_DIR_POS)));
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	7e9b      	ldrb	r3, [r3, #26]
 8006c62:	f023 030f 	bic.w	r3, r3, #15
 8006c66:	b2da      	uxtb	r2, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	769a      	strb	r2, [r3, #26]
	return lt8722_reg_write_mask(dev, LT8722_SPIS_COMMAND, LT8722_SPI_RST_MASK, LT8722_SPI_RST_RESET);
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006c72:	2100      	movs	r1, #0
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f7ff ff81 	bl	8006b7c <lt8722_reg_write_mask>
 8006c7a:	4603      	mov	r3, r0
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3708      	adds	r7, #8
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <lt8722_clear_faults>:
/**
 * @brief Clear LT8722 device faults.
 * @return 0 in case of succes, negative error code otherwise
 */
int8_t lt8722_clear_faults(struct lt8722_dev *dev)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
	return lt8722_reg_write_mask(dev, LT8722_SPIS_STATUS, LT8722_FAULTS_MASK, 0);
 8006c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8006c90:	60fb      	str	r3, [r7, #12]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	069b      	lsls	r3, r3, #26
 8006c96:	60fb      	str	r3, [r7, #12]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	0d5b      	lsrs	r3, r3, #21
 8006c9c:	60fb      	str	r3, [r7, #12]
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	2101      	movs	r1, #1
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f7ff ff69 	bl	8006b7c <lt8722_reg_write_mask>
 8006caa:	4603      	mov	r3, r0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3710      	adds	r7, #16
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <lt8722_set_dac>:
 * @brief Set DAC code of LT8722 device.
 * @param value - DAC value
 * @return 0 in case of succes, negative error code otherwise
 */
int8_t lt8722_set_dac(struct lt8722_dev *dev, uint32_t value)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
	return lt8722_reg_write_mask(dev, LT8722_SPIS_DAC, LT8722_SPIS_DAC_MASK, value);
 8006cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8006cc2:	60fb      	str	r3, [r7, #12]
 8006cc4:	68fa      	ldr	r2, [r7, #12]
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	2104      	movs	r1, #4
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f7ff ff56 	bl	8006b7c <lt8722_reg_write_mask>
 8006cd0:	4603      	mov	r3, r0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3710      	adds	r7, #16
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}

08006cda <lt8722_init>:
 * @param init_param - Initialization parameter containing information about the
 * 		LT8722 device to be initialized.
 * @return 0 in case of success, negative error code otherwise
*/
int8_t lt8722_init(struct lt8722_dev *dev)
{
 8006cda:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cde:	b091      	sub	sp, #68	@ 0x44
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6178      	str	r0, [r7, #20]
	int8_t ret = 0;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	int64_t voltage;
	int64_t start_voltage;
	int64_t end_voltage;
//	LL_GPIO_ResetOutputPin((GPIO_TypeDef*)en_port[channel], en_pin[channel]);
//	LL_GPIO_ResetOutputPin((GPIO_TypeDef*)swen_port[channel], swen_pin[channel]);
	LL_GPIO_ResetOutputPin(dev->en_port, dev->en_pin);
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	68da      	ldr	r2, [r3, #12]
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	8a1b      	ldrh	r3, [r3, #16]
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	4610      	mov	r0, r2
 8006cf6:	f7ff fd6b 	bl	80067d0 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(dev->swen_port, dev->swen_pin);
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	695a      	ldr	r2, [r3, #20]
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	8b1b      	ldrh	r3, [r3, #24]
 8006d02:	4619      	mov	r1, r3
 8006d04:	4610      	mov	r0, r2
 8006d06:	f7ff fd63 	bl	80067d0 <LL_GPIO_ResetOutputPin>
//		LL_GPIO_ResetOutputPin(TEC_1_EN_GPIO_Port, TEC_1_EN_Pin);
//		LL_GPIO_ResetOutputPin(TEC_1_SWEN_GPIO_Port, TEC_1_SWEN_Pin);
	/*
	 * Reset LT8722
	 */
	lt8722_reset(dev);
 8006d0a:	6978      	ldr	r0, [r7, #20]
 8006d0c:	f7ff ffa3 	bl	8006c56 <lt8722_reset>
	 * Start-up sequence
	 * 1. Apply proper VIN and VDDIO voltages
	 *
	 * 2. Enable VCC LDO and other LT8722 circuitry
	 */
	ret = lt8722_clear_faults(dev);
 8006d10:	6978      	ldr	r0, [r7, #20]
 8006d12:	f7ff ffb7 	bl	8006c84 <lt8722_clear_faults>
 8006d16:	4603      	mov	r3, r0
 8006d18:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

//	LL_GPIO_SetOutputPin((GPIO_TypeDef*)en_port[channel], en_pin[channel]);
	LL_GPIO_SetOutputPin(dev->en_port, dev->en_pin);
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	68da      	ldr	r2, [r3, #12]
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	8a1b      	ldrh	r3, [r3, #16]
 8006d24:	4619      	mov	r1, r3
 8006d26:	4610      	mov	r0, r2
 8006d28:	f7ff fd44 	bl	80067b4 <LL_GPIO_SetOutputPin>

	ret = lt8722_set_enable_req(dev, LT8722_ENABLE_REQ_ENABLED);
 8006d2c:	2101      	movs	r1, #1
 8006d2e:	6978      	ldr	r0, [r7, #20]
 8006d30:	f7ff ff4b 	bl	8006bca <lt8722_set_enable_req>
 8006d34:	4603      	mov	r3, r0
 8006d36:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	ret = lt8722_reg_write(dev, LT8722_SPIS_COMMAND, 0x00003A01);
 8006d3a:	f643 2201 	movw	r2, #14849	@ 0x3a01
 8006d3e:	2100      	movs	r1, #0
 8006d40:	6978      	ldr	r0, [r7, #20]
 8006d42:	f7ff fef1 	bl	8006b28 <lt8722_reg_write>
 8006d46:	4603      	mov	r3, r0
 8006d48:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	/*
	 * 3. Configure output voltage control DAC to 0xFF000000
	 */
	ret = lt8722_set_dac(dev, 0xFF000000);
 8006d4c:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
 8006d50:	6978      	ldr	r0, [r7, #20]
 8006d52:	f7ff ffaf 	bl	8006cb4 <lt8722_set_dac>
 8006d56:	4603      	mov	r3, r0
 8006d58:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	/*
	 * 4. Write all SPIS_STATUS registers to 0
	 */
	ret = lt8722_reg_write(dev, LT8722_SPIS_STATUS, 0);
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	2101      	movs	r1, #1
 8006d60:	6978      	ldr	r0, [r7, #20]
 8006d62:	f7ff fee1 	bl	8006b28 <lt8722_reg_write>
 8006d66:	4603      	mov	r3, r0
 8006d68:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	LL_mDelay(1);
 8006d6c:	2001      	movs	r0, #1
 8006d6e:	f006 f817 	bl	800cda0 <LL_mDelay>
	ret = lt8722_reg_write(dev, LT8722_SPIS_COMMAND, 0x00003A01);
 8006d72:	f643 2201 	movw	r2, #14849	@ 0x3a01
 8006d76:	2100      	movs	r1, #0
 8006d78:	6978      	ldr	r0, [r7, #20]
 8006d7a:	f7ff fed5 	bl	8006b28 <lt8722_reg_write>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	/*
	 * 5. Ramp the output voltage control DAC from 0xFF000000 to 0x00000000
	 */
	start_voltage = lt8722_dac_to_voltage(0xFF000000);
 8006d84:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8006d88:	f7ff fdc4 	bl	8006914 <lt8722_dac_to_voltage>
 8006d8c:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
	end_voltage = lt8722_dac_to_voltage(0x00000000);
 8006d90:	2000      	movs	r0, #0
 8006d92:	f7ff fdbf 	bl	8006914 <lt8722_dac_to_voltage>
 8006d96:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
	for (uint8_t i = 0;  i < 5; i++)
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006da0:	e046      	b.n	8006e30 <lt8722_init+0x156>
	{
		voltage = (start_voltage + (end_voltage - start_voltage) * i / 4);
 8006da2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006da6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006daa:	1a84      	subs	r4, r0, r2
 8006dac:	eb61 0503 	sbc.w	r5, r1, r3
 8006db0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006db4:	2200      	movs	r2, #0
 8006db6:	4698      	mov	r8, r3
 8006db8:	4691      	mov	r9, r2
 8006dba:	fb08 f205 	mul.w	r2, r8, r5
 8006dbe:	fb04 f309 	mul.w	r3, r4, r9
 8006dc2:	4413      	add	r3, r2
 8006dc4:	fba4 ab08 	umull	sl, fp, r4, r8
 8006dc8:	445b      	add	r3, fp
 8006dca:	469b      	mov	fp, r3
 8006dcc:	4652      	mov	r2, sl
 8006dce:	465b      	mov	r3, fp
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	da06      	bge.n	8006de2 <lt8722_init+0x108>
 8006dd4:	1cd1      	adds	r1, r2, #3
 8006dd6:	60b9      	str	r1, [r7, #8]
 8006dd8:	f143 0300 	adc.w	r3, r3, #0
 8006ddc:	60fb      	str	r3, [r7, #12]
 8006dde:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006de2:	f04f 0000 	mov.w	r0, #0
 8006de6:	f04f 0100 	mov.w	r1, #0
 8006dea:	0890      	lsrs	r0, r2, #2
 8006dec:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
 8006df0:	1099      	asrs	r1, r3, #2
 8006df2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006df6:	1816      	adds	r6, r2, r0
 8006df8:	603e      	str	r6, [r7, #0]
 8006dfa:	414b      	adcs	r3, r1
 8006dfc:	607b      	str	r3, [r7, #4]
 8006dfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e02:	e9c7 2308 	strd	r2, r3, [r7, #32]
		dac = lt8722_voltage_to_dac(voltage);
 8006e06:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006e0a:	f7ff fd5d 	bl	80068c8 <lt8722_voltage_to_dac>
 8006e0e:	61f8      	str	r0, [r7, #28]
		ret = lt8722_set_dac(dev, dac);
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	4619      	mov	r1, r3
 8006e14:	6978      	ldr	r0, [r7, #20]
 8006e16:	f7ff ff4d 	bl	8006cb4 <lt8722_set_dac>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
		LL_mDelay(1);
 8006e20:	2001      	movs	r0, #1
 8006e22:	f005 ffbd 	bl	800cda0 <LL_mDelay>
	for (uint8_t i = 0;  i < 5; i++)
 8006e26:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006e30:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006e34:	2b04      	cmp	r3, #4
 8006e36:	d9b4      	bls.n	8006da2 <lt8722_init+0xc8>
	}
	/*
	 * 6. Enable the PWM switching behavior
	 */
//	LL_GPIO_SetOutputPin((GPIO_TypeDef*)swen_port[channel], swen_pin[channel]);
	LL_GPIO_SetOutputPin(dev->swen_port, dev->swen_pin);
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	695a      	ldr	r2, [r3, #20]
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	8b1b      	ldrh	r3, [r3, #24]
 8006e40:	4619      	mov	r1, r3
 8006e42:	4610      	mov	r0, r2
 8006e44:	f7ff fcb6 	bl	80067b4 <LL_GPIO_SetOutputPin>
	ret = lt8722_set_swen_req(dev, LT8722_SWEN_REQ_ENABLED);
 8006e48:	2101      	movs	r1, #1
 8006e4a:	6978      	ldr	r0, [r7, #20]
 8006e4c:	f7ff fee0 	bl	8006c10 <lt8722_set_swen_req>
 8006e50:	4603      	mov	r3, r0
 8006e52:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
//	delay_us(200);
	LL_mDelay(1);
 8006e56:	2001      	movs	r0, #1
 8006e58:	f005 ffa2 	bl	800cda0 <LL_mDelay>
//
//		delay_us(255);
//		delay_us(255);
//
//		ret = lt8722_set_swen_req(channel, LT8722_SWEN_REQ_DISABLED);
	if (!ret)
 8006e5c:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d107      	bne.n	8006e74 <lt8722_init+0x19a>
		{
		dev->status |= ((1 << TEC_INIT_POS) | (1 << TEC_ENABLED_POS) | (1 << TEC_SWITCH_ENABLED_POS)); //tec is initted
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	7e9b      	ldrb	r3, [r3, #26]
 8006e68:	f043 0307 	orr.w	r3, r3, #7
 8006e6c:	b2da      	uxtb	r2, r3
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	769a      	strb	r2, [r3, #26]
 8006e72:	e002      	b.n	8006e7a <lt8722_init+0x1a0>
		}
	else dev->status = 0;
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	2200      	movs	r2, #0
 8006e78:	769a      	strb	r2, [r3, #26]
	dev->voltage = 0;
 8006e7a:	6979      	ldr	r1, [r7, #20]
 8006e7c:	f04f 0200 	mov.w	r2, #0
 8006e80:	f04f 0300 	mov.w	r3, #0
 8006e84:	e9c1 2308 	strd	r2, r3, [r1, #32]
	return ret;
 8006e88:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3744      	adds	r7, #68	@ 0x44
 8006e90:	46bd      	mov	sp, r7
 8006e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08006e98 <lt8722_set_output_voltage_channel>:
 * @param channel - Channel of lt8722.
 * @param value - Output voltage value in nanovolts.
 * @return 0 in case of success, negative error code otherwise
 */
int8_t lt8722_set_output_voltage_channel(struct lt8722_dev *dev, tec_dir_t dir, int64_t value)
{
 8006e98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e9c:	b08c      	sub	sp, #48	@ 0x30
 8006e9e:	af00      	add	r7, sp, #0
 8006ea0:	61f8      	str	r0, [r7, #28]
 8006ea2:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	76fb      	strb	r3, [r7, #27]
	uint8_t ret = 0;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	int64_t vdac = 0;
 8006eb0:	f04f 0200 	mov.w	r2, #0
 8006eb4:	f04f 0300 	mov.w	r3, #0
 8006eb8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	int32_t dac = 0x0;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	623b      	str	r3, [r7, #32]
	if (dir == TEC_COOL)
 8006ec0:	7efb      	ldrb	r3, [r7, #27]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d12b      	bne.n	8006f1e <lt8722_set_output_voltage_channel+0x86>
	{
		dev->status &= ~(1 << TEC_DIR_POS);
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	7e9b      	ldrb	r3, [r3, #26]
 8006eca:	f023 0308 	bic.w	r3, r3, #8
 8006ece:	b2da      	uxtb	r2, r3
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	769a      	strb	r2, [r3, #26]
		vdac = LT8722_DAC_OFFSET - value / 16;
 8006ed4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006ed8:	4610      	mov	r0, r2
 8006eda:	4619      	mov	r1, r3
 8006edc:	2900      	cmp	r1, #0
 8006ede:	da07      	bge.n	8006ef0 <lt8722_set_output_voltage_channel+0x58>
 8006ee0:	f110 030f 	adds.w	r3, r0, #15
 8006ee4:	60bb      	str	r3, [r7, #8]
 8006ee6:	f141 0300 	adc.w	r3, r1, #0
 8006eea:	60fb      	str	r3, [r7, #12]
 8006eec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006ef0:	f04f 0200 	mov.w	r2, #0
 8006ef4:	f04f 0300 	mov.w	r3, #0
 8006ef8:	0902      	lsrs	r2, r0, #4
 8006efa:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8006efe:	110b      	asrs	r3, r1, #4
 8006f00:	2100      	movs	r1, #0
 8006f02:	4250      	negs	r0, r2
 8006f04:	6038      	str	r0, [r7, #0]
 8006f06:	eb61 0303 	sbc.w	r3, r1, r3
 8006f0a:	607b      	str	r3, [r7, #4]
 8006f0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f10:	4921      	ldr	r1, [pc, #132]	@ (8006f98 <lt8722_set_output_voltage_channel+0x100>)
 8006f12:	eb12 0801 	adds.w	r8, r2, r1
 8006f16:	f143 0900 	adc.w	r9, r3, #0
 8006f1a:	e9c7 890a 	strd	r8, r9, [r7, #40]	@ 0x28
	}
	if (dir == TEC_HEAT)
 8006f1e:	7efb      	ldrb	r3, [r7, #27]
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d120      	bne.n	8006f66 <lt8722_set_output_voltage_channel+0xce>
	{
		dev->status |= (1 << TEC_DIR_POS);
 8006f24:	69fb      	ldr	r3, [r7, #28]
 8006f26:	7e9b      	ldrb	r3, [r3, #26]
 8006f28:	f043 0308 	orr.w	r3, r3, #8
 8006f2c:	b2da      	uxtb	r2, r3
 8006f2e:	69fb      	ldr	r3, [r7, #28]
 8006f30:	769a      	strb	r2, [r3, #26]
		vdac = LT8722_DAC_OFFSET + value / 16;
 8006f32:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	da05      	bge.n	8006f46 <lt8722_set_output_voltage_channel+0xae>
 8006f3a:	f112 0a0f 	adds.w	sl, r2, #15
 8006f3e:	f143 0b00 	adc.w	fp, r3, #0
 8006f42:	4652      	mov	r2, sl
 8006f44:	465b      	mov	r3, fp
 8006f46:	f04f 0000 	mov.w	r0, #0
 8006f4a:	f04f 0100 	mov.w	r1, #0
 8006f4e:	0910      	lsrs	r0, r2, #4
 8006f50:	ea40 7003 	orr.w	r0, r0, r3, lsl #28
 8006f54:	1119      	asrs	r1, r3, #4
 8006f56:	4602      	mov	r2, r0
 8006f58:	460b      	mov	r3, r1
 8006f5a:	490f      	ldr	r1, [pc, #60]	@ (8006f98 <lt8722_set_output_voltage_channel+0x100>)
 8006f5c:	1854      	adds	r4, r2, r1
 8006f5e:	f143 0500 	adc.w	r5, r3, #0
 8006f62:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
	}
	dac = lt8722_voltage_to_dac(vdac);
 8006f66:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006f6a:	f7ff fcad 	bl	80068c8 <lt8722_voltage_to_dac>
 8006f6e:	6238      	str	r0, [r7, #32]
	ret = lt8722_set_dac(dev, dac);
 8006f70:	6a3b      	ldr	r3, [r7, #32]
 8006f72:	4619      	mov	r1, r3
 8006f74:	69f8      	ldr	r0, [r7, #28]
 8006f76:	f7ff fe9d 	bl	8006cb4 <lt8722_set_dac>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	dev->voltage = value;
 8006f80:	69f9      	ldr	r1, [r7, #28]
 8006f82:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006f86:	e9c1 2308 	strd	r2, r3, [r1, #32]

	return ret;
 8006f8a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3730      	adds	r7, #48	@ 0x30
 8006f92:	46bd      	mov	sp, r7
 8006f94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f98:	4a817c80 	.word	0x4a817c80

08006f9c <Calculate_CRC8>:

/* Private support function definition ------------------------------------*/
uint8_t Calculate_CRC8(uint8_t *data, uint8_t length)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	460b      	mov	r3, r1
 8006fa6:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0x00;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	73fb      	strb	r3, [r7, #15]
    uint8_t poly = 0x07;
 8006fac:	2307      	movs	r3, #7
 8006fae:	733b      	strb	r3, [r7, #12]
    for (uint8_t i = 0; i < length; i++)
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	73bb      	strb	r3, [r7, #14]
 8006fb4:	e023      	b.n	8006ffe <Calculate_CRC8+0x62>
    {
        crc ^= data[i];
 8006fb6:	7bbb      	ldrb	r3, [r7, #14]
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	4413      	add	r3, r2
 8006fbc:	781a      	ldrb	r2, [r3, #0]
 8006fbe:	7bfb      	ldrb	r3, [r7, #15]
 8006fc0:	4053      	eors	r3, r2
 8006fc2:	73fb      	strb	r3, [r7, #15]
        for (uint8_t bit = 0; bit < 8; bit++)
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	737b      	strb	r3, [r7, #13]
 8006fc8:	e013      	b.n	8006ff2 <Calculate_CRC8+0x56>
        {
            if (crc & 0x80)
 8006fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	da09      	bge.n	8006fe6 <Calculate_CRC8+0x4a>
                crc = (crc << 1) ^ poly;
 8006fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fd6:	005b      	lsls	r3, r3, #1
 8006fd8:	b25a      	sxtb	r2, r3
 8006fda:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8006fde:	4053      	eors	r3, r2
 8006fe0:	b25b      	sxtb	r3, r3
 8006fe2:	73fb      	strb	r3, [r7, #15]
 8006fe4:	e002      	b.n	8006fec <Calculate_CRC8+0x50>
            else
                crc <<= 1;
 8006fe6:	7bfb      	ldrb	r3, [r7, #15]
 8006fe8:	005b      	lsls	r3, r3, #1
 8006fea:	73fb      	strb	r3, [r7, #15]
        for (uint8_t bit = 0; bit < 8; bit++)
 8006fec:	7b7b      	ldrb	r3, [r7, #13]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	737b      	strb	r3, [r7, #13]
 8006ff2:	7b7b      	ldrb	r3, [r7, #13]
 8006ff4:	2b07      	cmp	r3, #7
 8006ff6:	d9e8      	bls.n	8006fca <Calculate_CRC8+0x2e>
    for (uint8_t i = 0; i < length; i++)
 8006ff8:	7bbb      	ldrb	r3, [r7, #14]
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	73bb      	strb	r3, [r7, #14]
 8006ffe:	7bba      	ldrb	r2, [r7, #14]
 8007000:	78fb      	ldrb	r3, [r7, #3]
 8007002:	429a      	cmp	r2, r3
 8007004:	d3d7      	bcc.n	8006fb6 <Calculate_CRC8+0x1a>
        }
    }
    return crc;
 8007006:	7bfb      	ldrb	r3, [r7, #15]
}
 8007008:	4618      	mov	r0, r3
 800700a:	3714      	adds	r7, #20
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <put_unaligned_be32>:

void put_unaligned_be32(uint32_t val, uint8_t *buf)
{
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
	buf[3] = val & 0xFF;
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	3303      	adds	r3, #3
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	b2d2      	uxtb	r2, r2
 8007026:	701a      	strb	r2, [r3, #0]
	buf[2] = (val >> 8) & 0xFF;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	0a1a      	lsrs	r2, r3, #8
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	3302      	adds	r3, #2
 8007030:	b2d2      	uxtb	r2, r2
 8007032:	701a      	strb	r2, [r3, #0]
	buf[1] = (val >> 16) & 0xFF;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	0c1a      	lsrs	r2, r3, #16
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	3301      	adds	r3, #1
 800703c:	b2d2      	uxtb	r2, r2
 800703e:	701a      	strb	r2, [r3, #0]
	buf[0] = val >> 24;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	0e1b      	lsrs	r3, r3, #24
 8007044:	b2da      	uxtb	r2, r3
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	701a      	strb	r2, [r3, #0]
}
 800704a:	bf00      	nop
 800704c:	370c      	adds	r7, #12
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <get_unaligned_be32>:
{
	buf[1] = val & 0xFF;
	buf[0] = val >> 8;
}
uint32_t get_unaligned_be32(uint8_t *buf)
{
 8007056:	b480      	push	{r7}
 8007058:	b083      	sub	sp, #12
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
	return buf[3] | ((uint16_t)buf[2] << 8) | ((uint32_t)buf[1] << 16) | ((uint32_t)buf[0] << 24);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	3303      	adds	r3, #3
 8007062:	781b      	ldrb	r3, [r3, #0]
 8007064:	461a      	mov	r2, r3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	3302      	adds	r3, #2
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	021b      	lsls	r3, r3, #8
 800706e:	4313      	orrs	r3, r2
 8007070:	461a      	mov	r2, r3
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	3301      	adds	r3, #1
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	041b      	lsls	r3, r3, #16
 800707a:	431a      	orrs	r2, r3
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	061b      	lsls	r3, r3, #24
 8007082:	4313      	orrs	r3, r2
}
 8007084:	4618      	mov	r0, r3
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <get_unaligned_be16>:
uint32_t get_unaligned_be16(uint8_t *buf)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
	return buf[1] | ((uint16_t)buf[0] << 8);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	3301      	adds	r3, #1
 800709c:	781b      	ldrb	r3, [r3, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	781b      	ldrb	r3, [r3, #0]
 80070a4:	021b      	lsls	r3, r3, #8
 80070a6:	4313      	orrs	r3, r2
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	370c      	adds	r7, #12
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr

080070b4 <find_first_set_bit>:
uint32_t find_first_set_bit(uint32_t word)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
	uint32_t first_set_bit = 0;
 80070bc:	2300      	movs	r3, #0
 80070be:	60fb      	str	r3, [r7, #12]
	while (word) {
 80070c0:	e00c      	b.n	80070dc <find_first_set_bit+0x28>
		if (word & 0x1)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f003 0301 	and.w	r3, r3, #1
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d001      	beq.n	80070d0 <find_first_set_bit+0x1c>
			return first_set_bit;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	e009      	b.n	80070e4 <find_first_set_bit+0x30>
		word >>= 1;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	085b      	lsrs	r3, r3, #1
 80070d4:	607b      	str	r3, [r7, #4]
		first_set_bit ++;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	3301      	adds	r3, #1
 80070da:	60fb      	str	r3, [r7, #12]
	while (word) {
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1ef      	bne.n	80070c2 <find_first_set_bit+0xe>
	}
	return 32;
 80070e2:	2320      	movs	r3, #32
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3714      	adds	r7, #20
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <field_prep>:
uint32_t field_prep(uint32_t mask, uint32_t val)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
	return (val << find_first_set_bit(mask)) & mask;
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f7ff ffda 	bl	80070b4 <find_first_set_bit>
 8007100:	4602      	mov	r2, r0
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	fa03 f202 	lsl.w	r2, r3, r2
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4013      	ands	r3, r2
}
 800710c:	4618      	mov	r0, r3
 800710e:	3708      	adds	r7, #8
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <LL_SPI_Enable>:
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	601a      	str	r2, [r3, #0]
}
 8007128:	bf00      	nop
 800712a:	370c      	adds	r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr

08007134 <LL_SPI_IsEnabled>:
{
 8007134:	b480      	push	{r7}
 8007136:	b083      	sub	sp, #12
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007144:	2b40      	cmp	r3, #64	@ 0x40
 8007146:	d101      	bne.n	800714c <LL_SPI_IsEnabled+0x18>
 8007148:	2301      	movs	r3, #1
 800714a:	e000      	b.n	800714e <LL_SPI_IsEnabled+0x1a>
 800714c:	2300      	movs	r3, #0
}
 800714e:	4618      	mov	r0, r3
 8007150:	370c      	adds	r7, #12
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr

0800715a <LL_SPI_IsActiveFlag_RXNE>:
{
 800715a:	b480      	push	{r7}
 800715c:	b083      	sub	sp, #12
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	2b01      	cmp	r3, #1
 800716c:	d101      	bne.n	8007172 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800716e:	2301      	movs	r3, #1
 8007170:	e000      	b.n	8007174 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8007172:	2300      	movs	r3, #0
}
 8007174:	4618      	mov	r0, r3
 8007176:	370c      	adds	r7, #12
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <LL_SPI_IsActiveFlag_TXE>:
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	f003 0302 	and.w	r3, r3, #2
 8007190:	2b02      	cmp	r3, #2
 8007192:	d101      	bne.n	8007198 <LL_SPI_IsActiveFlag_TXE+0x18>
 8007194:	2301      	movs	r3, #1
 8007196:	e000      	b.n	800719a <LL_SPI_IsActiveFlag_TXE+0x1a>
 8007198:	2300      	movs	r3, #0
}
 800719a:	4618      	mov	r0, r3
 800719c:	370c      	adds	r7, #12
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr

080071a6 <LL_SPI_ReceiveData8>:
{
 80071a6:	b480      	push	{r7}
 80071a8:	b083      	sub	sp, #12
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	330c      	adds	r3, #12
 80071b2:	781b      	ldrb	r3, [r3, #0]
 80071b4:	b2db      	uxtb	r3, r3
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	370c      	adds	r7, #12
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr

080071c2 <LL_SPI_TransmitData8>:
{
 80071c2:	b480      	push	{r7}
 80071c4:	b085      	sub	sp, #20
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
 80071ca:	460b      	mov	r3, r1
 80071cc:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	330c      	adds	r3, #12
 80071d2:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	78fa      	ldrb	r2, [r7, #3]
 80071d8:	701a      	strb	r2, [r3, #0]
}
 80071da:	bf00      	nop
 80071dc:	3714      	adds	r7, #20
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr

080071e6 <LL_GPIO_SetOutputPin>:
{
 80071e6:	b480      	push	{r7}
 80071e8:	b083      	sub	sp, #12
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
 80071ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	683a      	ldr	r2, [r7, #0]
 80071f4:	619a      	str	r2, [r3, #24]
}
 80071f6:	bf00      	nop
 80071f8:	370c      	adds	r7, #12
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr

08007202 <LL_GPIO_ResetOutputPin>:
{
 8007202:	b480      	push	{r7}
 8007204:	b083      	sub	sp, #12
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
 800720a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	041a      	lsls	r2, r3, #16
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	619a      	str	r2, [r3, #24]
}
 8007214:	bf00      	nop
 8007216:	370c      	adds	r7, #12
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <MCP4902_Write>:
/*
 * Gi d liu n MCP4902 DAC qua giao thc SPI cho c hai knh.
 * @param dev: Con tr n cu trc thit b MCP4902 cha cu hnh v d liu.
 */
static void MCP4902_Write(MCP4902_Device_t *dev)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b084      	sub	sp, #16
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
	uint16_t temp;

    while (!LL_SPI_IsActiveFlag_TXE(dev->spi));
 8007228:	bf00      	nop
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4618      	mov	r0, r3
 8007230:	f7ff ffa6 	bl	8007180 <LL_SPI_IsActiveFlag_TXE>
 8007234:	4603      	mov	r3, r0
 8007236:	2b00      	cmp	r3, #0
 8007238:	d0f7      	beq.n	800722a <MCP4902_Write+0xa>

    for (int i = 0; i < MCP4902_NUM_CHANNEL; i++)
 800723a:	2300      	movs	r3, #0
 800723c:	60fb      	str	r3, [r7, #12]
 800723e:	e080      	b.n	8007342 <MCP4902_Write+0x122>
    {
    	temp = i ? ((1<<MCP4902_AB_BIT)|(1<<MCP4902_GA_BIT)|(1<<MCP4902_SHDN_BIT)|(dev->dac_channel[i]<<4)):
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d00c      	beq.n	8007260 <MCP4902_Write+0x40>
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	4413      	add	r3, r2
 800724c:	3314      	adds	r3, #20
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	b21b      	sxth	r3, r3
 8007252:	011b      	lsls	r3, r3, #4
 8007254:	b21a      	sxth	r2, r3
 8007256:	4b3f      	ldr	r3, [pc, #252]	@ (8007354 <MCP4902_Write+0x134>)
 8007258:	4313      	orrs	r3, r2
 800725a:	b21b      	sxth	r3, r3
 800725c:	b29b      	uxth	r3, r3
 800725e:	e00b      	b.n	8007278 <MCP4902_Write+0x58>
				   ((1<<MCP4902_GA_BIT)|(1<<MCP4902_SHDN_BIT)|(dev->dac_channel[i]<<4));
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	4413      	add	r3, r2
 8007266:	3314      	adds	r3, #20
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	b21b      	sxth	r3, r3
 800726c:	011b      	lsls	r3, r3, #4
 800726e:	b21b      	sxth	r3, r3
 8007270:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8007274:	b21b      	sxth	r3, r3
    	temp = i ? ((1<<MCP4902_AB_BIT)|(1<<MCP4902_GA_BIT)|(1<<MCP4902_SHDN_BIT)|(dev->dac_channel[i]<<4)):
 8007276:	b29b      	uxth	r3, r3
 8007278:	817b      	strh	r3, [r7, #10]

    	LL_GPIO_ResetOutputPin(dev->cs_port, dev->cs_pin);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	685a      	ldr	r2, [r3, #4]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	4619      	mov	r1, r3
 8007284:	4610      	mov	r0, r2
 8007286:	f7ff ffbc 	bl	8007202 <LL_GPIO_ResetOutputPin>

        while (!LL_SPI_IsActiveFlag_TXE(dev->spi));
 800728a:	bf00      	nop
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4618      	mov	r0, r3
 8007292:	f7ff ff75 	bl	8007180 <LL_SPI_IsActiveFlag_TXE>
 8007296:	4603      	mov	r3, r0
 8007298:	2b00      	cmp	r3, #0
 800729a:	d0f7      	beq.n	800728c <MCP4902_Write+0x6c>
        LL_SPI_TransmitData8(dev->spi, (uint8_t)(temp>>8));
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	897b      	ldrh	r3, [r7, #10]
 80072a2:	0a1b      	lsrs	r3, r3, #8
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	4619      	mov	r1, r3
 80072aa:	4610      	mov	r0, r2
 80072ac:	f7ff ff89 	bl	80071c2 <LL_SPI_TransmitData8>

        while (!LL_SPI_IsActiveFlag_RXNE(dev->spi));
 80072b0:	bf00      	nop
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7ff ff4f 	bl	800715a <LL_SPI_IsActiveFlag_RXNE>
 80072bc:	4603      	mov	r3, r0
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d0f7      	beq.n	80072b2 <MCP4902_Write+0x92>
		LL_SPI_ReceiveData8(dev->spi);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4618      	mov	r0, r3
 80072c8:	f7ff ff6d 	bl	80071a6 <LL_SPI_ReceiveData8>

		while (!LL_SPI_IsActiveFlag_TXE(dev->spi));
 80072cc:	bf00      	nop
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7ff ff54 	bl	8007180 <LL_SPI_IsActiveFlag_TXE>
 80072d8:	4603      	mov	r3, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d0f7      	beq.n	80072ce <MCP4902_Write+0xae>
        LL_SPI_TransmitData8(dev->spi, (uint8_t)temp);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	897a      	ldrh	r2, [r7, #10]
 80072e4:	b2d2      	uxtb	r2, r2
 80072e6:	4611      	mov	r1, r2
 80072e8:	4618      	mov	r0, r3
 80072ea:	f7ff ff6a 	bl	80071c2 <LL_SPI_TransmitData8>

        while (!LL_SPI_IsActiveFlag_RXNE(dev->spi));
 80072ee:	bf00      	nop
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7ff ff30 	bl	800715a <LL_SPI_IsActiveFlag_RXNE>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d0f7      	beq.n	80072f0 <MCP4902_Write+0xd0>
        LL_SPI_ReceiveData8(dev->spi);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4618      	mov	r0, r3
 8007306:	f7ff ff4e 	bl	80071a6 <LL_SPI_ReceiveData8>

        LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	685a      	ldr	r2, [r3, #4]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	4619      	mov	r1, r3
 8007314:	4610      	mov	r0, r2
 8007316:	f7ff ff66 	bl	80071e6 <LL_GPIO_SetOutputPin>

		LL_GPIO_ResetOutputPin(dev->latch_port, dev->latch_pin);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	68da      	ldr	r2, [r3, #12]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	691b      	ldr	r3, [r3, #16]
 8007322:	4619      	mov	r1, r3
 8007324:	4610      	mov	r0, r2
 8007326:	f7ff ff6c 	bl	8007202 <LL_GPIO_ResetOutputPin>
		__NOP();
 800732a:	bf00      	nop
		LL_GPIO_SetOutputPin(dev->latch_port, dev->latch_pin);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	68da      	ldr	r2, [r3, #12]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	691b      	ldr	r3, [r3, #16]
 8007334:	4619      	mov	r1, r3
 8007336:	4610      	mov	r0, r2
 8007338:	f7ff ff55 	bl	80071e6 <LL_GPIO_SetOutputPin>
    for (int i = 0; i < MCP4902_NUM_CHANNEL; i++)
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	3301      	adds	r3, #1
 8007340:	60fb      	str	r3, [r7, #12]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2b01      	cmp	r3, #1
 8007346:	f77f af7b 	ble.w	8007240 <MCP4902_Write+0x20>
    }
}
 800734a:	bf00      	nop
 800734c:	bf00      	nop
 800734e:	3710      	adds	r7, #16
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}
 8007354:	ffffb000 	.word	0xffffb000

08007358 <MCP4902_Shutdown>:
 * a knh DAC c ch nh vo ch  tt.
 * @param dev: Con tr n cu trc thit b MCP4902.
 * @param channel: Knh DAC cn tt (0 cho CHA, 1 cho CHB).
 */
void MCP4902_Shutdown(MCP4902_Device_t *dev, uint8_t channel)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b084      	sub	sp, #16
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	460b      	mov	r3, r1
 8007362:	70fb      	strb	r3, [r7, #3]
	uint16_t temp = channel ? ((1<<MCP4902_AB_BIT)|(1<<MCP4902_GA_BIT)) : (1<<MCP4902_GA_BIT);
 8007364:	78fb      	ldrb	r3, [r7, #3]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d002      	beq.n	8007370 <MCP4902_Shutdown+0x18>
 800736a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800736e:	e001      	b.n	8007374 <MCP4902_Shutdown+0x1c>
 8007370:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007374:	81fb      	strh	r3, [r7, #14]

	LL_GPIO_ResetOutputPin(dev->cs_port, dev->cs_pin);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	685a      	ldr	r2, [r3, #4]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	4619      	mov	r1, r3
 8007380:	4610      	mov	r0, r2
 8007382:	f7ff ff3e 	bl	8007202 <LL_GPIO_ResetOutputPin>

	while (!LL_SPI_IsActiveFlag_TXE(dev->spi));
 8007386:	bf00      	nop
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4618      	mov	r0, r3
 800738e:	f7ff fef7 	bl	8007180 <LL_SPI_IsActiveFlag_TXE>
 8007392:	4603      	mov	r3, r0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d0f7      	beq.n	8007388 <MCP4902_Shutdown+0x30>
	LL_SPI_TransmitData8(dev->spi, (uint8_t)(temp>>8));
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	89fb      	ldrh	r3, [r7, #14]
 800739e:	0a1b      	lsrs	r3, r3, #8
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	4619      	mov	r1, r3
 80073a6:	4610      	mov	r0, r2
 80073a8:	f7ff ff0b 	bl	80071c2 <LL_SPI_TransmitData8>

	while (!LL_SPI_IsActiveFlag_RXNE(dev->spi));
 80073ac:	bf00      	nop
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4618      	mov	r0, r3
 80073b4:	f7ff fed1 	bl	800715a <LL_SPI_IsActiveFlag_RXNE>
 80073b8:	4603      	mov	r3, r0
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d0f7      	beq.n	80073ae <MCP4902_Shutdown+0x56>
	LL_SPI_ReceiveData8(dev->spi);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7ff feef 	bl	80071a6 <LL_SPI_ReceiveData8>

	while (!LL_SPI_IsActiveFlag_TXE(dev->spi));
 80073c8:	bf00      	nop
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4618      	mov	r0, r3
 80073d0:	f7ff fed6 	bl	8007180 <LL_SPI_IsActiveFlag_TXE>
 80073d4:	4603      	mov	r3, r0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d0f7      	beq.n	80073ca <MCP4902_Shutdown+0x72>
	LL_SPI_TransmitData8(dev->spi, (uint8_t)temp);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	89fa      	ldrh	r2, [r7, #14]
 80073e0:	b2d2      	uxtb	r2, r2
 80073e2:	4611      	mov	r1, r2
 80073e4:	4618      	mov	r0, r3
 80073e6:	f7ff feec 	bl	80071c2 <LL_SPI_TransmitData8>

	while (!LL_SPI_IsActiveFlag_RXNE(dev->spi));
 80073ea:	bf00      	nop
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4618      	mov	r0, r3
 80073f2:	f7ff feb2 	bl	800715a <LL_SPI_IsActiveFlag_RXNE>
 80073f6:	4603      	mov	r3, r0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d0f7      	beq.n	80073ec <MCP4902_Shutdown+0x94>
	LL_SPI_ReceiveData8(dev->spi);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4618      	mov	r0, r3
 8007402:	f7ff fed0 	bl	80071a6 <LL_SPI_ReceiveData8>

	LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	685a      	ldr	r2, [r3, #4]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	4619      	mov	r1, r3
 8007410:	4610      	mov	r0, r2
 8007412:	f7ff fee8 	bl	80071e6 <LL_GPIO_SetOutputPin>

    LL_GPIO_ResetOutputPin(dev->latch_port, dev->latch_pin);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	68da      	ldr	r2, [r3, #12]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	4619      	mov	r1, r3
 8007420:	4610      	mov	r0, r2
 8007422:	f7ff feee 	bl	8007202 <LL_GPIO_ResetOutputPin>
	__NOP();
 8007426:	bf00      	nop
	LL_GPIO_SetOutputPin(dev->latch_port, dev->latch_pin);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	68da      	ldr	r2, [r3, #12]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	691b      	ldr	r3, [r3, #16]
 8007430:	4619      	mov	r1, r3
 8007432:	4610      	mov	r0, r2
 8007434:	f7ff fed7 	bl	80071e6 <LL_GPIO_SetOutputPin>
}
 8007438:	bf00      	nop
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <MCP4902_Set_DAC>:
 * @param dev: Con tr n cu trc thit b MCP4902.
 * @param channel: Knh DAC (0 cho CHA, 1 cho CHB).
 * @param DAC_val: Gi tr DAC 8-bit cn thit lp.
 */
void MCP4902_Set_DAC(MCP4902_Device_t *dev, uint8_t channel, uint8_t DAC_val)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b082      	sub	sp, #8
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	460b      	mov	r3, r1
 800744a:	70fb      	strb	r3, [r7, #3]
 800744c:	4613      	mov	r3, r2
 800744e:	70bb      	strb	r3, [r7, #2]
	dev->dac_channel[channel] = DAC_val;
 8007450:	78fb      	ldrb	r3, [r7, #3]
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	4413      	add	r3, r2
 8007456:	78ba      	ldrb	r2, [r7, #2]
 8007458:	751a      	strb	r2, [r3, #20]
	MCP4902_Write(dev);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f7ff fee0 	bl	8007220 <MCP4902_Write>
}
 8007460:	bf00      	nop
 8007462:	3708      	adds	r7, #8
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <MCP4902_Device_Init>:
							SPI_TypeDef *spi,
							GPIO_TypeDef *cs_port,
							uint32_t cs_pin,
							GPIO_TypeDef *latch_port,
							uint32_t latch_pin)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b08c      	sub	sp, #48	@ 0x30
 800746c:	af00      	add	r7, sp, #0
 800746e:	60f8      	str	r0, [r7, #12]
 8007470:	60b9      	str	r1, [r7, #8]
 8007472:	607a      	str	r2, [r7, #4]
 8007474:	603b      	str	r3, [r7, #0]
	dev->spi = spi;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	68ba      	ldr	r2, [r7, #8]
 800747a:	601a      	str	r2, [r3, #0]
	dev->cs_port = cs_port;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	605a      	str	r2, [r3, #4]
	dev->cs_pin = cs_pin;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	683a      	ldr	r2, [r7, #0]
 8007486:	609a      	str	r2, [r3, #8]
	dev->latch_port = latch_port;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800748c:	60da      	str	r2, [r3, #12]
	dev->latch_pin = latch_pin;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007492:	611a      	str	r2, [r3, #16]

	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007494:	f107 0314 	add.w	r3, r7, #20
 8007498:	2200      	movs	r2, #0
 800749a:	601a      	str	r2, [r3, #0]
 800749c:	605a      	str	r2, [r3, #4]
 800749e:	609a      	str	r2, [r3, #8]
 80074a0:	60da      	str	r2, [r3, #12]
 80074a2:	611a      	str	r2, [r3, #16]
 80074a4:	615a      	str	r2, [r3, #20]
	GPIO_InitStruct.Pin = dev->cs_pin;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80074ac:	2301      	movs	r3, #1
 80074ae:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80074b0:	2302      	movs	r3, #2
 80074b2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80074b4:	2300      	movs	r3, #0
 80074b6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80074b8:	2300      	movs	r3, #0
 80074ba:	627b      	str	r3, [r7, #36]	@ 0x24
	LL_GPIO_Init(dev->cs_port, &GPIO_InitStruct);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	f107 0214 	add.w	r2, r7, #20
 80074c4:	4611      	mov	r1, r2
 80074c6:	4618      	mov	r0, r3
 80074c8:	f004 fa32 	bl	800b930 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = dev->latch_pin;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(dev->latch_port, &GPIO_InitStruct);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	68db      	ldr	r3, [r3, #12]
 80074d6:	f107 0214 	add.w	r2, r7, #20
 80074da:	4611      	mov	r1, r2
 80074dc:	4618      	mov	r0, r3
 80074de:	f004 fa27 	bl	800b930 <LL_GPIO_Init>

	LL_GPIO_SetOutputPin(dev->cs_port, dev->cs_pin);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	685a      	ldr	r2, [r3, #4]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	4619      	mov	r1, r3
 80074ec:	4610      	mov	r0, r2
 80074ee:	f7ff fe7a 	bl	80071e6 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(dev->latch_port, dev->latch_pin);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	68da      	ldr	r2, [r3, #12]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	4619      	mov	r1, r3
 80074fc:	4610      	mov	r0, r2
 80074fe:	f7ff fe72 	bl	80071e6 <LL_GPIO_SetOutputPin>

	for (int i = 0; i < MCP4902_NUM_CHANNEL; i++)
 8007502:	2300      	movs	r3, #0
 8007504:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007506:	e008      	b.n	800751a <MCP4902_Device_Init+0xb2>
	{
		dev->dac_channel[i] = 0;
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800750c:	4413      	add	r3, r2
 800750e:	3314      	adds	r3, #20
 8007510:	2200      	movs	r2, #0
 8007512:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < MCP4902_NUM_CHANNEL; i++)
 8007514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007516:	3301      	adds	r3, #1
 8007518:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800751a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800751c:	2b01      	cmp	r3, #1
 800751e:	ddf3      	ble.n	8007508 <MCP4902_Device_Init+0xa0>
	}

	while (!LL_SPI_IsEnabled(dev->spi))
 8007520:	e005      	b.n	800752e <MCP4902_Device_Init+0xc6>
	{
		LL_SPI_Enable(dev->spi);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4618      	mov	r0, r3
 8007528:	f7ff fdf4 	bl	8007114 <LL_SPI_Enable>
		__NOP();
 800752c:	bf00      	nop
	while (!LL_SPI_IsEnabled(dev->spi))
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4618      	mov	r0, r3
 8007534:	f7ff fdfe 	bl	8007134 <LL_SPI_IsEnabled>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d0f1      	beq.n	8007522 <MCP4902_Device_Init+0xba>
	}

	MCP4902_Write(dev);
 800753e:	68f8      	ldr	r0, [r7, #12]
 8007540:	f7ff fe6e 	bl	8007220 <MCP4902_Write>
	MCP4902_Shutdown(dev, MCP4902_CHA);
 8007544:	2100      	movs	r1, #0
 8007546:	68f8      	ldr	r0, [r7, #12]
 8007548:	f7ff ff06 	bl	8007358 <MCP4902_Shutdown>
	MCP4902_Shutdown(dev, MCP4902_CHB);
 800754c:	2101      	movs	r1, #1
 800754e:	68f8      	ldr	r0, [r7, #12]
 8007550:	f7ff ff02 	bl	8007358 <MCP4902_Shutdown>
}
 8007554:	bf00      	nop
 8007556:	3730      	adds	r7, #48	@ 0x30
 8007558:	46bd      	mov	sp, r7
 800755a:	bd80      	pop	{r7, pc}

0800755c <NTC_get_temperature>:
    // Bt u chuyn i ADC
    LL_ADC_REG_StartConversionSWStart(ADC1);
}

void NTC_get_temperature(int16_t* temp)
{
 800755c:	b480      	push	{r7}
 800755e:	b085      	sub	sp, #20
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < 8; i++)
 8007564:	2300      	movs	r3, #0
 8007566:	73fb      	strb	r3, [r7, #15]
 8007568:	e029      	b.n	80075be <NTC_get_temperature+0x62>
	{
		temp[i] = NTC_table[NTC_ADC_value[i]];
 800756a:	7bfb      	ldrb	r3, [r7, #15]
 800756c:	4a19      	ldr	r2, [pc, #100]	@ (80075d4 <NTC_get_temperature+0x78>)
 800756e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007572:	461a      	mov	r2, r3
 8007574:	4b18      	ldr	r3, [pc, #96]	@ (80075d8 <NTC_get_temperature+0x7c>)
 8007576:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800757a:	7bfb      	ldrb	r3, [r7, #15]
 800757c:	005b      	lsls	r3, r3, #1
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	4413      	add	r3, r2
 8007582:	b20a      	sxth	r2, r1
 8007584:	801a      	strh	r2, [r3, #0]
		if (temp[i] < -500 || temp[i] > 2000)  temp[i] = 0x7FFF;
 8007586:	7bfb      	ldrb	r3, [r7, #15]
 8007588:	005b      	lsls	r3, r3, #1
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	4413      	add	r3, r2
 800758e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007592:	f513 7ffa 	cmn.w	r3, #500	@ 0x1f4
 8007596:	db08      	blt.n	80075aa <NTC_get_temperature+0x4e>
 8007598:	7bfb      	ldrb	r3, [r7, #15]
 800759a:	005b      	lsls	r3, r3, #1
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	4413      	add	r3, r2
 80075a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80075a4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80075a8:	dd06      	ble.n	80075b8 <NTC_get_temperature+0x5c>
 80075aa:	7bfb      	ldrb	r3, [r7, #15]
 80075ac:	005b      	lsls	r3, r3, #1
 80075ae:	687a      	ldr	r2, [r7, #4]
 80075b0:	4413      	add	r3, r2
 80075b2:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80075b6:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = 0; i < 8; i++)
 80075b8:	7bfb      	ldrb	r3, [r7, #15]
 80075ba:	3301      	adds	r3, #1
 80075bc:	73fb      	strb	r3, [r7, #15]
 80075be:	7bfb      	ldrb	r3, [r7, #15]
 80075c0:	2b07      	cmp	r3, #7
 80075c2:	d9d2      	bls.n	800756a <NTC_get_temperature+0xe>
	}
};
 80075c4:	bf00      	nop
 80075c6:	bf00      	nop
 80075c8:	3714      	adds	r7, #20
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr
 80075d2:	bf00      	nop
 80075d4:	20005868 	.word	0x20005868
 80075d8:	2000013c 	.word	0x2000013c

080075dc <ntc_convert>:
int16_t ntc_convert(uint16_t ADC_val)
{
 80075dc:	b480      	push	{r7}
 80075de:	b085      	sub	sp, #20
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	4603      	mov	r3, r0
 80075e4:	80fb      	strh	r3, [r7, #6]
	int16_t temperature = NTC_table[ADC_val];
 80075e6:	88fb      	ldrh	r3, [r7, #6]
 80075e8:	4a05      	ldr	r2, [pc, #20]	@ (8007600 <ntc_convert+0x24>)
 80075ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075ee:	81fb      	strh	r3, [r7, #14]
	return temperature;
 80075f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3714      	adds	r7, #20
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr
 8007600:	2000013c 	.word	0x2000013c

08007604 <embeddedCliRequiredSize>:
    defaultConfig.staticBindingCount = 0;
    defaultConfig.staticBindings = NULL;
    return &defaultConfig;
}

uint16_t embeddedCliRequiredSize(EmbeddedCliConfig *config) {
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
    uint16_t bindingCount = (config->staticBindings == NULL) ?
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	695b      	ldr	r3, [r3, #20]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d102      	bne.n	800761a <embeddedCliRequiredSize+0x16>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	895b      	ldrh	r3, [r3, #10]
 8007618:	e000      	b.n	800761c <embeddedCliRequiredSize+0x18>
 800761a:	2300      	movs	r3, #0
 800761c:	81fb      	strh	r3, [r7, #14]
                            (config->maxBindingCount) : 0;
    return (CLI_UINT_SIZE * (
        BYTES_TO_CLI_UINTS(sizeof(EmbeddedCli)) +
        BYTES_TO_CLI_UINTS(sizeof(EmbeddedCliImpl)) +
        BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char)) +
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	889b      	ldrh	r3, [r3, #4]
 8007622:	3303      	adds	r3, #3
 8007624:	089a      	lsrs	r2, r3, #2
        BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char)) +
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	88db      	ldrh	r3, [r3, #6]
 800762a:	3303      	adds	r3, #3
 800762c:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char)) +
 800762e:	441a      	add	r2, r3
        BYTES_TO_CLI_UINTS(config->historyBufferSize * sizeof(char)) +
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	891b      	ldrh	r3, [r3, #8]
 8007634:	3303      	adds	r3, #3
 8007636:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char)) +
 8007638:	18d1      	adds	r1, r2, r3
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(CliCommandBinding)) +
 800763a:	89fa      	ldrh	r2, [r7, #14]
 800763c:	4613      	mov	r3, r2
 800763e:	005b      	lsls	r3, r3, #1
 8007640:	4413      	add	r3, r2
 8007642:	00db      	lsls	r3, r3, #3
 8007644:	3303      	adds	r3, #3
 8007646:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->historyBufferSize * sizeof(char)) +
 8007648:	18ca      	adds	r2, r1, r3
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(uint8_t))
 800764a:	89fb      	ldrh	r3, [r7, #14]
 800764c:	3303      	adds	r3, #3
 800764e:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(CliCommandBinding)) +
 8007650:	4413      	add	r3, r2
 8007652:	3312      	adds	r3, #18
    return (CLI_UINT_SIZE * (
 8007654:	b29b      	uxth	r3, r3
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	b29b      	uxth	r3, r3
    ));
}
 800765a:	4618      	mov	r0, r3
 800765c:	3714      	adds	r7, #20
 800765e:	46bd      	mov	sp, r7
 8007660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007664:	4770      	bx	lr

08007666 <embeddedCliNew>:

EmbeddedCli *embeddedCliNew(EmbeddedCliConfig *config) {
 8007666:	b580      	push	{r7, lr}
 8007668:	b088      	sub	sp, #32
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
    EmbeddedCli *cli = NULL;
 800766e:	2300      	movs	r3, #0
 8007670:	61fb      	str	r3, [r7, #28]

    size_t totalSize = embeddedCliRequiredSize(config);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7ff ffc6 	bl	8007604 <embeddedCliRequiredSize>
 8007678:	4603      	mov	r3, r0
 800767a:	61bb      	str	r3, [r7, #24]

    _Bool allocated = false;
 800767c:	2300      	movs	r3, #0
 800767e:	75fb      	strb	r3, [r7, #23]

    if (config->cliBuffer == NULL || config->cliBufferSize < totalSize) {
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d005      	beq.n	8007694 <embeddedCliNew+0x2e>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	8a1b      	ldrh	r3, [r3, #16]
 800768c:	461a      	mov	r2, r3
 800768e:	69bb      	ldr	r3, [r7, #24]
 8007690:	4293      	cmp	r3, r2
 8007692:	d901      	bls.n	8007698 <embeddedCliNew+0x32>
        return NULL;
 8007694:	2300      	movs	r3, #0
 8007696:	e071      	b.n	800777c <embeddedCliNew+0x116>
    }

    CLI_UINT *buf = config->cliBuffer;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	613b      	str	r3, [r7, #16]

    memset(buf, 0, totalSize);
 800769e:	69ba      	ldr	r2, [r7, #24]
 80076a0:	2100      	movs	r1, #0
 80076a2:	6938      	ldr	r0, [r7, #16]
 80076a4:	f006 fb10 	bl	800dcc8 <memset>

    cli = (EmbeddedCli *) buf;
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	61fb      	str	r3, [r7, #28]
    buf += BYTES_TO_CLI_UINTS(sizeof(EmbeddedCli));
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	3310      	adds	r3, #16
 80076b0:	613b      	str	r3, [r7, #16]

    cli->_impl = (EmbeddedCliImpl *) buf;
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	693a      	ldr	r2, [r7, #16]
 80076b6:	60da      	str	r2, [r3, #12]
    buf += BYTES_TO_CLI_UINTS(sizeof(EmbeddedCliImpl));
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	3338      	adds	r3, #56	@ 0x38
 80076bc:	613b      	str	r3, [r7, #16]

    PREPARE_IMPL(cli);
 80076be:	69fb      	ldr	r3, [r7, #28]
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	60fb      	str	r3, [r7, #12]
    impl->rxBuffer.buf = (char *) buf;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	693a      	ldr	r2, [r7, #16]
 80076c8:	611a      	str	r2, [r3, #16]
    buf += BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char));
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	889b      	ldrh	r3, [r3, #4]
 80076ce:	3303      	adds	r3, #3
 80076d0:	f023 0303 	bic.w	r3, r3, #3
 80076d4:	693a      	ldr	r2, [r7, #16]
 80076d6:	4413      	add	r3, r2
 80076d8:	613b      	str	r3, [r7, #16]

    impl->cmdBuffer = (char *) buf;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	693a      	ldr	r2, [r7, #16]
 80076de:	61da      	str	r2, [r3, #28]
    buf += BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char));
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	88db      	ldrh	r3, [r3, #6]
 80076e4:	3303      	adds	r3, #3
 80076e6:	f023 0303 	bic.w	r3, r3, #3
 80076ea:	693a      	ldr	r2, [r7, #16]
 80076ec:	4413      	add	r3, r2
 80076ee:	613b      	str	r3, [r7, #16]


    impl->bindings = (CliCommandBinding *) config->staticBindings;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	695a      	ldr	r2, [r3, #20]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	625a      	str	r2, [r3, #36]	@ 0x24
    impl->bindingsCount = config->staticBindingCount;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	8b1a      	ldrh	r2, [r3, #24]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	859a      	strh	r2, [r3, #44]	@ 0x2c
    impl->maxBindingsCount = config->staticBindingCount;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	8b1a      	ldrh	r2, [r3, #24]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	85da      	strh	r2, [r3, #46]	@ 0x2e


    impl->history.buf = (char *) buf;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	693a      	ldr	r2, [r7, #16]
 800770c:	605a      	str	r2, [r3, #4]
    impl->history.bufferSize = config->historyBufferSize;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	891a      	ldrh	r2, [r3, #8]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	811a      	strh	r2, [r3, #8]

    if (allocated)
 8007716:	7dfb      	ldrb	r3, [r7, #23]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d008      	beq.n	800772e <embeddedCliNew+0xc8>
        SET_FLAG(impl->flags, CLI_FLAG_ALLOCATED);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8007722:	f043 0304 	orr.w	r3, r3, #4
 8007726:	b2da      	uxtb	r2, r3
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

    if (config->enableAutoComplete)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	7c9b      	ldrb	r3, [r3, #18]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d008      	beq.n	8007748 <embeddedCliNew+0xe2>
        SET_FLAG(impl->flags, CLI_FLAG_AUTOCOMPLETE_ENABLED);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800773c:	f043 0320 	orr.w	r3, r3, #32
 8007740:	b2da      	uxtb	r2, r3
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

    impl->rxBuffer.size = config->rxBufferSize;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	889a      	ldrh	r2, [r3, #4]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	831a      	strh	r2, [r3, #24]
    impl->rxBuffer.front = 0;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	829a      	strh	r2, [r3, #20]
    impl->rxBuffer.back = 0;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2200      	movs	r2, #0
 800775a:	82da      	strh	r2, [r3, #22]
    impl->cmdMaxSize = config->cmdBufferSize;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	88da      	ldrh	r2, [r3, #6]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	845a      	strh	r2, [r3, #34]	@ 0x22
    impl->lastChar = '\0';
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2200      	movs	r2, #0
 8007768:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    impl->invitation = config->invitation;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	601a      	str	r2, [r3, #0]
    impl->cursorPos = 0;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2200      	movs	r2, #0
 8007778:	869a      	strh	r2, [r3, #52]	@ 0x34

    return cli;
 800777a:	69fb      	ldr	r3, [r7, #28]
}
 800777c:	4618      	mov	r0, r3
 800777e:	3720      	adds	r7, #32
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <embeddedCliReceiveChar>:

void embeddedCliReceiveChar(EmbeddedCli *cli, char c) {
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	460b      	mov	r3, r1
 800778e:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	60fb      	str	r3, [r7, #12]

    if (!fifoBufPush(&impl->rxBuffer, c)) {
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	3310      	adds	r3, #16
 800779a:	78fa      	ldrb	r2, [r7, #3]
 800779c:	4611      	mov	r1, r2
 800779e:	4618      	mov	r0, r3
 80077a0:	f000 ff8a 	bl	80086b8 <fifoBufPush>
 80077a4:	4603      	mov	r3, r0
 80077a6:	f083 0301 	eor.w	r3, r3, #1
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d008      	beq.n	80077c2 <embeddedCliReceiveChar+0x3e>
        SET_FLAG(impl->flags, CLI_FLAG_OVERFLOW);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80077b6:	f043 0301 	orr.w	r3, r3, #1
 80077ba:	b2da      	uxtb	r2, r3
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    }
}
 80077c2:	bf00      	nop
 80077c4:	3710      	adds	r7, #16
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <embeddedCliProcess>:

void embeddedCliProcess(EmbeddedCli *cli) {
 80077ca:	b580      	push	{r7, lr}
 80077cc:	b084      	sub	sp, #16
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
    if (cli->writeChar == NULL)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	f000 8083 	beq.w	80078e2 <embeddedCliProcess+0x118>
        return;

    PREPARE_IMPL(cli);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	68db      	ldr	r3, [r3, #12]
 80077e0:	60fb      	str	r3, [r7, #12]


    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_INIT_COMPLETE)) {
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80077e8:	f003 0302 	and.w	r3, r3, #2
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d155      	bne.n	800789c <embeddedCliProcess+0xd2>
        SET_FLAG(impl->flags, CLI_FLAG_INIT_COMPLETE);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80077f6:	f043 0302 	orr.w	r3, r3, #2
 80077fa:	b2da      	uxtb	r2, r3
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
        writeToOutput(cli, impl->invitation);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4619      	mov	r1, r3
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f000 fe7e 	bl	800850a <writeToOutput>
    }

    while (fifoBufAvailable(&impl->rxBuffer)) {
 800780e:	e045      	b.n	800789c <embeddedCliProcess+0xd2>
        char c = fifoBufPop(&impl->rxBuffer);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	3310      	adds	r3, #16
 8007814:	4618      	mov	r0, r3
 8007816:	f000 ff27 	bl	8008668 <fifoBufPop>
 800781a:	4603      	mov	r3, r0
 800781c:	72fb      	strb	r3, [r7, #11]

        if (IS_FLAG_SET(impl->flags, CLI_FLAG_ESCAPE_MODE)) {
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8007824:	f003 0308 	and.w	r3, r3, #8
 8007828:	2b00      	cmp	r3, #0
 800782a:	d005      	beq.n	8007838 <embeddedCliProcess+0x6e>
            onEscapedInput(cli, c);
 800782c:	7afb      	ldrb	r3, [r7, #11]
 800782e:	4619      	mov	r1, r3
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 f9f5 	bl	8007c20 <onEscapedInput>
 8007836:	e02a      	b.n	800788e <embeddedCliProcess+0xc4>
        } else if (impl->lastChar == 0x1B && c == '[') {
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800783e:	2b1b      	cmp	r3, #27
 8007840:	d10c      	bne.n	800785c <embeddedCliProcess+0x92>
 8007842:	7afb      	ldrb	r3, [r7, #11]
 8007844:	2b5b      	cmp	r3, #91	@ 0x5b
 8007846:	d109      	bne.n	800785c <embeddedCliProcess+0x92>
            //enter escape mode
            SET_FLAG(impl->flags, CLI_FLAG_ESCAPE_MODE);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800784e:	f043 0308 	orr.w	r3, r3, #8
 8007852:	b2da      	uxtb	r2, r3
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 800785a:	e018      	b.n	800788e <embeddedCliProcess+0xc4>
        } else if (isControlChar(c)) {
 800785c:	7afb      	ldrb	r3, [r7, #11]
 800785e:	4618      	mov	r0, r3
 8007860:	f000 feaa 	bl	80085b8 <isControlChar>
 8007864:	4603      	mov	r3, r0
 8007866:	2b00      	cmp	r3, #0
 8007868:	d005      	beq.n	8007876 <embeddedCliProcess+0xac>
            onControlInput(cli, c);
 800786a:	7afb      	ldrb	r3, [r7, #11]
 800786c:	4619      	mov	r1, r3
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f000 fa86 	bl	8007d80 <onControlInput>
 8007874:	e00b      	b.n	800788e <embeddedCliProcess+0xc4>
        } else if (isDisplayableChar(c)) {
 8007876:	7afb      	ldrb	r3, [r7, #11]
 8007878:	4618      	mov	r0, r3
 800787a:	f000 febd 	bl	80085f8 <isDisplayableChar>
 800787e:	4603      	mov	r3, r0
 8007880:	2b00      	cmp	r3, #0
 8007882:	d004      	beq.n	800788e <embeddedCliProcess+0xc4>
            onCharInput(cli, c);
 8007884:	7afb      	ldrb	r3, [r7, #11]
 8007886:	4619      	mov	r1, r3
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 fa27 	bl	8007cdc <onCharInput>
        }

        printLiveAutocompletion(cli);
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 fd12 	bl	80082b8 <printLiveAutocompletion>

        impl->lastChar = c;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	7afa      	ldrb	r2, [r7, #11]
 8007898:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    while (fifoBufAvailable(&impl->rxBuffer)) {
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	3310      	adds	r3, #16
 80078a0:	4618      	mov	r0, r3
 80078a2:	f000 fec0 	bl	8008626 <fifoBufAvailable>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1b1      	bne.n	8007810 <embeddedCliProcess+0x46>
    }

    // discard unfinished command if overflow happened
    if (IS_FLAG_SET(impl->flags, CLI_FLAG_OVERFLOW)) {
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80078b2:	f003 0301 	and.w	r3, r3, #1
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d014      	beq.n	80078e4 <embeddedCliProcess+0x11a>
        impl->cmdSize = 0;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	2200      	movs	r2, #0
 80078be:	841a      	strh	r2, [r3, #32]
        impl->cmdBuffer[impl->cmdSize] = '\0';
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	69db      	ldr	r3, [r3, #28]
 80078c4:	68fa      	ldr	r2, [r7, #12]
 80078c6:	8c12      	ldrh	r2, [r2, #32]
 80078c8:	4413      	add	r3, r2
 80078ca:	2200      	movs	r2, #0
 80078cc:	701a      	strb	r2, [r3, #0]
        UNSET_U8FLAG(impl->flags, CLI_FLAG_OVERFLOW);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80078d4:	f023 0301 	bic.w	r3, r3, #1
 80078d8:	b2da      	uxtb	r2, r3
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 80078e0:	e000      	b.n	80078e4 <embeddedCliProcess+0x11a>
        return;
 80078e2:	bf00      	nop
    }
}
 80078e4:	3710      	adds	r7, #16
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}
	...

080078ec <embeddedCliPrint>:

void embeddedCliPrint(EmbeddedCli *cli, const char *string) {
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b084      	sub	sp, #16
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
    if (cli->writeChar == NULL)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d03e      	beq.n	800797c <embeddedCliPrint+0x90>
        return;

    PREPARE_IMPL(cli);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	60fb      	str	r3, [r7, #12]

    // Save cursor position
    uint16_t cursorPosSave = impl->cursorPos;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8007908:	817b      	strh	r3, [r7, #10]

    // remove chars for autocompletion and live command
    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_DIRECT_PRINT))
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8007910:	f003 0310 	and.w	r3, r3, #16
 8007914:	2b00      	cmp	r3, #0
 8007916:	d102      	bne.n	800791e <embeddedCliPrint+0x32>
        clearCurrentLine(cli);
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f000 fdc1 	bl	80084a0 <clearCurrentLine>

    // Restore cursor position
    impl->cursorPos = cursorPosSave;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	897a      	ldrh	r2, [r7, #10]
 8007922:	869a      	strh	r2, [r3, #52]	@ 0x34

    // print provided string
    writeToOutput(cli, string);
 8007924:	6839      	ldr	r1, [r7, #0]
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f000 fdef 	bl	800850a <writeToOutput>
    writeToOutput(cli, lineBreak);
 800792c:	4b15      	ldr	r3, [pc, #84]	@ (8007984 <embeddedCliPrint+0x98>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4619      	mov	r1, r3
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 fde9 	bl	800850a <writeToOutput>

    // print current command back to screen
    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_DIRECT_PRINT)) {
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800793e:	f003 0310 	and.w	r3, r3, #16
 8007942:	2b00      	cmp	r3, #0
 8007944:	d11b      	bne.n	800797e <embeddedCliPrint+0x92>
        writeToOutput(cli, impl->invitation);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4619      	mov	r1, r3
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 fddc 	bl	800850a <writeToOutput>
        writeToOutput(cli, impl->cmdBuffer);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	69db      	ldr	r3, [r3, #28]
 8007956:	4619      	mov	r1, r3
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 fdd6 	bl	800850a <writeToOutput>
        impl->inputLineLength = impl->cmdSize;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	8c1a      	ldrh	r2, [r3, #32]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	861a      	strh	r2, [r3, #48]	@ 0x30
        moveCursor(cli, impl->cursorPos, CURSOR_DIRECTION_BACKWARD);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800796a:	2200      	movs	r2, #0
 800796c:	4619      	mov	r1, r3
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 fdec 	bl	800854c <moveCursor>

        printLiveAutocompletion(cli);
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 fc9f 	bl	80082b8 <printLiveAutocompletion>
 800797a:	e000      	b.n	800797e <embeddedCliPrint+0x92>
        return;
 800797c:	bf00      	nop
    }
}
 800797e:	3710      	adds	r7, #16
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}
 8007984:	2000413c 	.word	0x2000413c

08007988 <embeddedCliTokenizeArgs>:

void embeddedCliTokenizeArgs(char *args) {
 8007988:	b580      	push	{r7, lr}
 800798a:	b088      	sub	sp, #32
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
    if (args == NULL)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d066      	beq.n	8007a64 <embeddedCliTokenizeArgs+0xdc>
        return;

    // for now only space, but can add more later
    const char *separators = " ";
 8007996:	4b35      	ldr	r3, [pc, #212]	@ (8007a6c <embeddedCliTokenizeArgs+0xe4>)
 8007998:	60fb      	str	r3, [r7, #12]

    // indicates that arg is quoted so separators are copied as is
    bool quotesEnabled = false;
 800799a:	2300      	movs	r3, #0
 800799c:	77fb      	strb	r3, [r7, #31]
    // indicates that previous char was a slash, so next char is copied as is
    bool escapeActivated = false;
 800799e:	2300      	movs	r3, #0
 80079a0:	77bb      	strb	r3, [r7, #30]
    int insertPos = 0;
 80079a2:	2300      	movs	r3, #0
 80079a4:	61bb      	str	r3, [r7, #24]

    int i = 0;
 80079a6:	2300      	movs	r3, #0
 80079a8:	617b      	str	r3, [r7, #20]
    char currentChar;
    while ((currentChar = args[i]) != '\0') {
 80079aa:	e047      	b.n	8007a3c <embeddedCliTokenizeArgs+0xb4>
        ++i;
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	3301      	adds	r3, #1
 80079b0:	617b      	str	r3, [r7, #20]

        if (escapeActivated) {
 80079b2:	7fbb      	ldrb	r3, [r7, #30]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d002      	beq.n	80079be <embeddedCliTokenizeArgs+0x36>
            escapeActivated = false;
 80079b8:	2300      	movs	r3, #0
 80079ba:	77bb      	strb	r3, [r7, #30]
 80079bc:	e029      	b.n	8007a12 <embeddedCliTokenizeArgs+0x8a>
        } else if (currentChar == '\\') {
 80079be:	7cfb      	ldrb	r3, [r7, #19]
 80079c0:	2b5c      	cmp	r3, #92	@ 0x5c
 80079c2:	d102      	bne.n	80079ca <embeddedCliTokenizeArgs+0x42>
            escapeActivated = true;
 80079c4:	2301      	movs	r3, #1
 80079c6:	77bb      	strb	r3, [r7, #30]
            continue;
 80079c8:	e038      	b.n	8007a3c <embeddedCliTokenizeArgs+0xb4>
        } else if (currentChar == '"') {
 80079ca:	7cfb      	ldrb	r3, [r7, #19]
 80079cc:	2b22      	cmp	r3, #34	@ 0x22
 80079ce:	d110      	bne.n	80079f2 <embeddedCliTokenizeArgs+0x6a>
            quotesEnabled = !quotesEnabled;
 80079d0:	7ffb      	ldrb	r3, [r7, #31]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	bf14      	ite	ne
 80079d6:	2301      	movne	r3, #1
 80079d8:	2300      	moveq	r3, #0
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	f083 0301 	eor.w	r3, r3, #1
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	77fb      	strb	r3, [r7, #31]
 80079e4:	7ffb      	ldrb	r3, [r7, #31]
 80079e6:	f003 0301 	and.w	r3, r3, #1
 80079ea:	77fb      	strb	r3, [r7, #31]
            currentChar = '\0';
 80079ec:	2300      	movs	r3, #0
 80079ee:	74fb      	strb	r3, [r7, #19]
 80079f0:	e00f      	b.n	8007a12 <embeddedCliTokenizeArgs+0x8a>
        } else if (!quotesEnabled && strchr(separators, currentChar) != NULL) {
 80079f2:	7ffb      	ldrb	r3, [r7, #31]
 80079f4:	f083 0301 	eor.w	r3, r3, #1
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d009      	beq.n	8007a12 <embeddedCliTokenizeArgs+0x8a>
 80079fe:	7cfb      	ldrb	r3, [r7, #19]
 8007a00:	4619      	mov	r1, r3
 8007a02:	68f8      	ldr	r0, [r7, #12]
 8007a04:	f006 f968 	bl	800dcd8 <strchr>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d001      	beq.n	8007a12 <embeddedCliTokenizeArgs+0x8a>
            currentChar = '\0';
 8007a0e:	2300      	movs	r3, #0
 8007a10:	74fb      	strb	r3, [r7, #19]
        }

        // null chars are only copied once and not copied to the beginning
        if (currentChar != '\0' || (insertPos > 0 && args[insertPos - 1] != '\0')) {
 8007a12:	7cfb      	ldrb	r3, [r7, #19]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d109      	bne.n	8007a2c <embeddedCliTokenizeArgs+0xa4>
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	dd0e      	ble.n	8007a3c <embeddedCliTokenizeArgs+0xb4>
 8007a1e:	69bb      	ldr	r3, [r7, #24]
 8007a20:	3b01      	subs	r3, #1
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	4413      	add	r3, r2
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d007      	beq.n	8007a3c <embeddedCliTokenizeArgs+0xb4>
            args[insertPos] = currentChar;
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	4413      	add	r3, r2
 8007a32:	7cfa      	ldrb	r2, [r7, #19]
 8007a34:	701a      	strb	r2, [r3, #0]
            ++insertPos;
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	3301      	adds	r3, #1
 8007a3a:	61bb      	str	r3, [r7, #24]
    while ((currentChar = args[i]) != '\0') {
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	4413      	add	r3, r2
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	74fb      	strb	r3, [r7, #19]
 8007a46:	7cfb      	ldrb	r3, [r7, #19]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d1af      	bne.n	80079ac <embeddedCliTokenizeArgs+0x24>
        }
    }

    // make args double null-terminated source buffer must be big enough to contain extra spaces
    args[insertPos] = '\0';
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	4413      	add	r3, r2
 8007a52:	2200      	movs	r2, #0
 8007a54:	701a      	strb	r2, [r3, #0]
    args[insertPos + 1] = '\0';
 8007a56:	69bb      	ldr	r3, [r7, #24]
 8007a58:	3301      	adds	r3, #1
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	2200      	movs	r2, #0
 8007a60:	701a      	strb	r2, [r3, #0]
 8007a62:	e000      	b.n	8007a66 <embeddedCliTokenizeArgs+0xde>
        return;
 8007a64:	bf00      	nop
}
 8007a66:	3720      	adds	r7, #32
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}
 8007a6c:	08010dfc 	.word	0x08010dfc

08007a70 <embeddedCliGetToken>:

const char *embeddedCliGetToken(const char *tokenizedStr, uint16_t pos) {
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	460b      	mov	r3, r1
 8007a7a:	807b      	strh	r3, [r7, #2]
    uint16_t i = getTokenPosition(tokenizedStr, pos);
 8007a7c:	887b      	ldrh	r3, [r7, #2]
 8007a7e:	4619      	mov	r1, r3
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f000 ff20 	bl	80088c6 <getTokenPosition>
 8007a86:	4603      	mov	r3, r0
 8007a88:	81fb      	strh	r3, [r7, #14]

    if (i != CLI_TOKEN_NPOS)
 8007a8a:	89fb      	ldrh	r3, [r7, #14]
 8007a8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d003      	beq.n	8007a9c <embeddedCliGetToken+0x2c>
        return &tokenizedStr[i];
 8007a94:	89fb      	ldrh	r3, [r7, #14]
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	4413      	add	r3, r2
 8007a9a:	e000      	b.n	8007a9e <embeddedCliGetToken+0x2e>
    else
        return NULL;
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3710      	adds	r7, #16
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}

08007aa6 <embeddedCliGetTokenVariable>:

char *embeddedCliGetTokenVariable(char *tokenizedStr, uint16_t pos) {
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b084      	sub	sp, #16
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
 8007aae:	460b      	mov	r3, r1
 8007ab0:	807b      	strh	r3, [r7, #2]
    uint16_t i = getTokenPosition(tokenizedStr, pos);
 8007ab2:	887b      	ldrh	r3, [r7, #2]
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 ff05 	bl	80088c6 <getTokenPosition>
 8007abc:	4603      	mov	r3, r0
 8007abe:	81fb      	strh	r3, [r7, #14]

    if (i != CLI_TOKEN_NPOS)
 8007ac0:	89fb      	ldrh	r3, [r7, #14]
 8007ac2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d003      	beq.n	8007ad2 <embeddedCliGetTokenVariable+0x2c>
        return &tokenizedStr[i];
 8007aca:	89fb      	ldrh	r3, [r7, #14]
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	4413      	add	r3, r2
 8007ad0:	e000      	b.n	8007ad4 <embeddedCliGetTokenVariable+0x2e>
    else
        return NULL;
 8007ad2:	2300      	movs	r3, #0
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3710      	adds	r7, #16
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}

08007adc <embeddedCliGetTokenCount>:
    }

    return 0;
}

uint16_t embeddedCliGetTokenCount(const char *tokenizedStr) {
 8007adc:	b480      	push	{r7}
 8007ade:	b085      	sub	sp, #20
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
    if (tokenizedStr == NULL || tokenizedStr[0] == '\0')
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d003      	beq.n	8007af2 <embeddedCliGetTokenCount+0x16>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d101      	bne.n	8007af6 <embeddedCliGetTokenCount+0x1a>
        return 0;
 8007af2:	2300      	movs	r3, #0
 8007af4:	e019      	b.n	8007b2a <embeddedCliGetTokenCount+0x4e>

    int i = 0;
 8007af6:	2300      	movs	r3, #0
 8007af8:	60fb      	str	r3, [r7, #12]
    uint16_t tokenCount = 1;
 8007afa:	2301      	movs	r3, #1
 8007afc:	817b      	strh	r3, [r7, #10]
    while (true) {
        if (tokenizedStr[i] == '\0') {
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	4413      	add	r3, r2
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d109      	bne.n	8007b1e <embeddedCliGetTokenCount+0x42>
            if (tokenizedStr[i + 1] == '\0')
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	3301      	adds	r3, #1
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	4413      	add	r3, r2
 8007b12:	781b      	ldrb	r3, [r3, #0]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d006      	beq.n	8007b26 <embeddedCliGetTokenCount+0x4a>
                break;
            ++tokenCount;
 8007b18:	897b      	ldrh	r3, [r7, #10]
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	817b      	strh	r3, [r7, #10]
        }
        ++i;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	3301      	adds	r3, #1
 8007b22:	60fb      	str	r3, [r7, #12]
        if (tokenizedStr[i] == '\0') {
 8007b24:	e7eb      	b.n	8007afe <embeddedCliGetTokenCount+0x22>
                break;
 8007b26:	bf00      	nop
    }

    return tokenCount;
 8007b28:	897b      	ldrh	r3, [r7, #10]
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3714      	adds	r7, #20
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr
	...

08007b38 <navigateHistory>:

static void navigateHistory(EmbeddedCli *cli, bool navigateUp) {
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	460b      	mov	r3, r1
 8007b42:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	68db      	ldr	r3, [r3, #12]
 8007b48:	613b      	str	r3, [r7, #16]
    if (impl->history.itemsCount == 0 ||
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	899b      	ldrh	r3, [r3, #12]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d05f      	beq.n	8007c12 <navigateHistory+0xda>
 8007b52:	78fb      	ldrb	r3, [r7, #3]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d005      	beq.n	8007b64 <navigateHistory+0x2c>
        (navigateUp && impl->history.current == impl->history.itemsCount) ||
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	895a      	ldrh	r2, [r3, #10]
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	899b      	ldrh	r3, [r3, #12]
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d056      	beq.n	8007c12 <navigateHistory+0xda>
        (!navigateUp && impl->history.current == 0))
 8007b64:	78fb      	ldrb	r3, [r7, #3]
 8007b66:	f083 0301 	eor.w	r3, r3, #1
 8007b6a:	b2db      	uxtb	r3, r3
        (navigateUp && impl->history.current == impl->history.itemsCount) ||
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d003      	beq.n	8007b78 <navigateHistory+0x40>
        (!navigateUp && impl->history.current == 0))
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	895b      	ldrh	r3, [r3, #10]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d04c      	beq.n	8007c12 <navigateHistory+0xda>
        return;

    clearCurrentLine(cli);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 fc91 	bl	80084a0 <clearCurrentLine>

    writeToOutput(cli, impl->invitation);
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4619      	mov	r1, r3
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f000 fcc0 	bl	800850a <writeToOutput>

    if (navigateUp)
 8007b8a:	78fb      	ldrb	r3, [r7, #3]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d006      	beq.n	8007b9e <navigateHistory+0x66>
        ++impl->history.current;
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	895b      	ldrh	r3, [r3, #10]
 8007b94:	3301      	adds	r3, #1
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	815a      	strh	r2, [r3, #10]
 8007b9c:	e005      	b.n	8007baa <navigateHistory+0x72>
    else
        --impl->history.current;
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	895b      	ldrh	r3, [r3, #10]
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	b29a      	uxth	r2, r3
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	815a      	strh	r2, [r3, #10]

    const char *item = historyGet(&impl->history, impl->history.current);
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	1d1a      	adds	r2, r3, #4
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	895b      	ldrh	r3, [r3, #10]
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	4610      	mov	r0, r2
 8007bb6:	f000 fe0d 	bl	80087d4 <historyGet>
 8007bba:	6178      	str	r0, [r7, #20]
    // simple way to handle empty command the same way as others
    if (item == NULL)
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d101      	bne.n	8007bc6 <navigateHistory+0x8e>
        item = "";
 8007bc2:	4b16      	ldr	r3, [pc, #88]	@ (8007c1c <navigateHistory+0xe4>)
 8007bc4:	617b      	str	r3, [r7, #20]
    uint16_t len = (uint16_t) strlen(item);
 8007bc6:	6978      	ldr	r0, [r7, #20]
 8007bc8:	f7f8 fb9a 	bl	8000300 <strlen>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	81fb      	strh	r3, [r7, #14]
    memcpy(impl->cmdBuffer, item, len);
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	69db      	ldr	r3, [r3, #28]
 8007bd4:	89fa      	ldrh	r2, [r7, #14]
 8007bd6:	6979      	ldr	r1, [r7, #20]
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f006 f902 	bl	800dde2 <memcpy>
    impl->cmdBuffer[len] = '\0';
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	69da      	ldr	r2, [r3, #28]
 8007be2:	89fb      	ldrh	r3, [r7, #14]
 8007be4:	4413      	add	r3, r2
 8007be6:	2200      	movs	r2, #0
 8007be8:	701a      	strb	r2, [r3, #0]
    impl->cmdSize = len;
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	89fa      	ldrh	r2, [r7, #14]
 8007bee:	841a      	strh	r2, [r3, #32]

    writeToOutput(cli, impl->cmdBuffer);
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	69db      	ldr	r3, [r3, #28]
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f000 fc87 	bl	800850a <writeToOutput>
    impl->inputLineLength = impl->cmdSize;
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	8c1a      	ldrh	r2, [r3, #32]
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	861a      	strh	r2, [r3, #48]	@ 0x30
    impl->cursorPos = 0;
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	2200      	movs	r2, #0
 8007c08:	869a      	strh	r2, [r3, #52]	@ 0x34

    printLiveAutocompletion(cli);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 fb54 	bl	80082b8 <printLiveAutocompletion>
 8007c10:	e000      	b.n	8007c14 <navigateHistory+0xdc>
        return;
 8007c12:	bf00      	nop
}
 8007c14:	3718      	adds	r7, #24
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	bf00      	nop
 8007c1c:	08010e00 	.word	0x08010e00

08007c20 <onEscapedInput>:

static void onEscapedInput(EmbeddedCli *cli, char c) {
 8007c20:	b590      	push	{r4, r7, lr}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	460b      	mov	r3, r1
 8007c2a:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	68db      	ldr	r3, [r3, #12]
 8007c30:	60fb      	str	r3, [r7, #12]

    if (c >= 64 && c <= 126) {
 8007c32:	78fb      	ldrb	r3, [r7, #3]
 8007c34:	2b3f      	cmp	r3, #63	@ 0x3f
 8007c36:	d948      	bls.n	8007cca <onEscapedInput+0xaa>
 8007c38:	78fb      	ldrb	r3, [r7, #3]
 8007c3a:	2b7e      	cmp	r3, #126	@ 0x7e
 8007c3c:	d845      	bhi.n	8007cca <onEscapedInput+0xaa>
        // handle escape sequence
        UNSET_U8FLAG(impl->flags, CLI_FLAG_ESCAPE_MODE);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8007c44:	f023 0308 	bic.w	r3, r3, #8
 8007c48:	b2da      	uxtb	r2, r3
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

        if (c == 'A' || c == 'B') {
 8007c50:	78fb      	ldrb	r3, [r7, #3]
 8007c52:	2b41      	cmp	r3, #65	@ 0x41
 8007c54:	d002      	beq.n	8007c5c <onEscapedInput+0x3c>
 8007c56:	78fb      	ldrb	r3, [r7, #3]
 8007c58:	2b42      	cmp	r3, #66	@ 0x42
 8007c5a:	d109      	bne.n	8007c70 <onEscapedInput+0x50>
            // treat \e[..A as cursor up and \e[..B as cursor down
            // there might be extra chars between [ and A/B, just ignore them
            navigateHistory(cli, c == 'A');
 8007c5c:	78fb      	ldrb	r3, [r7, #3]
 8007c5e:	2b41      	cmp	r3, #65	@ 0x41
 8007c60:	bf0c      	ite	eq
 8007c62:	2301      	moveq	r3, #1
 8007c64:	2300      	movne	r3, #0
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	4619      	mov	r1, r3
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f7ff ff64 	bl	8007b38 <navigateHistory>
        }

        if (c == 'C' && impl->cursorPos > 0) {
 8007c70:	78fb      	ldrb	r3, [r7, #3]
 8007c72:	2b43      	cmp	r3, #67	@ 0x43
 8007c74:	d10f      	bne.n	8007c96 <onEscapedInput+0x76>
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00b      	beq.n	8007c96 <onEscapedInput+0x76>
            impl->cursorPos--;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8007c82:	3b01      	subs	r3, #1
 8007c84:	b29a      	uxth	r2, r3
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	869a      	strh	r2, [r3, #52]	@ 0x34
            writeToOutput(cli, escSeqCursorRight);
 8007c8a:	4b12      	ldr	r3, [pc, #72]	@ (8007cd4 <onEscapedInput+0xb4>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4619      	mov	r1, r3
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f000 fc3a 	bl	800850a <writeToOutput>
        }

        if (c == 'D' && impl->cursorPos < strlen(impl->cmdBuffer)) {
 8007c96:	78fb      	ldrb	r3, [r7, #3]
 8007c98:	2b44      	cmp	r3, #68	@ 0x44
 8007c9a:	d116      	bne.n	8007cca <onEscapedInput+0xaa>
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8007ca0:	461c      	mov	r4, r3
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	69db      	ldr	r3, [r3, #28]
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f7f8 fb2a 	bl	8000300 <strlen>
 8007cac:	4603      	mov	r3, r0
 8007cae:	429c      	cmp	r4, r3
 8007cb0:	d20b      	bcs.n	8007cca <onEscapedInput+0xaa>
            impl->cursorPos++;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8007cb6:	3301      	adds	r3, #1
 8007cb8:	b29a      	uxth	r2, r3
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	869a      	strh	r2, [r3, #52]	@ 0x34
            writeToOutput(cli, escSeqCursorLeft);
 8007cbe:	4b06      	ldr	r3, [pc, #24]	@ (8007cd8 <onEscapedInput+0xb8>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4619      	mov	r1, r3
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f000 fc20 	bl	800850a <writeToOutput>
        }
    }
}
 8007cca:	bf00      	nop
 8007ccc:	3714      	adds	r7, #20
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd90      	pop	{r4, r7, pc}
 8007cd2:	bf00      	nop
 8007cd4:	20004140 	.word	0x20004140
 8007cd8:	20004144 	.word	0x20004144

08007cdc <onCharInput>:

static void onCharInput(EmbeddedCli *cli, char c) {
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	460b      	mov	r3, r1
 8007ce6:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	60fb      	str	r3, [r7, #12]

    // have to reserve two extra chars for command ending (used in tokenization)
    if (impl->cmdSize + 2 >= impl->cmdMaxSize)
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	8c1b      	ldrh	r3, [r3, #32]
 8007cf2:	3302      	adds	r3, #2
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	da3b      	bge.n	8007d74 <onCharInput+0x98>
        return;

    size_t insertPos = strlen(impl->cmdBuffer) - impl->cursorPos;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	69db      	ldr	r3, [r3, #28]
 8007d00:	4618      	mov	r0, r3
 8007d02:	f7f8 fafd 	bl	8000300 <strlen>
 8007d06:	4602      	mov	r2, r0
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8007d0c:	1ad3      	subs	r3, r2, r3
 8007d0e:	60bb      	str	r3, [r7, #8]

    memmove(&impl->cmdBuffer[insertPos + 1], &impl->cmdBuffer[insertPos], impl->cursorPos + 1);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	69da      	ldr	r2, [r3, #28]
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	3301      	adds	r3, #1
 8007d18:	18d0      	adds	r0, r2, r3
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	69da      	ldr	r2, [r3, #28]
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	18d1      	adds	r1, r2, r3
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8007d26:	3301      	adds	r3, #1
 8007d28:	461a      	mov	r2, r3
 8007d2a:	f005 ffb3 	bl	800dc94 <memmove>

    ++impl->cmdSize;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	8c1b      	ldrh	r3, [r3, #32]
 8007d32:	3301      	adds	r3, #1
 8007d34:	b29a      	uxth	r2, r3
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	841a      	strh	r2, [r3, #32]
    ++impl->inputLineLength;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8007d3e:	3301      	adds	r3, #1
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	861a      	strh	r2, [r3, #48]	@ 0x30
    impl->cmdBuffer[insertPos] = c;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	69da      	ldr	r2, [r3, #28]
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	4413      	add	r3, r2
 8007d4e:	78fa      	ldrb	r2, [r7, #3]
 8007d50:	701a      	strb	r2, [r3, #0]

    if (impl->cursorPos > 0)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d005      	beq.n	8007d66 <onCharInput+0x8a>
        writeToOutput(cli, escSeqInsertChar); // Insert Character
 8007d5a:	4b08      	ldr	r3, [pc, #32]	@ (8007d7c <onCharInput+0xa0>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4619      	mov	r1, r3
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f000 fbd2 	bl	800850a <writeToOutput>

    cli->writeChar(cli, c);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	78fa      	ldrb	r2, [r7, #3]
 8007d6c:	4611      	mov	r1, r2
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	4798      	blx	r3
 8007d72:	e000      	b.n	8007d76 <onCharInput+0x9a>
        return;
 8007d74:	bf00      	nop
}
 8007d76:	3710      	adds	r7, #16
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	20004150 	.word	0x20004150

08007d80 <onControlInput>:

static void onControlInput(EmbeddedCli *cli, char c) {
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b084      	sub	sp, #16
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	460b      	mov	r3, r1
 8007d8a:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	68db      	ldr	r3, [r3, #12]
 8007d90:	60fb      	str	r3, [r7, #12]

    // process \r\n and \n\r as single \r\n command
    if ((impl->lastChar == '\r' && c == '\n') ||
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8007d98:	2b0d      	cmp	r3, #13
 8007d9a:	d102      	bne.n	8007da2 <onControlInput+0x22>
 8007d9c:	78fb      	ldrb	r3, [r7, #3]
 8007d9e:	2b0a      	cmp	r3, #10
 8007da0:	d078      	beq.n	8007e94 <onControlInput+0x114>
        (impl->lastChar == '\n' && c == '\r'))
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
    if ((impl->lastChar == '\r' && c == '\n') ||
 8007da8:	2b0a      	cmp	r3, #10
 8007daa:	d102      	bne.n	8007db2 <onControlInput+0x32>
        (impl->lastChar == '\n' && c == '\r'))
 8007dac:	78fb      	ldrb	r3, [r7, #3]
 8007dae:	2b0d      	cmp	r3, #13
 8007db0:	d070      	beq.n	8007e94 <onControlInput+0x114>
        return;

    if (c == '\r' || c == '\n') {
 8007db2:	78fb      	ldrb	r3, [r7, #3]
 8007db4:	2b0d      	cmp	r3, #13
 8007db6:	d002      	beq.n	8007dbe <onControlInput+0x3e>
 8007db8:	78fb      	ldrb	r3, [r7, #3]
 8007dba:	2b0a      	cmp	r3, #10
 8007dbc:	d129      	bne.n	8007e12 <onControlInput+0x92>
        // try to autocomplete command and then process it
        onAutocompleteRequest(cli);
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f000 fadc 	bl	800837c <onAutocompleteRequest>

        writeToOutput(cli, lineBreak);
 8007dc4:	4b35      	ldr	r3, [pc, #212]	@ (8007e9c <onControlInput+0x11c>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4619      	mov	r1, r3
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f000 fb9d 	bl	800850a <writeToOutput>

        if (impl->cmdSize > 0)
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	8c1b      	ldrh	r3, [r3, #32]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d002      	beq.n	8007dde <onControlInput+0x5e>
            parseCommand(cli);
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f000 f865 	bl	8007ea8 <parseCommand>
        impl->cmdSize = 0;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2200      	movs	r2, #0
 8007de2:	841a      	strh	r2, [r3, #32]
        impl->cmdBuffer[impl->cmdSize] = '\0';
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	69db      	ldr	r3, [r3, #28]
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	8c12      	ldrh	r2, [r2, #32]
 8007dec:	4413      	add	r3, r2
 8007dee:	2200      	movs	r2, #0
 8007df0:	701a      	strb	r2, [r3, #0]
        impl->inputLineLength = 0;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2200      	movs	r2, #0
 8007df6:	861a      	strh	r2, [r3, #48]	@ 0x30
        impl->history.current = 0;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	815a      	strh	r2, [r3, #10]
        impl->cursorPos = 0;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2200      	movs	r2, #0
 8007e02:	869a      	strh	r2, [r3, #52]	@ 0x34

        writeToOutput(cli, impl->invitation);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4619      	mov	r1, r3
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 fb7d 	bl	800850a <writeToOutput>
 8007e10:	e041      	b.n	8007e96 <onControlInput+0x116>
    } else if ((c == '\b' || c == 0x7F) && ((impl->cmdSize - impl->cursorPos) > 0)) {
 8007e12:	78fb      	ldrb	r3, [r7, #3]
 8007e14:	2b08      	cmp	r3, #8
 8007e16:	d002      	beq.n	8007e1e <onControlInput+0x9e>
 8007e18:	78fb      	ldrb	r3, [r7, #3]
 8007e1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8007e1c:	d133      	bne.n	8007e86 <onControlInput+0x106>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	8c1b      	ldrh	r3, [r3, #32]
 8007e22:	461a      	mov	r2, r3
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	dd2b      	ble.n	8007e86 <onControlInput+0x106>
        // remove char from screen
        writeToOutput(cli, escSeqCursorLeft); // Move cursor to left
 8007e2e:	4b1c      	ldr	r3, [pc, #112]	@ (8007ea0 <onControlInput+0x120>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4619      	mov	r1, r3
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f000 fb68 	bl	800850a <writeToOutput>
        writeToOutput(cli, escSeqDeleteChar); // And remove character
 8007e3a:	4b1a      	ldr	r3, [pc, #104]	@ (8007ea4 <onControlInput+0x124>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4619      	mov	r1, r3
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f000 fb62 	bl	800850a <writeToOutput>
        // and from buffer
        size_t insertPos = strlen(impl->cmdBuffer) - impl->cursorPos;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	69db      	ldr	r3, [r3, #28]
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f7f8 fa58 	bl	8000300 <strlen>
 8007e50:	4602      	mov	r2, r0
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8007e56:	1ad3      	subs	r3, r2, r3
 8007e58:	60bb      	str	r3, [r7, #8]
        memmove(&impl->cmdBuffer[insertPos - 1], &impl->cmdBuffer[insertPos], impl->cursorPos + 1);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	69da      	ldr	r2, [r3, #28]
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	3b01      	subs	r3, #1
 8007e62:	18d0      	adds	r0, r2, r3
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	69da      	ldr	r2, [r3, #28]
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	18d1      	adds	r1, r2, r3
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8007e70:	3301      	adds	r3, #1
 8007e72:	461a      	mov	r2, r3
 8007e74:	f005 ff0e 	bl	800dc94 <memmove>
        --impl->cmdSize;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	8c1b      	ldrh	r3, [r3, #32]
 8007e7c:	3b01      	subs	r3, #1
 8007e7e:	b29a      	uxth	r2, r3
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	841a      	strh	r2, [r3, #32]
    } else if ((c == '\b' || c == 0x7F) && ((impl->cmdSize - impl->cursorPos) > 0)) {
 8007e84:	e007      	b.n	8007e96 <onControlInput+0x116>
    } else if (c == '\t') {
 8007e86:	78fb      	ldrb	r3, [r7, #3]
 8007e88:	2b09      	cmp	r3, #9
 8007e8a:	d104      	bne.n	8007e96 <onControlInput+0x116>
        onAutocompleteRequest(cli);
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f000 fa75 	bl	800837c <onAutocompleteRequest>
 8007e92:	e000      	b.n	8007e96 <onControlInput+0x116>
        return;
 8007e94:	bf00      	nop
    }

}
 8007e96:	3710      	adds	r7, #16
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}
 8007e9c:	2000413c 	.word	0x2000413c
 8007ea0:	20004144 	.word	0x20004144
 8007ea4:	20004154 	.word	0x20004154

08007ea8 <parseCommand>:

static void parseCommand(EmbeddedCli *cli) {
 8007ea8:	b590      	push	{r4, r7, lr}
 8007eaa:	b08f      	sub	sp, #60	@ 0x3c
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	61bb      	str	r3, [r7, #24]

    bool isEmpty = true;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    for (int i = 0; i < impl->cmdSize; ++i) {
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ec0:	e00d      	b.n	8007ede <parseCommand+0x36>
        if (impl->cmdBuffer[i] != ' ') {
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	69da      	ldr	r2, [r3, #28]
 8007ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec8:	4413      	add	r3, r2
 8007eca:	781b      	ldrb	r3, [r3, #0]
 8007ecc:	2b20      	cmp	r3, #32
 8007ece:	d003      	beq.n	8007ed8 <parseCommand+0x30>
            isEmpty = false;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            break;
 8007ed6:	e008      	b.n	8007eea <parseCommand+0x42>
    for (int i = 0; i < impl->cmdSize; ++i) {
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eda:	3301      	adds	r3, #1
 8007edc:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ede:	69bb      	ldr	r3, [r7, #24]
 8007ee0:	8c1b      	ldrh	r3, [r3, #32]
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	dbeb      	blt.n	8007ec2 <parseCommand+0x1a>
        }
    }
    // do not process empty commands
    if (isEmpty)
 8007eea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	f040 80fa 	bne.w	80080e8 <parseCommand+0x240>
        return;
    // push command to history before buffer is modified
    historyPut(&impl->history, impl->cmdBuffer);
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	1d1a      	adds	r2, r3, #4
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	69db      	ldr	r3, [r3, #28]
 8007efc:	4619      	mov	r1, r3
 8007efe:	4610      	mov	r0, r2
 8007f00:	f000 fc04 	bl	800870c <historyPut>

    char *cmdName = NULL;
 8007f04:	2300      	movs	r3, #0
 8007f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    char *cmdArgs = NULL;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    bool nameFinished = false;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // find command name and command args inside command buffer
    for (int i = 0; i < impl->cmdSize; ++i) {
 8007f12:	2300      	movs	r3, #0
 8007f14:	623b      	str	r3, [r7, #32]
 8007f16:	e030      	b.n	8007f7a <parseCommand+0xd2>
        char c = impl->cmdBuffer[i];
 8007f18:	69bb      	ldr	r3, [r7, #24]
 8007f1a:	69da      	ldr	r2, [r3, #28]
 8007f1c:	6a3b      	ldr	r3, [r7, #32]
 8007f1e:	4413      	add	r3, r2
 8007f20:	781b      	ldrb	r3, [r3, #0]
 8007f22:	75fb      	strb	r3, [r7, #23]

        if (c == ' ') {
 8007f24:	7dfb      	ldrb	r3, [r7, #23]
 8007f26:	2b20      	cmp	r3, #32
 8007f28:	d10f      	bne.n	8007f4a <parseCommand+0xa2>
            // all spaces between name and args are filled with zeros
            // so name is a correct null-terminated string
            if (cmdArgs == NULL)
 8007f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d105      	bne.n	8007f3c <parseCommand+0x94>
                impl->cmdBuffer[i] = '\0';
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	69da      	ldr	r2, [r3, #28]
 8007f34:	6a3b      	ldr	r3, [r7, #32]
 8007f36:	4413      	add	r3, r2
 8007f38:	2200      	movs	r2, #0
 8007f3a:	701a      	strb	r2, [r3, #0]
            if (cmdName != NULL)
 8007f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d018      	beq.n	8007f74 <parseCommand+0xcc>
                nameFinished = true;
 8007f42:	2301      	movs	r3, #1
 8007f44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007f48:	e014      	b.n	8007f74 <parseCommand+0xcc>

        } else if (cmdName == NULL) {
 8007f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d105      	bne.n	8007f5c <parseCommand+0xb4>
            cmdName = &impl->cmdBuffer[i];
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	69da      	ldr	r2, [r3, #28]
 8007f54:	6a3b      	ldr	r3, [r7, #32]
 8007f56:	4413      	add	r3, r2
 8007f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f5a:	e00b      	b.n	8007f74 <parseCommand+0xcc>
        } else if (cmdArgs == NULL && nameFinished) {
 8007f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d108      	bne.n	8007f74 <parseCommand+0xcc>
 8007f62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d004      	beq.n	8007f74 <parseCommand+0xcc>
            cmdArgs = &impl->cmdBuffer[i];
 8007f6a:	69bb      	ldr	r3, [r7, #24]
 8007f6c:	69da      	ldr	r2, [r3, #28]
 8007f6e:	6a3b      	ldr	r3, [r7, #32]
 8007f70:	4413      	add	r3, r2
 8007f72:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (int i = 0; i < impl->cmdSize; ++i) {
 8007f74:	6a3b      	ldr	r3, [r7, #32]
 8007f76:	3301      	adds	r3, #1
 8007f78:	623b      	str	r3, [r7, #32]
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	8c1b      	ldrh	r3, [r3, #32]
 8007f7e:	461a      	mov	r2, r3
 8007f80:	6a3b      	ldr	r3, [r7, #32]
 8007f82:	4293      	cmp	r3, r2
 8007f84:	dbc8      	blt.n	8007f18 <parseCommand+0x70>
        }
    }

    // we keep two last bytes in cmd buffer reserved so cmdSize is always by 2
    // less than cmdMaxSize
    impl->cmdBuffer[impl->cmdSize + 1] = '\0';
 8007f86:	69bb      	ldr	r3, [r7, #24]
 8007f88:	69da      	ldr	r2, [r3, #28]
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	8c1b      	ldrh	r3, [r3, #32]
 8007f8e:	3301      	adds	r3, #1
 8007f90:	4413      	add	r3, r2
 8007f92:	2200      	movs	r2, #0
 8007f94:	701a      	strb	r2, [r3, #0]

    if (cmdName == NULL)
 8007f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f000 80a7 	beq.w	80080ec <parseCommand+0x244>
        return;

    // try to find command in bindings
    for (int i = 0; i < impl->bindingsCount; ++i) {
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	61fb      	str	r3, [r7, #28]
 8007fa2:	e072      	b.n	800808a <parseCommand+0x1e2>
        if (strcmp(cmdName, impl->bindings[i].name) == 0) {
 8007fa4:	69bb      	ldr	r3, [r7, #24]
 8007fa6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007fa8:	69fa      	ldr	r2, [r7, #28]
 8007faa:	4613      	mov	r3, r2
 8007fac:	005b      	lsls	r3, r3, #1
 8007fae:	4413      	add	r3, r2
 8007fb0:	00db      	lsls	r3, r3, #3
 8007fb2:	440b      	add	r3, r1
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007fba:	f7f8 f941 	bl	8000240 <strcmp>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d15f      	bne.n	8008084 <parseCommand+0x1dc>
            if (impl->bindings[i].binding == NULL)
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007fc8:	69fa      	ldr	r2, [r7, #28]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	005b      	lsls	r3, r3, #1
 8007fce:	4413      	add	r3, r2
 8007fd0:	00db      	lsls	r3, r3, #3
 8007fd2:	440b      	add	r3, r1
 8007fd4:	695b      	ldr	r3, [r3, #20]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d05e      	beq.n	8008098 <parseCommand+0x1f0>
                break;

            if (impl->bindings[i].tokenizeArgs)
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007fde:	69fa      	ldr	r2, [r7, #28]
 8007fe0:	4613      	mov	r3, r2
 8007fe2:	005b      	lsls	r3, r3, #1
 8007fe4:	4413      	add	r3, r2
 8007fe6:	00db      	lsls	r3, r3, #3
 8007fe8:	440b      	add	r3, r1
 8007fea:	7b1b      	ldrb	r3, [r3, #12]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d002      	beq.n	8007ff6 <parseCommand+0x14e>
                embeddedCliTokenizeArgs(cmdArgs);
 8007ff0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ff2:	f7ff fcc9 	bl	8007988 <embeddedCliTokenizeArgs>
            // currently, output is blank line, so we can just print directly
            SET_FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8007ffc:	f043 0310 	orr.w	r3, r3, #16
 8008000:	b2da      	uxtb	r2, r3
 8008002:	69bb      	ldr	r3, [r7, #24]
 8008004:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
            // check if help was requested (help is printed when no other options are set)
            if (cmdArgs != NULL && (strcmp(cmdArgs, "-h") == 0 || strcmp(cmdArgs, "--help") == 0)) {
 8008008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800800a:	2b00      	cmp	r3, #0
 800800c:	d01a      	beq.n	8008044 <parseCommand+0x19c>
 800800e:	4939      	ldr	r1, [pc, #228]	@ (80080f4 <parseCommand+0x24c>)
 8008010:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008012:	f7f8 f915 	bl	8000240 <strcmp>
 8008016:	4603      	mov	r3, r0
 8008018:	2b00      	cmp	r3, #0
 800801a:	d006      	beq.n	800802a <parseCommand+0x182>
 800801c:	4936      	ldr	r1, [pc, #216]	@ (80080f8 <parseCommand+0x250>)
 800801e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008020:	f7f8 f90e 	bl	8000240 <strcmp>
 8008024:	4603      	mov	r3, r0
 8008026:	2b00      	cmp	r3, #0
 8008028:	d10c      	bne.n	8008044 <parseCommand+0x19c>
                printBindingHelp(cli, &impl->bindings[i]);
 800802a:	69bb      	ldr	r3, [r7, #24]
 800802c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800802e:	69fa      	ldr	r2, [r7, #28]
 8008030:	4613      	mov	r3, r2
 8008032:	005b      	lsls	r3, r3, #1
 8008034:	4413      	add	r3, r2
 8008036:	00db      	lsls	r3, r3, #3
 8008038:	440b      	add	r3, r1
 800803a:	4619      	mov	r1, r3
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f000 f85d 	bl	80080fc <printBindingHelp>
 8008042:	e015      	b.n	8008070 <parseCommand+0x1c8>
            } else {
                impl->bindings[i].binding(cli, cmdArgs, impl->bindings[i].context);
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008048:	69fa      	ldr	r2, [r7, #28]
 800804a:	4613      	mov	r3, r2
 800804c:	005b      	lsls	r3, r3, #1
 800804e:	4413      	add	r3, r2
 8008050:	00db      	lsls	r3, r3, #3
 8008052:	440b      	add	r3, r1
 8008054:	695c      	ldr	r4, [r3, #20]
 8008056:	69bb      	ldr	r3, [r7, #24]
 8008058:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800805a:	69fa      	ldr	r2, [r7, #28]
 800805c:	4613      	mov	r3, r2
 800805e:	005b      	lsls	r3, r3, #1
 8008060:	4413      	add	r3, r2
 8008062:	00db      	lsls	r3, r3, #3
 8008064:	440b      	add	r3, r1
 8008066:	691b      	ldr	r3, [r3, #16]
 8008068:	461a      	mov	r2, r3
 800806a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	47a0      	blx	r4
            }
            UNSET_U8FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 8008070:	69bb      	ldr	r3, [r7, #24]
 8008072:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8008076:	f023 0310 	bic.w	r3, r3, #16
 800807a:	b2da      	uxtb	r2, r3
 800807c:	69bb      	ldr	r3, [r7, #24]
 800807e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
            return;
 8008082:	e034      	b.n	80080ee <parseCommand+0x246>
    for (int i = 0; i < impl->bindingsCount; ++i) {
 8008084:	69fb      	ldr	r3, [r7, #28]
 8008086:	3301      	adds	r3, #1
 8008088:	61fb      	str	r3, [r7, #28]
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800808e:	461a      	mov	r2, r3
 8008090:	69fb      	ldr	r3, [r7, #28]
 8008092:	4293      	cmp	r3, r2
 8008094:	db86      	blt.n	8007fa4 <parseCommand+0xfc>
 8008096:	e000      	b.n	800809a <parseCommand+0x1f2>
                break;
 8008098:	bf00      	nop
        }
    }

    // command not found in bindings or binding was null
    // try to call default callback
    if (cli->onCommand != NULL) {
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d01d      	beq.n	80080de <parseCommand+0x236>
        CliCommand command;
        command.name = cmdName;
 80080a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080a4:	60fb      	str	r3, [r7, #12]
        command.args = cmdArgs;
 80080a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a8:	613b      	str	r3, [r7, #16]

        // currently, output is blank line, so we can just print directly
        SET_FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80080b0:	f043 0310 	orr.w	r3, r3, #16
 80080b4:	b2da      	uxtb	r2, r3
 80080b6:	69bb      	ldr	r3, [r7, #24]
 80080b8:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
        cli->onCommand(cli, &command);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	f107 020c 	add.w	r2, r7, #12
 80080c4:	4611      	mov	r1, r2
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	4798      	blx	r3
        UNSET_U8FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 80080ca:	69bb      	ldr	r3, [r7, #24]
 80080cc:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80080d0:	f023 0310 	bic.w	r3, r3, #16
 80080d4:	b2da      	uxtb	r2, r3
 80080d6:	69bb      	ldr	r3, [r7, #24]
 80080d8:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 80080dc:	e007      	b.n	80080ee <parseCommand+0x246>
    } else {
        onUnknownCommand(cli, cmdName);
 80080de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f000 fe5f 	bl	8008da4 <onUnknownCommand>
 80080e6:	e002      	b.n	80080ee <parseCommand+0x246>
        return;
 80080e8:	bf00      	nop
 80080ea:	e000      	b.n	80080ee <parseCommand+0x246>
        return;
 80080ec:	bf00      	nop
    }
}
 80080ee:	373c      	adds	r7, #60	@ 0x3c
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd90      	pop	{r4, r7, pc}
 80080f4:	08010e04 	.word	0x08010e04
 80080f8:	08010e08 	.word	0x08010e08

080080fc <printBindingHelp>:

static void printBindingHelp(EmbeddedCli *cli, CliCommandBinding *binding) {
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b082      	sub	sp, #8
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	6039      	str	r1, [r7, #0]
    if (binding->help != NULL) {
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	689b      	ldr	r3, [r3, #8]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d010      	beq.n	8008130 <printBindingHelp+0x34>
        cli->writeChar(cli, '\t');
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	2109      	movs	r1, #9
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	4798      	blx	r3
        writeToOutput(cli, binding->help);
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	4619      	mov	r1, r3
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 f9f3 	bl	800850a <writeToOutput>
        writeToOutput(cli, lineBreak);
 8008124:	4b04      	ldr	r3, [pc, #16]	@ (8008138 <printBindingHelp+0x3c>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4619      	mov	r1, r3
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 f9ed 	bl	800850a <writeToOutput>
    }
}
 8008130:	bf00      	nop
 8008132:	3708      	adds	r7, #8
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}
 8008138:	2000413c 	.word	0x2000413c

0800813c <getAutocompletedCommand>:

static AutocompletedCommand getAutocompletedCommand(EmbeddedCli *cli, const char *prefix) {
 800813c:	b580      	push	{r7, lr}
 800813e:	b08e      	sub	sp, #56	@ 0x38
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	607a      	str	r2, [r7, #4]
    AutocompletedCommand cmd = {NULL, 0, 0};
 8008148:	2300      	movs	r3, #0
 800814a:	613b      	str	r3, [r7, #16]
 800814c:	2300      	movs	r3, #0
 800814e:	82bb      	strh	r3, [r7, #20]
 8008150:	2300      	movs	r3, #0
 8008152:	82fb      	strh	r3, [r7, #22]

    size_t prefixLen = strlen(prefix);
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f7f8 f8d3 	bl	8000300 <strlen>
 800815a:	6278      	str	r0, [r7, #36]	@ 0x24

    PREPARE_IMPL(cli);
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	68db      	ldr	r3, [r3, #12]
 8008160:	623b      	str	r3, [r7, #32]
    if (impl->bindingsCount == 0 || prefixLen == 0)
 8008162:	6a3b      	ldr	r3, [r7, #32]
 8008164:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008166:	2b00      	cmp	r3, #0
 8008168:	d002      	beq.n	8008170 <getAutocompletedCommand+0x34>
 800816a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816c:	2b00      	cmp	r3, #0
 800816e:	d108      	bne.n	8008182 <getAutocompletedCommand+0x46>
        return cmd;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	461a      	mov	r2, r3
 8008174:	f107 0310 	add.w	r3, r7, #16
 8008178:	e893 0003 	ldmia.w	r3, {r0, r1}
 800817c:	e882 0003 	stmia.w	r2, {r0, r1}
 8008180:	e095      	b.n	80082ae <getAutocompletedCommand+0x172>


    for (int i = 0; i < impl->bindingsCount; ++i) {
 8008182:	2300      	movs	r3, #0
 8008184:	637b      	str	r3, [r7, #52]	@ 0x34
 8008186:	e083      	b.n	8008290 <getAutocompletedCommand+0x154>
        const char *name = impl->bindings[i].name;
 8008188:	6a3b      	ldr	r3, [r7, #32]
 800818a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800818c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800818e:	4613      	mov	r3, r2
 8008190:	005b      	lsls	r3, r3, #1
 8008192:	4413      	add	r3, r2
 8008194:	00db      	lsls	r3, r3, #3
 8008196:	440b      	add	r3, r1
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	61fb      	str	r3, [r7, #28]
        size_t len = strlen(name);
 800819c:	69f8      	ldr	r0, [r7, #28]
 800819e:	f7f8 f8af 	bl	8000300 <strlen>
 80081a2:	61b8      	str	r0, [r7, #24]

        // unset autocomplete flag
        UNSET_U8FLAG(impl->bindingsFlags[i], BINDING_FLAG_AUTOCOMPLETE);
 80081a4:	6a3b      	ldr	r3, [r7, #32]
 80081a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80081a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081aa:	4413      	add	r3, r2
 80081ac:	781a      	ldrb	r2, [r3, #0]
 80081ae:	6a3b      	ldr	r3, [r7, #32]
 80081b0:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80081b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081b4:	440b      	add	r3, r1
 80081b6:	f022 0201 	bic.w	r2, r2, #1
 80081ba:	b2d2      	uxtb	r2, r2
 80081bc:	701a      	strb	r2, [r3, #0]

        if (len < prefixLen)
 80081be:	69ba      	ldr	r2, [r7, #24]
 80081c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c2:	429a      	cmp	r2, r3
 80081c4:	d35e      	bcc.n	8008284 <getAutocompletedCommand+0x148>
            continue;

        // check if this command is candidate for autocomplete
        bool isCandidate = true;
 80081c6:	2301      	movs	r3, #1
 80081c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        for (size_t j = 0; j < prefixLen; ++j) {
 80081cc:	2300      	movs	r3, #0
 80081ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081d0:	e010      	b.n	80081f4 <getAutocompletedCommand+0xb8>
            if (prefix[j] != name[j]) {
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d6:	4413      	add	r3, r2
 80081d8:	781a      	ldrb	r2, [r3, #0]
 80081da:	69f9      	ldr	r1, [r7, #28]
 80081dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081de:	440b      	add	r3, r1
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	429a      	cmp	r2, r3
 80081e4:	d003      	beq.n	80081ee <getAutocompletedCommand+0xb2>
                isCandidate = false;
 80081e6:	2300      	movs	r3, #0
 80081e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                break;
 80081ec:	e006      	b.n	80081fc <getAutocompletedCommand+0xc0>
        for (size_t j = 0; j < prefixLen; ++j) {
 80081ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f0:	3301      	adds	r3, #1
 80081f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f8:	429a      	cmp	r2, r3
 80081fa:	d3ea      	bcc.n	80081d2 <getAutocompletedCommand+0x96>
            }
        }
        if (!isCandidate)
 80081fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008200:	f083 0301 	eor.w	r3, r3, #1
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b00      	cmp	r3, #0
 8008208:	d13e      	bne.n	8008288 <getAutocompletedCommand+0x14c>
            continue;

        impl->bindingsFlags[i] |= BINDING_FLAG_AUTOCOMPLETE;
 800820a:	6a3b      	ldr	r3, [r7, #32]
 800820c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800820e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008210:	4413      	add	r3, r2
 8008212:	781a      	ldrb	r2, [r3, #0]
 8008214:	6a3b      	ldr	r3, [r7, #32]
 8008216:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8008218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800821a:	440b      	add	r3, r1
 800821c:	f042 0201 	orr.w	r2, r2, #1
 8008220:	b2d2      	uxtb	r2, r2
 8008222:	701a      	strb	r2, [r3, #0]

        if (cmd.candidateCount == 0 || len < cmd.autocompletedLen)
 8008224:	8afb      	ldrh	r3, [r7, #22]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d004      	beq.n	8008234 <getAutocompletedCommand+0xf8>
 800822a:	8abb      	ldrh	r3, [r7, #20]
 800822c:	461a      	mov	r2, r3
 800822e:	69bb      	ldr	r3, [r7, #24]
 8008230:	4293      	cmp	r3, r2
 8008232:	d202      	bcs.n	800823a <getAutocompletedCommand+0xfe>
            cmd.autocompletedLen = (uint16_t) len;
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	b29b      	uxth	r3, r3
 8008238:	82bb      	strh	r3, [r7, #20]

        ++cmd.candidateCount;
 800823a:	8afb      	ldrh	r3, [r7, #22]
 800823c:	3301      	adds	r3, #1
 800823e:	b29b      	uxth	r3, r3
 8008240:	82fb      	strh	r3, [r7, #22]

        if (cmd.candidateCount == 1) {
 8008242:	8afb      	ldrh	r3, [r7, #22]
 8008244:	2b01      	cmp	r3, #1
 8008246:	d102      	bne.n	800824e <getAutocompletedCommand+0x112>
            cmd.firstCandidate = name;
 8008248:	69fb      	ldr	r3, [r7, #28]
 800824a:	613b      	str	r3, [r7, #16]
            continue;
 800824c:	e01d      	b.n	800828a <getAutocompletedCommand+0x14e>
        }

        for (size_t j = impl->cmdSize; j < cmd.autocompletedLen; ++j) {
 800824e:	6a3b      	ldr	r3, [r7, #32]
 8008250:	8c1b      	ldrh	r3, [r3, #32]
 8008252:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008254:	e010      	b.n	8008278 <getAutocompletedCommand+0x13c>
            if (cmd.firstCandidate[j] != name[j]) {
 8008256:	693a      	ldr	r2, [r7, #16]
 8008258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800825a:	4413      	add	r3, r2
 800825c:	781a      	ldrb	r2, [r3, #0]
 800825e:	69f9      	ldr	r1, [r7, #28]
 8008260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008262:	440b      	add	r3, r1
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	429a      	cmp	r2, r3
 8008268:	d003      	beq.n	8008272 <getAutocompletedCommand+0x136>
                cmd.autocompletedLen = (uint16_t) j;
 800826a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800826c:	b29b      	uxth	r3, r3
 800826e:	82bb      	strh	r3, [r7, #20]
                break;
 8008270:	e00b      	b.n	800828a <getAutocompletedCommand+0x14e>
        for (size_t j = impl->cmdSize; j < cmd.autocompletedLen; ++j) {
 8008272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008274:	3301      	adds	r3, #1
 8008276:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008278:	8abb      	ldrh	r3, [r7, #20]
 800827a:	461a      	mov	r2, r3
 800827c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800827e:	4293      	cmp	r3, r2
 8008280:	d3e9      	bcc.n	8008256 <getAutocompletedCommand+0x11a>
 8008282:	e002      	b.n	800828a <getAutocompletedCommand+0x14e>
            continue;
 8008284:	bf00      	nop
 8008286:	e000      	b.n	800828a <getAutocompletedCommand+0x14e>
            continue;
 8008288:	bf00      	nop
    for (int i = 0; i < impl->bindingsCount; ++i) {
 800828a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800828c:	3301      	adds	r3, #1
 800828e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008290:	6a3b      	ldr	r3, [r7, #32]
 8008292:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008294:	461a      	mov	r2, r3
 8008296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008298:	4293      	cmp	r3, r2
 800829a:	f6ff af75 	blt.w	8008188 <getAutocompletedCommand+0x4c>
            }
        }
    }

    return cmd;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	461a      	mov	r2, r3
 80082a2:	f107 0310 	add.w	r3, r7, #16
 80082a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80082aa:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80082ae:	68f8      	ldr	r0, [r7, #12]
 80082b0:	3738      	adds	r7, #56	@ 0x38
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
	...

080082b8 <printLiveAutocompletion>:

static void printLiveAutocompletion(EmbeddedCli *cli) {
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b088      	sub	sp, #32
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	617b      	str	r3, [r7, #20]

    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_AUTOCOMPLETE_ENABLED))
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80082cc:	f003 0320 	and.w	r3, r3, #32
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d04a      	beq.n	800836a <printLiveAutocompletion+0xb2>
        return;

    AutocompletedCommand cmd = getAutocompletedCommand(cli, impl->cmdBuffer);
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	69da      	ldr	r2, [r3, #28]
 80082d8:	f107 030c 	add.w	r3, r7, #12
 80082dc:	6879      	ldr	r1, [r7, #4]
 80082de:	4618      	mov	r0, r3
 80082e0:	f7ff ff2c 	bl	800813c <getAutocompletedCommand>

    if (cmd.candidateCount == 0) {
 80082e4:	8a7b      	ldrh	r3, [r7, #18]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d102      	bne.n	80082f0 <printLiveAutocompletion+0x38>
        cmd.autocompletedLen = impl->cmdSize;
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	8c1b      	ldrh	r3, [r3, #32]
 80082ee:	823b      	strh	r3, [r7, #16]
    }

    // save cursor location
    writeToOutput(cli, escSeqCursorSave);
 80082f0:	4b20      	ldr	r3, [pc, #128]	@ (8008374 <printLiveAutocompletion+0xbc>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4619      	mov	r1, r3
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 f907 	bl	800850a <writeToOutput>

    moveCursor(cli, impl->cursorPos, CURSOR_DIRECTION_FORWARD);
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8008300:	2201      	movs	r2, #1
 8008302:	4619      	mov	r1, r3
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 f921 	bl	800854c <moveCursor>

    // print live autocompletion (or nothing, if it doesn't exist)
    for (size_t i = impl->cmdSize; i < cmd.autocompletedLen; ++i) {
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	8c1b      	ldrh	r3, [r3, #32]
 800830e:	61fb      	str	r3, [r7, #28]
 8008310:	e00b      	b.n	800832a <printLiveAutocompletion+0x72>
        cli->writeChar(cli, cmd.firstCandidate[i]);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68f9      	ldr	r1, [r7, #12]
 8008318:	69fa      	ldr	r2, [r7, #28]
 800831a:	440a      	add	r2, r1
 800831c:	7812      	ldrb	r2, [r2, #0]
 800831e:	4611      	mov	r1, r2
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	4798      	blx	r3
    for (size_t i = impl->cmdSize; i < cmd.autocompletedLen; ++i) {
 8008324:	69fb      	ldr	r3, [r7, #28]
 8008326:	3301      	adds	r3, #1
 8008328:	61fb      	str	r3, [r7, #28]
 800832a:	8a3b      	ldrh	r3, [r7, #16]
 800832c:	461a      	mov	r2, r3
 800832e:	69fb      	ldr	r3, [r7, #28]
 8008330:	4293      	cmp	r3, r2
 8008332:	d3ee      	bcc.n	8008312 <printLiveAutocompletion+0x5a>
    }
    // replace with spaces previous autocompletion
    for (size_t i = cmd.autocompletedLen; i < impl->inputLineLength; ++i) {
 8008334:	8a3b      	ldrh	r3, [r7, #16]
 8008336:	61bb      	str	r3, [r7, #24]
 8008338:	e007      	b.n	800834a <printLiveAutocompletion+0x92>
        cli->writeChar(cli, ' ');
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	2120      	movs	r1, #32
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	4798      	blx	r3
    for (size_t i = cmd.autocompletedLen; i < impl->inputLineLength; ++i) {
 8008344:	69bb      	ldr	r3, [r7, #24]
 8008346:	3301      	adds	r3, #1
 8008348:	61bb      	str	r3, [r7, #24]
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800834e:	461a      	mov	r2, r3
 8008350:	69bb      	ldr	r3, [r7, #24]
 8008352:	4293      	cmp	r3, r2
 8008354:	d3f1      	bcc.n	800833a <printLiveAutocompletion+0x82>
    }
    impl->inputLineLength = cmd.autocompletedLen;
 8008356:	8a3a      	ldrh	r2, [r7, #16]
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	861a      	strh	r2, [r3, #48]	@ 0x30

    // restore cursor
    writeToOutput(cli, escSeqCursorRestore);
 800835c:	4b06      	ldr	r3, [pc, #24]	@ (8008378 <printLiveAutocompletion+0xc0>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4619      	mov	r1, r3
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 f8d1 	bl	800850a <writeToOutput>
 8008368:	e000      	b.n	800836c <printLiveAutocompletion+0xb4>
        return;
 800836a:	bf00      	nop
}
 800836c:	3720      	adds	r7, #32
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
 8008372:	bf00      	nop
 8008374:	20004148 	.word	0x20004148
 8008378:	2000414c 	.word	0x2000414c

0800837c <onAutocompleteRequest>:

static void onAutocompleteRequest(EmbeddedCli *cli) {
 800837c:	b580      	push	{r7, lr}
 800837e:	b088      	sub	sp, #32
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	61bb      	str	r3, [r7, #24]

    AutocompletedCommand cmd = getAutocompletedCommand(cli, impl->cmdBuffer);
 800838a:	69bb      	ldr	r3, [r7, #24]
 800838c:	69da      	ldr	r2, [r3, #28]
 800838e:	f107 030c 	add.w	r3, r7, #12
 8008392:	6879      	ldr	r1, [r7, #4]
 8008394:	4618      	mov	r0, r3
 8008396:	f7ff fed1 	bl	800813c <getAutocompletedCommand>

    if (cmd.candidateCount == 0)
 800839a:	8a7b      	ldrh	r3, [r7, #18]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d078      	beq.n	8008492 <onAutocompleteRequest+0x116>
        return;

    if (cmd.candidateCount == 1 || cmd.autocompletedLen > impl->cmdSize) {
 80083a0:	8a7b      	ldrh	r3, [r7, #18]
 80083a2:	2b01      	cmp	r3, #1
 80083a4:	d004      	beq.n	80083b0 <onAutocompleteRequest+0x34>
 80083a6:	8a3a      	ldrh	r2, [r7, #16]
 80083a8:	69bb      	ldr	r3, [r7, #24]
 80083aa:	8c1b      	ldrh	r3, [r3, #32]
 80083ac:	429a      	cmp	r2, r3
 80083ae:	d931      	bls.n	8008414 <onAutocompleteRequest+0x98>
        // can copy from index cmdSize, but prefix is the same, so copy everything
        memcpy(impl->cmdBuffer, cmd.firstCandidate, cmd.autocompletedLen);
 80083b0:	69bb      	ldr	r3, [r7, #24]
 80083b2:	69db      	ldr	r3, [r3, #28]
 80083b4:	68f9      	ldr	r1, [r7, #12]
 80083b6:	8a3a      	ldrh	r2, [r7, #16]
 80083b8:	4618      	mov	r0, r3
 80083ba:	f005 fd12 	bl	800dde2 <memcpy>
        if (cmd.candidateCount == 1) {
 80083be:	8a7b      	ldrh	r3, [r7, #18]
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	d109      	bne.n	80083d8 <onAutocompleteRequest+0x5c>
            impl->cmdBuffer[cmd.autocompletedLen] = ' ';
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	69db      	ldr	r3, [r3, #28]
 80083c8:	8a3a      	ldrh	r2, [r7, #16]
 80083ca:	4413      	add	r3, r2
 80083cc:	2220      	movs	r2, #32
 80083ce:	701a      	strb	r2, [r3, #0]
            ++cmd.autocompletedLen;
 80083d0:	8a3b      	ldrh	r3, [r7, #16]
 80083d2:	3301      	adds	r3, #1
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	823b      	strh	r3, [r7, #16]
        }
        impl->cmdBuffer[cmd.autocompletedLen] = '\0';
 80083d8:	69bb      	ldr	r3, [r7, #24]
 80083da:	69db      	ldr	r3, [r3, #28]
 80083dc:	8a3a      	ldrh	r2, [r7, #16]
 80083de:	4413      	add	r3, r2
 80083e0:	2200      	movs	r2, #0
 80083e2:	701a      	strb	r2, [r3, #0]

        writeToOutput(cli, &impl->cmdBuffer[impl->cmdSize - impl->cursorPos]);
 80083e4:	69bb      	ldr	r3, [r7, #24]
 80083e6:	69db      	ldr	r3, [r3, #28]
 80083e8:	69ba      	ldr	r2, [r7, #24]
 80083ea:	8c12      	ldrh	r2, [r2, #32]
 80083ec:	4611      	mov	r1, r2
 80083ee:	69ba      	ldr	r2, [r7, #24]
 80083f0:	8e92      	ldrh	r2, [r2, #52]	@ 0x34
 80083f2:	1a8a      	subs	r2, r1, r2
 80083f4:	4413      	add	r3, r2
 80083f6:	4619      	mov	r1, r3
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 f886 	bl	800850a <writeToOutput>
        impl->cmdSize = cmd.autocompletedLen;
 80083fe:	8a3a      	ldrh	r2, [r7, #16]
 8008400:	69bb      	ldr	r3, [r7, #24]
 8008402:	841a      	strh	r2, [r3, #32]
        impl->inputLineLength = impl->cmdSize;
 8008404:	69bb      	ldr	r3, [r7, #24]
 8008406:	8c1a      	ldrh	r2, [r3, #32]
 8008408:	69bb      	ldr	r3, [r7, #24]
 800840a:	861a      	strh	r2, [r3, #48]	@ 0x30
        impl->cursorPos = 0; // Cursor has been moved to the end
 800840c:	69bb      	ldr	r3, [r7, #24]
 800840e:	2200      	movs	r2, #0
 8008410:	869a      	strh	r2, [r3, #52]	@ 0x34
        return;
 8008412:	e03f      	b.n	8008494 <onAutocompleteRequest+0x118>
    }

    // with multiple candidates when we already completed to common prefix
    // we show all candidates and print input again
    // we need to completely clear current line since it begins with invitation
    clearCurrentLine(cli);
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 f843 	bl	80084a0 <clearCurrentLine>

    for (int i = 0; i < impl->bindingsCount; ++i) {
 800841a:	2300      	movs	r3, #0
 800841c:	61fb      	str	r3, [r7, #28]
 800841e:	e021      	b.n	8008464 <onAutocompleteRequest+0xe8>
        // autocomplete flag is set for all candidates by last call to
        // getAutocompletedCommand
        if (!(impl->bindingsFlags[i] & BINDING_FLAG_AUTOCOMPLETE))
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008424:	69fb      	ldr	r3, [r7, #28]
 8008426:	4413      	add	r3, r2
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	f003 0301 	and.w	r3, r3, #1
 800842e:	2b00      	cmp	r3, #0
 8008430:	d014      	beq.n	800845c <onAutocompleteRequest+0xe0>
            continue;

        const char *name = impl->bindings[i].name;
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008436:	69fa      	ldr	r2, [r7, #28]
 8008438:	4613      	mov	r3, r2
 800843a:	005b      	lsls	r3, r3, #1
 800843c:	4413      	add	r3, r2
 800843e:	00db      	lsls	r3, r3, #3
 8008440:	440b      	add	r3, r1
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	617b      	str	r3, [r7, #20]

        writeToOutput(cli, name);
 8008446:	6979      	ldr	r1, [r7, #20]
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 f85e 	bl	800850a <writeToOutput>
        writeToOutput(cli, lineBreak);
 800844e:	4b13      	ldr	r3, [pc, #76]	@ (800849c <onAutocompleteRequest+0x120>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4619      	mov	r1, r3
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 f858 	bl	800850a <writeToOutput>
 800845a:	e000      	b.n	800845e <onAutocompleteRequest+0xe2>
            continue;
 800845c:	bf00      	nop
    for (int i = 0; i < impl->bindingsCount; ++i) {
 800845e:	69fb      	ldr	r3, [r7, #28]
 8008460:	3301      	adds	r3, #1
 8008462:	61fb      	str	r3, [r7, #28]
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008468:	461a      	mov	r2, r3
 800846a:	69fb      	ldr	r3, [r7, #28]
 800846c:	4293      	cmp	r3, r2
 800846e:	dbd7      	blt.n	8008420 <onAutocompleteRequest+0xa4>
    }

    writeToOutput(cli, impl->invitation);
 8008470:	69bb      	ldr	r3, [r7, #24]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4619      	mov	r1, r3
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 f847 	bl	800850a <writeToOutput>
    writeToOutput(cli, impl->cmdBuffer);
 800847c:	69bb      	ldr	r3, [r7, #24]
 800847e:	69db      	ldr	r3, [r3, #28]
 8008480:	4619      	mov	r1, r3
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 f841 	bl	800850a <writeToOutput>

    impl->inputLineLength = impl->cmdSize;
 8008488:	69bb      	ldr	r3, [r7, #24]
 800848a:	8c1a      	ldrh	r2, [r3, #32]
 800848c:	69bb      	ldr	r3, [r7, #24]
 800848e:	861a      	strh	r2, [r3, #48]	@ 0x30
 8008490:	e000      	b.n	8008494 <onAutocompleteRequest+0x118>
        return;
 8008492:	bf00      	nop
}
 8008494:	3720      	adds	r7, #32
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}
 800849a:	bf00      	nop
 800849c:	2000413c 	.word	0x2000413c

080084a0 <clearCurrentLine>:

static void clearCurrentLine(EmbeddedCli *cli) {
 80084a0:	b590      	push	{r4, r7, lr}
 80084a2:	b087      	sub	sp, #28
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	68db      	ldr	r3, [r3, #12]
 80084ac:	613b      	str	r3, [r7, #16]
    size_t len = impl->inputLineLength + strlen(impl->invitation);
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80084b2:	461c      	mov	r4, r3
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4618      	mov	r0, r3
 80084ba:	f7f7 ff21 	bl	8000300 <strlen>
 80084be:	4603      	mov	r3, r0
 80084c0:	4423      	add	r3, r4
 80084c2:	60fb      	str	r3, [r7, #12]

    cli->writeChar(cli, '\r');
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	210d      	movs	r1, #13
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 80084ce:	2300      	movs	r3, #0
 80084d0:	617b      	str	r3, [r7, #20]
 80084d2:	e007      	b.n	80084e4 <clearCurrentLine+0x44>
        cli->writeChar(cli, ' ');
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	2120      	movs	r1, #32
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	3301      	adds	r3, #1
 80084e2:	617b      	str	r3, [r7, #20]
 80084e4:	697a      	ldr	r2, [r7, #20]
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d3f3      	bcc.n	80084d4 <clearCurrentLine+0x34>
    }
    cli->writeChar(cli, '\r');
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	210d      	movs	r1, #13
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	4798      	blx	r3
    impl->inputLineLength = 0;
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	2200      	movs	r2, #0
 80084fa:	861a      	strh	r2, [r3, #48]	@ 0x30

    impl->cursorPos = 0;
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	2200      	movs	r2, #0
 8008500:	869a      	strh	r2, [r3, #52]	@ 0x34
}
 8008502:	bf00      	nop
 8008504:	371c      	adds	r7, #28
 8008506:	46bd      	mov	sp, r7
 8008508:	bd90      	pop	{r4, r7, pc}

0800850a <writeToOutput>:

static void writeToOutput(EmbeddedCli *cli, const char *str) {
 800850a:	b580      	push	{r7, lr}
 800850c:	b084      	sub	sp, #16
 800850e:	af00      	add	r7, sp, #0
 8008510:	6078      	str	r0, [r7, #4]
 8008512:	6039      	str	r1, [r7, #0]
    size_t len = strlen(str);
 8008514:	6838      	ldr	r0, [r7, #0]
 8008516:	f7f7 fef3 	bl	8000300 <strlen>
 800851a:	60b8      	str	r0, [r7, #8]

    for (size_t i = 0; i < len; ++i) {
 800851c:	2300      	movs	r3, #0
 800851e:	60fb      	str	r3, [r7, #12]
 8008520:	e00b      	b.n	800853a <writeToOutput+0x30>
        cli->writeChar(cli, str[i]);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	6839      	ldr	r1, [r7, #0]
 8008528:	68fa      	ldr	r2, [r7, #12]
 800852a:	440a      	add	r2, r1
 800852c:	7812      	ldrb	r2, [r2, #0]
 800852e:	4611      	mov	r1, r2
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	3301      	adds	r3, #1
 8008538:	60fb      	str	r3, [r7, #12]
 800853a:	68fa      	ldr	r2, [r7, #12]
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	429a      	cmp	r2, r3
 8008540:	d3ef      	bcc.n	8008522 <writeToOutput+0x18>
    }
}
 8008542:	bf00      	nop
 8008544:	bf00      	nop
 8008546:	3710      	adds	r7, #16
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}

0800854c <moveCursor>:

static void moveCursor(EmbeddedCli* cli, uint16_t count, bool direction) {
 800854c:	b580      	push	{r7, lr}
 800854e:	b086      	sub	sp, #24
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	460b      	mov	r3, r1
 8008556:	807b      	strh	r3, [r7, #2]
 8008558:	4613      	mov	r3, r2
 800855a:	707b      	strb	r3, [r7, #1]
    // Check if we need to send any command
    if (count == 0)
 800855c:	887b      	ldrh	r3, [r7, #2]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d020      	beq.n	80085a4 <moveCursor+0x58>
        return;

    // 5 = uint16_t max, 3 = escape sequence, 1 = string termination
    char escBuffer[5 + 3 + 1] = { 0 };
 8008562:	f107 030c 	add.w	r3, r7, #12
 8008566:	2200      	movs	r2, #0
 8008568:	601a      	str	r2, [r3, #0]
 800856a:	605a      	str	r2, [r3, #4]
 800856c:	721a      	strb	r2, [r3, #8]
    char dirChar = direction ? escSeqCursorRight[2] : escSeqCursorLeft[2];
 800856e:	787b      	ldrb	r3, [r7, #1]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d004      	beq.n	800857e <moveCursor+0x32>
 8008574:	4b0d      	ldr	r3, [pc, #52]	@ (80085ac <moveCursor+0x60>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	3302      	adds	r3, #2
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	e003      	b.n	8008586 <moveCursor+0x3a>
 800857e:	4b0c      	ldr	r3, [pc, #48]	@ (80085b0 <moveCursor+0x64>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	3302      	adds	r3, #2
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	75fb      	strb	r3, [r7, #23]
    sprintf(escBuffer, "\x1B[%u%c", count, dirChar);
 8008588:	887a      	ldrh	r2, [r7, #2]
 800858a:	7dfb      	ldrb	r3, [r7, #23]
 800858c:	f107 000c 	add.w	r0, r7, #12
 8008590:	4908      	ldr	r1, [pc, #32]	@ (80085b4 <moveCursor+0x68>)
 8008592:	f005 fa49 	bl	800da28 <siprintf>
    writeToOutput(cli, escBuffer);
 8008596:	f107 030c 	add.w	r3, r7, #12
 800859a:	4619      	mov	r1, r3
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f7ff ffb4 	bl	800850a <writeToOutput>
 80085a2:	e000      	b.n	80085a6 <moveCursor+0x5a>
        return;
 80085a4:	bf00      	nop
}
 80085a6:	3718      	adds	r7, #24
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	20004140 	.word	0x20004140
 80085b0:	20004144 	.word	0x20004144
 80085b4:	08010e10 	.word	0x08010e10

080085b8 <isControlChar>:

static bool isControlChar(char c) {
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
 80085be:	4603      	mov	r3, r0
 80085c0:	71fb      	strb	r3, [r7, #7]
    return c == '\r' || c == '\n' || c == '\b' || c == '\t' || c == 0x7F;
 80085c2:	79fb      	ldrb	r3, [r7, #7]
 80085c4:	2b0d      	cmp	r3, #13
 80085c6:	d00b      	beq.n	80085e0 <isControlChar+0x28>
 80085c8:	79fb      	ldrb	r3, [r7, #7]
 80085ca:	2b0a      	cmp	r3, #10
 80085cc:	d008      	beq.n	80085e0 <isControlChar+0x28>
 80085ce:	79fb      	ldrb	r3, [r7, #7]
 80085d0:	2b08      	cmp	r3, #8
 80085d2:	d005      	beq.n	80085e0 <isControlChar+0x28>
 80085d4:	79fb      	ldrb	r3, [r7, #7]
 80085d6:	2b09      	cmp	r3, #9
 80085d8:	d002      	beq.n	80085e0 <isControlChar+0x28>
 80085da:	79fb      	ldrb	r3, [r7, #7]
 80085dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80085de:	d101      	bne.n	80085e4 <isControlChar+0x2c>
 80085e0:	2301      	movs	r3, #1
 80085e2:	e000      	b.n	80085e6 <isControlChar+0x2e>
 80085e4:	2300      	movs	r3, #0
 80085e6:	f003 0301 	and.w	r3, r3, #1
 80085ea:	b2db      	uxtb	r3, r3
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	370c      	adds	r7, #12
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <isDisplayableChar>:

static bool isDisplayableChar(char c) {
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	4603      	mov	r3, r0
 8008600:	71fb      	strb	r3, [r7, #7]
    return (c >= 32 && c <= 126);
 8008602:	79fb      	ldrb	r3, [r7, #7]
 8008604:	2b1f      	cmp	r3, #31
 8008606:	d904      	bls.n	8008612 <isDisplayableChar+0x1a>
 8008608:	79fb      	ldrb	r3, [r7, #7]
 800860a:	2b7e      	cmp	r3, #126	@ 0x7e
 800860c:	d801      	bhi.n	8008612 <isDisplayableChar+0x1a>
 800860e:	2301      	movs	r3, #1
 8008610:	e000      	b.n	8008614 <isDisplayableChar+0x1c>
 8008612:	2300      	movs	r3, #0
 8008614:	f003 0301 	and.w	r3, r3, #1
 8008618:	b2db      	uxtb	r3, r3
}
 800861a:	4618      	mov	r0, r3
 800861c:	370c      	adds	r7, #12
 800861e:	46bd      	mov	sp, r7
 8008620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008624:	4770      	bx	lr

08008626 <fifoBufAvailable>:

static uint16_t fifoBufAvailable(FifoBuf *buffer) {
 8008626:	b480      	push	{r7}
 8008628:	b083      	sub	sp, #12
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
    if (buffer->back >= buffer->front)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	88da      	ldrh	r2, [r3, #6]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	889b      	ldrh	r3, [r3, #4]
 8008636:	429a      	cmp	r2, r3
 8008638:	d306      	bcc.n	8008648 <fifoBufAvailable+0x22>
        return (uint16_t) (buffer->back - buffer->front);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	88da      	ldrh	r2, [r3, #6]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	889b      	ldrh	r3, [r3, #4]
 8008642:	1ad3      	subs	r3, r2, r3
 8008644:	b29b      	uxth	r3, r3
 8008646:	e009      	b.n	800865c <fifoBufAvailable+0x36>
    else
        return (uint16_t) (buffer->size - buffer->front + buffer->back);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	891a      	ldrh	r2, [r3, #8]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	889b      	ldrh	r3, [r3, #4]
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	b29a      	uxth	r2, r3
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	88db      	ldrh	r3, [r3, #6]
 8008658:	4413      	add	r3, r2
 800865a:	b29b      	uxth	r3, r3
}
 800865c:	4618      	mov	r0, r3
 800865e:	370c      	adds	r7, #12
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr

08008668 <fifoBufPop>:

static char fifoBufPop(FifoBuf *buffer) {
 8008668:	b480      	push	{r7}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
    char a = '\0';
 8008670:	2300      	movs	r3, #0
 8008672:	73fb      	strb	r3, [r7, #15]
    if (buffer->front != buffer->back) {
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	889a      	ldrh	r2, [r3, #4]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	88db      	ldrh	r3, [r3, #6]
 800867c:	429a      	cmp	r2, r3
 800867e:	d014      	beq.n	80086aa <fifoBufPop+0x42>
        a = buffer->buf[buffer->front];
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	8892      	ldrh	r2, [r2, #4]
 8008688:	4413      	add	r3, r2
 800868a:	781b      	ldrb	r3, [r3, #0]
 800868c:	73fb      	strb	r3, [r7, #15]
        buffer->front = (uint16_t) (buffer->front + 1) % buffer->size;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	889b      	ldrh	r3, [r3, #4]
 8008692:	3301      	adds	r3, #1
 8008694:	b29b      	uxth	r3, r3
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	8912      	ldrh	r2, [r2, #8]
 800869a:	fbb3 f1f2 	udiv	r1, r3, r2
 800869e:	fb01 f202 	mul.w	r2, r1, r2
 80086a2:	1a9b      	subs	r3, r3, r2
 80086a4:	b29a      	uxth	r2, r3
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	809a      	strh	r2, [r3, #4]
    }
    return a;
 80086aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3714      	adds	r7, #20
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr

080086b8 <fifoBufPush>:

static bool fifoBufPush(FifoBuf *buffer, char a) {
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	460b      	mov	r3, r1
 80086c2:	70fb      	strb	r3, [r7, #3]
    uint16_t newBack = (uint16_t) (buffer->back + 1) % buffer->size;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	88db      	ldrh	r3, [r3, #6]
 80086c8:	3301      	adds	r3, #1
 80086ca:	b29b      	uxth	r3, r3
 80086cc:	687a      	ldr	r2, [r7, #4]
 80086ce:	8912      	ldrh	r2, [r2, #8]
 80086d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80086d4:	fb01 f202 	mul.w	r2, r1, r2
 80086d8:	1a9b      	subs	r3, r3, r2
 80086da:	81fb      	strh	r3, [r7, #14]
    if (newBack != buffer->front) {
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	889b      	ldrh	r3, [r3, #4]
 80086e0:	89fa      	ldrh	r2, [r7, #14]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d00b      	beq.n	80086fe <fifoBufPush+0x46>
        buffer->buf[buffer->back] = a;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	687a      	ldr	r2, [r7, #4]
 80086ec:	88d2      	ldrh	r2, [r2, #6]
 80086ee:	4413      	add	r3, r2
 80086f0:	78fa      	ldrb	r2, [r7, #3]
 80086f2:	701a      	strb	r2, [r3, #0]
        buffer->back = newBack;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	89fa      	ldrh	r2, [r7, #14]
 80086f8:	80da      	strh	r2, [r3, #6]
        return true;
 80086fa:	2301      	movs	r3, #1
 80086fc:	e000      	b.n	8008700 <fifoBufPush+0x48>
    }
    return false;
 80086fe:	2300      	movs	r3, #0
}
 8008700:	4618      	mov	r0, r3
 8008702:	3714      	adds	r7, #20
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr

0800870c <historyPut>:

static bool historyPut(CliHistory *history, const char *str) {
 800870c:	b580      	push	{r7, lr}
 800870e:	b088      	sub	sp, #32
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
    size_t len = strlen(str);
 8008716:	6838      	ldr	r0, [r7, #0]
 8008718:	f7f7 fdf2 	bl	8000300 <strlen>
 800871c:	61b8      	str	r0, [r7, #24]
    // each item is ended with \0 so, need to have that much space at least
    if (history->bufferSize < len + 1)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	889b      	ldrh	r3, [r3, #4]
 8008722:	461a      	mov	r2, r3
 8008724:	69bb      	ldr	r3, [r7, #24]
 8008726:	3301      	adds	r3, #1
 8008728:	429a      	cmp	r2, r3
 800872a:	d201      	bcs.n	8008730 <historyPut+0x24>
        return false;
 800872c:	2300      	movs	r3, #0
 800872e:	e04d      	b.n	80087cc <historyPut+0xc0>

    // remove str from history (if it's present) so we don't get duplicates
    historyRemove(history, str);
 8008730:	6839      	ldr	r1, [r7, #0]
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 f86a 	bl	800880c <historyRemove>

    size_t usedSize;
    // remove old items if new one can't fit into buffer
    while (history->itemsCount > 0) {
 8008738:	e024      	b.n	8008784 <historyPut+0x78>
        const char *item = historyGet(history, history->itemsCount);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	891b      	ldrh	r3, [r3, #8]
 800873e:	4619      	mov	r1, r3
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f000 f847 	bl	80087d4 <historyGet>
 8008746:	6178      	str	r0, [r7, #20]
        size_t itemLen = strlen(item);
 8008748:	6978      	ldr	r0, [r7, #20]
 800874a:	f7f7 fdd9 	bl	8000300 <strlen>
 800874e:	6138      	str	r0, [r7, #16]
        usedSize = ((size_t) (item - history->buf)) + itemLen + 1;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	697a      	ldr	r2, [r7, #20]
 8008756:	1ad3      	subs	r3, r2, r3
 8008758:	461a      	mov	r2, r3
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	4413      	add	r3, r2
 800875e:	3301      	adds	r3, #1
 8008760:	61fb      	str	r3, [r7, #28]

        size_t freeSpace = history->bufferSize - usedSize;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	889b      	ldrh	r3, [r3, #4]
 8008766:	461a      	mov	r2, r3
 8008768:	69fb      	ldr	r3, [r7, #28]
 800876a:	1ad3      	subs	r3, r2, r3
 800876c:	60fb      	str	r3, [r7, #12]

        if (freeSpace >= len + 1)
 800876e:	69bb      	ldr	r3, [r7, #24]
 8008770:	3301      	adds	r3, #1
 8008772:	68fa      	ldr	r2, [r7, #12]
 8008774:	429a      	cmp	r2, r3
 8008776:	d20a      	bcs.n	800878e <historyPut+0x82>
            break;

        // space not enough, remove last element
        --history->itemsCount;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	891b      	ldrh	r3, [r3, #8]
 800877c:	3b01      	subs	r3, #1
 800877e:	b29a      	uxth	r2, r3
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	811a      	strh	r2, [r3, #8]
    while (history->itemsCount > 0) {
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	891b      	ldrh	r3, [r3, #8]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d1d6      	bne.n	800873a <historyPut+0x2e>
 800878c:	e000      	b.n	8008790 <historyPut+0x84>
            break;
 800878e:	bf00      	nop
    }
    if (history->itemsCount > 0) {
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	891b      	ldrh	r3, [r3, #8]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d00a      	beq.n	80087ae <historyPut+0xa2>
        // when history not empty, shift elements so new item is first
        memmove(&history->buf[len + 1], history->buf, usedSize);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	69bb      	ldr	r3, [r7, #24]
 800879e:	3301      	adds	r3, #1
 80087a0:	18d0      	adds	r0, r2, r3
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	69fa      	ldr	r2, [r7, #28]
 80087a8:	4619      	mov	r1, r3
 80087aa:	f005 fa73 	bl	800dc94 <memmove>
    }
    memcpy(history->buf, str, len + 1);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6818      	ldr	r0, [r3, #0]
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	3301      	adds	r3, #1
 80087b6:	461a      	mov	r2, r3
 80087b8:	6839      	ldr	r1, [r7, #0]
 80087ba:	f005 fb12 	bl	800dde2 <memcpy>
    ++history->itemsCount;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	891b      	ldrh	r3, [r3, #8]
 80087c2:	3301      	adds	r3, #1
 80087c4:	b29a      	uxth	r2, r3
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	811a      	strh	r2, [r3, #8]

    return true;
 80087ca:	2301      	movs	r3, #1
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3720      	adds	r7, #32
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <historyGet>:

static const char *historyGet(CliHistory *history, uint16_t item) {
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b082      	sub	sp, #8
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
 80087dc:	460b      	mov	r3, r1
 80087de:	807b      	strh	r3, [r7, #2]
    if (item == 0 || item > history->itemsCount)
 80087e0:	887b      	ldrh	r3, [r7, #2]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d004      	beq.n	80087f0 <historyGet+0x1c>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	891b      	ldrh	r3, [r3, #8]
 80087ea:	887a      	ldrh	r2, [r7, #2]
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d901      	bls.n	80087f4 <historyGet+0x20>
        return NULL;
 80087f0:	2300      	movs	r3, #0
 80087f2:	e007      	b.n	8008804 <historyGet+0x30>

    // items are stored in the same way (separated by \0 and counted from 1),
    // so can use this call
    return embeddedCliGetToken(history->buf, item);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	887a      	ldrh	r2, [r7, #2]
 80087fa:	4611      	mov	r1, r2
 80087fc:	4618      	mov	r0, r3
 80087fe:	f7ff f937 	bl	8007a70 <embeddedCliGetToken>
 8008802:	4603      	mov	r3, r0
}
 8008804:	4618      	mov	r0, r3
 8008806:	3708      	adds	r7, #8
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}

0800880c <historyRemove>:

static void historyRemove(CliHistory *history, const char *str) {
 800880c:	b580      	push	{r7, lr}
 800880e:	b086      	sub	sp, #24
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
    if (str == NULL || history->itemsCount == 0)
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d04c      	beq.n	80088b6 <historyRemove+0xaa>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	891b      	ldrh	r3, [r3, #8]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d048      	beq.n	80088b6 <historyRemove+0xaa>
        return;
    char *item = NULL;
 8008824:	2300      	movs	r3, #0
 8008826:	617b      	str	r3, [r7, #20]
    uint16_t itemPosition;
    for (itemPosition = 1; itemPosition <= history->itemsCount; ++itemPosition) {
 8008828:	2301      	movs	r3, #1
 800882a:	827b      	strh	r3, [r7, #18]
 800882c:	e013      	b.n	8008856 <historyRemove+0x4a>
        // items are stored in the same way (separated by \0 and counted from 1),
        // so can use this call
        item = embeddedCliGetTokenVariable(history->buf, itemPosition);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	8a7a      	ldrh	r2, [r7, #18]
 8008834:	4611      	mov	r1, r2
 8008836:	4618      	mov	r0, r3
 8008838:	f7ff f935 	bl	8007aa6 <embeddedCliGetTokenVariable>
 800883c:	6178      	str	r0, [r7, #20]
        if (strcmp(item, str) == 0) {
 800883e:	6839      	ldr	r1, [r7, #0]
 8008840:	6978      	ldr	r0, [r7, #20]
 8008842:	f7f7 fcfd 	bl	8000240 <strcmp>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00a      	beq.n	8008862 <historyRemove+0x56>
            break;
        }
        item = NULL;
 800884c:	2300      	movs	r3, #0
 800884e:	617b      	str	r3, [r7, #20]
    for (itemPosition = 1; itemPosition <= history->itemsCount; ++itemPosition) {
 8008850:	8a7b      	ldrh	r3, [r7, #18]
 8008852:	3301      	adds	r3, #1
 8008854:	827b      	strh	r3, [r7, #18]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	891b      	ldrh	r3, [r3, #8]
 800885a:	8a7a      	ldrh	r2, [r7, #18]
 800885c:	429a      	cmp	r2, r3
 800885e:	d9e6      	bls.n	800882e <historyRemove+0x22>
 8008860:	e000      	b.n	8008864 <historyRemove+0x58>
            break;
 8008862:	bf00      	nop
    }
    if (item == NULL)
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d027      	beq.n	80088ba <historyRemove+0xae>
        return;

    --history->itemsCount;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	891b      	ldrh	r3, [r3, #8]
 800886e:	3b01      	subs	r3, #1
 8008870:	b29a      	uxth	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	811a      	strh	r2, [r3, #8]
    if (itemPosition == (history->itemsCount + 1)) {
 8008876:	8a7a      	ldrh	r2, [r7, #18]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	891b      	ldrh	r3, [r3, #8]
 800887c:	3301      	adds	r3, #1
 800887e:	429a      	cmp	r2, r3
 8008880:	d01d      	beq.n	80088be <historyRemove+0xb2>
        // if this is a last element, nothing is remaining to move
        return;
    }

    size_t len = strlen(item);
 8008882:	6978      	ldr	r0, [r7, #20]
 8008884:	f7f7 fd3c 	bl	8000300 <strlen>
 8008888:	60f8      	str	r0, [r7, #12]
    size_t remaining = (size_t) (history->bufferSize - (item + len + 1 - history->buf));
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	889b      	ldrh	r3, [r3, #4]
 800888e:	4619      	mov	r1, r3
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	3301      	adds	r3, #1
 8008894:	697a      	ldr	r2, [r7, #20]
 8008896:	441a      	add	r2, r3
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	1ad3      	subs	r3, r2, r3
 800889e:	1acb      	subs	r3, r1, r3
 80088a0:	60bb      	str	r3, [r7, #8]
    // move everything to the right of found item
    memmove(item, &item[len + 1], remaining);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	3301      	adds	r3, #1
 80088a6:	697a      	ldr	r2, [r7, #20]
 80088a8:	4413      	add	r3, r2
 80088aa:	68ba      	ldr	r2, [r7, #8]
 80088ac:	4619      	mov	r1, r3
 80088ae:	6978      	ldr	r0, [r7, #20]
 80088b0:	f005 f9f0 	bl	800dc94 <memmove>
 80088b4:	e004      	b.n	80088c0 <historyRemove+0xb4>
        return;
 80088b6:	bf00      	nop
 80088b8:	e002      	b.n	80088c0 <historyRemove+0xb4>
        return;
 80088ba:	bf00      	nop
 80088bc:	e000      	b.n	80088c0 <historyRemove+0xb4>
        return;
 80088be:	bf00      	nop
}
 80088c0:	3718      	adds	r7, #24
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}

080088c6 <getTokenPosition>:

static uint16_t getTokenPosition(const char *tokenizedStr, uint16_t pos) {
 80088c6:	b480      	push	{r7}
 80088c8:	b085      	sub	sp, #20
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]
 80088ce:	460b      	mov	r3, r1
 80088d0:	807b      	strh	r3, [r7, #2]
    if (tokenizedStr == NULL || pos == 0)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d002      	beq.n	80088de <getTokenPosition+0x18>
 80088d8:	887b      	ldrh	r3, [r7, #2]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d102      	bne.n	80088e4 <getTokenPosition+0x1e>
        return CLI_TOKEN_NPOS;
 80088de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80088e2:	e028      	b.n	8008936 <getTokenPosition+0x70>
    uint16_t i = 0;
 80088e4:	2300      	movs	r3, #0
 80088e6:	81fb      	strh	r3, [r7, #14]
    uint16_t tokenCount = 1;
 80088e8:	2301      	movs	r3, #1
 80088ea:	81bb      	strh	r3, [r7, #12]
    while (true) {
        if (tokenCount == pos)
 80088ec:	89ba      	ldrh	r2, [r7, #12]
 80088ee:	887b      	ldrh	r3, [r7, #2]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d013      	beq.n	800891c <getTokenPosition+0x56>
            break;

        if (tokenizedStr[i] == '\0') {
 80088f4:	89fb      	ldrh	r3, [r7, #14]
 80088f6:	687a      	ldr	r2, [r7, #4]
 80088f8:	4413      	add	r3, r2
 80088fa:	781b      	ldrb	r3, [r3, #0]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d109      	bne.n	8008914 <getTokenPosition+0x4e>
            ++tokenCount;
 8008900:	89bb      	ldrh	r3, [r7, #12]
 8008902:	3301      	adds	r3, #1
 8008904:	81bb      	strh	r3, [r7, #12]
            if (tokenizedStr[i + 1] == '\0')
 8008906:	89fb      	ldrh	r3, [r7, #14]
 8008908:	3301      	adds	r3, #1
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	4413      	add	r3, r2
 800890e:	781b      	ldrb	r3, [r3, #0]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d005      	beq.n	8008920 <getTokenPosition+0x5a>
                break;
        }

        ++i;
 8008914:	89fb      	ldrh	r3, [r7, #14]
 8008916:	3301      	adds	r3, #1
 8008918:	81fb      	strh	r3, [r7, #14]
        if (tokenCount == pos)
 800891a:	e7e7      	b.n	80088ec <getTokenPosition+0x26>
            break;
 800891c:	bf00      	nop
 800891e:	e000      	b.n	8008922 <getTokenPosition+0x5c>
                break;
 8008920:	bf00      	nop
    }

    if (tokenizedStr[i] != '\0')
 8008922:	89fb      	ldrh	r3, [r7, #14]
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	4413      	add	r3, r2
 8008928:	781b      	ldrb	r3, [r3, #0]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d001      	beq.n	8008932 <getTokenPosition+0x6c>
        return i;
 800892e:	89fb      	ldrh	r3, [r7, #14]
 8008930:	e001      	b.n	8008936 <getTokenPosition+0x70>
    else
        return CLI_TOKEN_NPOS;
 8008932:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8008936:	4618      	mov	r0, r3
 8008938:	3714      	adds	r7, #20
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr

08008942 <findCategoryIndex>:

/*************************************************
 *                   Helper API                  *
 *************************************************/
static int findCategoryIndex(const char* cat, const char* categories[], int catCount) {
 8008942:	b580      	push	{r7, lr}
 8008944:	b086      	sub	sp, #24
 8008946:	af00      	add	r7, sp, #0
 8008948:	60f8      	str	r0, [r7, #12]
 800894a:	60b9      	str	r1, [r7, #8]
 800894c:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < catCount; i++) {
 800894e:	2300      	movs	r3, #0
 8008950:	617b      	str	r3, [r7, #20]
 8008952:	e010      	b.n	8008976 <findCategoryIndex+0x34>
        if (strcmp(cat, categories[i]) == 0) {
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	68ba      	ldr	r2, [r7, #8]
 800895a:	4413      	add	r3, r2
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4619      	mov	r1, r3
 8008960:	68f8      	ldr	r0, [r7, #12]
 8008962:	f7f7 fc6d 	bl	8000240 <strcmp>
 8008966:	4603      	mov	r3, r0
 8008968:	2b00      	cmp	r3, #0
 800896a:	d101      	bne.n	8008970 <findCategoryIndex+0x2e>
            return i;
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	e008      	b.n	8008982 <findCategoryIndex+0x40>
    for (int i = 0; i < catCount; i++) {
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	3301      	adds	r3, #1
 8008974:	617b      	str	r3, [r7, #20]
 8008976:	697a      	ldr	r2, [r7, #20]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	429a      	cmp	r2, r3
 800897c:	dbea      	blt.n	8008954 <findCategoryIndex+0x12>
        }
    }
    return -1;
 800897e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008982:	4618      	mov	r0, r3
 8008984:	3718      	adds	r7, #24
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
	...

0800898c <printAlignedColumn>:

static void printAlignedColumn(EmbeddedCli *cli, const char *str, int colWidth) {
 800898c:	b580      	push	{r7, lr}
 800898e:	b086      	sub	sp, #24
 8008990:	af00      	add	r7, sp, #0
 8008992:	60f8      	str	r0, [r7, #12]
 8008994:	60b9      	str	r1, [r7, #8]
 8008996:	607a      	str	r2, [r7, #4]
    int len = strlen(str);
 8008998:	68b8      	ldr	r0, [r7, #8]
 800899a:	f7f7 fcb1 	bl	8000300 <strlen>
 800899e:	4603      	mov	r3, r0
 80089a0:	613b      	str	r3, [r7, #16]
    writeToOutput(cli, str);
 80089a2:	68b9      	ldr	r1, [r7, #8]
 80089a4:	68f8      	ldr	r0, [r7, #12]
 80089a6:	f7ff fdb0 	bl	800850a <writeToOutput>
    for (int i = 0; i < colWidth - len; i++) {
 80089aa:	2300      	movs	r3, #0
 80089ac:	617b      	str	r3, [r7, #20]
 80089ae:	e006      	b.n	80089be <printAlignedColumn+0x32>
        writeToOutput(cli, " ");
 80089b0:	4908      	ldr	r1, [pc, #32]	@ (80089d4 <printAlignedColumn+0x48>)
 80089b2:	68f8      	ldr	r0, [r7, #12]
 80089b4:	f7ff fda9 	bl	800850a <writeToOutput>
    for (int i = 0; i < colWidth - len; i++) {
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	3301      	adds	r3, #1
 80089bc:	617b      	str	r3, [r7, #20]
 80089be:	687a      	ldr	r2, [r7, #4]
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	1ad3      	subs	r3, r2, r3
 80089c4:	697a      	ldr	r2, [r7, #20]
 80089c6:	429a      	cmp	r2, r3
 80089c8:	dbf2      	blt.n	80089b0 <printAlignedColumn+0x24>
    }
}
 80089ca:	bf00      	nop
 80089cc:	bf00      	nop
 80089ce:	3718      	adds	r7, #24
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}
 80089d4:	08010dfc 	.word	0x08010dfc

080089d8 <CMD_Help>:
void CMD_Help(EmbeddedCli *cli, char *tokens, void *context) {
 80089d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089dc:	b095      	sub	sp, #84	@ 0x54
 80089de:	af00      	add	r7, sp, #0
 80089e0:	60f8      	str	r0, [r7, #12]
 80089e2:	60b9      	str	r1, [r7, #8]
 80089e4:	607a      	str	r2, [r7, #4]
    UNUSED(context);
    PREPARE_IMPL(cli);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	637b      	str	r3, [r7, #52]	@ 0x34

    if (impl->bindingsCount == 0) {
 80089ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089ee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d10a      	bne.n	8008a0a <CMD_Help+0x32>
        writeToOutput(cli, "Help is not available");
 80089f4:	498c      	ldr	r1, [pc, #560]	@ (8008c28 <CMD_Help+0x250>)
 80089f6:	68f8      	ldr	r0, [r7, #12]
 80089f8:	f7ff fd87 	bl	800850a <writeToOutput>
        writeToOutput(cli, lineBreak);
 80089fc:	4b8b      	ldr	r3, [pc, #556]	@ (8008c2c <CMD_Help+0x254>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4619      	mov	r1, r3
 8008a02:	68f8      	ldr	r0, [r7, #12]
 8008a04:	f7ff fd81 	bl	800850a <writeToOutput>
        return;
 8008a08:	e1ba      	b.n	8008d80 <CMD_Help+0x3a8>
    }

    uint16_t tokenCount = embeddedCliGetTokenCount(tokens);
 8008a0a:	68b8      	ldr	r0, [r7, #8]
 8008a0c:	f7ff f866 	bl	8007adc <embeddedCliGetTokenCount>
 8008a10:	4603      	mov	r3, r0
 8008a12:	867b      	strh	r3, [r7, #50]	@ 0x32
    if (tokenCount == 0) {
 8008a14:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	f040 80f6 	bne.w	8008c08 <CMD_Help+0x230>
 8008a1c:	466b      	mov	r3, sp
 8008a1e:	461e      	mov	r6, r3
        const int MAX_CAT = 32;
 8008a20:	2320      	movs	r3, #32
 8008a22:	62bb      	str	r3, [r7, #40]	@ 0x28
        const char* categories[MAX_CAT];
 8008a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a26:	3b01      	subs	r3, #1
 8008a28:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	4698      	mov	r8, r3
 8008a30:	4691      	mov	r9, r2
 8008a32:	f04f 0200 	mov.w	r2, #0
 8008a36:	f04f 0300 	mov.w	r3, #0
 8008a3a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8008a3e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8008a42:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8008a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a48:	2200      	movs	r2, #0
 8008a4a:	461c      	mov	r4, r3
 8008a4c:	4615      	mov	r5, r2
 8008a4e:	f04f 0200 	mov.w	r2, #0
 8008a52:	f04f 0300 	mov.w	r3, #0
 8008a56:	016b      	lsls	r3, r5, #5
 8008a58:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8008a5c:	0162      	lsls	r2, r4, #5
 8008a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a60:	009b      	lsls	r3, r3, #2
 8008a62:	3307      	adds	r3, #7
 8008a64:	08db      	lsrs	r3, r3, #3
 8008a66:	00db      	lsls	r3, r3, #3
 8008a68:	ebad 0d03 	sub.w	sp, sp, r3
 8008a6c:	466b      	mov	r3, sp
 8008a6e:	3303      	adds	r3, #3
 8008a70:	089b      	lsrs	r3, r3, #2
 8008a72:	009b      	lsls	r3, r3, #2
 8008a74:	623b      	str	r3, [r7, #32]
        int catCount = 0;
 8008a76:	2300      	movs	r3, #0
 8008a78:	64fb      	str	r3, [r7, #76]	@ 0x4c

        for (int i = 0; i < impl->bindingsCount; i++) {
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a7e:	e02d      	b.n	8008adc <CMD_Help+0x104>
            const char* cat = impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized";
 8008a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a82:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008a84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a86:	4613      	mov	r3, r2
 8008a88:	005b      	lsls	r3, r3, #1
 8008a8a:	4413      	add	r3, r2
 8008a8c:	00db      	lsls	r3, r3, #3
 8008a8e:	440b      	add	r3, r1
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d009      	beq.n	8008aaa <CMD_Help+0xd2>
 8008a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a98:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008a9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a9c:	4613      	mov	r3, r2
 8008a9e:	005b      	lsls	r3, r3, #1
 8008aa0:	4413      	add	r3, r2
 8008aa2:	00db      	lsls	r3, r3, #3
 8008aa4:	440b      	add	r3, r1
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	e000      	b.n	8008aac <CMD_Help+0xd4>
 8008aaa:	4b61      	ldr	r3, [pc, #388]	@ (8008c30 <CMD_Help+0x258>)
 8008aac:	61bb      	str	r3, [r7, #24]
            int idx = findCategoryIndex(cat, categories, catCount);
 8008aae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ab0:	6a39      	ldr	r1, [r7, #32]
 8008ab2:	69b8      	ldr	r0, [r7, #24]
 8008ab4:	f7ff ff45 	bl	8008942 <findCategoryIndex>
 8008ab8:	6178      	str	r0, [r7, #20]
            if (idx < 0 && catCount < MAX_CAT) {
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	da0a      	bge.n	8008ad6 <CMD_Help+0xfe>
 8008ac0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	da06      	bge.n	8008ad6 <CMD_Help+0xfe>
                categories[catCount++] = cat;
 8008ac8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008aca:	1c5a      	adds	r2, r3, #1
 8008acc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008ace:	6a3a      	ldr	r2, [r7, #32]
 8008ad0:	69b9      	ldr	r1, [r7, #24]
 8008ad2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int i = 0; i < impl->bindingsCount; i++) {
 8008ad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ad8:	3301      	adds	r3, #1
 8008ada:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ade:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008ae0:	461a      	mov	r2, r3
 8008ae2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	dbcb      	blt.n	8008a80 <CMD_Help+0xa8>
            }
        }

        for (int c = 0; c < catCount; c++) {
 8008ae8:	2300      	movs	r3, #0
 8008aea:	647b      	str	r3, [r7, #68]	@ 0x44
 8008aec:	e085      	b.n	8008bfa <CMD_Help+0x222>
            writeToOutput(cli, "[");
 8008aee:	4951      	ldr	r1, [pc, #324]	@ (8008c34 <CMD_Help+0x25c>)
 8008af0:	68f8      	ldr	r0, [r7, #12]
 8008af2:	f7ff fd0a 	bl	800850a <writeToOutput>
            writeToOutput(cli, categories[c]);
 8008af6:	6a3b      	ldr	r3, [r7, #32]
 8008af8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008afa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008afe:	4619      	mov	r1, r3
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f7ff fd02 	bl	800850a <writeToOutput>
            writeToOutput(cli, "]");
 8008b06:	494c      	ldr	r1, [pc, #304]	@ (8008c38 <CMD_Help+0x260>)
 8008b08:	68f8      	ldr	r0, [r7, #12]
 8008b0a:	f7ff fcfe 	bl	800850a <writeToOutput>
            writeToOutput(cli, lineBreak);
 8008b0e:	4b47      	ldr	r3, [pc, #284]	@ (8008c2c <CMD_Help+0x254>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4619      	mov	r1, r3
 8008b14:	68f8      	ldr	r0, [r7, #12]
 8008b16:	f7ff fcf8 	bl	800850a <writeToOutput>

            for (int i = 0; i < impl->bindingsCount; i++) {
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b1e:	e05d      	b.n	8008bdc <CMD_Help+0x204>
                const char* cmdCat = impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized";
 8008b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b22:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008b24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b26:	4613      	mov	r3, r2
 8008b28:	005b      	lsls	r3, r3, #1
 8008b2a:	4413      	add	r3, r2
 8008b2c:	00db      	lsls	r3, r3, #3
 8008b2e:	440b      	add	r3, r1
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d009      	beq.n	8008b4a <CMD_Help+0x172>
 8008b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b38:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008b3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b3c:	4613      	mov	r3, r2
 8008b3e:	005b      	lsls	r3, r3, #1
 8008b40:	4413      	add	r3, r2
 8008b42:	00db      	lsls	r3, r3, #3
 8008b44:	440b      	add	r3, r1
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	e000      	b.n	8008b4c <CMD_Help+0x174>
 8008b4a:	4b39      	ldr	r3, [pc, #228]	@ (8008c30 <CMD_Help+0x258>)
 8008b4c:	61fb      	str	r3, [r7, #28]
                if (strcmp(cmdCat, categories[c]) == 0) {
 8008b4e:	6a3b      	ldr	r3, [r7, #32]
 8008b50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b56:	4619      	mov	r1, r3
 8008b58:	69f8      	ldr	r0, [r7, #28]
 8008b5a:	f7f7 fb71 	bl	8000240 <strcmp>
 8008b5e:	4603      	mov	r3, r0
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d138      	bne.n	8008bd6 <CMD_Help+0x1fe>
                	writeToOutput(cli, "    ");
 8008b64:	4935      	ldr	r1, [pc, #212]	@ (8008c3c <CMD_Help+0x264>)
 8008b66:	68f8      	ldr	r0, [r7, #12]
 8008b68:	f7ff fccf 	bl	800850a <writeToOutput>
                	printAlignedColumn(cli, impl->bindings[i].name, CMD_NAME_COL_WIDTH);
 8008b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b6e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008b70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b72:	4613      	mov	r3, r2
 8008b74:	005b      	lsls	r3, r3, #1
 8008b76:	4413      	add	r3, r2
 8008b78:	00db      	lsls	r3, r3, #3
 8008b7a:	440b      	add	r3, r1
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	2210      	movs	r2, #16
 8008b80:	4619      	mov	r1, r3
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	f7ff ff02 	bl	800898c <printAlignedColumn>
                	writeToOutput(cli, "| ");
 8008b88:	492d      	ldr	r1, [pc, #180]	@ (8008c40 <CMD_Help+0x268>)
 8008b8a:	68f8      	ldr	r0, [r7, #12]
 8008b8c:	f7ff fcbd 	bl	800850a <writeToOutput>
                	if (impl->bindings[i].help) {
 8008b90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b92:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008b94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b96:	4613      	mov	r3, r2
 8008b98:	005b      	lsls	r3, r3, #1
 8008b9a:	4413      	add	r3, r2
 8008b9c:	00db      	lsls	r3, r3, #3
 8008b9e:	440b      	add	r3, r1
 8008ba0:	689b      	ldr	r3, [r3, #8]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d00d      	beq.n	8008bc2 <CMD_Help+0x1ea>
                	    writeToOutput(cli, impl->bindings[i].help);
 8008ba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ba8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008baa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008bac:	4613      	mov	r3, r2
 8008bae:	005b      	lsls	r3, r3, #1
 8008bb0:	4413      	add	r3, r2
 8008bb2:	00db      	lsls	r3, r3, #3
 8008bb4:	440b      	add	r3, r1
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	4619      	mov	r1, r3
 8008bba:	68f8      	ldr	r0, [r7, #12]
 8008bbc:	f7ff fca5 	bl	800850a <writeToOutput>
 8008bc0:	e003      	b.n	8008bca <CMD_Help+0x1f2>
                	} else {
                	    writeToOutput(cli, "(no help)");
 8008bc2:	4920      	ldr	r1, [pc, #128]	@ (8008c44 <CMD_Help+0x26c>)
 8008bc4:	68f8      	ldr	r0, [r7, #12]
 8008bc6:	f7ff fca0 	bl	800850a <writeToOutput>
                	}
                	writeToOutput(cli, lineBreak);
 8008bca:	4b18      	ldr	r3, [pc, #96]	@ (8008c2c <CMD_Help+0x254>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4619      	mov	r1, r3
 8008bd0:	68f8      	ldr	r0, [r7, #12]
 8008bd2:	f7ff fc9a 	bl	800850a <writeToOutput>
            for (int i = 0; i < impl->bindingsCount; i++) {
 8008bd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bd8:	3301      	adds	r3, #1
 8008bda:	643b      	str	r3, [r7, #64]	@ 0x40
 8008bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bde:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008be0:	461a      	mov	r2, r3
 8008be2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008be4:	4293      	cmp	r3, r2
 8008be6:	db9b      	blt.n	8008b20 <CMD_Help+0x148>
                }
            }
            writeToOutput(cli, lineBreak);
 8008be8:	4b10      	ldr	r3, [pc, #64]	@ (8008c2c <CMD_Help+0x254>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4619      	mov	r1, r3
 8008bee:	68f8      	ldr	r0, [r7, #12]
 8008bf0:	f7ff fc8b 	bl	800850a <writeToOutput>
        for (int c = 0; c < catCount; c++) {
 8008bf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bf6:	3301      	adds	r3, #1
 8008bf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008bfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	f6ff af75 	blt.w	8008aee <CMD_Help+0x116>
 8008c04:	46b5      	mov	sp, r6
 8008c06:	e0bb      	b.n	8008d80 <CMD_Help+0x3a8>
        }
    } else if (tokenCount == 1) {
 8008c08:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008c0a:	2b01      	cmp	r3, #1
 8008c0c:	f040 80ae 	bne.w	8008d6c <CMD_Help+0x394>
        const char *cmdName = embeddedCliGetToken(tokens, 1);
 8008c10:	2101      	movs	r1, #1
 8008c12:	68b8      	ldr	r0, [r7, #8]
 8008c14:	f7fe ff2c 	bl	8007a70 <embeddedCliGetToken>
 8008c18:	62f8      	str	r0, [r7, #44]	@ 0x2c
        bool found = false;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        for (int i = 0; i < impl->bindingsCount; ++i) {
 8008c20:	2300      	movs	r3, #0
 8008c22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008c24:	e08f      	b.n	8008d46 <CMD_Help+0x36e>
 8008c26:	bf00      	nop
 8008c28:	08010e18 	.word	0x08010e18
 8008c2c:	2000413c 	.word	0x2000413c
 8008c30:	08010e30 	.word	0x08010e30
 8008c34:	08010e40 	.word	0x08010e40
 8008c38:	08010e44 	.word	0x08010e44
 8008c3c:	08010e48 	.word	0x08010e48
 8008c40:	08010e50 	.word	0x08010e50
 8008c44:	08010e54 	.word	0x08010e54
            if (strcmp(impl->bindings[i].name, cmdName) == 0) {
 8008c48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c4a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008c4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008c4e:	4613      	mov	r3, r2
 8008c50:	005b      	lsls	r3, r3, #1
 8008c52:	4413      	add	r3, r2
 8008c54:	00db      	lsls	r3, r3, #3
 8008c56:	440b      	add	r3, r1
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f7f7 faef 	bl	8000240 <strcmp>
 8008c62:	4603      	mov	r3, r0
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d16b      	bne.n	8008d40 <CMD_Help+0x368>
                found = true;
 8008c68:	2301      	movs	r3, #1
 8008c6a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                writeToOutput(cli, "Command: ");
 8008c6e:	4946      	ldr	r1, [pc, #280]	@ (8008d88 <CMD_Help+0x3b0>)
 8008c70:	68f8      	ldr	r0, [r7, #12]
 8008c72:	f7ff fc4a 	bl	800850a <writeToOutput>
                writeToOutput(cli, impl->bindings[i].name);
 8008c76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c78:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008c7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008c7c:	4613      	mov	r3, r2
 8008c7e:	005b      	lsls	r3, r3, #1
 8008c80:	4413      	add	r3, r2
 8008c82:	00db      	lsls	r3, r3, #3
 8008c84:	440b      	add	r3, r1
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	4619      	mov	r1, r3
 8008c8a:	68f8      	ldr	r0, [r7, #12]
 8008c8c:	f7ff fc3d 	bl	800850a <writeToOutput>
                writeToOutput(cli, lineBreak);
 8008c90:	4b3e      	ldr	r3, [pc, #248]	@ (8008d8c <CMD_Help+0x3b4>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4619      	mov	r1, r3
 8008c96:	68f8      	ldr	r0, [r7, #12]
 8008c98:	f7ff fc37 	bl	800850a <writeToOutput>

                writeToOutput(cli, "Category: ");
 8008c9c:	493c      	ldr	r1, [pc, #240]	@ (8008d90 <CMD_Help+0x3b8>)
 8008c9e:	68f8      	ldr	r0, [r7, #12]
 8008ca0:	f7ff fc33 	bl	800850a <writeToOutput>
                writeToOutput(cli, impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized");
 8008ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ca6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008ca8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008caa:	4613      	mov	r3, r2
 8008cac:	005b      	lsls	r3, r3, #1
 8008cae:	4413      	add	r3, r2
 8008cb0:	00db      	lsls	r3, r3, #3
 8008cb2:	440b      	add	r3, r1
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d009      	beq.n	8008cce <CMD_Help+0x2f6>
 8008cba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cbc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008cbe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008cc0:	4613      	mov	r3, r2
 8008cc2:	005b      	lsls	r3, r3, #1
 8008cc4:	4413      	add	r3, r2
 8008cc6:	00db      	lsls	r3, r3, #3
 8008cc8:	440b      	add	r3, r1
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	e000      	b.n	8008cd0 <CMD_Help+0x2f8>
 8008cce:	4b31      	ldr	r3, [pc, #196]	@ (8008d94 <CMD_Help+0x3bc>)
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	68f8      	ldr	r0, [r7, #12]
 8008cd4:	f7ff fc19 	bl	800850a <writeToOutput>
                writeToOutput(cli, lineBreak);
 8008cd8:	4b2c      	ldr	r3, [pc, #176]	@ (8008d8c <CMD_Help+0x3b4>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4619      	mov	r1, r3
 8008cde:	68f8      	ldr	r0, [r7, #12]
 8008ce0:	f7ff fc13 	bl	800850a <writeToOutput>

                if (impl->bindings[i].help) {
 8008ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ce6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008ce8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008cea:	4613      	mov	r3, r2
 8008cec:	005b      	lsls	r3, r3, #1
 8008cee:	4413      	add	r3, r2
 8008cf0:	00db      	lsls	r3, r3, #3
 8008cf2:	440b      	add	r3, r1
 8008cf4:	689b      	ldr	r3, [r3, #8]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d017      	beq.n	8008d2a <CMD_Help+0x352>
                    writeToOutput(cli, "Help: ");
 8008cfa:	4927      	ldr	r1, [pc, #156]	@ (8008d98 <CMD_Help+0x3c0>)
 8008cfc:	68f8      	ldr	r0, [r7, #12]
 8008cfe:	f7ff fc04 	bl	800850a <writeToOutput>
                    writeToOutput(cli, impl->bindings[i].help);
 8008d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d04:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008d06:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008d08:	4613      	mov	r3, r2
 8008d0a:	005b      	lsls	r3, r3, #1
 8008d0c:	4413      	add	r3, r2
 8008d0e:	00db      	lsls	r3, r3, #3
 8008d10:	440b      	add	r3, r1
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	4619      	mov	r1, r3
 8008d16:	68f8      	ldr	r0, [r7, #12]
 8008d18:	f7ff fbf7 	bl	800850a <writeToOutput>
                    writeToOutput(cli, lineBreak);
 8008d1c:	4b1b      	ldr	r3, [pc, #108]	@ (8008d8c <CMD_Help+0x3b4>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	4619      	mov	r1, r3
 8008d22:	68f8      	ldr	r0, [r7, #12]
 8008d24:	f7ff fbf1 	bl	800850a <writeToOutput>
                } else {
                    writeToOutput(cli, "(no help)");
                    writeToOutput(cli, lineBreak);
                }
                break;
 8008d28:	e014      	b.n	8008d54 <CMD_Help+0x37c>
                    writeToOutput(cli, "(no help)");
 8008d2a:	491c      	ldr	r1, [pc, #112]	@ (8008d9c <CMD_Help+0x3c4>)
 8008d2c:	68f8      	ldr	r0, [r7, #12]
 8008d2e:	f7ff fbec 	bl	800850a <writeToOutput>
                    writeToOutput(cli, lineBreak);
 8008d32:	4b16      	ldr	r3, [pc, #88]	@ (8008d8c <CMD_Help+0x3b4>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4619      	mov	r1, r3
 8008d38:	68f8      	ldr	r0, [r7, #12]
 8008d3a:	f7ff fbe6 	bl	800850a <writeToOutput>
                break;
 8008d3e:	e009      	b.n	8008d54 <CMD_Help+0x37c>
        for (int i = 0; i < impl->bindingsCount; ++i) {
 8008d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d42:	3301      	adds	r3, #1
 8008d44:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	f6ff af7a 	blt.w	8008c48 <CMD_Help+0x270>
            }
        }
        if (!found) {
 8008d54:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008d58:	f083 0301 	eor.w	r3, r3, #1
 8008d5c:	b2db      	uxtb	r3, r3
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d00e      	beq.n	8008d80 <CMD_Help+0x3a8>
            onUnknownCommand(cli, cmdName);
 8008d62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f000 f81d 	bl	8008da4 <onUnknownCommand>
 8008d6a:	e009      	b.n	8008d80 <CMD_Help+0x3a8>
        }
    } else {
        writeToOutput(cli, "Command \"help\" receives one or zero arguments");
 8008d6c:	490c      	ldr	r1, [pc, #48]	@ (8008da0 <CMD_Help+0x3c8>)
 8008d6e:	68f8      	ldr	r0, [r7, #12]
 8008d70:	f7ff fbcb 	bl	800850a <writeToOutput>
        writeToOutput(cli, lineBreak);
 8008d74:	4b05      	ldr	r3, [pc, #20]	@ (8008d8c <CMD_Help+0x3b4>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4619      	mov	r1, r3
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f7ff fbc5 	bl	800850a <writeToOutput>
    }
}
 8008d80:	3754      	adds	r7, #84	@ 0x54
 8008d82:	46bd      	mov	sp, r7
 8008d84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d88:	08010e60 	.word	0x08010e60
 8008d8c:	2000413c 	.word	0x2000413c
 8008d90:	08010e6c 	.word	0x08010e6c
 8008d94:	08010e30 	.word	0x08010e30
 8008d98:	08010e78 	.word	0x08010e78
 8008d9c:	08010e54 	.word	0x08010e54
 8008da0:	08010e80 	.word	0x08010e80

08008da4 <onUnknownCommand>:

static void onUnknownCommand(EmbeddedCli *cli, const char *name) {
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
    writeToOutput(cli, "Unknown command: \"");
 8008dae:	490b      	ldr	r1, [pc, #44]	@ (8008ddc <onUnknownCommand+0x38>)
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f7ff fbaa 	bl	800850a <writeToOutput>
    writeToOutput(cli, name);
 8008db6:	6839      	ldr	r1, [r7, #0]
 8008db8:	6878      	ldr	r0, [r7, #4]
 8008dba:	f7ff fba6 	bl	800850a <writeToOutput>
    writeToOutput(cli, "\". Write \"help\" for a list of available commands");
 8008dbe:	4908      	ldr	r1, [pc, #32]	@ (8008de0 <onUnknownCommand+0x3c>)
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f7ff fba2 	bl	800850a <writeToOutput>
    writeToOutput(cli, lineBreak);
 8008dc6:	4b07      	ldr	r3, [pc, #28]	@ (8008de4 <onUnknownCommand+0x40>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4619      	mov	r1, r3
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f7ff fb9c 	bl	800850a <writeToOutput>
}
 8008dd2:	bf00      	nop
 8008dd4:	3708      	adds	r7, #8
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
 8008dda:	bf00      	nop
 8008ddc:	08010eb0 	.word	0x08010eb0
 8008de0:	08010ec4 	.word	0x08010ec4
 8008de4:	2000413c 	.word	0x2000413c

08008de8 <cli_printf>:


// Function to encapsulate the 'embeddedCliPrint()' call with print formatting arguments (act like printf(), but keeps cursor at correct location).
// The 'embeddedCliPrint()' function does already add a linebreak ('\r\n') to the end of the print statement, so no need to add it yourself.
void cli_printf(EmbeddedCli *cli, const char *format, ...) {
 8008de8:	b40e      	push	{r1, r2, r3}
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b0a5      	sub	sp, #148	@ 0x94
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
    // Create a buffer to store the formatted string
    char buffer[CLI_PRINT_BUFFER_SIZE];

    // Format the string using snprintf
    va_list args;
    va_start(args, format);
 8008df2:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8008df6:	60bb      	str	r3, [r7, #8]
    int length = vsnprintf(buffer, sizeof(buffer), format, args);
 8008df8:	f107 000c 	add.w	r0, r7, #12
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8008e02:	2180      	movs	r1, #128	@ 0x80
 8008e04:	f004 fea4 	bl	800db50 <vsniprintf>
 8008e08:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    va_end(args);

    // Check if string fitted in buffer else print error to stderr
    if (length < 0) {
 8008e0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	da08      	bge.n	8008e26 <cli_printf+0x3e>
        fprintf(stderr, "Error formatting the string\r\n");
 8008e14:	4b0a      	ldr	r3, [pc, #40]	@ (8008e40 <cli_printf+0x58>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	68db      	ldr	r3, [r3, #12]
 8008e1a:	221d      	movs	r2, #29
 8008e1c:	2101      	movs	r1, #1
 8008e1e:	4809      	ldr	r0, [pc, #36]	@ (8008e44 <cli_printf+0x5c>)
 8008e20:	f004 fdbe 	bl	800d9a0 <fwrite>
 8008e24:	e005      	b.n	8008e32 <cli_printf+0x4a>
        return;
    }

    // Call embeddedCliPrint with the formatted string
    embeddedCliPrint(cli, buffer);
 8008e26:	f107 030c 	add.w	r3, r7, #12
 8008e2a:	4619      	mov	r1, r3
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f7fe fd5d 	bl	80078ec <embeddedCliPrint>
}
 8008e32:	3794      	adds	r7, #148	@ 0x94
 8008e34:	46bd      	mov	sp, r7
 8008e36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e3a:	b003      	add	sp, #12
 8008e3c:	4770      	bx	lr
 8008e3e:	bf00      	nop
 8008e40:	2000416c 	.word	0x2000416c
 8008e44:	08010ef8 	.word	0x08010ef8

08008e48 <LL_USART_Enable>:
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b083      	sub	sp, #12
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f043 0201 	orr.w	r2, r3, #1
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	601a      	str	r2, [r3, #0]
}
 8008e5c:	bf00      	nop
 8008e5e:	370c      	adds	r7, #12
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr

08008e68 <LL_USART_IsActiveFlag_TXE>:
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b083      	sub	sp, #12
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	69db      	ldr	r3, [r3, #28]
 8008e74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e78:	2b80      	cmp	r3, #128	@ 0x80
 8008e7a:	d101      	bne.n	8008e80 <LL_USART_IsActiveFlag_TXE+0x18>
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e000      	b.n	8008e82 <LL_USART_IsActiveFlag_TXE+0x1a>
 8008e80:	2300      	movs	r3, #0
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	370c      	adds	r7, #12
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr

08008e8e <LL_USART_EnableIT_RXNE>:
{
 8008e8e:	b480      	push	{r7}
 8008e90:	b089      	sub	sp, #36	@ 0x24
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	e853 3f00 	ldrex	r3, [r3]
 8008ea0:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	f043 0320 	orr.w	r3, r3, #32
 8008ea8:	61fb      	str	r3, [r7, #28]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	69fa      	ldr	r2, [r7, #28]
 8008eae:	61ba      	str	r2, [r7, #24]
 8008eb0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb2:	6979      	ldr	r1, [r7, #20]
 8008eb4:	69ba      	ldr	r2, [r7, #24]
 8008eb6:	e841 2300 	strex	r3, r2, [r1]
 8008eba:	613b      	str	r3, [r7, #16]
   return(result);
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d1e9      	bne.n	8008e96 <LL_USART_EnableIT_RXNE+0x8>
}
 8008ec2:	bf00      	nop
 8008ec4:	bf00      	nop
 8008ec6:	3724      	adds	r7, #36	@ 0x24
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr

08008ed0 <LL_USART_EnableIT_TXE>:
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b089      	sub	sp, #36	@ 0x24
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	e853 3f00 	ldrex	r3, [r3]
 8008ee2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008eea:	61fb      	str	r3, [r7, #28]
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	69fa      	ldr	r2, [r7, #28]
 8008ef0:	61ba      	str	r2, [r7, #24]
 8008ef2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef4:	6979      	ldr	r1, [r7, #20]
 8008ef6:	69ba      	ldr	r2, [r7, #24]
 8008ef8:	e841 2300 	strex	r3, r2, [r1]
 8008efc:	613b      	str	r3, [r7, #16]
   return(result);
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d1e9      	bne.n	8008ed8 <LL_USART_EnableIT_TXE+0x8>
}
 8008f04:	bf00      	nop
 8008f06:	bf00      	nop
 8008f08:	3724      	adds	r7, #36	@ 0x24
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr

08008f12 <LL_USART_DisableIT_TXE>:
{
 8008f12:	b480      	push	{r7}
 8008f14:	b089      	sub	sp, #36	@ 0x24
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	e853 3f00 	ldrex	r3, [r3]
 8008f24:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f2c:	61fb      	str	r3, [r7, #28]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	69fa      	ldr	r2, [r7, #28]
 8008f32:	61ba      	str	r2, [r7, #24]
 8008f34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f36:	6979      	ldr	r1, [r7, #20]
 8008f38:	69ba      	ldr	r2, [r7, #24]
 8008f3a:	e841 2300 	strex	r3, r2, [r1]
 8008f3e:	613b      	str	r3, [r7, #16]
   return(result);
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1e9      	bne.n	8008f1a <LL_USART_DisableIT_TXE+0x8>
}
 8008f46:	bf00      	nop
 8008f48:	bf00      	nop
 8008f4a:	3724      	adds	r7, #36	@ 0x24
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f52:	4770      	bx	lr

08008f54 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b083      	sub	sp, #12
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	460b      	mov	r3, r1
 8008f5e:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8008f60:	78fa      	ldrb	r2, [r7, #3]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008f66:	bf00      	nop
 8008f68:	370c      	adds	r7, #12
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr

08008f72 <uart_stdio_init>:
#include "atomic.h"
// Kch thc b m tm cho printf
#define PRINTF_BUFFER_SIZE 128

// Khi to UART_stdio_t
void uart_stdio_init(UART_stdio_t* me, USART_TypeDef* uart_x, circular_char_buffer_t* rx_buffer, circular_char_buffer_t* tx_buffer) {
 8008f72:	b480      	push	{r7}
 8008f74:	b085      	sub	sp, #20
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	60f8      	str	r0, [r7, #12]
 8008f7a:	60b9      	str	r1, [r7, #8]
 8008f7c:	607a      	str	r2, [r7, #4]
 8008f7e:	603b      	str	r3, [r7, #0]
    me->uart_x = uart_x;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	68ba      	ldr	r2, [r7, #8]
 8008f84:	601a      	str	r2, [r3, #0]
    me->rx_buffer = rx_buffer;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	687a      	ldr	r2, [r7, #4]
 8008f8a:	605a      	str	r2, [r3, #4]
    me->tx_buffer = tx_buffer;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	683a      	ldr	r2, [r7, #0]
 8008f90:	609a      	str	r2, [r3, #8]
    me->tx_busy = false;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	731a      	strb	r2, [r3, #12]
    me->is_active = false; // UART cha c kch hot
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	735a      	strb	r2, [r3, #13]
}
 8008f9e:	bf00      	nop
 8008fa0:	3714      	adds	r7, #20
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa8:	4770      	bx	lr

08008faa <uart_stdio_active>:

// Kch hot UART
void uart_stdio_active(UART_stdio_t* me) {
 8008faa:	b580      	push	{r7, lr}
 8008fac:	b082      	sub	sp, #8
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	6078      	str	r0, [r7, #4]
    if (me->uart_x != NULL && !me->is_active) {
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d013      	beq.n	8008fe2 <uart_stdio_active+0x38>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	7b5b      	ldrb	r3, [r3, #13]
 8008fbe:	f083 0301 	eor.w	r3, r3, #1
 8008fc2:	b2db      	uxtb	r3, r3
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d00c      	beq.n	8008fe2 <uart_stdio_active+0x38>
        // Bt UART
        LL_USART_Enable(me->uart_x);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f7ff ff3b 	bl	8008e48 <LL_USART_Enable>
        // Bt ngt nhn (RXNE)
        LL_USART_EnableIT_RXNE(me->uart_x);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	f7ff ff59 	bl	8008e8e <LL_USART_EnableIT_RXNE>
        me->is_active = true;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2201      	movs	r2, #1
 8008fe0:	735a      	strb	r2, [r3, #13]
    }
}
 8008fe2:	bf00      	nop
 8008fe4:	3708      	adds	r7, #8
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}

08008fea <uart_stdio_write>:
    *rec_num = count;
    return count > 0;
}

// Ghi d liu vo b m pht
uint32_t uart_stdio_write(UART_stdio_t* me, const uint8_t * buffer, uint32_t num_data) {
 8008fea:	b580      	push	{r7, lr}
 8008fec:	b086      	sub	sp, #24
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	60f8      	str	r0, [r7, #12]
 8008ff2:	60b9      	str	r1, [r7, #8]
 8008ff4:	607a      	str	r2, [r7, #4]
	uint8_t data;
    uint32_t count = 0;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	617b      	str	r3, [r7, #20]

	if (!me->is_active) {
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	7b5b      	ldrb	r3, [r3, #13]
 8008ffe:	f083 0301 	eor.w	r3, r3, #1
 8009002:	b2db      	uxtb	r3, r3
 8009004:	2b00      	cmp	r3, #0
 8009006:	d001      	beq.n	800900c <uart_stdio_write+0x22>
        return ERROR_NOT_READY;
 8009008:	2304      	movs	r3, #4
 800900a:	e031      	b.n	8009070 <uart_stdio_write+0x86>
  __ASM volatile ("cpsid i" : : : "memory");
 800900c:	b672      	cpsid	i
}
 800900e:	bf00      	nop
    }
    // Nu khng c truyn ang din ra, kch hot truyn
	 __disable_irq();
    if (!me->tx_busy) {
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	7b1b      	ldrb	r3, [r3, #12]
 8009014:	f083 0301 	eor.w	r3, r3, #1
 8009018:	b2db      	uxtb	r3, r3
 800901a:	2b00      	cmp	r3, #0
 800901c:	d021      	beq.n	8009062 <uart_stdio_write+0x78>

        data = buffer[0];
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	74fb      	strb	r3, [r7, #19]
        LL_USART_TransmitData8(me->uart_x, data);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	7cfa      	ldrb	r2, [r7, #19]
 800902a:	4611      	mov	r1, r2
 800902c:	4618      	mov	r0, r3
 800902e:	f7ff ff91 	bl	8008f54 <LL_USART_TransmitData8>
        me->tx_busy = true;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2201      	movs	r2, #1
 8009036:	731a      	strb	r2, [r3, #12]
        LL_USART_EnableIT_TXE(me->uart_x); // Bt ngt TXE
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4618      	mov	r0, r3
 800903e:	f7ff ff47 	bl	8008ed0 <LL_USART_EnableIT_TXE>

        count ++;
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	3301      	adds	r3, #1
 8009046:	617b      	str	r3, [r7, #20]
    }
    // Thm d liu  vo b m
    while (count < num_data ) {
 8009048:	e00b      	b.n	8009062 <uart_stdio_write+0x78>
        circular_char_buffer_push(me->tx_buffer, buffer[count]);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	6898      	ldr	r0, [r3, #8]
 800904e:	68ba      	ldr	r2, [r7, #8]
 8009050:	697b      	ldr	r3, [r7, #20]
 8009052:	4413      	add	r3, r2
 8009054:	781b      	ldrb	r3, [r3, #0]
 8009056:	4619      	mov	r1, r3
 8009058:	f000 fa68 	bl	800952c <circular_char_buffer_push>
//        if (result) {
//            return ERROR_OUT_OF_MEMORY;
//        }
        count++;
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	3301      	adds	r3, #1
 8009060:	617b      	str	r3, [r7, #20]
    while (count < num_data ) {
 8009062:	697a      	ldr	r2, [r7, #20]
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	429a      	cmp	r2, r3
 8009068:	d3ef      	bcc.n	800904a <uart_stdio_write+0x60>
  __ASM volatile ("cpsie i" : : : "memory");
 800906a:	b662      	cpsie	i
}
 800906c:	bf00      	nop
    }
    __enable_irq();
    return ERROR_OK;
 800906e:	2300      	movs	r3, #0
}
 8009070:	4618      	mov	r0, r3
 8009072:	3718      	adds	r7, #24
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <uart_stdio_write_char>:


// Ghi d liu vo b m pht
uint32_t uart_stdio_write_char(UART_stdio_t* me, const uint8_t character) {
 8009078:	b580      	push	{r7, lr}
 800907a:	b086      	sub	sp, #24
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
 8009080:	460b      	mov	r3, r1
 8009082:	70fb      	strb	r3, [r7, #3]
uint32_t result = ERROR_OK;
 8009084:	2300      	movs	r3, #0
 8009086:	617b      	str	r3, [r7, #20]
	if (!me->is_active) {
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	7b5b      	ldrb	r3, [r3, #13]
 800908c:	f083 0301 	eor.w	r3, r3, #1
 8009090:	b2db      	uxtb	r3, r3
 8009092:	2b00      	cmp	r3, #0
 8009094:	d001      	beq.n	800909a <uart_stdio_write_char+0x22>
        return ERROR_NOT_READY;
 8009096:	2304      	movs	r3, #4
 8009098:	e045      	b.n	8009126 <uart_stdio_write_char+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800909a:	f3ef 8310 	mrs	r3, PRIMASK
 800909e:	613b      	str	r3, [r7, #16]
  return(result);
 80090a0:	693b      	ldr	r3, [r7, #16]
    }
    // Nu khng c truyn ang din ra, kch hot truyn
	ENTER_CRITICAL();
 80090a2:	4a23      	ldr	r2, [pc, #140]	@ (8009130 <uart_stdio_write_char+0xb8>)
 80090a4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80090a6:	b672      	cpsid	i
}
 80090a8:	bf00      	nop
 80090aa:	4b22      	ldr	r3, [pc, #136]	@ (8009134 <uart_stdio_write_char+0xbc>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	3301      	adds	r3, #1
 80090b0:	4a20      	ldr	r2, [pc, #128]	@ (8009134 <uart_stdio_write_char+0xbc>)
 80090b2:	6013      	str	r3, [r2, #0]
    if (!me->tx_busy) {
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	7b1b      	ldrb	r3, [r3, #12]
 80090b8:	f083 0301 	eor.w	r3, r3, #1
 80090bc:	b2db      	uxtb	r3, r3
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d00f      	beq.n	80090e2 <uart_stdio_write_char+0x6a>

        LL_USART_TransmitData8(me->uart_x, character);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	78fa      	ldrb	r2, [r7, #3]
 80090c8:	4611      	mov	r1, r2
 80090ca:	4618      	mov	r0, r3
 80090cc:	f7ff ff42 	bl	8008f54 <LL_USART_TransmitData8>
        me->tx_busy = true;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2201      	movs	r2, #1
 80090d4:	731a      	strb	r2, [r3, #12]
        LL_USART_EnableIT_TXE(me->uart_x); // Bt ngt TXE
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4618      	mov	r0, r3
 80090dc:	f7ff fef8 	bl	8008ed0 <LL_USART_EnableIT_TXE>
 80090e0:	e00c      	b.n	80090fc <uart_stdio_write_char+0x84>
    }
    else
    // Thm d liu  vo b m
     {
        result = circular_char_buffer_push(me->tx_buffer, character);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	689b      	ldr	r3, [r3, #8]
 80090e6:	78fa      	ldrb	r2, [r7, #3]
 80090e8:	4611      	mov	r1, r2
 80090ea:	4618      	mov	r0, r3
 80090ec:	f000 fa1e 	bl	800952c <circular_char_buffer_push>
 80090f0:	6178      	str	r0, [r7, #20]
        if (result) {
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d001      	beq.n	80090fc <uart_stdio_write_char+0x84>
            result = ERROR_OUT_OF_MEMORY;
 80090f8:	2307      	movs	r3, #7
 80090fa:	617b      	str	r3, [r7, #20]
        }
    }
    EXIT_CRITICAL();
 80090fc:	4b0d      	ldr	r3, [pc, #52]	@ (8009134 <uart_stdio_write_char+0xbc>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d00f      	beq.n	8009124 <uart_stdio_write_char+0xac>
 8009104:	4b0b      	ldr	r3, [pc, #44]	@ (8009134 <uart_stdio_write_char+0xbc>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	3b01      	subs	r3, #1
 800910a:	4a0a      	ldr	r2, [pc, #40]	@ (8009134 <uart_stdio_write_char+0xbc>)
 800910c:	6013      	str	r3, [r2, #0]
 800910e:	4b09      	ldr	r3, [pc, #36]	@ (8009134 <uart_stdio_write_char+0xbc>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d106      	bne.n	8009124 <uart_stdio_write_char+0xac>
 8009116:	4b06      	ldr	r3, [pc, #24]	@ (8009130 <uart_stdio_write_char+0xb8>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	f383 8810 	msr	PRIMASK, r3
}
 8009122:	bf00      	nop
    return result;
 8009124:	697b      	ldr	r3, [r7, #20]
}
 8009126:	4618      	mov	r0, r3
 8009128:	3718      	adds	r7, #24
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}
 800912e:	bf00      	nop
 8009130:	2000588c 	.word	0x2000588c
 8009134:	20005888 	.word	0x20005888

08009138 <uart_stdio_printf>:

// In chui nh dng qua UART
uint32_t uart_stdio_printf(UART_stdio_t* me, const char * format, ...) {
 8009138:	b40e      	push	{r1, r2, r3}
 800913a:	b580      	push	{r7, lr}
 800913c:	b0a5      	sub	sp, #148	@ 0x94
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]
    if (!me->is_active) {
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	7b5b      	ldrb	r3, [r3, #13]
 8009146:	f083 0301 	eor.w	r3, r3, #1
 800914a:	b2db      	uxtb	r3, r3
 800914c:	2b00      	cmp	r3, #0
 800914e:	d001      	beq.n	8009154 <uart_stdio_printf+0x1c>
        return 0;
 8009150:	2300      	movs	r3, #0
 8009152:	e01f      	b.n	8009194 <uart_stdio_printf+0x5c>

    char temp_buffer[PRINTF_BUFFER_SIZE];
    va_list args;

    // Khi to danh sch tham s bin i
    va_start(args, format);
 8009154:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8009158:	60bb      	str	r3, [r7, #8]

    // nh dng chui vo b m tm
    int len = vsnprintf(temp_buffer, PRINTF_BUFFER_SIZE, format, args);
 800915a:	f107 000c 	add.w	r0, r7, #12
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009164:	2180      	movs	r1, #128	@ 0x80
 8009166:	f004 fcf3 	bl	800db50 <vsniprintf>
 800916a:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

    // Kt thc danh sch tham s
    va_end(args);

    // Kim tra  di hp l
    if (len < 0 || len >= PRINTF_BUFFER_SIZE) {
 800916e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009172:	2b00      	cmp	r3, #0
 8009174:	db03      	blt.n	800917e <uart_stdio_printf+0x46>
 8009176:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800917a:	2b7f      	cmp	r3, #127	@ 0x7f
 800917c:	dd01      	ble.n	8009182 <uart_stdio_printf+0x4a>
        return 0;
 800917e:	2300      	movs	r3, #0
 8009180:	e008      	b.n	8009194 <uart_stdio_printf+0x5c>
    }

    // Gi chui  nh dng qua UART
    return uart_stdio_write(me, (uint8_t *)temp_buffer, (uint32_t)len);
 8009182:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8009186:	f107 030c 	add.w	r3, r7, #12
 800918a:	4619      	mov	r1, r3
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f7ff ff2c 	bl	8008fea <uart_stdio_write>
 8009192:	4603      	mov	r3, r0
}
 8009194:	4618      	mov	r0, r3
 8009196:	3794      	adds	r7, #148	@ 0x94
 8009198:	46bd      	mov	sp, r7
 800919a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800919e:	b003      	add	sp, #12
 80091a0:	4770      	bx	lr

080091a2 <uart_stdio_tx_callback>:
        circular_char_buffer_push(me->rx_buffer, received_data);
    }
}

// Callback x l ngt pht
void uart_stdio_tx_callback(UART_stdio_t* me) {
 80091a2:	b580      	push	{r7, lr}
 80091a4:	b084      	sub	sp, #16
 80091a6:	af00      	add	r7, sp, #0
 80091a8:	6078      	str	r0, [r7, #4]
    if (LL_USART_IsActiveFlag_TXE(me->uart_x) && me->is_active) {
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4618      	mov	r0, r3
 80091b0:	f7ff fe5a 	bl	8008e68 <LL_USART_IsActiveFlag_TXE>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d01f      	beq.n	80091fa <uart_stdio_tx_callback+0x58>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	7b5b      	ldrb	r3, [r3, #13]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d01b      	beq.n	80091fa <uart_stdio_tx_callback+0x58>
        uint8_t data;
        uint32_t result;
        result = circular_char_buffer_pop(me->tx_buffer, &data);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	f107 020b 	add.w	r2, r7, #11
 80091ca:	4611      	mov	r1, r2
 80091cc:	4618      	mov	r0, r3
 80091ce:	f000 fa0f 	bl	80095f0 <circular_char_buffer_pop>
 80091d2:	60f8      	str	r0, [r7, #12]
        if (!result) {
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d107      	bne.n	80091ea <uart_stdio_tx_callback+0x48>
            // Tip tc truyn byte tip theo
            LL_USART_TransmitData8(me->uart_x, data);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	7afa      	ldrb	r2, [r7, #11]
 80091e0:	4611      	mov	r1, r2
 80091e2:	4618      	mov	r0, r3
 80091e4:	f7ff feb6 	bl	8008f54 <LL_USART_TransmitData8>
            // Khng cn d liu, tt ngt TXE v t trng thi khng bn
            LL_USART_DisableIT_TXE(me->uart_x);
            me->tx_busy = false;
        }
    }
}
 80091e8:	e007      	b.n	80091fa <uart_stdio_tx_callback+0x58>
            LL_USART_DisableIT_TXE(me->uart_x);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4618      	mov	r0, r3
 80091f0:	f7ff fe8f 	bl	8008f12 <LL_USART_DisableIT_TXE>
            me->tx_busy = false;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	731a      	strb	r2, [r3, #12]
}
 80091fa:	bf00      	nop
 80091fc:	3710      	adds	r7, #16
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}

08009202 <circular_buffer_init>:
#include "DBC_assert.h"
#include "error_codes.h"

DBC_MODULE_NAME("circular_buffer")
/* Khi to b m */
uint32_t circular_buffer_init(circular_buffer_t * const me, uint8_t *static_buffer, uint32_t buffer_size, uint32_t max_items, uint32_t item_size) {
 8009202:	b480      	push	{r7}
 8009204:	b085      	sub	sp, #20
 8009206:	af00      	add	r7, sp, #0
 8009208:	60f8      	str	r0, [r7, #12]
 800920a:	60b9      	str	r1, [r7, #8]
 800920c:	607a      	str	r2, [r7, #4]
 800920e:	603b      	str	r3, [r7, #0]
    if (me == NULL || static_buffer == NULL || max_items == 0 || item_size == 0 || buffer_size == 0) {
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d00b      	beq.n	800922e <circular_buffer_init+0x2c>
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d008      	beq.n	800922e <circular_buffer_init+0x2c>
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d005      	beq.n	800922e <circular_buffer_init+0x2c>
 8009222:	69bb      	ldr	r3, [r7, #24]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d002      	beq.n	800922e <circular_buffer_init+0x2c>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d101      	bne.n	8009232 <circular_buffer_init+0x30>
        return ERROR_INVALID_PARAM;
 800922e:	2303      	movs	r3, #3
 8009230:	e01e      	b.n	8009270 <circular_buffer_init+0x6e>
    }

    /* Kim tra xem b m tnh c  kch thc khng */
    if (max_items * item_size > buffer_size) {
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	69ba      	ldr	r2, [r7, #24]
 8009236:	fb02 f303 	mul.w	r3, r2, r3
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	429a      	cmp	r2, r3
 800923e:	d201      	bcs.n	8009244 <circular_buffer_init+0x42>
        return ERROR_OUT_OF_MEMORY;
 8009240:	2307      	movs	r3, #7
 8009242:	e015      	b.n	8009270 <circular_buffer_init+0x6e>
    }

    me->buffer = static_buffer;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	68ba      	ldr	r2, [r7, #8]
 8009248:	601a      	str	r2, [r3, #0]
    me->buffer_size = buffer_size;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	687a      	ldr	r2, [r7, #4]
 800924e:	605a      	str	r2, [r3, #4]
    me->item_size = item_size;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	69ba      	ldr	r2, [r7, #24]
 8009254:	609a      	str	r2, [r3, #8]
    me->max_items = max_items;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	683a      	ldr	r2, [r7, #0]
 800925a:	60da      	str	r2, [r3, #12]
    me->head = 0;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2200      	movs	r2, #0
 8009260:	611a      	str	r2, [r3, #16]
    me->tail = 0;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2200      	movs	r2, #0
 8009266:	615a      	str	r2, [r3, #20]
    me->count = 0;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	2200      	movs	r2, #0
 800926c:	619a      	str	r2, [r3, #24]

    return ERROR_OK;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	3714      	adds	r7, #20
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr

0800927c <circular_buffer_push>:

/* a mt phn t vo b m */
uint32_t circular_buffer_push(circular_buffer_t * const me, void const * const item) {
 800927c:	b580      	push	{r7, lr}
 800927e:	b086      	sub	sp, #24
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
    DBC_ASSERT(1u, me != NULL);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d103      	bne.n	8009294 <circular_buffer_push+0x18>
 800928c:	2101      	movs	r1, #1
 800928e:	4833      	ldr	r0, [pc, #204]	@ (800935c <circular_buffer_push+0xe0>)
 8009290:	f7fc f92e 	bl	80054f0 <DBC_fault_handler>
    DBC_ASSERT(2u, item != NULL);
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d103      	bne.n	80092a2 <circular_buffer_push+0x26>
 800929a:	2102      	movs	r1, #2
 800929c:	482f      	ldr	r0, [pc, #188]	@ (800935c <circular_buffer_push+0xe0>)
 800929e:	f7fc f927 	bl	80054f0 <DBC_fault_handler>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092a2:	f3ef 8310 	mrs	r3, PRIMASK
 80092a6:	60fb      	str	r3, [r7, #12]
  return(result);
 80092a8:	68fb      	ldr	r3, [r7, #12]
    uint32_t result;
    ENTER_CRITICAL();
 80092aa:	4a2d      	ldr	r2, [pc, #180]	@ (8009360 <circular_buffer_push+0xe4>)
 80092ac:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80092ae:	b672      	cpsid	i
}
 80092b0:	bf00      	nop
 80092b2:	4b2c      	ldr	r3, [pc, #176]	@ (8009364 <circular_buffer_push+0xe8>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	3301      	adds	r3, #1
 80092b8:	4a2a      	ldr	r2, [pc, #168]	@ (8009364 <circular_buffer_push+0xe8>)
 80092ba:	6013      	str	r3, [r2, #0]
	if (me == NULL || item == NULL ) {
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d002      	beq.n	80092c8 <circular_buffer_push+0x4c>
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d102      	bne.n	80092ce <circular_buffer_push+0x52>
        result = ERROR_INVALID_PARAM;
 80092c8:	2303      	movs	r3, #3
 80092ca:	617b      	str	r3, [r7, #20]
 80092cc:	e02c      	b.n	8009328 <circular_buffer_push+0xac>
    }
    else if (circular_buffer_is_full(me)) {
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 f8d8 	bl	8009484 <circular_buffer_is_full>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d002      	beq.n	80092e0 <circular_buffer_push+0x64>
        result = ERROR_BUFFER_FULL;
 80092da:	2308      	movs	r3, #8
 80092dc:	617b      	str	r3, [r7, #20]
 80092de:	e023      	b.n	8009328 <circular_buffer_push+0xac>
    }
	else
	{
		/* Tnh v tr trong b m */
		uint8_t *dest = me->buffer + (me->head * me->item_size);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	691b      	ldr	r3, [r3, #16]
 80092e8:	6879      	ldr	r1, [r7, #4]
 80092ea:	6889      	ldr	r1, [r1, #8]
 80092ec:	fb01 f303 	mul.w	r3, r1, r3
 80092f0:	4413      	add	r3, r2
 80092f2:	613b      	str	r3, [r7, #16]
		memcpy(dest, item, me->item_size);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	689b      	ldr	r3, [r3, #8]
 80092f8:	461a      	mov	r2, r3
 80092fa:	6839      	ldr	r1, [r7, #0]
 80092fc:	6938      	ldr	r0, [r7, #16]
 80092fe:	f004 fd70 	bl	800dde2 <memcpy>

		/* Cp nht head v count */
		me->head = (me->head + 1) % me->max_items;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	691b      	ldr	r3, [r3, #16]
 8009306:	3301      	adds	r3, #1
 8009308:	687a      	ldr	r2, [r7, #4]
 800930a:	68d2      	ldr	r2, [r2, #12]
 800930c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009310:	fb01 f202 	mul.w	r2, r1, r2
 8009314:	1a9a      	subs	r2, r3, r2
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	611a      	str	r2, [r3, #16]
		me->count++;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	699b      	ldr	r3, [r3, #24]
 800931e:	1c5a      	adds	r2, r3, #1
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	619a      	str	r2, [r3, #24]
		result = ERROR_OK;
 8009324:	2300      	movs	r3, #0
 8009326:	617b      	str	r3, [r7, #20]

	}
	EXIT_CRITICAL();
 8009328:	4b0e      	ldr	r3, [pc, #56]	@ (8009364 <circular_buffer_push+0xe8>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d00f      	beq.n	8009350 <circular_buffer_push+0xd4>
 8009330:	4b0c      	ldr	r3, [pc, #48]	@ (8009364 <circular_buffer_push+0xe8>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	3b01      	subs	r3, #1
 8009336:	4a0b      	ldr	r2, [pc, #44]	@ (8009364 <circular_buffer_push+0xe8>)
 8009338:	6013      	str	r3, [r2, #0]
 800933a:	4b0a      	ldr	r3, [pc, #40]	@ (8009364 <circular_buffer_push+0xe8>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d106      	bne.n	8009350 <circular_buffer_push+0xd4>
 8009342:	4b07      	ldr	r3, [pc, #28]	@ (8009360 <circular_buffer_push+0xe4>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	f383 8810 	msr	PRIMASK, r3
}
 800934e:	bf00      	nop
    return result;
 8009350:	697b      	ldr	r3, [r7, #20]
}
 8009352:	4618      	mov	r0, r3
 8009354:	3718      	adds	r7, #24
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}
 800935a:	bf00      	nop
 800935c:	080112b4 	.word	0x080112b4
 8009360:	2000588c 	.word	0x2000588c
 8009364:	20005888 	.word	0x20005888

08009368 <circular_buffer_pop>:

/* Ly mt phn t ra khi b m */
uint32_t circular_buffer_pop(circular_buffer_t * const me, void * item) {
 8009368:	b580      	push	{r7, lr}
 800936a:	b088      	sub	sp, #32
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	6039      	str	r1, [r7, #0]
	DBC_ASSERT(3u, me != NULL);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d103      	bne.n	8009380 <circular_buffer_pop+0x18>
 8009378:	2103      	movs	r1, #3
 800937a:	4834      	ldr	r0, [pc, #208]	@ (800944c <circular_buffer_pop+0xe4>)
 800937c:	f7fc f8b8 	bl	80054f0 <DBC_fault_handler>
	DBC_ASSERT(4u, item != NULL);
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d103      	bne.n	800938e <circular_buffer_pop+0x26>
 8009386:	2104      	movs	r1, #4
 8009388:	4830      	ldr	r0, [pc, #192]	@ (800944c <circular_buffer_pop+0xe4>)
 800938a:	f7fc f8b1 	bl	80054f0 <DBC_fault_handler>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800938e:	f3ef 8310 	mrs	r3, PRIMASK
 8009392:	613b      	str	r3, [r7, #16]
  return(result);
 8009394:	693b      	ldr	r3, [r7, #16]
    uint32_t result;
    ENTER_CRITICAL();
 8009396:	4a2e      	ldr	r2, [pc, #184]	@ (8009450 <circular_buffer_pop+0xe8>)
 8009398:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800939a:	b672      	cpsid	i
}
 800939c:	bf00      	nop
 800939e:	4b2d      	ldr	r3, [pc, #180]	@ (8009454 <circular_buffer_pop+0xec>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	3301      	adds	r3, #1
 80093a4:	4a2b      	ldr	r2, [pc, #172]	@ (8009454 <circular_buffer_pop+0xec>)
 80093a6:	6013      	str	r3, [r2, #0]
	if (me == NULL || item == NULL ) {
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d002      	beq.n	80093b4 <circular_buffer_pop+0x4c>
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d102      	bne.n	80093ba <circular_buffer_pop+0x52>
		result = ERROR_INVALID_PARAM;
 80093b4:	2303      	movs	r3, #3
 80093b6:	61fb      	str	r3, [r7, #28]
 80093b8:	e02e      	b.n	8009418 <circular_buffer_pop+0xb0>
    }
    else if (circular_buffer_is_empty(me)) {
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f000 f84c 	bl	8009458 <circular_buffer_is_empty>
 80093c0:	4603      	mov	r3, r0
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d002      	beq.n	80093cc <circular_buffer_pop+0x64>
        result = ERROR_BUFFER_EMPTY;
 80093c6:	2309      	movs	r3, #9
 80093c8:	61fb      	str	r3, [r7, #28]
 80093ca:	e025      	b.n	8009418 <circular_buffer_pop+0xb0>
    }
	else
	{

		/* Tnh v tr trong b m */
		uint8_t *src = me->buffer + (me->tail * me->item_size);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681a      	ldr	r2, [r3, #0]
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	695b      	ldr	r3, [r3, #20]
 80093d4:	6879      	ldr	r1, [r7, #4]
 80093d6:	6889      	ldr	r1, [r1, #8]
 80093d8:	fb01 f303 	mul.w	r3, r1, r3
 80093dc:	4413      	add	r3, r2
 80093de:	61bb      	str	r3, [r7, #24]
		uint8_t *des = (uint8_t *)item;
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	617b      	str	r3, [r7, #20]
		memcpy(des, src, me->item_size);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	689b      	ldr	r3, [r3, #8]
 80093e8:	461a      	mov	r2, r3
 80093ea:	69b9      	ldr	r1, [r7, #24]
 80093ec:	6978      	ldr	r0, [r7, #20]
 80093ee:	f004 fcf8 	bl	800dde2 <memcpy>


		/* Cp nht tail v count */
		me->tail = (me->tail + 1) % me->max_items;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	695b      	ldr	r3, [r3, #20]
 80093f6:	3301      	adds	r3, #1
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	68d2      	ldr	r2, [r2, #12]
 80093fc:	fbb3 f1f2 	udiv	r1, r3, r2
 8009400:	fb01 f202 	mul.w	r2, r1, r2
 8009404:	1a9a      	subs	r2, r3, r2
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	615a      	str	r2, [r3, #20]
		me->count--;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	699b      	ldr	r3, [r3, #24]
 800940e:	1e5a      	subs	r2, r3, #1
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	619a      	str	r2, [r3, #24]

		result = ERROR_OK;
 8009414:	2300      	movs	r3, #0
 8009416:	61fb      	str	r3, [r7, #28]
	}
    EXIT_CRITICAL();
 8009418:	4b0e      	ldr	r3, [pc, #56]	@ (8009454 <circular_buffer_pop+0xec>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d00f      	beq.n	8009440 <circular_buffer_pop+0xd8>
 8009420:	4b0c      	ldr	r3, [pc, #48]	@ (8009454 <circular_buffer_pop+0xec>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	3b01      	subs	r3, #1
 8009426:	4a0b      	ldr	r2, [pc, #44]	@ (8009454 <circular_buffer_pop+0xec>)
 8009428:	6013      	str	r3, [r2, #0]
 800942a:	4b0a      	ldr	r3, [pc, #40]	@ (8009454 <circular_buffer_pop+0xec>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d106      	bne.n	8009440 <circular_buffer_pop+0xd8>
 8009432:	4b07      	ldr	r3, [pc, #28]	@ (8009450 <circular_buffer_pop+0xe8>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f383 8810 	msr	PRIMASK, r3
}
 800943e:	bf00      	nop
    return result;
 8009440:	69fb      	ldr	r3, [r7, #28]
}
 8009442:	4618      	mov	r0, r3
 8009444:	3720      	adds	r7, #32
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}
 800944a:	bf00      	nop
 800944c:	080112b4 	.word	0x080112b4
 8009450:	2000588c 	.word	0x2000588c
 8009454:	20005888 	.word	0x20005888

08009458 <circular_buffer_is_empty>:

/* Kim tra b m rng */
bool circular_buffer_is_empty(circular_buffer_t * const me) {
 8009458:	b480      	push	{r7}
 800945a:	b083      	sub	sp, #12
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
    if (me == NULL) {
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d101      	bne.n	800946a <circular_buffer_is_empty+0x12>
        return true;
 8009466:	2301      	movs	r3, #1
 8009468:	e006      	b.n	8009478 <circular_buffer_is_empty+0x20>
    }
    return me->count == 0;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	699b      	ldr	r3, [r3, #24]
 800946e:	2b00      	cmp	r3, #0
 8009470:	bf0c      	ite	eq
 8009472:	2301      	moveq	r3, #1
 8009474:	2300      	movne	r3, #0
 8009476:	b2db      	uxtb	r3, r3
}
 8009478:	4618      	mov	r0, r3
 800947a:	370c      	adds	r7, #12
 800947c:	46bd      	mov	sp, r7
 800947e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009482:	4770      	bx	lr

08009484 <circular_buffer_is_full>:

/* Kim tra b m y */
bool circular_buffer_is_full(circular_buffer_t * const me) {
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
    if (me == NULL) {
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d101      	bne.n	8009496 <circular_buffer_is_full+0x12>
        return true;
 8009492:	2301      	movs	r3, #1
 8009494:	e008      	b.n	80094a8 <circular_buffer_is_full+0x24>
    }
    return me->count == me->max_items;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	699a      	ldr	r2, [r3, #24]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	68db      	ldr	r3, [r3, #12]
 800949e:	429a      	cmp	r2, r3
 80094a0:	bf0c      	ite	eq
 80094a2:	2301      	moveq	r3, #1
 80094a4:	2300      	movne	r3, #0
 80094a6:	b2db      	uxtb	r3, r3
}
 80094a8:	4618      	mov	r0, r3
 80094aa:	370c      	adds	r7, #12
 80094ac:	46bd      	mov	sp, r7
 80094ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b2:	4770      	bx	lr

080094b4 <circular_char_buffer_init>:
#include "error_codes.h"

DBC_MODULE_NAME("circular_char_buffer")

/* Khi to b m */
uint32_t circular_char_buffer_init(circular_char_buffer_t * const me, uint8_t *static_buffer,  uint32_t max_items) {
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	60f8      	str	r0, [r7, #12]
 80094bc:	60b9      	str	r1, [r7, #8]
 80094be:	607a      	str	r2, [r7, #4]
	DBC_ASSERT(1u, me != NULL);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d103      	bne.n	80094ce <circular_char_buffer_init+0x1a>
 80094c6:	2101      	movs	r1, #1
 80094c8:	4817      	ldr	r0, [pc, #92]	@ (8009528 <circular_char_buffer_init+0x74>)
 80094ca:	f7fc f811 	bl	80054f0 <DBC_fault_handler>
	DBC_ASSERT(2u, static_buffer != NULL);
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d103      	bne.n	80094dc <circular_char_buffer_init+0x28>
 80094d4:	2102      	movs	r1, #2
 80094d6:	4814      	ldr	r0, [pc, #80]	@ (8009528 <circular_char_buffer_init+0x74>)
 80094d8:	f7fc f80a 	bl	80054f0 <DBC_fault_handler>
	DBC_ASSERT(3u, max_items > 0);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d103      	bne.n	80094ea <circular_char_buffer_init+0x36>
 80094e2:	2103      	movs	r1, #3
 80094e4:	4810      	ldr	r0, [pc, #64]	@ (8009528 <circular_char_buffer_init+0x74>)
 80094e6:	f7fc f803 	bl	80054f0 <DBC_fault_handler>
    if (me == NULL || static_buffer == NULL || max_items == 0 ) {
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d005      	beq.n	80094fc <circular_char_buffer_init+0x48>
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d002      	beq.n	80094fc <circular_char_buffer_init+0x48>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d101      	bne.n	8009500 <circular_char_buffer_init+0x4c>
        return ERROR_INVALID_PARAM;
 80094fc:	2303      	movs	r3, #3
 80094fe:	e00f      	b.n	8009520 <circular_char_buffer_init+0x6c>
    }

    me->buffer = static_buffer;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	68ba      	ldr	r2, [r7, #8]
 8009504:	601a      	str	r2, [r3, #0]
    me->max_items = max_items;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	605a      	str	r2, [r3, #4]
    me->head = 0;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	2200      	movs	r2, #0
 8009510:	609a      	str	r2, [r3, #8]
    me->tail = 0;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2200      	movs	r2, #0
 8009516:	60da      	str	r2, [r3, #12]
    me->count = 0;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	2200      	movs	r2, #0
 800951c:	611a      	str	r2, [r3, #16]

    return ERROR_OK;
 800951e:	2300      	movs	r3, #0
}
 8009520:	4618      	mov	r0, r3
 8009522:	3710      	adds	r7, #16
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	080112c4 	.word	0x080112c4

0800952c <circular_char_buffer_push>:

/* a mt phn t vo b m */
uint32_t circular_char_buffer_push(circular_char_buffer_t * const me, uint8_t const item) {
 800952c:	b580      	push	{r7, lr}
 800952e:	b086      	sub	sp, #24
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	460b      	mov	r3, r1
 8009536:	70fb      	strb	r3, [r7, #3]
	DBC_ASSERT(6u, me != NULL);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d103      	bne.n	8009546 <circular_char_buffer_push+0x1a>
 800953e:	2106      	movs	r1, #6
 8009540:	4828      	ldr	r0, [pc, #160]	@ (80095e4 <circular_char_buffer_push+0xb8>)
 8009542:	f7fb ffd5 	bl	80054f0 <DBC_fault_handler>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009546:	f3ef 8310 	mrs	r3, PRIMASK
 800954a:	613b      	str	r3, [r7, #16]
  return(result);
 800954c:	693b      	ldr	r3, [r7, #16]

    uint32_t result ;
    ENTER_CRITICAL();
 800954e:	4a26      	ldr	r2, [pc, #152]	@ (80095e8 <circular_char_buffer_push+0xbc>)
 8009550:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8009552:	b672      	cpsid	i
}
 8009554:	bf00      	nop
 8009556:	4b25      	ldr	r3, [pc, #148]	@ (80095ec <circular_char_buffer_push+0xc0>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	3301      	adds	r3, #1
 800955c:	4a23      	ldr	r2, [pc, #140]	@ (80095ec <circular_char_buffer_push+0xc0>)
 800955e:	6013      	str	r3, [r2, #0]
	if (me == NULL ) {
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d102      	bne.n	800956c <circular_char_buffer_push+0x40>
        result = ERROR_INVALID_PARAM;
 8009566:	2303      	movs	r3, #3
 8009568:	617b      	str	r3, [r7, #20]
 800956a:	e036      	b.n	80095da <circular_char_buffer_push+0xae>
    }
    else if (circular_char_buffer_is_full(me)) {
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f000 f8c1 	bl	80096f4 <circular_char_buffer_is_full>
 8009572:	4603      	mov	r3, r0
 8009574:	2b00      	cmp	r3, #0
 8009576:	d002      	beq.n	800957e <circular_char_buffer_push+0x52>
        result = ERROR_BUFFER_FULL;
 8009578:	2308      	movs	r3, #8
 800957a:	617b      	str	r3, [r7, #20]
 800957c:	e02d      	b.n	80095da <circular_char_buffer_push+0xae>
    }
	else
	{
		/* Tnh v tr trong b m */
		me->buffer[me->head] = item;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681a      	ldr	r2, [r3, #0]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	4413      	add	r3, r2
 8009588:	78fa      	ldrb	r2, [r7, #3]
 800958a:	701a      	strb	r2, [r3, #0]
        /* Cp nht head v count */
		me->head = (me->head + 1) % me->max_items;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	689b      	ldr	r3, [r3, #8]
 8009590:	3301      	adds	r3, #1
 8009592:	687a      	ldr	r2, [r7, #4]
 8009594:	6852      	ldr	r2, [r2, #4]
 8009596:	fbb3 f1f2 	udiv	r1, r3, r2
 800959a:	fb01 f202 	mul.w	r2, r1, r2
 800959e:	1a9a      	subs	r2, r3, r2
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	609a      	str	r2, [r3, #8]
		me->count++;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	691b      	ldr	r3, [r3, #16]
 80095a8:	1c5a      	adds	r2, r3, #1
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	611a      	str	r2, [r3, #16]
		result = ERROR_OK;
 80095ae:	2300      	movs	r3, #0
 80095b0:	617b      	str	r3, [r7, #20]
		EXIT_CRITICAL();
 80095b2:	4b0e      	ldr	r3, [pc, #56]	@ (80095ec <circular_char_buffer_push+0xc0>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d00f      	beq.n	80095da <circular_char_buffer_push+0xae>
 80095ba:	4b0c      	ldr	r3, [pc, #48]	@ (80095ec <circular_char_buffer_push+0xc0>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	3b01      	subs	r3, #1
 80095c0:	4a0a      	ldr	r2, [pc, #40]	@ (80095ec <circular_char_buffer_push+0xc0>)
 80095c2:	6013      	str	r3, [r2, #0]
 80095c4:	4b09      	ldr	r3, [pc, #36]	@ (80095ec <circular_char_buffer_push+0xc0>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d106      	bne.n	80095da <circular_char_buffer_push+0xae>
 80095cc:	4b06      	ldr	r3, [pc, #24]	@ (80095e8 <circular_char_buffer_push+0xbc>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	f383 8810 	msr	PRIMASK, r3
}
 80095d8:	bf00      	nop
	}
    return result;
 80095da:	697b      	ldr	r3, [r7, #20]
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3718      	adds	r7, #24
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}
 80095e4:	080112c4 	.word	0x080112c4
 80095e8:	2000588c 	.word	0x2000588c
 80095ec:	20005888 	.word	0x20005888

080095f0 <circular_char_buffer_pop>:

/* Ly mt phn t ra khi b m */
uint32_t circular_char_buffer_pop(circular_char_buffer_t * const me, uint8_t * const item) {
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b086      	sub	sp, #24
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
    uint32_t result ;
    DBC_ASSERT(7u, me != NULL);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d103      	bne.n	8009608 <circular_char_buffer_pop+0x18>
 8009600:	2107      	movs	r1, #7
 8009602:	482e      	ldr	r0, [pc, #184]	@ (80096bc <circular_char_buffer_pop+0xcc>)
 8009604:	f7fb ff74 	bl	80054f0 <DBC_fault_handler>
    DBC_ASSERT(8u, item != NULL);
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d103      	bne.n	8009616 <circular_char_buffer_pop+0x26>
 800960e:	2108      	movs	r1, #8
 8009610:	482a      	ldr	r0, [pc, #168]	@ (80096bc <circular_char_buffer_pop+0xcc>)
 8009612:	f7fb ff6d 	bl	80054f0 <DBC_fault_handler>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009616:	f3ef 8310 	mrs	r3, PRIMASK
 800961a:	613b      	str	r3, [r7, #16]
  return(result);
 800961c:	693b      	ldr	r3, [r7, #16]
    ENTER_CRITICAL();
 800961e:	4a28      	ldr	r2, [pc, #160]	@ (80096c0 <circular_char_buffer_pop+0xd0>)
 8009620:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8009622:	b672      	cpsid	i
}
 8009624:	bf00      	nop
 8009626:	4b27      	ldr	r3, [pc, #156]	@ (80096c4 <circular_char_buffer_pop+0xd4>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	3301      	adds	r3, #1
 800962c:	4a25      	ldr	r2, [pc, #148]	@ (80096c4 <circular_char_buffer_pop+0xd4>)
 800962e:	6013      	str	r3, [r2, #0]
	if (me == NULL || item == NULL ) {
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d002      	beq.n	800963c <circular_char_buffer_pop+0x4c>
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d102      	bne.n	8009642 <circular_char_buffer_pop+0x52>
	    result = ERROR_INVALID_PARAM;
 800963c:	2303      	movs	r3, #3
 800963e:	617b      	str	r3, [r7, #20]
 8009640:	e023      	b.n	800968a <circular_char_buffer_pop+0x9a>
    }
    else if (circular_char_buffer_is_empty(me)) {
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f000 f840 	bl	80096c8 <circular_char_buffer_is_empty>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d002      	beq.n	8009654 <circular_char_buffer_pop+0x64>
        result = ERROR_BUFFER_EMPTY;
 800964e:	2309      	movs	r3, #9
 8009650:	617b      	str	r3, [r7, #20]
 8009652:	e01a      	b.n	800968a <circular_char_buffer_pop+0x9a>
    }
	else
	{

		*item = me->buffer[me->tail];
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681a      	ldr	r2, [r3, #0]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	68db      	ldr	r3, [r3, #12]
 800965c:	4413      	add	r3, r2
 800965e:	781a      	ldrb	r2, [r3, #0]
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	701a      	strb	r2, [r3, #0]
		/* Cp nht tail v count */
		me->tail = (me->tail + 1) % me->max_items;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	68db      	ldr	r3, [r3, #12]
 8009668:	3301      	adds	r3, #1
 800966a:	687a      	ldr	r2, [r7, #4]
 800966c:	6852      	ldr	r2, [r2, #4]
 800966e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009672:	fb01 f202 	mul.w	r2, r1, r2
 8009676:	1a9a      	subs	r2, r3, r2
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	60da      	str	r2, [r3, #12]
		me->count--;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	691b      	ldr	r3, [r3, #16]
 8009680:	1e5a      	subs	r2, r3, #1
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	611a      	str	r2, [r3, #16]

		result = ERROR_OK;
 8009686:	2300      	movs	r3, #0
 8009688:	617b      	str	r3, [r7, #20]
	}
    EXIT_CRITICAL();
 800968a:	4b0e      	ldr	r3, [pc, #56]	@ (80096c4 <circular_char_buffer_pop+0xd4>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d00f      	beq.n	80096b2 <circular_char_buffer_pop+0xc2>
 8009692:	4b0c      	ldr	r3, [pc, #48]	@ (80096c4 <circular_char_buffer_pop+0xd4>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	3b01      	subs	r3, #1
 8009698:	4a0a      	ldr	r2, [pc, #40]	@ (80096c4 <circular_char_buffer_pop+0xd4>)
 800969a:	6013      	str	r3, [r2, #0]
 800969c:	4b09      	ldr	r3, [pc, #36]	@ (80096c4 <circular_char_buffer_pop+0xd4>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d106      	bne.n	80096b2 <circular_char_buffer_pop+0xc2>
 80096a4:	4b06      	ldr	r3, [pc, #24]	@ (80096c0 <circular_char_buffer_pop+0xd0>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	f383 8810 	msr	PRIMASK, r3
}
 80096b0:	bf00      	nop
    return result;
 80096b2:	697b      	ldr	r3, [r7, #20]
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3718      	adds	r7, #24
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}
 80096bc:	080112c4 	.word	0x080112c4
 80096c0:	2000588c 	.word	0x2000588c
 80096c4:	20005888 	.word	0x20005888

080096c8 <circular_char_buffer_is_empty>:

/* Kim tra b m rng */
bool circular_char_buffer_is_empty(circular_char_buffer_t * const me) {
 80096c8:	b480      	push	{r7}
 80096ca:	b083      	sub	sp, #12
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
    if (me == NULL) {
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d101      	bne.n	80096da <circular_char_buffer_is_empty+0x12>
        return true;
 80096d6:	2301      	movs	r3, #1
 80096d8:	e006      	b.n	80096e8 <circular_char_buffer_is_empty+0x20>
    }
    return me->count == 0;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	691b      	ldr	r3, [r3, #16]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	bf0c      	ite	eq
 80096e2:	2301      	moveq	r3, #1
 80096e4:	2300      	movne	r3, #0
 80096e6:	b2db      	uxtb	r3, r3
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	370c      	adds	r7, #12
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr

080096f4 <circular_char_buffer_is_full>:

/* Kim tra b m y */
bool circular_char_buffer_is_full(circular_char_buffer_t * const me) {
 80096f4:	b480      	push	{r7}
 80096f6:	b083      	sub	sp, #12
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
    if (me == NULL) {
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d101      	bne.n	8009706 <circular_char_buffer_is_full+0x12>
        return true;
 8009702:	2301      	movs	r3, #1
 8009704:	e008      	b.n	8009718 <circular_char_buffer_is_full+0x24>
    }
    return me->count == me->max_items;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	691a      	ldr	r2, [r3, #16]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	429a      	cmp	r2, r3
 8009710:	bf0c      	ite	eq
 8009712:	2301      	moveq	r3, #1
 8009714:	2300      	movne	r3, #0
 8009716:	b2db      	uxtb	r3, r3
}
 8009718:	4618      	mov	r0, r3
 800971a:	370c      	adds	r7, #12
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr

08009724 <SST_Task_run>:
/*..........................................................................*/
void SST_init(void) {
    SST_tick = 0U; /* initialize the SST tick counter */
}
/*..........................................................................*/
int SST_Task_run(void) {
 8009724:	b580      	push	{r7, lr}
 8009726:	b082      	sub	sp, #8
 8009728:	af00      	add	r7, sp, #0
    SST_onStart(); /* configure and start the interrupts */
 800972a:	f7fb fec9 	bl	80054c0 <SST_onStart>

    SST_PORT_INT_DISABLE();
 800972e:	b672      	cpsid	i
    for (;;) { /* event loop of the SST0 kernel */

        if (task_readySet != 0U) { /* any SST tasks ready to run? */
 8009730:	4b20      	ldr	r3, [pc, #128]	@ (80097b4 <SST_Task_run+0x90>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d039      	beq.n	80097ac <SST_Task_run+0x88>
            uint_fast8_t const p = SST_LOG2(task_readySet);
 8009738:	4b1e      	ldr	r3, [pc, #120]	@ (80097b4 <SST_Task_run+0x90>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	fab3 f383 	clz	r3, r3
 8009740:	f1c3 0320 	rsb	r3, r3, #32
 8009744:	607b      	str	r3, [r7, #4]
            SST_Task * const task = task_registry[p];
 8009746:	4a1c      	ldr	r2, [pc, #112]	@ (80097b8 <SST_Task_run+0x94>)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800974e:	603b      	str	r3, [r7, #0]
            SST_PORT_INT_ENABLE();
 8009750:	b662      	cpsie	i

            /* the task must have some events in the queue */
            DBC_ASSERT(100, task->nUsed > 0U);
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	7c1b      	ldrb	r3, [r3, #16]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d103      	bne.n	8009762 <SST_Task_run+0x3e>
 800975a:	2164      	movs	r1, #100	@ 0x64
 800975c:	4817      	ldr	r0, [pc, #92]	@ (80097bc <SST_Task_run+0x98>)
 800975e:	f7fb fec7 	bl	80054f0 <DBC_fault_handler>
            //     task->tail = task->end; /* wrap around */
            // }
            // else {
            //     --task->tail;
            // }
            circular_buffer_pop(task->evt_queue, (void *)task->current_evt);
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	68da      	ldr	r2, [r3, #12]
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	4619      	mov	r1, r3
 800976c:	4610      	mov	r0, r2
 800976e:	f7ff fdfb 	bl	8009368 <circular_buffer_pop>
            SST_PORT_INT_DISABLE();
 8009772:	b672      	cpsid	i
            //if ((--task->nUsed) == 0U) { /* no more events in the queue? */
            if (circular_buffer_is_empty(task->evt_queue)) { /* no more events? */
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	68db      	ldr	r3, [r3, #12]
 8009778:	4618      	mov	r0, r3
 800977a:	f7ff fe6d 	bl	8009458 <circular_buffer_is_empty>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d00a      	beq.n	800979a <SST_Task_run+0x76>
                task_readySet &= ~(1U << (p - 1U));
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	3b01      	subs	r3, #1
 8009788:	2201      	movs	r2, #1
 800978a:	fa02 f303 	lsl.w	r3, r2, r3
 800978e:	43da      	mvns	r2, r3
 8009790:	4b08      	ldr	r3, [pc, #32]	@ (80097b4 <SST_Task_run+0x90>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4013      	ands	r3, r2
 8009796:	4a07      	ldr	r2, [pc, #28]	@ (80097b4 <SST_Task_run+0x90>)
 8009798:	6013      	str	r3, [r2, #0]
            }
            SST_PORT_INT_ENABLE();
 800979a:	b662      	cpsie	i

            /* dispatch the received event to the task */
            (*task->dispatch)(task, task->current_evt); /* NOTE: virtual call */
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	685b      	ldr	r3, [r3, #4]
 80097a0:	683a      	ldr	r2, [r7, #0]
 80097a2:	6892      	ldr	r2, [r2, #8]
 80097a4:	4611      	mov	r1, r2
 80097a6:	6838      	ldr	r0, [r7, #0]
 80097a8:	4798      	blx	r3
 80097aa:	e7c1      	b.n	8009730 <SST_Task_run+0xc>
            *
            * NOTE: SST_onIdleCond() MUST enable interrupts internally,
            * ideally at the same time as putting the CPU into a power-
            * saving mode.
            */
            SST_onIdleCond();
 80097ac:	f7fb fe98 	bl	80054e0 <SST_onIdleCond>

            SST_PORT_INT_DISABLE(); /* disable before looping back */
 80097b0:	b672      	cpsid	i
        if (task_readySet != 0U) { /* any SST tasks ready to run? */
 80097b2:	e7bd      	b.n	8009730 <SST_Task_run+0xc>
 80097b4:	20005890 	.word	0x20005890
 80097b8:	20005898 	.word	0x20005898
 80097bc:	080112dc 	.word	0x080112dc

080097c0 <SST_Task_ctor>:
    SST_Task * const me,
    SST_Handler init,
    SST_Handler dispatch,
    SST_Evt const * const current_evt,
    circular_buffer_t * const evt_queue)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b085      	sub	sp, #20
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
 80097cc:	603b      	str	r3, [r7, #0]
    me->init = init;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	68ba      	ldr	r2, [r7, #8]
 80097d2:	601a      	str	r2, [r3, #0]
    me->dispatch = dispatch;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	687a      	ldr	r2, [r7, #4]
 80097d8:	605a      	str	r2, [r3, #4]
    me->current_evt = current_evt; /*!< current event */
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	683a      	ldr	r2, [r7, #0]
 80097de:	609a      	str	r2, [r3, #8]
    me->evt_queue = evt_queue; /*!< circular buffer for the event queue */
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	69ba      	ldr	r2, [r7, #24]
 80097e4:	60da      	str	r2, [r3, #12]
}
 80097e6:	bf00      	nop
 80097e8:	3714      	adds	r7, #20
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr
	...

080097f4 <SST_Task_start>:
/*..........................................................................*/
void SST_Task_start(
    SST_Task * const me,
    SST_TaskPrio prio)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	460b      	mov	r3, r1
 80097fe:	70fb      	strb	r3, [r7, #3]
//     DBC_REQUIRE(200,
//         (0U < prio) && (prio <= SST_PORT_MAX_TASK)
//         && (qBuf != (SST_Evt const **)0) && (qLen > 0U)
//         && (task_registry[prio] == (SST_Task *)0));

     me->prio  = prio;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	78fa      	ldrb	r2, [r7, #3]
 8009804:	745a      	strb	r2, [r3, #17]
    // me->qBuf  = qBuf;
    // me->end   = qLen - 1U;
    // me->head  = 0U;
    // me->tail  = 0U;
    // me->nUsed = 0U;
    DBC_REQUIRE(200,
 8009806:	78fb      	ldrb	r3, [r7, #3]
 8009808:	2b1f      	cmp	r3, #31
 800980a:	d805      	bhi.n	8009818 <SST_Task_start+0x24>
 800980c:	78fb      	ldrb	r3, [r7, #3]
 800980e:	4a0c      	ldr	r2, [pc, #48]	@ (8009840 <SST_Task_start+0x4c>)
 8009810:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d003      	beq.n	8009820 <SST_Task_start+0x2c>
 8009818:	21c8      	movs	r1, #200	@ 0xc8
 800981a:	480a      	ldr	r0, [pc, #40]	@ (8009844 <SST_Task_start+0x50>)
 800981c:	f7fb fe68 	bl	80054f0 <DBC_fault_handler>
        (0U <= prio) && (prio < SST_PORT_MAX_TASK)
        && (task_registry[prio] == (SST_Task *)0));
    task_registry[prio] = me;
 8009820:	78fb      	ldrb	r3, [r7, #3]
 8009822:	4907      	ldr	r1, [pc, #28]	@ (8009840 <SST_Task_start+0x4c>)
 8009824:	687a      	ldr	r2, [r7, #4]
 8009826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    //me->nUsed = 0U; /* no events in the queue */
    /* initialize this task with the initialization event */
    (*me->init)(me, me->current_evt); /* NOTE: virtual call */
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	687a      	ldr	r2, [r7, #4]
 8009830:	6892      	ldr	r2, [r2, #8]
 8009832:	4611      	mov	r1, r2
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	4798      	blx	r3
    /* TBD: implement event recycling */
}
 8009838:	bf00      	nop
 800983a:	3708      	adds	r7, #8
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}
 8009840:	20005898 	.word	0x20005898
 8009844:	080112dc 	.word	0x080112dc

08009848 <SST_Task_post>:
/*..........................................................................*/
void SST_Task_post(SST_Task * const me, SST_Evt const * const e) {
 8009848:	b580      	push	{r7, lr}
 800984a:	b082      	sub	sp, #8
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	6039      	str	r1, [r7, #0]
    /*! @pre the queue must be sized adequately and cannot overflow */
    //DBC_REQUIRE(300, me->nUsed <= me->end);

    SST_PORT_CRIT_STAT
    SST_PORT_CRIT_ENTRY();
 8009852:	b672      	cpsid	i
    //     me->head = me->end; /* wrap around */
    // }
    // else {
    //     --me->head;
    // }
    circular_buffer_push(me->evt_queue, e); /* insert event into the queue */
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	68db      	ldr	r3, [r3, #12]
 8009858:	6839      	ldr	r1, [r7, #0]
 800985a:	4618      	mov	r0, r3
 800985c:	f7ff fd0e 	bl	800927c <circular_buffer_push>
    //++me->nUsed;
    task_readySet |= (1U << (me->prio - 1U));
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	7c5b      	ldrb	r3, [r3, #17]
 8009864:	3b01      	subs	r3, #1
 8009866:	2201      	movs	r2, #1
 8009868:	409a      	lsls	r2, r3
 800986a:	4b05      	ldr	r3, [pc, #20]	@ (8009880 <SST_Task_post+0x38>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4313      	orrs	r3, r2
 8009870:	4a03      	ldr	r2, [pc, #12]	@ (8009880 <SST_Task_post+0x38>)
 8009872:	6013      	str	r3, [r2, #0]
    SST_PORT_CRIT_EXIT();
 8009874:	b662      	cpsie	i
}
 8009876:	bf00      	nop
 8009878:	3708      	adds	r7, #8
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
 800987e:	bf00      	nop
 8009880:	20005890 	.word	0x20005890

08009884 <SST_TimeEvt_ctor>:
/*..........................................................................*/
void SST_TimeEvt_ctor(
    SST_TimeEvt * const me,
    SST_Signal sig,
    SST_Task *task)
{
 8009884:	b480      	push	{r7}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	60f8      	str	r0, [r7, #12]
 800988c:	460b      	mov	r3, r1
 800988e:	607a      	str	r2, [r7, #4]
 8009890:	817b      	strh	r3, [r7, #10]
    me->super.sig = sig;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	897a      	ldrh	r2, [r7, #10]
 8009896:	801a      	strh	r2, [r3, #0]
    me->task = task;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	609a      	str	r2, [r3, #8]
    me->ctr = 0U;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	2200      	movs	r2, #0
 80098a2:	819a      	strh	r2, [r3, #12]
    me->interval = 0U;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2200      	movs	r2, #0
 80098a8:	81da      	strh	r2, [r3, #14]

    /* insert time event "me" into the linked-list */
    me->next = timeEvt_head;
 80098aa:	4b06      	ldr	r3, [pc, #24]	@ (80098c4 <SST_TimeEvt_ctor+0x40>)
 80098ac:	681a      	ldr	r2, [r3, #0]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	605a      	str	r2, [r3, #4]
    timeEvt_head = me;
 80098b2:	4a04      	ldr	r2, [pc, #16]	@ (80098c4 <SST_TimeEvt_ctor+0x40>)
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	6013      	str	r3, [r2, #0]
}
 80098b8:	bf00      	nop
 80098ba:	3714      	adds	r7, #20
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr
 80098c4:	2000591c 	.word	0x2000591c

080098c8 <SST_TimeEvt_arm>:
/*..........................................................................*/
void SST_TimeEvt_arm(
    SST_TimeEvt * const me,
    SST_TCtr ctr,
    SST_TCtr interval)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b083      	sub	sp, #12
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	460b      	mov	r3, r1
 80098d2:	807b      	strh	r3, [r7, #2]
 80098d4:	4613      	mov	r3, r2
 80098d6:	803b      	strh	r3, [r7, #0]
    SST_PORT_CRIT_STAT
    SST_PORT_CRIT_ENTRY();
 80098d8:	b672      	cpsid	i
    me->ctr = ctr;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	887a      	ldrh	r2, [r7, #2]
 80098de:	819a      	strh	r2, [r3, #12]
    me->interval = interval;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	883a      	ldrh	r2, [r7, #0]
 80098e4:	81da      	strh	r2, [r3, #14]
    SST_PORT_CRIT_EXIT();
 80098e6:	b662      	cpsie	i
}
 80098e8:	bf00      	nop
 80098ea:	370c      	adds	r7, #12
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr

080098f4 <SST_TimeEvt_disarm>:
/*..........................................................................*/
bool SST_TimeEvt_disarm(SST_TimeEvt * const me) {
 80098f4:	b480      	push	{r7}
 80098f6:	b085      	sub	sp, #20
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
    SST_PORT_CRIT_STAT
    SST_PORT_CRIT_ENTRY();
 80098fc:	b672      	cpsid	i
    bool status = (me->ctr != 0U);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	899b      	ldrh	r3, [r3, #12]
 8009902:	2b00      	cmp	r3, #0
 8009904:	bf14      	ite	ne
 8009906:	2301      	movne	r3, #1
 8009908:	2300      	moveq	r3, #0
 800990a:	73fb      	strb	r3, [r7, #15]
    me->ctr = 0U;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2200      	movs	r2, #0
 8009910:	819a      	strh	r2, [r3, #12]
    me->interval = 0U;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2200      	movs	r2, #0
 8009916:	81da      	strh	r2, [r3, #14]
    SST_PORT_CRIT_EXIT();
 8009918:	b662      	cpsie	i
    return status;
 800991a:	7bfb      	ldrb	r3, [r7, #15]
}
 800991c:	4618      	mov	r0, r3
 800991e:	3714      	adds	r7, #20
 8009920:	46bd      	mov	sp, r7
 8009922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009926:	4770      	bx	lr

08009928 <SST_TimeEvt_tick>:
/*..........................................................................*/
void SST_TimeEvt_tick(void) {
 8009928:	b580      	push	{r7, lr}
 800992a:	b082      	sub	sp, #8
 800992c:	af00      	add	r7, sp, #0
    SST_tick++; /* increment the SST tick counter */
 800992e:	4b19      	ldr	r3, [pc, #100]	@ (8009994 <SST_TimeEvt_tick+0x6c>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	3301      	adds	r3, #1
 8009934:	4a17      	ldr	r2, [pc, #92]	@ (8009994 <SST_TimeEvt_tick+0x6c>)
 8009936:	6013      	str	r3, [r2, #0]
    for (SST_TimeEvt *t = timeEvt_head;
 8009938:	4b17      	ldr	r3, [pc, #92]	@ (8009998 <SST_TimeEvt_tick+0x70>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	607b      	str	r3, [r7, #4]
 800993e:	e021      	b.n	8009984 <SST_TimeEvt_tick+0x5c>
         t != (SST_TimeEvt *)0;
         t = t->next)
    {
        SST_PORT_CRIT_STAT
        SST_PORT_CRIT_ENTRY();
 8009940:	b672      	cpsid	i
        if (t->ctr == 0U) { /* disarmed? (most frequent case) */
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	899b      	ldrh	r3, [r3, #12]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d101      	bne.n	800994e <SST_TimeEvt_tick+0x26>
            SST_PORT_CRIT_EXIT();
 800994a:	b662      	cpsie	i
 800994c:	e017      	b.n	800997e <SST_TimeEvt_tick+0x56>
        }
        else if (t->ctr == 1U) { /* expiring? */
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	899b      	ldrh	r3, [r3, #12]
 8009952:	2b01      	cmp	r3, #1
 8009954:	d10c      	bne.n	8009970 <SST_TimeEvt_tick+0x48>
            t->ctr = t->interval;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	89da      	ldrh	r2, [r3, #14]
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	819a      	strh	r2, [r3, #12]
            SST_PORT_CRIT_EXIT();
 800995e:	b662      	cpsie	i

            SST_Task_post(t->task, &t->super);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	4611      	mov	r1, r2
 8009968:	4618      	mov	r0, r3
 800996a:	f7ff ff6d 	bl	8009848 <SST_Task_post>
 800996e:	e006      	b.n	800997e <SST_TimeEvt_tick+0x56>
        }
        else { /* timing out */
            --t->ctr;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	899b      	ldrh	r3, [r3, #12]
 8009974:	3b01      	subs	r3, #1
 8009976:	b29a      	uxth	r2, r3
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	819a      	strh	r2, [r3, #12]
            SST_PORT_CRIT_EXIT();
 800997c:	b662      	cpsie	i
         t = t->next)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	685b      	ldr	r3, [r3, #4]
 8009982:	607b      	str	r3, [r7, #4]
         t != (SST_TimeEvt *)0;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d1da      	bne.n	8009940 <SST_TimeEvt_tick+0x18>
        }
    }
}
 800998a:	bf00      	nop
 800998c:	bf00      	nop
 800998e:	3708      	adds	r7, #8
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}
 8009994:	20005894 	.word	0x20005894
 8009998:	2000591c 	.word	0x2000591c

0800999c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80099a0:	2003      	movs	r0, #3
 80099a2:	f000 fd4d 	bl	800a440 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80099a6:	200f      	movs	r0, #15
 80099a8:	f000 f806 	bl	80099b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80099ac:	f7f9 f8f0 	bl	8002b90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80099b0:	2300      	movs	r3, #0
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	bd80      	pop	{r7, pc}
	...

080099b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b082      	sub	sp, #8
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80099c0:	4b12      	ldr	r3, [pc, #72]	@ (8009a0c <HAL_InitTick+0x54>)
 80099c2:	681a      	ldr	r2, [r3, #0]
 80099c4:	4b12      	ldr	r3, [pc, #72]	@ (8009a10 <HAL_InitTick+0x58>)
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	4619      	mov	r1, r3
 80099ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80099ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80099d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80099d6:	4618      	mov	r0, r3
 80099d8:	f000 fd67 	bl	800a4aa <HAL_SYSTICK_Config>
 80099dc:	4603      	mov	r3, r0
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d001      	beq.n	80099e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80099e2:	2301      	movs	r3, #1
 80099e4:	e00e      	b.n	8009a04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2b0f      	cmp	r3, #15
 80099ea:	d80a      	bhi.n	8009a02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80099ec:	2200      	movs	r2, #0
 80099ee:	6879      	ldr	r1, [r7, #4]
 80099f0:	f04f 30ff 	mov.w	r0, #4294967295
 80099f4:	f000 fd2f 	bl	800a456 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80099f8:	4a06      	ldr	r2, [pc, #24]	@ (8009a14 <HAL_InitTick+0x5c>)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80099fe:	2300      	movs	r3, #0
 8009a00:	e000      	b.n	8009a04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8009a02:	2301      	movs	r3, #1
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3708      	adds	r7, #8
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}
 8009a0c:	20000000 	.word	0x20000000
 8009a10:	2000415c 	.word	0x2000415c
 8009a14:	20004158 	.word	0x20004158

08009a18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009a1c:	4b06      	ldr	r3, [pc, #24]	@ (8009a38 <HAL_IncTick+0x20>)
 8009a1e:	781b      	ldrb	r3, [r3, #0]
 8009a20:	461a      	mov	r2, r3
 8009a22:	4b06      	ldr	r3, [pc, #24]	@ (8009a3c <HAL_IncTick+0x24>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4413      	add	r3, r2
 8009a28:	4a04      	ldr	r2, [pc, #16]	@ (8009a3c <HAL_IncTick+0x24>)
 8009a2a:	6013      	str	r3, [r2, #0]
}
 8009a2c:	bf00      	nop
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a34:	4770      	bx	lr
 8009a36:	bf00      	nop
 8009a38:	2000415c 	.word	0x2000415c
 8009a3c:	20005920 	.word	0x20005920

08009a40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009a40:	b480      	push	{r7}
 8009a42:	af00      	add	r7, sp, #0
  return uwTick;
 8009a44:	4b03      	ldr	r3, [pc, #12]	@ (8009a54 <HAL_GetTick+0x14>)
 8009a46:	681b      	ldr	r3, [r3, #0]
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a50:	4770      	bx	lr
 8009a52:	bf00      	nop
 8009a54:	20005920 	.word	0x20005920

08009a58 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009a60:	2300      	movs	r3, #0
 8009a62:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d101      	bne.n	8009a6e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	e031      	b.n	8009ad2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d109      	bne.n	8009a8a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f7f9 f8ae 	bl	8002bd8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2200      	movs	r2, #0
 8009a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a8e:	f003 0310 	and.w	r3, r3, #16
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d116      	bne.n	8009ac4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a9a:	4b10      	ldr	r3, [pc, #64]	@ (8009adc <HAL_ADC_Init+0x84>)
 8009a9c:	4013      	ands	r3, r2
 8009a9e:	f043 0202 	orr.w	r2, r3, #2
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f000 fa7e 	bl	8009fa8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ab6:	f023 0303 	bic.w	r3, r3, #3
 8009aba:	f043 0201 	orr.w	r2, r3, #1
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	641a      	str	r2, [r3, #64]	@ 0x40
 8009ac2:	e001      	b.n	8009ac8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8009ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3710      	adds	r7, #16
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}
 8009ada:	bf00      	nop
 8009adc:	ffffeefd 	.word	0xffffeefd

08009ae0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b086      	sub	sp, #24
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	60f8      	str	r0, [r7, #12]
 8009ae8:	60b9      	str	r1, [r7, #8]
 8009aea:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8009aec:	2300      	movs	r3, #0
 8009aee:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009af6:	2b01      	cmp	r3, #1
 8009af8:	d101      	bne.n	8009afe <HAL_ADC_Start_DMA+0x1e>
 8009afa:	2302      	movs	r3, #2
 8009afc:	e0d4      	b.n	8009ca8 <HAL_ADC_Start_DMA+0x1c8>
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	2201      	movs	r2, #1
 8009b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	689b      	ldr	r3, [r3, #8]
 8009b0c:	f003 0301 	and.w	r3, r3, #1
 8009b10:	2b01      	cmp	r3, #1
 8009b12:	d018      	beq.n	8009b46 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	689a      	ldr	r2, [r3, #8]
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f042 0201 	orr.w	r2, r2, #1
 8009b22:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8009b24:	4b62      	ldr	r3, [pc, #392]	@ (8009cb0 <HAL_ADC_Start_DMA+0x1d0>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a62      	ldr	r2, [pc, #392]	@ (8009cb4 <HAL_ADC_Start_DMA+0x1d4>)
 8009b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8009b2e:	0c9a      	lsrs	r2, r3, #18
 8009b30:	4613      	mov	r3, r2
 8009b32:	005b      	lsls	r3, r3, #1
 8009b34:	4413      	add	r3, r2
 8009b36:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8009b38:	e002      	b.n	8009b40 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	3b01      	subs	r3, #1
 8009b3e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d1f9      	bne.n	8009b3a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	689b      	ldr	r3, [r3, #8]
 8009b4c:	f003 0301 	and.w	r3, r3, #1
 8009b50:	2b01      	cmp	r3, #1
 8009b52:	f040 809c 	bne.w	8009c8e <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b5a:	4b57      	ldr	r3, [pc, #348]	@ (8009cb8 <HAL_ADC_Start_DMA+0x1d8>)
 8009b5c:	4013      	ands	r3, r2
 8009b5e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	685b      	ldr	r3, [r3, #4]
 8009b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d007      	beq.n	8009b84 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b78:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009b7c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009b8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b90:	d106      	bne.n	8009ba0 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b96:	f023 0206 	bic.w	r2, r3, #6
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	645a      	str	r2, [r3, #68]	@ 0x44
 8009b9e:	e002      	b.n	8009ba6 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bb2:	4a42      	ldr	r2, [pc, #264]	@ (8009cbc <HAL_ADC_Start_DMA+0x1dc>)
 8009bb4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bba:	4a41      	ldr	r2, [pc, #260]	@ (8009cc0 <HAL_ADC_Start_DMA+0x1e0>)
 8009bbc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bc2:	4a40      	ldr	r2, [pc, #256]	@ (8009cc4 <HAL_ADC_Start_DMA+0x1e4>)
 8009bc4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8009bce:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	685a      	ldr	r2, [r3, #4]
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8009bde:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	689a      	ldr	r2, [r3, #8]
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009bee:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	334c      	adds	r3, #76	@ 0x4c
 8009bfa:	4619      	mov	r1, r3
 8009bfc:	68ba      	ldr	r2, [r7, #8]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f000 fd0e 	bl	800a620 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8009c04:	4b30      	ldr	r3, [pc, #192]	@ (8009cc8 <HAL_ADC_Start_DMA+0x1e8>)
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	f003 031f 	and.w	r3, r3, #31
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d10f      	bne.n	8009c30 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	689b      	ldr	r3, [r3, #8]
 8009c16:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d143      	bne.n	8009ca6 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	689a      	ldr	r2, [r3, #8]
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8009c2c:	609a      	str	r2, [r3, #8]
 8009c2e:	e03a      	b.n	8009ca6 <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	4a25      	ldr	r2, [pc, #148]	@ (8009ccc <HAL_ADC_Start_DMA+0x1ec>)
 8009c36:	4293      	cmp	r3, r2
 8009c38:	d10e      	bne.n	8009c58 <HAL_ADC_Start_DMA+0x178>
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	689b      	ldr	r3, [r3, #8]
 8009c40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d107      	bne.n	8009c58 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	689a      	ldr	r2, [r3, #8]
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8009c56:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8009c58:	4b1b      	ldr	r3, [pc, #108]	@ (8009cc8 <HAL_ADC_Start_DMA+0x1e8>)
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	f003 0310 	and.w	r3, r3, #16
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d120      	bne.n	8009ca6 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	4a19      	ldr	r2, [pc, #100]	@ (8009cd0 <HAL_ADC_Start_DMA+0x1f0>)
 8009c6a:	4293      	cmp	r3, r2
 8009c6c:	d11b      	bne.n	8009ca6 <HAL_ADC_Start_DMA+0x1c6>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	689b      	ldr	r3, [r3, #8]
 8009c74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d114      	bne.n	8009ca6 <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	689a      	ldr	r2, [r3, #8]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8009c8a:	609a      	str	r2, [r3, #8]
 8009c8c:	e00b      	b.n	8009ca6 <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c92:	f043 0210 	orr.w	r2, r3, #16
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c9e:	f043 0201 	orr.w	r2, r3, #1
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8009ca6:	2300      	movs	r3, #0
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3718      	adds	r7, #24
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	20000000 	.word	0x20000000
 8009cb4:	431bde83 	.word	0x431bde83
 8009cb8:	fffff8fe 	.word	0xfffff8fe
 8009cbc:	0800a19d 	.word	0x0800a19d
 8009cc0:	0800a257 	.word	0x0800a257
 8009cc4:	0800a273 	.word	0x0800a273
 8009cc8:	40012300 	.word	0x40012300
 8009ccc:	40012000 	.word	0x40012000
 8009cd0:	40012200 	.word	0x40012200

08009cd4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b083      	sub	sp, #12
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8009cdc:	bf00      	nop
 8009cde:	370c      	adds	r7, #12
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce6:	4770      	bx	lr

08009ce8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b083      	sub	sp, #12
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8009cf0:	bf00      	nop
 8009cf2:	370c      	adds	r7, #12
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfa:	4770      	bx	lr

08009cfc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b085      	sub	sp, #20
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8009d06:	2300      	movs	r3, #0
 8009d08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d101      	bne.n	8009d18 <HAL_ADC_ConfigChannel+0x1c>
 8009d14:	2302      	movs	r3, #2
 8009d16:	e136      	b.n	8009f86 <HAL_ADC_ConfigChannel+0x28a>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	2b09      	cmp	r3, #9
 8009d26:	d93a      	bls.n	8009d9e <HAL_ADC_ConfigChannel+0xa2>
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d30:	d035      	beq.n	8009d9e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	68d9      	ldr	r1, [r3, #12]
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	b29b      	uxth	r3, r3
 8009d3e:	461a      	mov	r2, r3
 8009d40:	4613      	mov	r3, r2
 8009d42:	005b      	lsls	r3, r3, #1
 8009d44:	4413      	add	r3, r2
 8009d46:	3b1e      	subs	r3, #30
 8009d48:	2207      	movs	r2, #7
 8009d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8009d4e:	43da      	mvns	r2, r3
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	400a      	ands	r2, r1
 8009d56:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4a8d      	ldr	r2, [pc, #564]	@ (8009f94 <HAL_ADC_ConfigChannel+0x298>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d10a      	bne.n	8009d78 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	68d9      	ldr	r1, [r3, #12]
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	061a      	lsls	r2, r3, #24
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	430a      	orrs	r2, r1
 8009d74:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009d76:	e035      	b.n	8009de4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	68d9      	ldr	r1, [r3, #12]
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	689a      	ldr	r2, [r3, #8]
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	b29b      	uxth	r3, r3
 8009d88:	4618      	mov	r0, r3
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	005b      	lsls	r3, r3, #1
 8009d8e:	4403      	add	r3, r0
 8009d90:	3b1e      	subs	r3, #30
 8009d92:	409a      	lsls	r2, r3
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	430a      	orrs	r2, r1
 8009d9a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009d9c:	e022      	b.n	8009de4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	6919      	ldr	r1, [r3, #16]
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	b29b      	uxth	r3, r3
 8009daa:	461a      	mov	r2, r3
 8009dac:	4613      	mov	r3, r2
 8009dae:	005b      	lsls	r3, r3, #1
 8009db0:	4413      	add	r3, r2
 8009db2:	2207      	movs	r2, #7
 8009db4:	fa02 f303 	lsl.w	r3, r2, r3
 8009db8:	43da      	mvns	r2, r3
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	400a      	ands	r2, r1
 8009dc0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	6919      	ldr	r1, [r3, #16]
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	689a      	ldr	r2, [r3, #8]
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	b29b      	uxth	r3, r3
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	4603      	mov	r3, r0
 8009dd6:	005b      	lsls	r3, r3, #1
 8009dd8:	4403      	add	r3, r0
 8009dda:	409a      	lsls	r2, r3
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	430a      	orrs	r2, r1
 8009de2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	685b      	ldr	r3, [r3, #4]
 8009de8:	2b06      	cmp	r3, #6
 8009dea:	d824      	bhi.n	8009e36 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	685a      	ldr	r2, [r3, #4]
 8009df6:	4613      	mov	r3, r2
 8009df8:	009b      	lsls	r3, r3, #2
 8009dfa:	4413      	add	r3, r2
 8009dfc:	3b05      	subs	r3, #5
 8009dfe:	221f      	movs	r2, #31
 8009e00:	fa02 f303 	lsl.w	r3, r2, r3
 8009e04:	43da      	mvns	r2, r3
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	400a      	ands	r2, r1
 8009e0c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	685a      	ldr	r2, [r3, #4]
 8009e20:	4613      	mov	r3, r2
 8009e22:	009b      	lsls	r3, r3, #2
 8009e24:	4413      	add	r3, r2
 8009e26:	3b05      	subs	r3, #5
 8009e28:	fa00 f203 	lsl.w	r2, r0, r3
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	430a      	orrs	r2, r1
 8009e32:	635a      	str	r2, [r3, #52]	@ 0x34
 8009e34:	e04c      	b.n	8009ed0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	685b      	ldr	r3, [r3, #4]
 8009e3a:	2b0c      	cmp	r3, #12
 8009e3c:	d824      	bhi.n	8009e88 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	685a      	ldr	r2, [r3, #4]
 8009e48:	4613      	mov	r3, r2
 8009e4a:	009b      	lsls	r3, r3, #2
 8009e4c:	4413      	add	r3, r2
 8009e4e:	3b23      	subs	r3, #35	@ 0x23
 8009e50:	221f      	movs	r2, #31
 8009e52:	fa02 f303 	lsl.w	r3, r2, r3
 8009e56:	43da      	mvns	r2, r3
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	400a      	ands	r2, r1
 8009e5e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	b29b      	uxth	r3, r3
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	685a      	ldr	r2, [r3, #4]
 8009e72:	4613      	mov	r3, r2
 8009e74:	009b      	lsls	r3, r3, #2
 8009e76:	4413      	add	r3, r2
 8009e78:	3b23      	subs	r3, #35	@ 0x23
 8009e7a:	fa00 f203 	lsl.w	r2, r0, r3
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	430a      	orrs	r2, r1
 8009e84:	631a      	str	r2, [r3, #48]	@ 0x30
 8009e86:	e023      	b.n	8009ed0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	685a      	ldr	r2, [r3, #4]
 8009e92:	4613      	mov	r3, r2
 8009e94:	009b      	lsls	r3, r3, #2
 8009e96:	4413      	add	r3, r2
 8009e98:	3b41      	subs	r3, #65	@ 0x41
 8009e9a:	221f      	movs	r2, #31
 8009e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8009ea0:	43da      	mvns	r2, r3
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	400a      	ands	r2, r1
 8009ea8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	b29b      	uxth	r3, r3
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	685a      	ldr	r2, [r3, #4]
 8009ebc:	4613      	mov	r3, r2
 8009ebe:	009b      	lsls	r3, r3, #2
 8009ec0:	4413      	add	r3, r2
 8009ec2:	3b41      	subs	r3, #65	@ 0x41
 8009ec4:	fa00 f203 	lsl.w	r2, r0, r3
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	430a      	orrs	r2, r1
 8009ece:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4a30      	ldr	r2, [pc, #192]	@ (8009f98 <HAL_ADC_ConfigChannel+0x29c>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d10a      	bne.n	8009ef0 <HAL_ADC_ConfigChannel+0x1f4>
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009ee2:	d105      	bne.n	8009ef0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8009ee4:	4b2d      	ldr	r3, [pc, #180]	@ (8009f9c <HAL_ADC_ConfigChannel+0x2a0>)
 8009ee6:	685b      	ldr	r3, [r3, #4]
 8009ee8:	4a2c      	ldr	r2, [pc, #176]	@ (8009f9c <HAL_ADC_ConfigChannel+0x2a0>)
 8009eea:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8009eee:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a28      	ldr	r2, [pc, #160]	@ (8009f98 <HAL_ADC_ConfigChannel+0x29c>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d10f      	bne.n	8009f1a <HAL_ADC_ConfigChannel+0x21e>
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	2b12      	cmp	r3, #18
 8009f00:	d10b      	bne.n	8009f1a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8009f02:	4b26      	ldr	r3, [pc, #152]	@ (8009f9c <HAL_ADC_ConfigChannel+0x2a0>)
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	4a25      	ldr	r2, [pc, #148]	@ (8009f9c <HAL_ADC_ConfigChannel+0x2a0>)
 8009f08:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009f0c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8009f0e:	4b23      	ldr	r3, [pc, #140]	@ (8009f9c <HAL_ADC_ConfigChannel+0x2a0>)
 8009f10:	685b      	ldr	r3, [r3, #4]
 8009f12:	4a22      	ldr	r2, [pc, #136]	@ (8009f9c <HAL_ADC_ConfigChannel+0x2a0>)
 8009f14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009f18:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	4a1e      	ldr	r2, [pc, #120]	@ (8009f98 <HAL_ADC_ConfigChannel+0x29c>)
 8009f20:	4293      	cmp	r3, r2
 8009f22:	d12b      	bne.n	8009f7c <HAL_ADC_ConfigChannel+0x280>
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	4a1a      	ldr	r2, [pc, #104]	@ (8009f94 <HAL_ADC_ConfigChannel+0x298>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d003      	beq.n	8009f36 <HAL_ADC_ConfigChannel+0x23a>
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	2b11      	cmp	r3, #17
 8009f34:	d122      	bne.n	8009f7c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8009f36:	4b19      	ldr	r3, [pc, #100]	@ (8009f9c <HAL_ADC_ConfigChannel+0x2a0>)
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	4a18      	ldr	r2, [pc, #96]	@ (8009f9c <HAL_ADC_ConfigChannel+0x2a0>)
 8009f3c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8009f40:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8009f42:	4b16      	ldr	r3, [pc, #88]	@ (8009f9c <HAL_ADC_ConfigChannel+0x2a0>)
 8009f44:	685b      	ldr	r3, [r3, #4]
 8009f46:	4a15      	ldr	r2, [pc, #84]	@ (8009f9c <HAL_ADC_ConfigChannel+0x2a0>)
 8009f48:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009f4c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	4a10      	ldr	r2, [pc, #64]	@ (8009f94 <HAL_ADC_ConfigChannel+0x298>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d111      	bne.n	8009f7c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8009f58:	4b11      	ldr	r3, [pc, #68]	@ (8009fa0 <HAL_ADC_ConfigChannel+0x2a4>)
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	4a11      	ldr	r2, [pc, #68]	@ (8009fa4 <HAL_ADC_ConfigChannel+0x2a8>)
 8009f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8009f62:	0c9a      	lsrs	r2, r3, #18
 8009f64:	4613      	mov	r3, r2
 8009f66:	009b      	lsls	r3, r3, #2
 8009f68:	4413      	add	r3, r2
 8009f6a:	005b      	lsls	r3, r3, #1
 8009f6c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8009f6e:	e002      	b.n	8009f76 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	3b01      	subs	r3, #1
 8009f74:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d1f9      	bne.n	8009f70 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8009f84:	2300      	movs	r3, #0
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3714      	adds	r7, #20
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f90:	4770      	bx	lr
 8009f92:	bf00      	nop
 8009f94:	10000012 	.word	0x10000012
 8009f98:	40012000 	.word	0x40012000
 8009f9c:	40012300 	.word	0x40012300
 8009fa0:	20000000 	.word	0x20000000
 8009fa4:	431bde83 	.word	0x431bde83

08009fa8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b083      	sub	sp, #12
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8009fb0:	4b78      	ldr	r3, [pc, #480]	@ (800a194 <ADC_Init+0x1ec>)
 8009fb2:	685b      	ldr	r3, [r3, #4]
 8009fb4:	4a77      	ldr	r2, [pc, #476]	@ (800a194 <ADC_Init+0x1ec>)
 8009fb6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8009fba:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8009fbc:	4b75      	ldr	r3, [pc, #468]	@ (800a194 <ADC_Init+0x1ec>)
 8009fbe:	685a      	ldr	r2, [r3, #4]
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	685b      	ldr	r3, [r3, #4]
 8009fc4:	4973      	ldr	r1, [pc, #460]	@ (800a194 <ADC_Init+0x1ec>)
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	685a      	ldr	r2, [r3, #4]
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009fd8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	6859      	ldr	r1, [r3, #4]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	691b      	ldr	r3, [r3, #16]
 8009fe4:	021a      	lsls	r2, r3, #8
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	430a      	orrs	r2, r1
 8009fec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	685a      	ldr	r2, [r3, #4]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8009ffc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	6859      	ldr	r1, [r3, #4]
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	689a      	ldr	r2, [r3, #8]
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	430a      	orrs	r2, r1
 800a00e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	689a      	ldr	r2, [r3, #8]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a01e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	6899      	ldr	r1, [r3, #8]
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	68da      	ldr	r2, [r3, #12]
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	430a      	orrs	r2, r1
 800a030:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a036:	4a58      	ldr	r2, [pc, #352]	@ (800a198 <ADC_Init+0x1f0>)
 800a038:	4293      	cmp	r3, r2
 800a03a:	d022      	beq.n	800a082 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	689a      	ldr	r2, [r3, #8]
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a04a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	6899      	ldr	r1, [r3, #8]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	430a      	orrs	r2, r1
 800a05c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	689a      	ldr	r2, [r3, #8]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800a06c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	6899      	ldr	r1, [r3, #8]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	430a      	orrs	r2, r1
 800a07e:	609a      	str	r2, [r3, #8]
 800a080:	e00f      	b.n	800a0a2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	689a      	ldr	r2, [r3, #8]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a090:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	689a      	ldr	r2, [r3, #8]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800a0a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	689a      	ldr	r2, [r3, #8]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f022 0202 	bic.w	r2, r2, #2
 800a0b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	6899      	ldr	r1, [r3, #8]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	699b      	ldr	r3, [r3, #24]
 800a0bc:	005a      	lsls	r2, r3, #1
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	430a      	orrs	r2, r1
 800a0c4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d01b      	beq.n	800a108 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	685a      	ldr	r2, [r3, #4]
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a0de:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	685a      	ldr	r2, [r3, #4]
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800a0ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	6859      	ldr	r1, [r3, #4]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0fa:	3b01      	subs	r3, #1
 800a0fc:	035a      	lsls	r2, r3, #13
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	430a      	orrs	r2, r1
 800a104:	605a      	str	r2, [r3, #4]
 800a106:	e007      	b.n	800a118 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	685a      	ldr	r2, [r3, #4]
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a116:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800a126:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	69db      	ldr	r3, [r3, #28]
 800a132:	3b01      	subs	r3, #1
 800a134:	051a      	lsls	r2, r3, #20
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	430a      	orrs	r2, r1
 800a13c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	689a      	ldr	r2, [r3, #8]
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800a14c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	6899      	ldr	r1, [r3, #8]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a15a:	025a      	lsls	r2, r3, #9
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	430a      	orrs	r2, r1
 800a162:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	689a      	ldr	r2, [r3, #8]
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a172:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	6899      	ldr	r1, [r3, #8]
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	695b      	ldr	r3, [r3, #20]
 800a17e:	029a      	lsls	r2, r3, #10
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	430a      	orrs	r2, r1
 800a186:	609a      	str	r2, [r3, #8]
}
 800a188:	bf00      	nop
 800a18a:	370c      	adds	r7, #12
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr
 800a194:	40012300 	.word	0x40012300
 800a198:	0f000001 	.word	0x0f000001

0800a19c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b084      	sub	sp, #16
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1a8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1ae:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d13c      	bne.n	800a230 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1ba:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	689b      	ldr	r3, [r3, #8]
 800a1c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d12b      	bne.n	800a228 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d127      	bne.n	800a228 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1de:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d006      	beq.n	800a1f4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	689b      	ldr	r3, [r3, #8]
 800a1ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d119      	bne.n	800a228 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	685a      	ldr	r2, [r3, #4]
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f022 0220 	bic.w	r2, r2, #32
 800a202:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a208:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a214:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d105      	bne.n	800a228 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a220:	f043 0201 	orr.w	r2, r3, #1
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a228:	68f8      	ldr	r0, [r7, #12]
 800a22a:	f7fb fb7d 	bl	8005928 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a22e:	e00e      	b.n	800a24e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a234:	f003 0310 	and.w	r3, r3, #16
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d003      	beq.n	800a244 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f7ff fd53 	bl	8009ce8 <HAL_ADC_ErrorCallback>
}
 800a242:	e004      	b.n	800a24e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	4798      	blx	r3
}
 800a24e:	bf00      	nop
 800a250:	3710      	adds	r7, #16
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}

0800a256 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a256:	b580      	push	{r7, lr}
 800a258:	b084      	sub	sp, #16
 800a25a:	af00      	add	r7, sp, #0
 800a25c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a262:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a264:	68f8      	ldr	r0, [r7, #12]
 800a266:	f7ff fd35 	bl	8009cd4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a26a:	bf00      	nop
 800a26c:	3710      	adds	r7, #16
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}

0800a272 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800a272:	b580      	push	{r7, lr}
 800a274:	b084      	sub	sp, #16
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a27e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	2240      	movs	r2, #64	@ 0x40
 800a284:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a28a:	f043 0204 	orr.w	r2, r3, #4
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a292:	68f8      	ldr	r0, [r7, #12]
 800a294:	f7ff fd28 	bl	8009ce8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a298:	bf00      	nop
 800a29a:	3710      	adds	r7, #16
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <__NVIC_SetPriorityGrouping>:
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b085      	sub	sp, #20
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f003 0307 	and.w	r3, r3, #7
 800a2ae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a2b0:	4b0b      	ldr	r3, [pc, #44]	@ (800a2e0 <__NVIC_SetPriorityGrouping+0x40>)
 800a2b2:	68db      	ldr	r3, [r3, #12]
 800a2b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a2b6:	68ba      	ldr	r2, [r7, #8]
 800a2b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a2bc:	4013      	ands	r3, r2
 800a2be:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800a2c8:	4b06      	ldr	r3, [pc, #24]	@ (800a2e4 <__NVIC_SetPriorityGrouping+0x44>)
 800a2ca:	4313      	orrs	r3, r2
 800a2cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a2ce:	4a04      	ldr	r2, [pc, #16]	@ (800a2e0 <__NVIC_SetPriorityGrouping+0x40>)
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	60d3      	str	r3, [r2, #12]
}
 800a2d4:	bf00      	nop
 800a2d6:	3714      	adds	r7, #20
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr
 800a2e0:	e000ed00 	.word	0xe000ed00
 800a2e4:	05fa0000 	.word	0x05fa0000

0800a2e8 <__NVIC_GetPriorityGrouping>:
{
 800a2e8:	b480      	push	{r7}
 800a2ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a2ec:	4b04      	ldr	r3, [pc, #16]	@ (800a300 <__NVIC_GetPriorityGrouping+0x18>)
 800a2ee:	68db      	ldr	r3, [r3, #12]
 800a2f0:	0a1b      	lsrs	r3, r3, #8
 800a2f2:	f003 0307 	and.w	r3, r3, #7
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fe:	4770      	bx	lr
 800a300:	e000ed00 	.word	0xe000ed00

0800a304 <__NVIC_EnableIRQ>:
{
 800a304:	b480      	push	{r7}
 800a306:	b083      	sub	sp, #12
 800a308:	af00      	add	r7, sp, #0
 800a30a:	4603      	mov	r3, r0
 800a30c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a30e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a312:	2b00      	cmp	r3, #0
 800a314:	db0b      	blt.n	800a32e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a316:	79fb      	ldrb	r3, [r7, #7]
 800a318:	f003 021f 	and.w	r2, r3, #31
 800a31c:	4907      	ldr	r1, [pc, #28]	@ (800a33c <__NVIC_EnableIRQ+0x38>)
 800a31e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a322:	095b      	lsrs	r3, r3, #5
 800a324:	2001      	movs	r0, #1
 800a326:	fa00 f202 	lsl.w	r2, r0, r2
 800a32a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800a32e:	bf00      	nop
 800a330:	370c      	adds	r7, #12
 800a332:	46bd      	mov	sp, r7
 800a334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a338:	4770      	bx	lr
 800a33a:	bf00      	nop
 800a33c:	e000e100 	.word	0xe000e100

0800a340 <__NVIC_SetPriority>:
{
 800a340:	b480      	push	{r7}
 800a342:	b083      	sub	sp, #12
 800a344:	af00      	add	r7, sp, #0
 800a346:	4603      	mov	r3, r0
 800a348:	6039      	str	r1, [r7, #0]
 800a34a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a34c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a350:	2b00      	cmp	r3, #0
 800a352:	db0a      	blt.n	800a36a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	b2da      	uxtb	r2, r3
 800a358:	490c      	ldr	r1, [pc, #48]	@ (800a38c <__NVIC_SetPriority+0x4c>)
 800a35a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a35e:	0112      	lsls	r2, r2, #4
 800a360:	b2d2      	uxtb	r2, r2
 800a362:	440b      	add	r3, r1
 800a364:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a368:	e00a      	b.n	800a380 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	b2da      	uxtb	r2, r3
 800a36e:	4908      	ldr	r1, [pc, #32]	@ (800a390 <__NVIC_SetPriority+0x50>)
 800a370:	79fb      	ldrb	r3, [r7, #7]
 800a372:	f003 030f 	and.w	r3, r3, #15
 800a376:	3b04      	subs	r3, #4
 800a378:	0112      	lsls	r2, r2, #4
 800a37a:	b2d2      	uxtb	r2, r2
 800a37c:	440b      	add	r3, r1
 800a37e:	761a      	strb	r2, [r3, #24]
}
 800a380:	bf00      	nop
 800a382:	370c      	adds	r7, #12
 800a384:	46bd      	mov	sp, r7
 800a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38a:	4770      	bx	lr
 800a38c:	e000e100 	.word	0xe000e100
 800a390:	e000ed00 	.word	0xe000ed00

0800a394 <NVIC_EncodePriority>:
{
 800a394:	b480      	push	{r7}
 800a396:	b089      	sub	sp, #36	@ 0x24
 800a398:	af00      	add	r7, sp, #0
 800a39a:	60f8      	str	r0, [r7, #12]
 800a39c:	60b9      	str	r1, [r7, #8]
 800a39e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	f003 0307 	and.w	r3, r3, #7
 800a3a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a3a8:	69fb      	ldr	r3, [r7, #28]
 800a3aa:	f1c3 0307 	rsb	r3, r3, #7
 800a3ae:	2b04      	cmp	r3, #4
 800a3b0:	bf28      	it	cs
 800a3b2:	2304      	movcs	r3, #4
 800a3b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a3b6:	69fb      	ldr	r3, [r7, #28]
 800a3b8:	3304      	adds	r3, #4
 800a3ba:	2b06      	cmp	r3, #6
 800a3bc:	d902      	bls.n	800a3c4 <NVIC_EncodePriority+0x30>
 800a3be:	69fb      	ldr	r3, [r7, #28]
 800a3c0:	3b03      	subs	r3, #3
 800a3c2:	e000      	b.n	800a3c6 <NVIC_EncodePriority+0x32>
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a3c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a3cc:	69bb      	ldr	r3, [r7, #24]
 800a3ce:	fa02 f303 	lsl.w	r3, r2, r3
 800a3d2:	43da      	mvns	r2, r3
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	401a      	ands	r2, r3
 800a3d8:	697b      	ldr	r3, [r7, #20]
 800a3da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a3dc:	f04f 31ff 	mov.w	r1, #4294967295
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	fa01 f303 	lsl.w	r3, r1, r3
 800a3e6:	43d9      	mvns	r1, r3
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a3ec:	4313      	orrs	r3, r2
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3724      	adds	r7, #36	@ 0x24
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f8:	4770      	bx	lr
	...

0800a3fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b082      	sub	sp, #8
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	3b01      	subs	r3, #1
 800a408:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a40c:	d301      	bcc.n	800a412 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a40e:	2301      	movs	r3, #1
 800a410:	e00f      	b.n	800a432 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a412:	4a0a      	ldr	r2, [pc, #40]	@ (800a43c <SysTick_Config+0x40>)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	3b01      	subs	r3, #1
 800a418:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a41a:	210f      	movs	r1, #15
 800a41c:	f04f 30ff 	mov.w	r0, #4294967295
 800a420:	f7ff ff8e 	bl	800a340 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a424:	4b05      	ldr	r3, [pc, #20]	@ (800a43c <SysTick_Config+0x40>)
 800a426:	2200      	movs	r2, #0
 800a428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a42a:	4b04      	ldr	r3, [pc, #16]	@ (800a43c <SysTick_Config+0x40>)
 800a42c:	2207      	movs	r2, #7
 800a42e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a430:	2300      	movs	r3, #0
}
 800a432:	4618      	mov	r0, r3
 800a434:	3708      	adds	r7, #8
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}
 800a43a:	bf00      	nop
 800a43c:	e000e010 	.word	0xe000e010

0800a440 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b082      	sub	sp, #8
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a448:	6878      	ldr	r0, [r7, #4]
 800a44a:	f7ff ff29 	bl	800a2a0 <__NVIC_SetPriorityGrouping>
}
 800a44e:	bf00      	nop
 800a450:	3708      	adds	r7, #8
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}

0800a456 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a456:	b580      	push	{r7, lr}
 800a458:	b086      	sub	sp, #24
 800a45a:	af00      	add	r7, sp, #0
 800a45c:	4603      	mov	r3, r0
 800a45e:	60b9      	str	r1, [r7, #8]
 800a460:	607a      	str	r2, [r7, #4]
 800a462:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800a464:	2300      	movs	r3, #0
 800a466:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a468:	f7ff ff3e 	bl	800a2e8 <__NVIC_GetPriorityGrouping>
 800a46c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a46e:	687a      	ldr	r2, [r7, #4]
 800a470:	68b9      	ldr	r1, [r7, #8]
 800a472:	6978      	ldr	r0, [r7, #20]
 800a474:	f7ff ff8e 	bl	800a394 <NVIC_EncodePriority>
 800a478:	4602      	mov	r2, r0
 800a47a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a47e:	4611      	mov	r1, r2
 800a480:	4618      	mov	r0, r3
 800a482:	f7ff ff5d 	bl	800a340 <__NVIC_SetPriority>
}
 800a486:	bf00      	nop
 800a488:	3718      	adds	r7, #24
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}

0800a48e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a48e:	b580      	push	{r7, lr}
 800a490:	b082      	sub	sp, #8
 800a492:	af00      	add	r7, sp, #0
 800a494:	4603      	mov	r3, r0
 800a496:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a49c:	4618      	mov	r0, r3
 800a49e:	f7ff ff31 	bl	800a304 <__NVIC_EnableIRQ>
}
 800a4a2:	bf00      	nop
 800a4a4:	3708      	adds	r7, #8
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}

0800a4aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a4aa:	b580      	push	{r7, lr}
 800a4ac:	b082      	sub	sp, #8
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f7ff ffa2 	bl	800a3fc <SysTick_Config>
 800a4b8:	4603      	mov	r3, r0
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3708      	adds	r7, #8
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
	...

0800a4c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b086      	sub	sp, #24
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a4d0:	f7ff fab6 	bl	8009a40 <HAL_GetTick>
 800a4d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d101      	bne.n	800a4e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a4dc:	2301      	movs	r3, #1
 800a4de:	e099      	b.n	800a614 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2202      	movs	r2, #2
 800a4e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	681a      	ldr	r2, [r3, #0]
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f022 0201 	bic.w	r2, r2, #1
 800a4fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a500:	e00f      	b.n	800a522 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a502:	f7ff fa9d 	bl	8009a40 <HAL_GetTick>
 800a506:	4602      	mov	r2, r0
 800a508:	693b      	ldr	r3, [r7, #16]
 800a50a:	1ad3      	subs	r3, r2, r3
 800a50c:	2b05      	cmp	r3, #5
 800a50e:	d908      	bls.n	800a522 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2220      	movs	r2, #32
 800a514:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2203      	movs	r2, #3
 800a51a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800a51e:	2303      	movs	r3, #3
 800a520:	e078      	b.n	800a614 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f003 0301 	and.w	r3, r3, #1
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d1e8      	bne.n	800a502 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a538:	697a      	ldr	r2, [r7, #20]
 800a53a:	4b38      	ldr	r3, [pc, #224]	@ (800a61c <HAL_DMA_Init+0x158>)
 800a53c:	4013      	ands	r3, r2
 800a53e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	685a      	ldr	r2, [r3, #4]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	689b      	ldr	r3, [r3, #8]
 800a548:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a54e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	691b      	ldr	r3, [r3, #16]
 800a554:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a55a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	699b      	ldr	r3, [r3, #24]
 800a560:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a566:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6a1b      	ldr	r3, [r3, #32]
 800a56c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a56e:	697a      	ldr	r2, [r7, #20]
 800a570:	4313      	orrs	r3, r2
 800a572:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a578:	2b04      	cmp	r3, #4
 800a57a:	d107      	bne.n	800a58c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a584:	4313      	orrs	r3, r2
 800a586:	697a      	ldr	r2, [r7, #20]
 800a588:	4313      	orrs	r3, r2
 800a58a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	697a      	ldr	r2, [r7, #20]
 800a592:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	695b      	ldr	r3, [r3, #20]
 800a59a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a59c:	697b      	ldr	r3, [r7, #20]
 800a59e:	f023 0307 	bic.w	r3, r3, #7
 800a5a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5a8:	697a      	ldr	r2, [r7, #20]
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5b2:	2b04      	cmp	r3, #4
 800a5b4:	d117      	bne.n	800a5e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5ba:	697a      	ldr	r2, [r7, #20]
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d00e      	beq.n	800a5e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f000 fa77 	bl	800aabc <DMA_CheckFifoParam>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d008      	beq.n	800a5e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2240      	movs	r2, #64	@ 0x40
 800a5d8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	e016      	b.n	800a614 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	697a      	ldr	r2, [r7, #20]
 800a5ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 fa2e 	bl	800aa50 <DMA_CalcBaseAndBitshift>
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5fc:	223f      	movs	r2, #63	@ 0x3f
 800a5fe:	409a      	lsls	r2, r3
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2200      	movs	r2, #0
 800a608:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2201      	movs	r2, #1
 800a60e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800a612:	2300      	movs	r3, #0
}
 800a614:	4618      	mov	r0, r3
 800a616:	3718      	adds	r7, #24
 800a618:	46bd      	mov	sp, r7
 800a61a:	bd80      	pop	{r7, pc}
 800a61c:	e010803f 	.word	0xe010803f

0800a620 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b086      	sub	sp, #24
 800a624:	af00      	add	r7, sp, #0
 800a626:	60f8      	str	r0, [r7, #12]
 800a628:	60b9      	str	r1, [r7, #8]
 800a62a:	607a      	str	r2, [r7, #4]
 800a62c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a62e:	2300      	movs	r3, #0
 800a630:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a636:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a63e:	2b01      	cmp	r3, #1
 800a640:	d101      	bne.n	800a646 <HAL_DMA_Start_IT+0x26>
 800a642:	2302      	movs	r3, #2
 800a644:	e048      	b.n	800a6d8 <HAL_DMA_Start_IT+0xb8>
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2201      	movs	r2, #1
 800a64a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a654:	b2db      	uxtb	r3, r3
 800a656:	2b01      	cmp	r3, #1
 800a658:	d137      	bne.n	800a6ca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	2202      	movs	r2, #2
 800a65e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	2200      	movs	r2, #0
 800a666:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	687a      	ldr	r2, [r7, #4]
 800a66c:	68b9      	ldr	r1, [r7, #8]
 800a66e:	68f8      	ldr	r0, [r7, #12]
 800a670:	f000 f9c0 	bl	800a9f4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a678:	223f      	movs	r2, #63	@ 0x3f
 800a67a:	409a      	lsls	r2, r3
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	681a      	ldr	r2, [r3, #0]
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f042 0216 	orr.w	r2, r2, #22
 800a68e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	695a      	ldr	r2, [r3, #20]
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a69e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d007      	beq.n	800a6b8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	681a      	ldr	r2, [r3, #0]
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f042 0208 	orr.w	r2, r2, #8
 800a6b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f042 0201 	orr.w	r2, r2, #1
 800a6c6:	601a      	str	r2, [r3, #0]
 800a6c8:	e005      	b.n	800a6d6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a6d2:	2302      	movs	r3, #2
 800a6d4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a6d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3718      	adds	r7, #24
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}

0800a6e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b086      	sub	sp, #24
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800a6ec:	4b8e      	ldr	r3, [pc, #568]	@ (800a928 <HAL_DMA_IRQHandler+0x248>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a8e      	ldr	r2, [pc, #568]	@ (800a92c <HAL_DMA_IRQHandler+0x24c>)
 800a6f2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6f6:	0a9b      	lsrs	r3, r3, #10
 800a6f8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6fe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a70a:	2208      	movs	r2, #8
 800a70c:	409a      	lsls	r2, r3
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	4013      	ands	r3, r2
 800a712:	2b00      	cmp	r3, #0
 800a714:	d01a      	beq.n	800a74c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	f003 0304 	and.w	r3, r3, #4
 800a720:	2b00      	cmp	r3, #0
 800a722:	d013      	beq.n	800a74c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	681a      	ldr	r2, [r3, #0]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f022 0204 	bic.w	r2, r2, #4
 800a732:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a738:	2208      	movs	r2, #8
 800a73a:	409a      	lsls	r2, r3
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a744:	f043 0201 	orr.w	r2, r3, #1
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a750:	2201      	movs	r2, #1
 800a752:	409a      	lsls	r2, r3
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	4013      	ands	r3, r2
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d012      	beq.n	800a782 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	695b      	ldr	r3, [r3, #20]
 800a762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a766:	2b00      	cmp	r3, #0
 800a768:	d00b      	beq.n	800a782 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a76e:	2201      	movs	r2, #1
 800a770:	409a      	lsls	r2, r3
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a77a:	f043 0202 	orr.w	r2, r3, #2
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a786:	2204      	movs	r2, #4
 800a788:	409a      	lsls	r2, r3
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	4013      	ands	r3, r2
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d012      	beq.n	800a7b8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f003 0302 	and.w	r3, r3, #2
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d00b      	beq.n	800a7b8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a7a4:	2204      	movs	r2, #4
 800a7a6:	409a      	lsls	r2, r3
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7b0:	f043 0204 	orr.w	r2, r3, #4
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a7bc:	2210      	movs	r2, #16
 800a7be:	409a      	lsls	r2, r3
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	4013      	ands	r3, r2
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d043      	beq.n	800a850 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	f003 0308 	and.w	r3, r3, #8
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d03c      	beq.n	800a850 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a7da:	2210      	movs	r2, #16
 800a7dc:	409a      	lsls	r2, r3
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d018      	beq.n	800a822 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d108      	bne.n	800a810 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a802:	2b00      	cmp	r3, #0
 800a804:	d024      	beq.n	800a850 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	4798      	blx	r3
 800a80e:	e01f      	b.n	800a850 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a814:	2b00      	cmp	r3, #0
 800a816:	d01b      	beq.n	800a850 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a81c:	6878      	ldr	r0, [r7, #4]
 800a81e:	4798      	blx	r3
 800a820:	e016      	b.n	800a850 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d107      	bne.n	800a840 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f022 0208 	bic.w	r2, r2, #8
 800a83e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a844:	2b00      	cmp	r3, #0
 800a846:	d003      	beq.n	800a850 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a84c:	6878      	ldr	r0, [r7, #4]
 800a84e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a854:	2220      	movs	r2, #32
 800a856:	409a      	lsls	r2, r3
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	4013      	ands	r3, r2
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	f000 808f 	beq.w	800a980 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f003 0310 	and.w	r3, r3, #16
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	f000 8087 	beq.w	800a980 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a876:	2220      	movs	r2, #32
 800a878:	409a      	lsls	r2, r3
 800a87a:	693b      	ldr	r3, [r7, #16]
 800a87c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a884:	b2db      	uxtb	r3, r3
 800a886:	2b05      	cmp	r3, #5
 800a888:	d136      	bne.n	800a8f8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	681a      	ldr	r2, [r3, #0]
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f022 0216 	bic.w	r2, r2, #22
 800a898:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	695a      	ldr	r2, [r3, #20]
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a8a8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d103      	bne.n	800a8ba <HAL_DMA_IRQHandler+0x1da>
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d007      	beq.n	800a8ca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	681a      	ldr	r2, [r3, #0]
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f022 0208 	bic.w	r2, r2, #8
 800a8c8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8ce:	223f      	movs	r2, #63	@ 0x3f
 800a8d0:	409a      	lsls	r2, r3
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2201      	movs	r2, #1
 800a8da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d07e      	beq.n	800a9ec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	4798      	blx	r3
        }
        return;
 800a8f6:	e079      	b.n	800a9ec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a902:	2b00      	cmp	r3, #0
 800a904:	d01d      	beq.n	800a942 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a910:	2b00      	cmp	r3, #0
 800a912:	d10d      	bne.n	800a930 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d031      	beq.n	800a980 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	4798      	blx	r3
 800a924:	e02c      	b.n	800a980 <HAL_DMA_IRQHandler+0x2a0>
 800a926:	bf00      	nop
 800a928:	20000000 	.word	0x20000000
 800a92c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a934:	2b00      	cmp	r3, #0
 800a936:	d023      	beq.n	800a980 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	4798      	blx	r3
 800a940:	e01e      	b.n	800a980 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d10f      	bne.n	800a970 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	681a      	ldr	r2, [r3, #0]
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f022 0210 	bic.w	r2, r2, #16
 800a95e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2201      	movs	r2, #1
 800a964:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2200      	movs	r2, #0
 800a96c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a974:	2b00      	cmp	r3, #0
 800a976:	d003      	beq.n	800a980 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a984:	2b00      	cmp	r3, #0
 800a986:	d032      	beq.n	800a9ee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a98c:	f003 0301 	and.w	r3, r3, #1
 800a990:	2b00      	cmp	r3, #0
 800a992:	d022      	beq.n	800a9da <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2205      	movs	r2, #5
 800a998:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f022 0201 	bic.w	r2, r2, #1
 800a9aa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	3301      	adds	r3, #1
 800a9b0:	60bb      	str	r3, [r7, #8]
 800a9b2:	697a      	ldr	r2, [r7, #20]
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d307      	bcc.n	800a9c8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	f003 0301 	and.w	r3, r3, #1
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d1f2      	bne.n	800a9ac <HAL_DMA_IRQHandler+0x2cc>
 800a9c6:	e000      	b.n	800a9ca <HAL_DMA_IRQHandler+0x2ea>
          break;
 800a9c8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d005      	beq.n	800a9ee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	4798      	blx	r3
 800a9ea:	e000      	b.n	800a9ee <HAL_DMA_IRQHandler+0x30e>
        return;
 800a9ec:	bf00      	nop
    }
  }
}
 800a9ee:	3718      	adds	r7, #24
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bd80      	pop	{r7, pc}

0800a9f4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	b085      	sub	sp, #20
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	60f8      	str	r0, [r7, #12]
 800a9fc:	60b9      	str	r1, [r7, #8]
 800a9fe:	607a      	str	r2, [r7, #4]
 800aa00:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	681a      	ldr	r2, [r3, #0]
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800aa10:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	683a      	ldr	r2, [r7, #0]
 800aa18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	689b      	ldr	r3, [r3, #8]
 800aa1e:	2b40      	cmp	r3, #64	@ 0x40
 800aa20:	d108      	bne.n	800aa34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	687a      	ldr	r2, [r7, #4]
 800aa28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	68ba      	ldr	r2, [r7, #8]
 800aa30:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800aa32:	e007      	b.n	800aa44 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	68ba      	ldr	r2, [r7, #8]
 800aa3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	687a      	ldr	r2, [r7, #4]
 800aa42:	60da      	str	r2, [r3, #12]
}
 800aa44:	bf00      	nop
 800aa46:	3714      	adds	r7, #20
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4e:	4770      	bx	lr

0800aa50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800aa50:	b480      	push	{r7}
 800aa52:	b085      	sub	sp, #20
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	3b10      	subs	r3, #16
 800aa60:	4a13      	ldr	r2, [pc, #76]	@ (800aab0 <DMA_CalcBaseAndBitshift+0x60>)
 800aa62:	fba2 2303 	umull	r2, r3, r2, r3
 800aa66:	091b      	lsrs	r3, r3, #4
 800aa68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800aa6a:	4a12      	ldr	r2, [pc, #72]	@ (800aab4 <DMA_CalcBaseAndBitshift+0x64>)
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	4413      	add	r3, r2
 800aa70:	781b      	ldrb	r3, [r3, #0]
 800aa72:	461a      	mov	r2, r3
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2b03      	cmp	r3, #3
 800aa7c:	d908      	bls.n	800aa90 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	461a      	mov	r2, r3
 800aa84:	4b0c      	ldr	r3, [pc, #48]	@ (800aab8 <DMA_CalcBaseAndBitshift+0x68>)
 800aa86:	4013      	ands	r3, r2
 800aa88:	1d1a      	adds	r2, r3, #4
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	659a      	str	r2, [r3, #88]	@ 0x58
 800aa8e:	e006      	b.n	800aa9e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	461a      	mov	r2, r3
 800aa96:	4b08      	ldr	r3, [pc, #32]	@ (800aab8 <DMA_CalcBaseAndBitshift+0x68>)
 800aa98:	4013      	ands	r3, r2
 800aa9a:	687a      	ldr	r2, [r7, #4]
 800aa9c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3714      	adds	r7, #20
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaac:	4770      	bx	lr
 800aaae:	bf00      	nop
 800aab0:	aaaaaaab 	.word	0xaaaaaaab
 800aab4:	080112e4 	.word	0x080112e4
 800aab8:	fffffc00 	.word	0xfffffc00

0800aabc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b085      	sub	sp, #20
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aac4:	2300      	movs	r3, #0
 800aac6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aacc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	699b      	ldr	r3, [r3, #24]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d11f      	bne.n	800ab16 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	2b03      	cmp	r3, #3
 800aada:	d856      	bhi.n	800ab8a <DMA_CheckFifoParam+0xce>
 800aadc:	a201      	add	r2, pc, #4	@ (adr r2, 800aae4 <DMA_CheckFifoParam+0x28>)
 800aade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aae2:	bf00      	nop
 800aae4:	0800aaf5 	.word	0x0800aaf5
 800aae8:	0800ab07 	.word	0x0800ab07
 800aaec:	0800aaf5 	.word	0x0800aaf5
 800aaf0:	0800ab8b 	.word	0x0800ab8b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaf8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d046      	beq.n	800ab8e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800ab00:	2301      	movs	r3, #1
 800ab02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ab04:	e043      	b.n	800ab8e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab0a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800ab0e:	d140      	bne.n	800ab92 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800ab10:	2301      	movs	r3, #1
 800ab12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ab14:	e03d      	b.n	800ab92 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	699b      	ldr	r3, [r3, #24]
 800ab1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab1e:	d121      	bne.n	800ab64 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800ab20:	68bb      	ldr	r3, [r7, #8]
 800ab22:	2b03      	cmp	r3, #3
 800ab24:	d837      	bhi.n	800ab96 <DMA_CheckFifoParam+0xda>
 800ab26:	a201      	add	r2, pc, #4	@ (adr r2, 800ab2c <DMA_CheckFifoParam+0x70>)
 800ab28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab2c:	0800ab3d 	.word	0x0800ab3d
 800ab30:	0800ab43 	.word	0x0800ab43
 800ab34:	0800ab3d 	.word	0x0800ab3d
 800ab38:	0800ab55 	.word	0x0800ab55
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	73fb      	strb	r3, [r7, #15]
      break;
 800ab40:	e030      	b.n	800aba4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d025      	beq.n	800ab9a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ab52:	e022      	b.n	800ab9a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab58:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800ab5c:	d11f      	bne.n	800ab9e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800ab62:	e01c      	b.n	800ab9e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	2b02      	cmp	r3, #2
 800ab68:	d903      	bls.n	800ab72 <DMA_CheckFifoParam+0xb6>
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	2b03      	cmp	r3, #3
 800ab6e:	d003      	beq.n	800ab78 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800ab70:	e018      	b.n	800aba4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800ab72:	2301      	movs	r3, #1
 800ab74:	73fb      	strb	r3, [r7, #15]
      break;
 800ab76:	e015      	b.n	800aba4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d00e      	beq.n	800aba2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800ab84:	2301      	movs	r3, #1
 800ab86:	73fb      	strb	r3, [r7, #15]
      break;
 800ab88:	e00b      	b.n	800aba2 <DMA_CheckFifoParam+0xe6>
      break;
 800ab8a:	bf00      	nop
 800ab8c:	e00a      	b.n	800aba4 <DMA_CheckFifoParam+0xe8>
      break;
 800ab8e:	bf00      	nop
 800ab90:	e008      	b.n	800aba4 <DMA_CheckFifoParam+0xe8>
      break;
 800ab92:	bf00      	nop
 800ab94:	e006      	b.n	800aba4 <DMA_CheckFifoParam+0xe8>
      break;
 800ab96:	bf00      	nop
 800ab98:	e004      	b.n	800aba4 <DMA_CheckFifoParam+0xe8>
      break;
 800ab9a:	bf00      	nop
 800ab9c:	e002      	b.n	800aba4 <DMA_CheckFifoParam+0xe8>
      break;   
 800ab9e:	bf00      	nop
 800aba0:	e000      	b.n	800aba4 <DMA_CheckFifoParam+0xe8>
      break;
 800aba2:	bf00      	nop
    }
  } 
  
  return status; 
 800aba4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3714      	adds	r7, #20
 800abaa:	46bd      	mov	sp, r7
 800abac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb0:	4770      	bx	lr
 800abb2:	bf00      	nop

0800abb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b089      	sub	sp, #36	@ 0x24
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800abbe:	2300      	movs	r3, #0
 800abc0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800abc2:	2300      	movs	r3, #0
 800abc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800abc6:	2300      	movs	r3, #0
 800abc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800abca:	2300      	movs	r3, #0
 800abcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800abce:	2300      	movs	r3, #0
 800abd0:	61fb      	str	r3, [r7, #28]
 800abd2:	e175      	b.n	800aec0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800abd4:	2201      	movs	r2, #1
 800abd6:	69fb      	ldr	r3, [r7, #28]
 800abd8:	fa02 f303 	lsl.w	r3, r2, r3
 800abdc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	697a      	ldr	r2, [r7, #20]
 800abe4:	4013      	ands	r3, r2
 800abe6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800abe8:	693a      	ldr	r2, [r7, #16]
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	429a      	cmp	r2, r3
 800abee:	f040 8164 	bne.w	800aeba <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	685b      	ldr	r3, [r3, #4]
 800abf6:	f003 0303 	and.w	r3, r3, #3
 800abfa:	2b01      	cmp	r3, #1
 800abfc:	d005      	beq.n	800ac0a <HAL_GPIO_Init+0x56>
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	f003 0303 	and.w	r3, r3, #3
 800ac06:	2b02      	cmp	r3, #2
 800ac08:	d130      	bne.n	800ac6c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	689b      	ldr	r3, [r3, #8]
 800ac0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800ac10:	69fb      	ldr	r3, [r7, #28]
 800ac12:	005b      	lsls	r3, r3, #1
 800ac14:	2203      	movs	r2, #3
 800ac16:	fa02 f303 	lsl.w	r3, r2, r3
 800ac1a:	43db      	mvns	r3, r3
 800ac1c:	69ba      	ldr	r2, [r7, #24]
 800ac1e:	4013      	ands	r3, r2
 800ac20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	68da      	ldr	r2, [r3, #12]
 800ac26:	69fb      	ldr	r3, [r7, #28]
 800ac28:	005b      	lsls	r3, r3, #1
 800ac2a:	fa02 f303 	lsl.w	r3, r2, r3
 800ac2e:	69ba      	ldr	r2, [r7, #24]
 800ac30:	4313      	orrs	r3, r2
 800ac32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	69ba      	ldr	r2, [r7, #24]
 800ac38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ac40:	2201      	movs	r2, #1
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	fa02 f303 	lsl.w	r3, r2, r3
 800ac48:	43db      	mvns	r3, r3
 800ac4a:	69ba      	ldr	r2, [r7, #24]
 800ac4c:	4013      	ands	r3, r2
 800ac4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ac50:	683b      	ldr	r3, [r7, #0]
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	091b      	lsrs	r3, r3, #4
 800ac56:	f003 0201 	and.w	r2, r3, #1
 800ac5a:	69fb      	ldr	r3, [r7, #28]
 800ac5c:	fa02 f303 	lsl.w	r3, r2, r3
 800ac60:	69ba      	ldr	r2, [r7, #24]
 800ac62:	4313      	orrs	r3, r2
 800ac64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	69ba      	ldr	r2, [r7, #24]
 800ac6a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	f003 0303 	and.w	r3, r3, #3
 800ac74:	2b03      	cmp	r3, #3
 800ac76:	d017      	beq.n	800aca8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	68db      	ldr	r3, [r3, #12]
 800ac7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800ac7e:	69fb      	ldr	r3, [r7, #28]
 800ac80:	005b      	lsls	r3, r3, #1
 800ac82:	2203      	movs	r2, #3
 800ac84:	fa02 f303 	lsl.w	r3, r2, r3
 800ac88:	43db      	mvns	r3, r3
 800ac8a:	69ba      	ldr	r2, [r7, #24]
 800ac8c:	4013      	ands	r3, r2
 800ac8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	689a      	ldr	r2, [r3, #8]
 800ac94:	69fb      	ldr	r3, [r7, #28]
 800ac96:	005b      	lsls	r3, r3, #1
 800ac98:	fa02 f303 	lsl.w	r3, r2, r3
 800ac9c:	69ba      	ldr	r2, [r7, #24]
 800ac9e:	4313      	orrs	r3, r2
 800aca0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	69ba      	ldr	r2, [r7, #24]
 800aca6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	685b      	ldr	r3, [r3, #4]
 800acac:	f003 0303 	and.w	r3, r3, #3
 800acb0:	2b02      	cmp	r3, #2
 800acb2:	d123      	bne.n	800acfc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800acb4:	69fb      	ldr	r3, [r7, #28]
 800acb6:	08da      	lsrs	r2, r3, #3
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	3208      	adds	r2, #8
 800acbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	f003 0307 	and.w	r3, r3, #7
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	220f      	movs	r2, #15
 800accc:	fa02 f303 	lsl.w	r3, r2, r3
 800acd0:	43db      	mvns	r3, r3
 800acd2:	69ba      	ldr	r2, [r7, #24]
 800acd4:	4013      	ands	r3, r2
 800acd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	691a      	ldr	r2, [r3, #16]
 800acdc:	69fb      	ldr	r3, [r7, #28]
 800acde:	f003 0307 	and.w	r3, r3, #7
 800ace2:	009b      	lsls	r3, r3, #2
 800ace4:	fa02 f303 	lsl.w	r3, r2, r3
 800ace8:	69ba      	ldr	r2, [r7, #24]
 800acea:	4313      	orrs	r3, r2
 800acec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800acee:	69fb      	ldr	r3, [r7, #28]
 800acf0:	08da      	lsrs	r2, r3, #3
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	3208      	adds	r2, #8
 800acf6:	69b9      	ldr	r1, [r7, #24]
 800acf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800ad02:	69fb      	ldr	r3, [r7, #28]
 800ad04:	005b      	lsls	r3, r3, #1
 800ad06:	2203      	movs	r2, #3
 800ad08:	fa02 f303 	lsl.w	r3, r2, r3
 800ad0c:	43db      	mvns	r3, r3
 800ad0e:	69ba      	ldr	r2, [r7, #24]
 800ad10:	4013      	ands	r3, r2
 800ad12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	685b      	ldr	r3, [r3, #4]
 800ad18:	f003 0203 	and.w	r2, r3, #3
 800ad1c:	69fb      	ldr	r3, [r7, #28]
 800ad1e:	005b      	lsls	r3, r3, #1
 800ad20:	fa02 f303 	lsl.w	r3, r2, r3
 800ad24:	69ba      	ldr	r2, [r7, #24]
 800ad26:	4313      	orrs	r3, r2
 800ad28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	69ba      	ldr	r2, [r7, #24]
 800ad2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	f000 80be 	beq.w	800aeba <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ad3e:	4b66      	ldr	r3, [pc, #408]	@ (800aed8 <HAL_GPIO_Init+0x324>)
 800ad40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad42:	4a65      	ldr	r2, [pc, #404]	@ (800aed8 <HAL_GPIO_Init+0x324>)
 800ad44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ad48:	6453      	str	r3, [r2, #68]	@ 0x44
 800ad4a:	4b63      	ldr	r3, [pc, #396]	@ (800aed8 <HAL_GPIO_Init+0x324>)
 800ad4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad52:	60fb      	str	r3, [r7, #12]
 800ad54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800ad56:	4a61      	ldr	r2, [pc, #388]	@ (800aedc <HAL_GPIO_Init+0x328>)
 800ad58:	69fb      	ldr	r3, [r7, #28]
 800ad5a:	089b      	lsrs	r3, r3, #2
 800ad5c:	3302      	adds	r3, #2
 800ad5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad62:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800ad64:	69fb      	ldr	r3, [r7, #28]
 800ad66:	f003 0303 	and.w	r3, r3, #3
 800ad6a:	009b      	lsls	r3, r3, #2
 800ad6c:	220f      	movs	r2, #15
 800ad6e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad72:	43db      	mvns	r3, r3
 800ad74:	69ba      	ldr	r2, [r7, #24]
 800ad76:	4013      	ands	r3, r2
 800ad78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	4a58      	ldr	r2, [pc, #352]	@ (800aee0 <HAL_GPIO_Init+0x32c>)
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	d037      	beq.n	800adf2 <HAL_GPIO_Init+0x23e>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	4a57      	ldr	r2, [pc, #348]	@ (800aee4 <HAL_GPIO_Init+0x330>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d031      	beq.n	800adee <HAL_GPIO_Init+0x23a>
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	4a56      	ldr	r2, [pc, #344]	@ (800aee8 <HAL_GPIO_Init+0x334>)
 800ad8e:	4293      	cmp	r3, r2
 800ad90:	d02b      	beq.n	800adea <HAL_GPIO_Init+0x236>
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	4a55      	ldr	r2, [pc, #340]	@ (800aeec <HAL_GPIO_Init+0x338>)
 800ad96:	4293      	cmp	r3, r2
 800ad98:	d025      	beq.n	800ade6 <HAL_GPIO_Init+0x232>
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	4a54      	ldr	r2, [pc, #336]	@ (800aef0 <HAL_GPIO_Init+0x33c>)
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	d01f      	beq.n	800ade2 <HAL_GPIO_Init+0x22e>
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	4a53      	ldr	r2, [pc, #332]	@ (800aef4 <HAL_GPIO_Init+0x340>)
 800ada6:	4293      	cmp	r3, r2
 800ada8:	d019      	beq.n	800adde <HAL_GPIO_Init+0x22a>
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	4a52      	ldr	r2, [pc, #328]	@ (800aef8 <HAL_GPIO_Init+0x344>)
 800adae:	4293      	cmp	r3, r2
 800adb0:	d013      	beq.n	800adda <HAL_GPIO_Init+0x226>
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	4a51      	ldr	r2, [pc, #324]	@ (800aefc <HAL_GPIO_Init+0x348>)
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d00d      	beq.n	800add6 <HAL_GPIO_Init+0x222>
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	4a50      	ldr	r2, [pc, #320]	@ (800af00 <HAL_GPIO_Init+0x34c>)
 800adbe:	4293      	cmp	r3, r2
 800adc0:	d007      	beq.n	800add2 <HAL_GPIO_Init+0x21e>
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	4a4f      	ldr	r2, [pc, #316]	@ (800af04 <HAL_GPIO_Init+0x350>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d101      	bne.n	800adce <HAL_GPIO_Init+0x21a>
 800adca:	2309      	movs	r3, #9
 800adcc:	e012      	b.n	800adf4 <HAL_GPIO_Init+0x240>
 800adce:	230a      	movs	r3, #10
 800add0:	e010      	b.n	800adf4 <HAL_GPIO_Init+0x240>
 800add2:	2308      	movs	r3, #8
 800add4:	e00e      	b.n	800adf4 <HAL_GPIO_Init+0x240>
 800add6:	2307      	movs	r3, #7
 800add8:	e00c      	b.n	800adf4 <HAL_GPIO_Init+0x240>
 800adda:	2306      	movs	r3, #6
 800addc:	e00a      	b.n	800adf4 <HAL_GPIO_Init+0x240>
 800adde:	2305      	movs	r3, #5
 800ade0:	e008      	b.n	800adf4 <HAL_GPIO_Init+0x240>
 800ade2:	2304      	movs	r3, #4
 800ade4:	e006      	b.n	800adf4 <HAL_GPIO_Init+0x240>
 800ade6:	2303      	movs	r3, #3
 800ade8:	e004      	b.n	800adf4 <HAL_GPIO_Init+0x240>
 800adea:	2302      	movs	r3, #2
 800adec:	e002      	b.n	800adf4 <HAL_GPIO_Init+0x240>
 800adee:	2301      	movs	r3, #1
 800adf0:	e000      	b.n	800adf4 <HAL_GPIO_Init+0x240>
 800adf2:	2300      	movs	r3, #0
 800adf4:	69fa      	ldr	r2, [r7, #28]
 800adf6:	f002 0203 	and.w	r2, r2, #3
 800adfa:	0092      	lsls	r2, r2, #2
 800adfc:	4093      	lsls	r3, r2
 800adfe:	69ba      	ldr	r2, [r7, #24]
 800ae00:	4313      	orrs	r3, r2
 800ae02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800ae04:	4935      	ldr	r1, [pc, #212]	@ (800aedc <HAL_GPIO_Init+0x328>)
 800ae06:	69fb      	ldr	r3, [r7, #28]
 800ae08:	089b      	lsrs	r3, r3, #2
 800ae0a:	3302      	adds	r3, #2
 800ae0c:	69ba      	ldr	r2, [r7, #24]
 800ae0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800ae12:	4b3d      	ldr	r3, [pc, #244]	@ (800af08 <HAL_GPIO_Init+0x354>)
 800ae14:	689b      	ldr	r3, [r3, #8]
 800ae16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	43db      	mvns	r3, r3
 800ae1c:	69ba      	ldr	r2, [r7, #24]
 800ae1e:	4013      	ands	r3, r2
 800ae20:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	685b      	ldr	r3, [r3, #4]
 800ae26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d003      	beq.n	800ae36 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800ae2e:	69ba      	ldr	r2, [r7, #24]
 800ae30:	693b      	ldr	r3, [r7, #16]
 800ae32:	4313      	orrs	r3, r2
 800ae34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800ae36:	4a34      	ldr	r2, [pc, #208]	@ (800af08 <HAL_GPIO_Init+0x354>)
 800ae38:	69bb      	ldr	r3, [r7, #24]
 800ae3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800ae3c:	4b32      	ldr	r3, [pc, #200]	@ (800af08 <HAL_GPIO_Init+0x354>)
 800ae3e:	68db      	ldr	r3, [r3, #12]
 800ae40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	43db      	mvns	r3, r3
 800ae46:	69ba      	ldr	r2, [r7, #24]
 800ae48:	4013      	ands	r3, r2
 800ae4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	685b      	ldr	r3, [r3, #4]
 800ae50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d003      	beq.n	800ae60 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800ae58:	69ba      	ldr	r2, [r7, #24]
 800ae5a:	693b      	ldr	r3, [r7, #16]
 800ae5c:	4313      	orrs	r3, r2
 800ae5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800ae60:	4a29      	ldr	r2, [pc, #164]	@ (800af08 <HAL_GPIO_Init+0x354>)
 800ae62:	69bb      	ldr	r3, [r7, #24]
 800ae64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800ae66:	4b28      	ldr	r3, [pc, #160]	@ (800af08 <HAL_GPIO_Init+0x354>)
 800ae68:	685b      	ldr	r3, [r3, #4]
 800ae6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae6c:	693b      	ldr	r3, [r7, #16]
 800ae6e:	43db      	mvns	r3, r3
 800ae70:	69ba      	ldr	r2, [r7, #24]
 800ae72:	4013      	ands	r3, r2
 800ae74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	685b      	ldr	r3, [r3, #4]
 800ae7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d003      	beq.n	800ae8a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800ae82:	69ba      	ldr	r2, [r7, #24]
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	4313      	orrs	r3, r2
 800ae88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800ae8a:	4a1f      	ldr	r2, [pc, #124]	@ (800af08 <HAL_GPIO_Init+0x354>)
 800ae8c:	69bb      	ldr	r3, [r7, #24]
 800ae8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800ae90:	4b1d      	ldr	r3, [pc, #116]	@ (800af08 <HAL_GPIO_Init+0x354>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae96:	693b      	ldr	r3, [r7, #16]
 800ae98:	43db      	mvns	r3, r3
 800ae9a:	69ba      	ldr	r2, [r7, #24]
 800ae9c:	4013      	ands	r3, r2
 800ae9e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	685b      	ldr	r3, [r3, #4]
 800aea4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d003      	beq.n	800aeb4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800aeac:	69ba      	ldr	r2, [r7, #24]
 800aeae:	693b      	ldr	r3, [r7, #16]
 800aeb0:	4313      	orrs	r3, r2
 800aeb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800aeb4:	4a14      	ldr	r2, [pc, #80]	@ (800af08 <HAL_GPIO_Init+0x354>)
 800aeb6:	69bb      	ldr	r3, [r7, #24]
 800aeb8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800aeba:	69fb      	ldr	r3, [r7, #28]
 800aebc:	3301      	adds	r3, #1
 800aebe:	61fb      	str	r3, [r7, #28]
 800aec0:	69fb      	ldr	r3, [r7, #28]
 800aec2:	2b0f      	cmp	r3, #15
 800aec4:	f67f ae86 	bls.w	800abd4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800aec8:	bf00      	nop
 800aeca:	bf00      	nop
 800aecc:	3724      	adds	r7, #36	@ 0x24
 800aece:	46bd      	mov	sp, r7
 800aed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed4:	4770      	bx	lr
 800aed6:	bf00      	nop
 800aed8:	40023800 	.word	0x40023800
 800aedc:	40013800 	.word	0x40013800
 800aee0:	40020000 	.word	0x40020000
 800aee4:	40020400 	.word	0x40020400
 800aee8:	40020800 	.word	0x40020800
 800aeec:	40020c00 	.word	0x40020c00
 800aef0:	40021000 	.word	0x40021000
 800aef4:	40021400 	.word	0x40021400
 800aef8:	40021800 	.word	0x40021800
 800aefc:	40021c00 	.word	0x40021c00
 800af00:	40022000 	.word	0x40022000
 800af04:	40022400 	.word	0x40022400
 800af08:	40013c00 	.word	0x40013c00

0800af0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b082      	sub	sp, #8
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d101      	bne.n	800af1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800af1a:	2301      	movs	r3, #1
 800af1c:	e049      	b.n	800afb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af24:	b2db      	uxtb	r3, r3
 800af26:	2b00      	cmp	r3, #0
 800af28:	d106      	bne.n	800af38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2200      	movs	r2, #0
 800af2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f7f7 ff38 	bl	8002da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	2202      	movs	r2, #2
 800af3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681a      	ldr	r2, [r3, #0]
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	3304      	adds	r3, #4
 800af48:	4619      	mov	r1, r3
 800af4a:	4610      	mov	r0, r2
 800af4c:	f000 f900 	bl	800b150 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2201      	movs	r2, #1
 800af54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2201      	movs	r2, #1
 800af5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2201      	movs	r2, #1
 800af64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2201      	movs	r2, #1
 800af6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2201      	movs	r2, #1
 800af74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2201      	movs	r2, #1
 800af7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2201      	movs	r2, #1
 800af84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2201      	movs	r2, #1
 800af8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2201      	movs	r2, #1
 800af94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2201      	movs	r2, #1
 800af9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2201      	movs	r2, #1
 800afa4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2201      	movs	r2, #1
 800afac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800afb0:	2300      	movs	r3, #0
}
 800afb2:	4618      	mov	r0, r3
 800afb4:	3708      	adds	r7, #8
 800afb6:	46bd      	mov	sp, r7
 800afb8:	bd80      	pop	{r7, pc}
	...

0800afbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b084      	sub	sp, #16
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800afc6:	2300      	movs	r3, #0
 800afc8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800afd0:	2b01      	cmp	r3, #1
 800afd2:	d101      	bne.n	800afd8 <HAL_TIM_ConfigClockSource+0x1c>
 800afd4:	2302      	movs	r3, #2
 800afd6:	e0b4      	b.n	800b142 <HAL_TIM_ConfigClockSource+0x186>
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2201      	movs	r2, #1
 800afdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2202      	movs	r2, #2
 800afe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	689b      	ldr	r3, [r3, #8]
 800afee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800aff0:	68ba      	ldr	r2, [r7, #8]
 800aff2:	4b56      	ldr	r3, [pc, #344]	@ (800b14c <HAL_TIM_ConfigClockSource+0x190>)
 800aff4:	4013      	ands	r3, r2
 800aff6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800affe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	68ba      	ldr	r2, [r7, #8]
 800b006:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b010:	d03e      	beq.n	800b090 <HAL_TIM_ConfigClockSource+0xd4>
 800b012:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b016:	f200 8087 	bhi.w	800b128 <HAL_TIM_ConfigClockSource+0x16c>
 800b01a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b01e:	f000 8086 	beq.w	800b12e <HAL_TIM_ConfigClockSource+0x172>
 800b022:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b026:	d87f      	bhi.n	800b128 <HAL_TIM_ConfigClockSource+0x16c>
 800b028:	2b70      	cmp	r3, #112	@ 0x70
 800b02a:	d01a      	beq.n	800b062 <HAL_TIM_ConfigClockSource+0xa6>
 800b02c:	2b70      	cmp	r3, #112	@ 0x70
 800b02e:	d87b      	bhi.n	800b128 <HAL_TIM_ConfigClockSource+0x16c>
 800b030:	2b60      	cmp	r3, #96	@ 0x60
 800b032:	d050      	beq.n	800b0d6 <HAL_TIM_ConfigClockSource+0x11a>
 800b034:	2b60      	cmp	r3, #96	@ 0x60
 800b036:	d877      	bhi.n	800b128 <HAL_TIM_ConfigClockSource+0x16c>
 800b038:	2b50      	cmp	r3, #80	@ 0x50
 800b03a:	d03c      	beq.n	800b0b6 <HAL_TIM_ConfigClockSource+0xfa>
 800b03c:	2b50      	cmp	r3, #80	@ 0x50
 800b03e:	d873      	bhi.n	800b128 <HAL_TIM_ConfigClockSource+0x16c>
 800b040:	2b40      	cmp	r3, #64	@ 0x40
 800b042:	d058      	beq.n	800b0f6 <HAL_TIM_ConfigClockSource+0x13a>
 800b044:	2b40      	cmp	r3, #64	@ 0x40
 800b046:	d86f      	bhi.n	800b128 <HAL_TIM_ConfigClockSource+0x16c>
 800b048:	2b30      	cmp	r3, #48	@ 0x30
 800b04a:	d064      	beq.n	800b116 <HAL_TIM_ConfigClockSource+0x15a>
 800b04c:	2b30      	cmp	r3, #48	@ 0x30
 800b04e:	d86b      	bhi.n	800b128 <HAL_TIM_ConfigClockSource+0x16c>
 800b050:	2b20      	cmp	r3, #32
 800b052:	d060      	beq.n	800b116 <HAL_TIM_ConfigClockSource+0x15a>
 800b054:	2b20      	cmp	r3, #32
 800b056:	d867      	bhi.n	800b128 <HAL_TIM_ConfigClockSource+0x16c>
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d05c      	beq.n	800b116 <HAL_TIM_ConfigClockSource+0x15a>
 800b05c:	2b10      	cmp	r3, #16
 800b05e:	d05a      	beq.n	800b116 <HAL_TIM_ConfigClockSource+0x15a>
 800b060:	e062      	b.n	800b128 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b072:	f000 f993 	bl	800b39c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	689b      	ldr	r3, [r3, #8]
 800b07c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b084:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	68ba      	ldr	r2, [r7, #8]
 800b08c:	609a      	str	r2, [r3, #8]
      break;
 800b08e:	e04f      	b.n	800b130 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b0a0:	f000 f97c 	bl	800b39c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	689a      	ldr	r2, [r3, #8]
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b0b2:	609a      	str	r2, [r3, #8]
      break;
 800b0b4:	e03c      	b.n	800b130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0c2:	461a      	mov	r2, r3
 800b0c4:	f000 f8f0 	bl	800b2a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	2150      	movs	r1, #80	@ 0x50
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	f000 f949 	bl	800b366 <TIM_ITRx_SetConfig>
      break;
 800b0d4:	e02c      	b.n	800b130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b0e2:	461a      	mov	r2, r3
 800b0e4:	f000 f90f 	bl	800b306 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	2160      	movs	r1, #96	@ 0x60
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f000 f939 	bl	800b366 <TIM_ITRx_SetConfig>
      break;
 800b0f4:	e01c      	b.n	800b130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b102:	461a      	mov	r2, r3
 800b104:	f000 f8d0 	bl	800b2a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	2140      	movs	r1, #64	@ 0x40
 800b10e:	4618      	mov	r0, r3
 800b110:	f000 f929 	bl	800b366 <TIM_ITRx_SetConfig>
      break;
 800b114:	e00c      	b.n	800b130 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681a      	ldr	r2, [r3, #0]
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	4619      	mov	r1, r3
 800b120:	4610      	mov	r0, r2
 800b122:	f000 f920 	bl	800b366 <TIM_ITRx_SetConfig>
      break;
 800b126:	e003      	b.n	800b130 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b128:	2301      	movs	r3, #1
 800b12a:	73fb      	strb	r3, [r7, #15]
      break;
 800b12c:	e000      	b.n	800b130 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b12e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2201      	movs	r2, #1
 800b134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2200      	movs	r2, #0
 800b13c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b140:	7bfb      	ldrb	r3, [r7, #15]
}
 800b142:	4618      	mov	r0, r3
 800b144:	3710      	adds	r7, #16
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}
 800b14a:	bf00      	nop
 800b14c:	fffeff88 	.word	0xfffeff88

0800b150 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b150:	b480      	push	{r7}
 800b152:	b085      	sub	sp, #20
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
 800b158:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	4a46      	ldr	r2, [pc, #280]	@ (800b27c <TIM_Base_SetConfig+0x12c>)
 800b164:	4293      	cmp	r3, r2
 800b166:	d013      	beq.n	800b190 <TIM_Base_SetConfig+0x40>
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b16e:	d00f      	beq.n	800b190 <TIM_Base_SetConfig+0x40>
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	4a43      	ldr	r2, [pc, #268]	@ (800b280 <TIM_Base_SetConfig+0x130>)
 800b174:	4293      	cmp	r3, r2
 800b176:	d00b      	beq.n	800b190 <TIM_Base_SetConfig+0x40>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	4a42      	ldr	r2, [pc, #264]	@ (800b284 <TIM_Base_SetConfig+0x134>)
 800b17c:	4293      	cmp	r3, r2
 800b17e:	d007      	beq.n	800b190 <TIM_Base_SetConfig+0x40>
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	4a41      	ldr	r2, [pc, #260]	@ (800b288 <TIM_Base_SetConfig+0x138>)
 800b184:	4293      	cmp	r3, r2
 800b186:	d003      	beq.n	800b190 <TIM_Base_SetConfig+0x40>
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	4a40      	ldr	r2, [pc, #256]	@ (800b28c <TIM_Base_SetConfig+0x13c>)
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d108      	bne.n	800b1a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b196:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	685b      	ldr	r3, [r3, #4]
 800b19c:	68fa      	ldr	r2, [r7, #12]
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	4a35      	ldr	r2, [pc, #212]	@ (800b27c <TIM_Base_SetConfig+0x12c>)
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d02b      	beq.n	800b202 <TIM_Base_SetConfig+0xb2>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1b0:	d027      	beq.n	800b202 <TIM_Base_SetConfig+0xb2>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	4a32      	ldr	r2, [pc, #200]	@ (800b280 <TIM_Base_SetConfig+0x130>)
 800b1b6:	4293      	cmp	r3, r2
 800b1b8:	d023      	beq.n	800b202 <TIM_Base_SetConfig+0xb2>
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	4a31      	ldr	r2, [pc, #196]	@ (800b284 <TIM_Base_SetConfig+0x134>)
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	d01f      	beq.n	800b202 <TIM_Base_SetConfig+0xb2>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4a30      	ldr	r2, [pc, #192]	@ (800b288 <TIM_Base_SetConfig+0x138>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d01b      	beq.n	800b202 <TIM_Base_SetConfig+0xb2>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4a2f      	ldr	r2, [pc, #188]	@ (800b28c <TIM_Base_SetConfig+0x13c>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d017      	beq.n	800b202 <TIM_Base_SetConfig+0xb2>
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	4a2e      	ldr	r2, [pc, #184]	@ (800b290 <TIM_Base_SetConfig+0x140>)
 800b1d6:	4293      	cmp	r3, r2
 800b1d8:	d013      	beq.n	800b202 <TIM_Base_SetConfig+0xb2>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	4a2d      	ldr	r2, [pc, #180]	@ (800b294 <TIM_Base_SetConfig+0x144>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d00f      	beq.n	800b202 <TIM_Base_SetConfig+0xb2>
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	4a2c      	ldr	r2, [pc, #176]	@ (800b298 <TIM_Base_SetConfig+0x148>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d00b      	beq.n	800b202 <TIM_Base_SetConfig+0xb2>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	4a2b      	ldr	r2, [pc, #172]	@ (800b29c <TIM_Base_SetConfig+0x14c>)
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	d007      	beq.n	800b202 <TIM_Base_SetConfig+0xb2>
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	4a2a      	ldr	r2, [pc, #168]	@ (800b2a0 <TIM_Base_SetConfig+0x150>)
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d003      	beq.n	800b202 <TIM_Base_SetConfig+0xb2>
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	4a29      	ldr	r2, [pc, #164]	@ (800b2a4 <TIM_Base_SetConfig+0x154>)
 800b1fe:	4293      	cmp	r3, r2
 800b200:	d108      	bne.n	800b214 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b208:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	68db      	ldr	r3, [r3, #12]
 800b20e:	68fa      	ldr	r2, [r7, #12]
 800b210:	4313      	orrs	r3, r2
 800b212:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	695b      	ldr	r3, [r3, #20]
 800b21e:	4313      	orrs	r3, r2
 800b220:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	68fa      	ldr	r2, [r7, #12]
 800b226:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	689a      	ldr	r2, [r3, #8]
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	681a      	ldr	r2, [r3, #0]
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	4a10      	ldr	r2, [pc, #64]	@ (800b27c <TIM_Base_SetConfig+0x12c>)
 800b23c:	4293      	cmp	r3, r2
 800b23e:	d003      	beq.n	800b248 <TIM_Base_SetConfig+0xf8>
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	4a12      	ldr	r2, [pc, #72]	@ (800b28c <TIM_Base_SetConfig+0x13c>)
 800b244:	4293      	cmp	r3, r2
 800b246:	d103      	bne.n	800b250 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	691a      	ldr	r2, [r3, #16]
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2201      	movs	r2, #1
 800b254:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	691b      	ldr	r3, [r3, #16]
 800b25a:	f003 0301 	and.w	r3, r3, #1
 800b25e:	2b01      	cmp	r3, #1
 800b260:	d105      	bne.n	800b26e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	691b      	ldr	r3, [r3, #16]
 800b266:	f023 0201 	bic.w	r2, r3, #1
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	611a      	str	r2, [r3, #16]
  }
}
 800b26e:	bf00      	nop
 800b270:	3714      	adds	r7, #20
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr
 800b27a:	bf00      	nop
 800b27c:	40010000 	.word	0x40010000
 800b280:	40000400 	.word	0x40000400
 800b284:	40000800 	.word	0x40000800
 800b288:	40000c00 	.word	0x40000c00
 800b28c:	40010400 	.word	0x40010400
 800b290:	40014000 	.word	0x40014000
 800b294:	40014400 	.word	0x40014400
 800b298:	40014800 	.word	0x40014800
 800b29c:	40001800 	.word	0x40001800
 800b2a0:	40001c00 	.word	0x40001c00
 800b2a4:	40002000 	.word	0x40002000

0800b2a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b2a8:	b480      	push	{r7}
 800b2aa:	b087      	sub	sp, #28
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	60f8      	str	r0, [r7, #12]
 800b2b0:	60b9      	str	r1, [r7, #8]
 800b2b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	6a1b      	ldr	r3, [r3, #32]
 800b2b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	6a1b      	ldr	r3, [r3, #32]
 800b2be:	f023 0201 	bic.w	r2, r3, #1
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	699b      	ldr	r3, [r3, #24]
 800b2ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b2d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	011b      	lsls	r3, r3, #4
 800b2d8:	693a      	ldr	r2, [r7, #16]
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	f023 030a 	bic.w	r3, r3, #10
 800b2e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b2e6:	697a      	ldr	r2, [r7, #20]
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	4313      	orrs	r3, r2
 800b2ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	693a      	ldr	r2, [r7, #16]
 800b2f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	697a      	ldr	r2, [r7, #20]
 800b2f8:	621a      	str	r2, [r3, #32]
}
 800b2fa:	bf00      	nop
 800b2fc:	371c      	adds	r7, #28
 800b2fe:	46bd      	mov	sp, r7
 800b300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b304:	4770      	bx	lr

0800b306 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b306:	b480      	push	{r7}
 800b308:	b087      	sub	sp, #28
 800b30a:	af00      	add	r7, sp, #0
 800b30c:	60f8      	str	r0, [r7, #12]
 800b30e:	60b9      	str	r1, [r7, #8]
 800b310:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	6a1b      	ldr	r3, [r3, #32]
 800b316:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	6a1b      	ldr	r3, [r3, #32]
 800b31c:	f023 0210 	bic.w	r2, r3, #16
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	699b      	ldr	r3, [r3, #24]
 800b328:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b330:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	031b      	lsls	r3, r3, #12
 800b336:	693a      	ldr	r2, [r7, #16]
 800b338:	4313      	orrs	r3, r2
 800b33a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b342:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	011b      	lsls	r3, r3, #4
 800b348:	697a      	ldr	r2, [r7, #20]
 800b34a:	4313      	orrs	r3, r2
 800b34c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	693a      	ldr	r2, [r7, #16]
 800b352:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	697a      	ldr	r2, [r7, #20]
 800b358:	621a      	str	r2, [r3, #32]
}
 800b35a:	bf00      	nop
 800b35c:	371c      	adds	r7, #28
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr

0800b366 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b366:	b480      	push	{r7}
 800b368:	b085      	sub	sp, #20
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	6078      	str	r0, [r7, #4]
 800b36e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	689b      	ldr	r3, [r3, #8]
 800b374:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b37c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b37e:	683a      	ldr	r2, [r7, #0]
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	4313      	orrs	r3, r2
 800b384:	f043 0307 	orr.w	r3, r3, #7
 800b388:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	68fa      	ldr	r2, [r7, #12]
 800b38e:	609a      	str	r2, [r3, #8]
}
 800b390:	bf00      	nop
 800b392:	3714      	adds	r7, #20
 800b394:	46bd      	mov	sp, r7
 800b396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39a:	4770      	bx	lr

0800b39c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b087      	sub	sp, #28
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	60f8      	str	r0, [r7, #12]
 800b3a4:	60b9      	str	r1, [r7, #8]
 800b3a6:	607a      	str	r2, [r7, #4]
 800b3a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	689b      	ldr	r3, [r3, #8]
 800b3ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b3b0:	697b      	ldr	r3, [r7, #20]
 800b3b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b3b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	021a      	lsls	r2, r3, #8
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	431a      	orrs	r2, r3
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	697a      	ldr	r2, [r7, #20]
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	697a      	ldr	r2, [r7, #20]
 800b3ce:	609a      	str	r2, [r3, #8]
}
 800b3d0:	bf00      	nop
 800b3d2:	371c      	adds	r7, #28
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3da:	4770      	bx	lr

0800b3dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b3dc:	b480      	push	{r7}
 800b3de:	b085      	sub	sp, #20
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
 800b3e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b3ec:	2b01      	cmp	r3, #1
 800b3ee:	d101      	bne.n	800b3f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b3f0:	2302      	movs	r3, #2
 800b3f2:	e06d      	b.n	800b4d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2201      	movs	r2, #1
 800b3f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2202      	movs	r2, #2
 800b400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	685b      	ldr	r3, [r3, #4]
 800b40a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	689b      	ldr	r3, [r3, #8]
 800b412:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	4a30      	ldr	r2, [pc, #192]	@ (800b4dc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b41a:	4293      	cmp	r3, r2
 800b41c:	d004      	beq.n	800b428 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	4a2f      	ldr	r2, [pc, #188]	@ (800b4e0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b424:	4293      	cmp	r3, r2
 800b426:	d108      	bne.n	800b43a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b42e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	685b      	ldr	r3, [r3, #4]
 800b434:	68fa      	ldr	r2, [r7, #12]
 800b436:	4313      	orrs	r3, r2
 800b438:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b440:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	68fa      	ldr	r2, [r7, #12]
 800b448:	4313      	orrs	r3, r2
 800b44a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	68fa      	ldr	r2, [r7, #12]
 800b452:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	4a20      	ldr	r2, [pc, #128]	@ (800b4dc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b45a:	4293      	cmp	r3, r2
 800b45c:	d022      	beq.n	800b4a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b466:	d01d      	beq.n	800b4a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	4a1d      	ldr	r2, [pc, #116]	@ (800b4e4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b46e:	4293      	cmp	r3, r2
 800b470:	d018      	beq.n	800b4a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	4a1c      	ldr	r2, [pc, #112]	@ (800b4e8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d013      	beq.n	800b4a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	4a1a      	ldr	r2, [pc, #104]	@ (800b4ec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b482:	4293      	cmp	r3, r2
 800b484:	d00e      	beq.n	800b4a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	4a15      	ldr	r2, [pc, #84]	@ (800b4e0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b48c:	4293      	cmp	r3, r2
 800b48e:	d009      	beq.n	800b4a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	4a16      	ldr	r2, [pc, #88]	@ (800b4f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b496:	4293      	cmp	r3, r2
 800b498:	d004      	beq.n	800b4a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	4a15      	ldr	r2, [pc, #84]	@ (800b4f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b4a0:	4293      	cmp	r3, r2
 800b4a2:	d10c      	bne.n	800b4be <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b4aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	689b      	ldr	r3, [r3, #8]
 800b4b0:	68ba      	ldr	r2, [r7, #8]
 800b4b2:	4313      	orrs	r3, r2
 800b4b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	68ba      	ldr	r2, [r7, #8]
 800b4bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2201      	movs	r2, #1
 800b4c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b4ce:	2300      	movs	r3, #0
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3714      	adds	r7, #20
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4da:	4770      	bx	lr
 800b4dc:	40010000 	.word	0x40010000
 800b4e0:	40010400 	.word	0x40010400
 800b4e4:	40000400 	.word	0x40000400
 800b4e8:	40000800 	.word	0x40000800
 800b4ec:	40000c00 	.word	0x40000c00
 800b4f0:	40014000 	.word	0x40014000
 800b4f4:	40001800 	.word	0x40001800

0800b4f8 <LL_EXTI_EnableIT_0_31>:
{
 800b4f8:	b480      	push	{r7}
 800b4fa:	b083      	sub	sp, #12
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 800b500:	4b05      	ldr	r3, [pc, #20]	@ (800b518 <LL_EXTI_EnableIT_0_31+0x20>)
 800b502:	681a      	ldr	r2, [r3, #0]
 800b504:	4904      	ldr	r1, [pc, #16]	@ (800b518 <LL_EXTI_EnableIT_0_31+0x20>)
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	4313      	orrs	r3, r2
 800b50a:	600b      	str	r3, [r1, #0]
}
 800b50c:	bf00      	nop
 800b50e:	370c      	adds	r7, #12
 800b510:	46bd      	mov	sp, r7
 800b512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b516:	4770      	bx	lr
 800b518:	40013c00 	.word	0x40013c00

0800b51c <LL_EXTI_DisableIT_0_31>:
{
 800b51c:	b480      	push	{r7}
 800b51e:	b083      	sub	sp, #12
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 800b524:	4b06      	ldr	r3, [pc, #24]	@ (800b540 <LL_EXTI_DisableIT_0_31+0x24>)
 800b526:	681a      	ldr	r2, [r3, #0]
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	43db      	mvns	r3, r3
 800b52c:	4904      	ldr	r1, [pc, #16]	@ (800b540 <LL_EXTI_DisableIT_0_31+0x24>)
 800b52e:	4013      	ands	r3, r2
 800b530:	600b      	str	r3, [r1, #0]
}
 800b532:	bf00      	nop
 800b534:	370c      	adds	r7, #12
 800b536:	46bd      	mov	sp, r7
 800b538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53c:	4770      	bx	lr
 800b53e:	bf00      	nop
 800b540:	40013c00 	.word	0x40013c00

0800b544 <LL_EXTI_EnableEvent_0_31>:
{
 800b544:	b480      	push	{r7}
 800b546:	b083      	sub	sp, #12
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 800b54c:	4b05      	ldr	r3, [pc, #20]	@ (800b564 <LL_EXTI_EnableEvent_0_31+0x20>)
 800b54e:	685a      	ldr	r2, [r3, #4]
 800b550:	4904      	ldr	r1, [pc, #16]	@ (800b564 <LL_EXTI_EnableEvent_0_31+0x20>)
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	4313      	orrs	r3, r2
 800b556:	604b      	str	r3, [r1, #4]
}
 800b558:	bf00      	nop
 800b55a:	370c      	adds	r7, #12
 800b55c:	46bd      	mov	sp, r7
 800b55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b562:	4770      	bx	lr
 800b564:	40013c00 	.word	0x40013c00

0800b568 <LL_EXTI_DisableEvent_0_31>:
{
 800b568:	b480      	push	{r7}
 800b56a:	b083      	sub	sp, #12
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 800b570:	4b06      	ldr	r3, [pc, #24]	@ (800b58c <LL_EXTI_DisableEvent_0_31+0x24>)
 800b572:	685a      	ldr	r2, [r3, #4]
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	43db      	mvns	r3, r3
 800b578:	4904      	ldr	r1, [pc, #16]	@ (800b58c <LL_EXTI_DisableEvent_0_31+0x24>)
 800b57a:	4013      	ands	r3, r2
 800b57c:	604b      	str	r3, [r1, #4]
}
 800b57e:	bf00      	nop
 800b580:	370c      	adds	r7, #12
 800b582:	46bd      	mov	sp, r7
 800b584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b588:	4770      	bx	lr
 800b58a:	bf00      	nop
 800b58c:	40013c00 	.word	0x40013c00

0800b590 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800b590:	b480      	push	{r7}
 800b592:	b083      	sub	sp, #12
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800b598:	4b05      	ldr	r3, [pc, #20]	@ (800b5b0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800b59a:	689a      	ldr	r2, [r3, #8]
 800b59c:	4904      	ldr	r1, [pc, #16]	@ (800b5b0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	4313      	orrs	r3, r2
 800b5a2:	608b      	str	r3, [r1, #8]
}
 800b5a4:	bf00      	nop
 800b5a6:	370c      	adds	r7, #12
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr
 800b5b0:	40013c00 	.word	0x40013c00

0800b5b4 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	b083      	sub	sp, #12
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 800b5bc:	4b06      	ldr	r3, [pc, #24]	@ (800b5d8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800b5be:	689a      	ldr	r2, [r3, #8]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	43db      	mvns	r3, r3
 800b5c4:	4904      	ldr	r1, [pc, #16]	@ (800b5d8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800b5c6:	4013      	ands	r3, r2
 800b5c8:	608b      	str	r3, [r1, #8]
}
 800b5ca:	bf00      	nop
 800b5cc:	370c      	adds	r7, #12
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d4:	4770      	bx	lr
 800b5d6:	bf00      	nop
 800b5d8:	40013c00 	.word	0x40013c00

0800b5dc <LL_EXTI_EnableFallingTrig_0_31>:
{
 800b5dc:	b480      	push	{r7}
 800b5de:	b083      	sub	sp, #12
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800b5e4:	4b05      	ldr	r3, [pc, #20]	@ (800b5fc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800b5e6:	68da      	ldr	r2, [r3, #12]
 800b5e8:	4904      	ldr	r1, [pc, #16]	@ (800b5fc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	4313      	orrs	r3, r2
 800b5ee:	60cb      	str	r3, [r1, #12]
}
 800b5f0:	bf00      	nop
 800b5f2:	370c      	adds	r7, #12
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fa:	4770      	bx	lr
 800b5fc:	40013c00 	.word	0x40013c00

0800b600 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800b600:	b480      	push	{r7}
 800b602:	b083      	sub	sp, #12
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800b608:	4b06      	ldr	r3, [pc, #24]	@ (800b624 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800b60a:	68da      	ldr	r2, [r3, #12]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	43db      	mvns	r3, r3
 800b610:	4904      	ldr	r1, [pc, #16]	@ (800b624 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800b612:	4013      	ands	r3, r2
 800b614:	60cb      	str	r3, [r1, #12]
}
 800b616:	bf00      	nop
 800b618:	370c      	adds	r7, #12
 800b61a:	46bd      	mov	sp, r7
 800b61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b620:	4770      	bx	lr
 800b622:	bf00      	nop
 800b624:	40013c00 	.word	0x40013c00

0800b628 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	b084      	sub	sp, #16
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 800b630:	2300      	movs	r3, #0
 800b632:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	791b      	ldrb	r3, [r3, #4]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d065      	beq.n	800b708 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d06b      	beq.n	800b71c <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	795b      	ldrb	r3, [r3, #5]
 800b648:	2b02      	cmp	r3, #2
 800b64a:	d01c      	beq.n	800b686 <LL_EXTI_Init+0x5e>
 800b64c:	2b02      	cmp	r3, #2
 800b64e:	dc25      	bgt.n	800b69c <LL_EXTI_Init+0x74>
 800b650:	2b00      	cmp	r3, #0
 800b652:	d002      	beq.n	800b65a <LL_EXTI_Init+0x32>
 800b654:	2b01      	cmp	r3, #1
 800b656:	d00b      	beq.n	800b670 <LL_EXTI_Init+0x48>
 800b658:	e020      	b.n	800b69c <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4618      	mov	r0, r3
 800b660:	f7ff ff82 	bl	800b568 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	4618      	mov	r0, r3
 800b66a:	f7ff ff45 	bl	800b4f8 <LL_EXTI_EnableIT_0_31>
          break;
 800b66e:	e018      	b.n	800b6a2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	4618      	mov	r0, r3
 800b676:	f7ff ff51 	bl	800b51c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	4618      	mov	r0, r3
 800b680:	f7ff ff60 	bl	800b544 <LL_EXTI_EnableEvent_0_31>
          break;
 800b684:	e00d      	b.n	800b6a2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	4618      	mov	r0, r3
 800b68c:	f7ff ff34 	bl	800b4f8 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	4618      	mov	r0, r3
 800b696:	f7ff ff55 	bl	800b544 <LL_EXTI_EnableEvent_0_31>
          break;
 800b69a:	e002      	b.n	800b6a2 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 800b69c:	2301      	movs	r3, #1
 800b69e:	73fb      	strb	r3, [r7, #15]
          break;
 800b6a0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	799b      	ldrb	r3, [r3, #6]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d038      	beq.n	800b71c <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	799b      	ldrb	r3, [r3, #6]
 800b6ae:	2b03      	cmp	r3, #3
 800b6b0:	d01c      	beq.n	800b6ec <LL_EXTI_Init+0xc4>
 800b6b2:	2b03      	cmp	r3, #3
 800b6b4:	dc25      	bgt.n	800b702 <LL_EXTI_Init+0xda>
 800b6b6:	2b01      	cmp	r3, #1
 800b6b8:	d002      	beq.n	800b6c0 <LL_EXTI_Init+0x98>
 800b6ba:	2b02      	cmp	r3, #2
 800b6bc:	d00b      	beq.n	800b6d6 <LL_EXTI_Init+0xae>
 800b6be:	e020      	b.n	800b702 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	f7ff ff9b 	bl	800b600 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	f7ff ff5e 	bl	800b590 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800b6d4:	e022      	b.n	800b71c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f7ff ff6a 	bl	800b5b4 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	f7ff ff79 	bl	800b5dc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800b6ea:	e017      	b.n	800b71c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	f7ff ff4d 	bl	800b590 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f7ff ff6e 	bl	800b5dc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800b700:	e00c      	b.n	800b71c <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 800b702:	2301      	movs	r3, #1
 800b704:	73fb      	strb	r3, [r7, #15]
            break;
 800b706:	e009      	b.n	800b71c <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	4618      	mov	r0, r3
 800b70e:	f7ff ff05 	bl	800b51c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	4618      	mov	r0, r3
 800b718:	f7ff ff26 	bl	800b568 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 800b71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3710      	adds	r7, #16
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}

0800b726 <LL_GPIO_SetPinMode>:
{
 800b726:	b480      	push	{r7}
 800b728:	b089      	sub	sp, #36	@ 0x24
 800b72a:	af00      	add	r7, sp, #0
 800b72c:	60f8      	str	r0, [r7, #12]
 800b72e:	60b9      	str	r1, [r7, #8]
 800b730:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	681a      	ldr	r2, [r3, #0]
 800b736:	68bb      	ldr	r3, [r7, #8]
 800b738:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b73a:	697b      	ldr	r3, [r7, #20]
 800b73c:	fa93 f3a3 	rbit	r3, r3
 800b740:	613b      	str	r3, [r7, #16]
  return result;
 800b742:	693b      	ldr	r3, [r7, #16]
 800b744:	fab3 f383 	clz	r3, r3
 800b748:	b2db      	uxtb	r3, r3
 800b74a:	005b      	lsls	r3, r3, #1
 800b74c:	2103      	movs	r1, #3
 800b74e:	fa01 f303 	lsl.w	r3, r1, r3
 800b752:	43db      	mvns	r3, r3
 800b754:	401a      	ands	r2, r3
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b75a:	69fb      	ldr	r3, [r7, #28]
 800b75c:	fa93 f3a3 	rbit	r3, r3
 800b760:	61bb      	str	r3, [r7, #24]
  return result;
 800b762:	69bb      	ldr	r3, [r7, #24]
 800b764:	fab3 f383 	clz	r3, r3
 800b768:	b2db      	uxtb	r3, r3
 800b76a:	005b      	lsls	r3, r3, #1
 800b76c:	6879      	ldr	r1, [r7, #4]
 800b76e:	fa01 f303 	lsl.w	r3, r1, r3
 800b772:	431a      	orrs	r2, r3
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	601a      	str	r2, [r3, #0]
}
 800b778:	bf00      	nop
 800b77a:	3724      	adds	r7, #36	@ 0x24
 800b77c:	46bd      	mov	sp, r7
 800b77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b782:	4770      	bx	lr

0800b784 <LL_GPIO_SetPinOutputType>:
{
 800b784:	b480      	push	{r7}
 800b786:	b085      	sub	sp, #20
 800b788:	af00      	add	r7, sp, #0
 800b78a:	60f8      	str	r0, [r7, #12]
 800b78c:	60b9      	str	r1, [r7, #8]
 800b78e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	685a      	ldr	r2, [r3, #4]
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	43db      	mvns	r3, r3
 800b798:	401a      	ands	r2, r3
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	6879      	ldr	r1, [r7, #4]
 800b79e:	fb01 f303 	mul.w	r3, r1, r3
 800b7a2:	431a      	orrs	r2, r3
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	605a      	str	r2, [r3, #4]
}
 800b7a8:	bf00      	nop
 800b7aa:	3714      	adds	r7, #20
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b2:	4770      	bx	lr

0800b7b4 <LL_GPIO_SetPinSpeed>:
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b089      	sub	sp, #36	@ 0x24
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	60f8      	str	r0, [r7, #12]
 800b7bc:	60b9      	str	r1, [r7, #8]
 800b7be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	689a      	ldr	r2, [r3, #8]
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7c8:	697b      	ldr	r3, [r7, #20]
 800b7ca:	fa93 f3a3 	rbit	r3, r3
 800b7ce:	613b      	str	r3, [r7, #16]
  return result;
 800b7d0:	693b      	ldr	r3, [r7, #16]
 800b7d2:	fab3 f383 	clz	r3, r3
 800b7d6:	b2db      	uxtb	r3, r3
 800b7d8:	005b      	lsls	r3, r3, #1
 800b7da:	2103      	movs	r1, #3
 800b7dc:	fa01 f303 	lsl.w	r3, r1, r3
 800b7e0:	43db      	mvns	r3, r3
 800b7e2:	401a      	ands	r2, r3
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7e8:	69fb      	ldr	r3, [r7, #28]
 800b7ea:	fa93 f3a3 	rbit	r3, r3
 800b7ee:	61bb      	str	r3, [r7, #24]
  return result;
 800b7f0:	69bb      	ldr	r3, [r7, #24]
 800b7f2:	fab3 f383 	clz	r3, r3
 800b7f6:	b2db      	uxtb	r3, r3
 800b7f8:	005b      	lsls	r3, r3, #1
 800b7fa:	6879      	ldr	r1, [r7, #4]
 800b7fc:	fa01 f303 	lsl.w	r3, r1, r3
 800b800:	431a      	orrs	r2, r3
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	609a      	str	r2, [r3, #8]
}
 800b806:	bf00      	nop
 800b808:	3724      	adds	r7, #36	@ 0x24
 800b80a:	46bd      	mov	sp, r7
 800b80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b810:	4770      	bx	lr

0800b812 <LL_GPIO_SetPinPull>:
{
 800b812:	b480      	push	{r7}
 800b814:	b089      	sub	sp, #36	@ 0x24
 800b816:	af00      	add	r7, sp, #0
 800b818:	60f8      	str	r0, [r7, #12]
 800b81a:	60b9      	str	r1, [r7, #8]
 800b81c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	68da      	ldr	r2, [r3, #12]
 800b822:	68bb      	ldr	r3, [r7, #8]
 800b824:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	fa93 f3a3 	rbit	r3, r3
 800b82c:	613b      	str	r3, [r7, #16]
  return result;
 800b82e:	693b      	ldr	r3, [r7, #16]
 800b830:	fab3 f383 	clz	r3, r3
 800b834:	b2db      	uxtb	r3, r3
 800b836:	005b      	lsls	r3, r3, #1
 800b838:	2103      	movs	r1, #3
 800b83a:	fa01 f303 	lsl.w	r3, r1, r3
 800b83e:	43db      	mvns	r3, r3
 800b840:	401a      	ands	r2, r3
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b846:	69fb      	ldr	r3, [r7, #28]
 800b848:	fa93 f3a3 	rbit	r3, r3
 800b84c:	61bb      	str	r3, [r7, #24]
  return result;
 800b84e:	69bb      	ldr	r3, [r7, #24]
 800b850:	fab3 f383 	clz	r3, r3
 800b854:	b2db      	uxtb	r3, r3
 800b856:	005b      	lsls	r3, r3, #1
 800b858:	6879      	ldr	r1, [r7, #4]
 800b85a:	fa01 f303 	lsl.w	r3, r1, r3
 800b85e:	431a      	orrs	r2, r3
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	60da      	str	r2, [r3, #12]
}
 800b864:	bf00      	nop
 800b866:	3724      	adds	r7, #36	@ 0x24
 800b868:	46bd      	mov	sp, r7
 800b86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86e:	4770      	bx	lr

0800b870 <LL_GPIO_SetAFPin_0_7>:
{
 800b870:	b480      	push	{r7}
 800b872:	b089      	sub	sp, #36	@ 0x24
 800b874:	af00      	add	r7, sp, #0
 800b876:	60f8      	str	r0, [r7, #12]
 800b878:	60b9      	str	r1, [r7, #8]
 800b87a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	6a1a      	ldr	r2, [r3, #32]
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b884:	697b      	ldr	r3, [r7, #20]
 800b886:	fa93 f3a3 	rbit	r3, r3
 800b88a:	613b      	str	r3, [r7, #16]
  return result;
 800b88c:	693b      	ldr	r3, [r7, #16]
 800b88e:	fab3 f383 	clz	r3, r3
 800b892:	b2db      	uxtb	r3, r3
 800b894:	009b      	lsls	r3, r3, #2
 800b896:	210f      	movs	r1, #15
 800b898:	fa01 f303 	lsl.w	r3, r1, r3
 800b89c:	43db      	mvns	r3, r3
 800b89e:	401a      	ands	r2, r3
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8a4:	69fb      	ldr	r3, [r7, #28]
 800b8a6:	fa93 f3a3 	rbit	r3, r3
 800b8aa:	61bb      	str	r3, [r7, #24]
  return result;
 800b8ac:	69bb      	ldr	r3, [r7, #24]
 800b8ae:	fab3 f383 	clz	r3, r3
 800b8b2:	b2db      	uxtb	r3, r3
 800b8b4:	009b      	lsls	r3, r3, #2
 800b8b6:	6879      	ldr	r1, [r7, #4]
 800b8b8:	fa01 f303 	lsl.w	r3, r1, r3
 800b8bc:	431a      	orrs	r2, r3
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	621a      	str	r2, [r3, #32]
}
 800b8c2:	bf00      	nop
 800b8c4:	3724      	adds	r7, #36	@ 0x24
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8cc:	4770      	bx	lr

0800b8ce <LL_GPIO_SetAFPin_8_15>:
{
 800b8ce:	b480      	push	{r7}
 800b8d0:	b089      	sub	sp, #36	@ 0x24
 800b8d2:	af00      	add	r7, sp, #0
 800b8d4:	60f8      	str	r0, [r7, #12]
 800b8d6:	60b9      	str	r1, [r7, #8]
 800b8d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	0a1b      	lsrs	r3, r3, #8
 800b8e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8e4:	697b      	ldr	r3, [r7, #20]
 800b8e6:	fa93 f3a3 	rbit	r3, r3
 800b8ea:	613b      	str	r3, [r7, #16]
  return result;
 800b8ec:	693b      	ldr	r3, [r7, #16]
 800b8ee:	fab3 f383 	clz	r3, r3
 800b8f2:	b2db      	uxtb	r3, r3
 800b8f4:	009b      	lsls	r3, r3, #2
 800b8f6:	210f      	movs	r1, #15
 800b8f8:	fa01 f303 	lsl.w	r3, r1, r3
 800b8fc:	43db      	mvns	r3, r3
 800b8fe:	401a      	ands	r2, r3
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	0a1b      	lsrs	r3, r3, #8
 800b904:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b906:	69fb      	ldr	r3, [r7, #28]
 800b908:	fa93 f3a3 	rbit	r3, r3
 800b90c:	61bb      	str	r3, [r7, #24]
  return result;
 800b90e:	69bb      	ldr	r3, [r7, #24]
 800b910:	fab3 f383 	clz	r3, r3
 800b914:	b2db      	uxtb	r3, r3
 800b916:	009b      	lsls	r3, r3, #2
 800b918:	6879      	ldr	r1, [r7, #4]
 800b91a:	fa01 f303 	lsl.w	r3, r1, r3
 800b91e:	431a      	orrs	r2, r3
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800b924:	bf00      	nop
 800b926:	3724      	adds	r7, #36	@ 0x24
 800b928:	46bd      	mov	sp, r7
 800b92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92e:	4770      	bx	lr

0800b930 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b088      	sub	sp, #32
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800b93a:	2300      	movs	r3, #0
 800b93c:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 800b93e:	2300      	movs	r3, #0
 800b940:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b948:	697b      	ldr	r3, [r7, #20]
 800b94a:	fa93 f3a3 	rbit	r3, r3
 800b94e:	613b      	str	r3, [r7, #16]
  return result;
 800b950:	693b      	ldr	r3, [r7, #16]
 800b952:	fab3 f383 	clz	r3, r3
 800b956:	b2db      	uxtb	r3, r3
 800b958:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800b95a:	e051      	b.n	800ba00 <LL_GPIO_Init+0xd0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	681a      	ldr	r2, [r3, #0]
 800b960:	2101      	movs	r1, #1
 800b962:	69fb      	ldr	r3, [r7, #28]
 800b964:	fa01 f303 	lsl.w	r3, r1, r3
 800b968:	4013      	ands	r3, r2
 800b96a:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 800b96c:	69bb      	ldr	r3, [r7, #24]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d043      	beq.n	800b9fa <LL_GPIO_Init+0xca>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	685b      	ldr	r3, [r3, #4]
 800b976:	2b01      	cmp	r3, #1
 800b978:	d003      	beq.n	800b982 <LL_GPIO_Init+0x52>
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	685b      	ldr	r3, [r3, #4]
 800b97e:	2b02      	cmp	r3, #2
 800b980:	d10e      	bne.n	800b9a0 <LL_GPIO_Init+0x70>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800b982:	683b      	ldr	r3, [r7, #0]
 800b984:	689b      	ldr	r3, [r3, #8]
 800b986:	461a      	mov	r2, r3
 800b988:	69b9      	ldr	r1, [r7, #24]
 800b98a:	6878      	ldr	r0, [r7, #4]
 800b98c:	f7ff ff12 	bl	800b7b4 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	6819      	ldr	r1, [r3, #0]
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	68db      	ldr	r3, [r3, #12]
 800b998:	461a      	mov	r2, r3
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f7ff fef2 	bl	800b784 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	691b      	ldr	r3, [r3, #16]
 800b9a4:	461a      	mov	r2, r3
 800b9a6:	69b9      	ldr	r1, [r7, #24]
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f7ff ff32 	bl	800b812 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	685b      	ldr	r3, [r3, #4]
 800b9b2:	2b02      	cmp	r3, #2
 800b9b4:	d11a      	bne.n	800b9ec <LL_GPIO_Init+0xbc>
 800b9b6:	69bb      	ldr	r3, [r7, #24]
 800b9b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	fa93 f3a3 	rbit	r3, r3
 800b9c0:	60bb      	str	r3, [r7, #8]
  return result;
 800b9c2:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800b9c4:	fab3 f383 	clz	r3, r3
 800b9c8:	b2db      	uxtb	r3, r3
 800b9ca:	2b07      	cmp	r3, #7
 800b9cc:	d807      	bhi.n	800b9de <LL_GPIO_Init+0xae>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	695b      	ldr	r3, [r3, #20]
 800b9d2:	461a      	mov	r2, r3
 800b9d4:	69b9      	ldr	r1, [r7, #24]
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f7ff ff4a 	bl	800b870 <LL_GPIO_SetAFPin_0_7>
 800b9dc:	e006      	b.n	800b9ec <LL_GPIO_Init+0xbc>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	695b      	ldr	r3, [r3, #20]
 800b9e2:	461a      	mov	r2, r3
 800b9e4:	69b9      	ldr	r1, [r7, #24]
 800b9e6:	6878      	ldr	r0, [r7, #4]
 800b9e8:	f7ff ff71 	bl	800b8ce <LL_GPIO_SetAFPin_8_15>
        }
      }
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	685b      	ldr	r3, [r3, #4]
 800b9f0:	461a      	mov	r2, r3
 800b9f2:	69b9      	ldr	r1, [r7, #24]
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f7ff fe96 	bl	800b726 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800b9fa:	69fb      	ldr	r3, [r7, #28]
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	681a      	ldr	r2, [r3, #0]
 800ba04:	69fb      	ldr	r3, [r7, #28]
 800ba06:	fa22 f303 	lsr.w	r3, r2, r3
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d1a6      	bne.n	800b95c <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 800ba0e:	2300      	movs	r3, #0
}
 800ba10:	4618      	mov	r0, r3
 800ba12:	3720      	adds	r7, #32
 800ba14:	46bd      	mov	sp, r7
 800ba16:	bd80      	pop	{r7, pc}

0800ba18 <LL_I2C_Enable>:
{
 800ba18:	b480      	push	{r7}
 800ba1a:	b083      	sub	sp, #12
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f043 0201 	orr.w	r2, r3, #1
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	601a      	str	r2, [r3, #0]
}
 800ba2c:	bf00      	nop
 800ba2e:	370c      	adds	r7, #12
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr

0800ba38 <LL_I2C_Disable>:
{
 800ba38:	b480      	push	{r7}
 800ba3a:	b083      	sub	sp, #12
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	f023 0201 	bic.w	r2, r3, #1
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	601a      	str	r2, [r3, #0]
}
 800ba4c:	bf00      	nop
 800ba4e:	370c      	adds	r7, #12
 800ba50:	46bd      	mov	sp, r7
 800ba52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba56:	4770      	bx	lr

0800ba58 <LL_I2C_ConfigFilters>:
{
 800ba58:	b480      	push	{r7}
 800ba5a:	b085      	sub	sp, #20
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	60f8      	str	r0, [r7, #12]
 800ba60:	60b9      	str	r1, [r7, #8]
 800ba62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	0219      	lsls	r1, r3, #8
 800ba70:	68bb      	ldr	r3, [r7, #8]
 800ba72:	430b      	orrs	r3, r1
 800ba74:	431a      	orrs	r2, r3
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	601a      	str	r2, [r3, #0]
}
 800ba7a:	bf00      	nop
 800ba7c:	3714      	adds	r7, #20
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba84:	4770      	bx	lr
	...

0800ba88 <LL_I2C_SetOwnAddress1>:
{
 800ba88:	b480      	push	{r7}
 800ba8a:	b085      	sub	sp, #20
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	60f8      	str	r0, [r7, #12]
 800ba90:	60b9      	str	r1, [r7, #8]
 800ba92:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	689a      	ldr	r2, [r3, #8]
 800ba98:	4b06      	ldr	r3, [pc, #24]	@ (800bab4 <LL_I2C_SetOwnAddress1+0x2c>)
 800ba9a:	4013      	ands	r3, r2
 800ba9c:	68b9      	ldr	r1, [r7, #8]
 800ba9e:	687a      	ldr	r2, [r7, #4]
 800baa0:	430a      	orrs	r2, r1
 800baa2:	431a      	orrs	r2, r3
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	609a      	str	r2, [r3, #8]
}
 800baa8:	bf00      	nop
 800baaa:	3714      	adds	r7, #20
 800baac:	46bd      	mov	sp, r7
 800baae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab2:	4770      	bx	lr
 800bab4:	fffff800 	.word	0xfffff800

0800bab8 <LL_I2C_EnableOwnAddress1>:
{
 800bab8:	b480      	push	{r7}
 800baba:	b083      	sub	sp, #12
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	689b      	ldr	r3, [r3, #8]
 800bac4:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	609a      	str	r2, [r3, #8]
}
 800bacc:	bf00      	nop
 800bace:	370c      	adds	r7, #12
 800bad0:	46bd      	mov	sp, r7
 800bad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad6:	4770      	bx	lr

0800bad8 <LL_I2C_DisableOwnAddress1>:
{
 800bad8:	b480      	push	{r7}
 800bada:	b083      	sub	sp, #12
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	689b      	ldr	r3, [r3, #8]
 800bae4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	609a      	str	r2, [r3, #8]
}
 800baec:	bf00      	nop
 800baee:	370c      	adds	r7, #12
 800baf0:	46bd      	mov	sp, r7
 800baf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf6:	4770      	bx	lr

0800baf8 <LL_I2C_SetTiming>:
{
 800baf8:	b480      	push	{r7}
 800bafa:	b083      	sub	sp, #12
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
 800bb00:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	683a      	ldr	r2, [r7, #0]
 800bb06:	611a      	str	r2, [r3, #16]
}
 800bb08:	bf00      	nop
 800bb0a:	370c      	adds	r7, #12
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb12:	4770      	bx	lr

0800bb14 <LL_I2C_SetMode>:
{
 800bb14:	b480      	push	{r7}
 800bb16:	b083      	sub	sp, #12
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
 800bb1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bb26:	683b      	ldr	r3, [r7, #0]
 800bb28:	431a      	orrs	r2, r3
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	601a      	str	r2, [r3, #0]
}
 800bb2e:	bf00      	nop
 800bb30:	370c      	adds	r7, #12
 800bb32:	46bd      	mov	sp, r7
 800bb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb38:	4770      	bx	lr

0800bb3a <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 800bb3a:	b480      	push	{r7}
 800bb3c:	b083      	sub	sp, #12
 800bb3e:	af00      	add	r7, sp, #0
 800bb40:	6078      	str	r0, [r7, #4]
 800bb42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	685b      	ldr	r3, [r3, #4]
 800bb48:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	431a      	orrs	r2, r3
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	605a      	str	r2, [r3, #4]
}
 800bb54:	bf00      	nop
 800bb56:	370c      	adds	r7, #12
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5e:	4770      	bx	lr

0800bb60 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b082      	sub	sp, #8
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
 800bb68:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 800bb6a:	6878      	ldr	r0, [r7, #4]
 800bb6c:	f7ff ff64 	bl	800ba38 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 800bb70:	683b      	ldr	r3, [r7, #0]
 800bb72:	6899      	ldr	r1, [r3, #8]
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	68db      	ldr	r3, [r3, #12]
 800bb78:	461a      	mov	r2, r3
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f7ff ff6c 	bl	800ba58 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 800bb80:	683b      	ldr	r3, [r7, #0]
 800bb82:	685b      	ldr	r3, [r3, #4]
 800bb84:	4619      	mov	r1, r3
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	f7ff ffb6 	bl	800baf8 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 800bb8c:	6878      	ldr	r0, [r7, #4]
 800bb8e:	f7ff ff43 	bl	800ba18 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 800bb92:	6878      	ldr	r0, [r7, #4]
 800bb94:	f7ff ffa0 	bl	800bad8 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	6919      	ldr	r1, [r3, #16]
 800bb9c:	683b      	ldr	r3, [r7, #0]
 800bb9e:	699b      	ldr	r3, [r3, #24]
 800bba0:	461a      	mov	r2, r3
 800bba2:	6878      	ldr	r0, [r7, #4]
 800bba4:	f7ff ff70 	bl	800ba88 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	691b      	ldr	r3, [r3, #16]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d002      	beq.n	800bbb6 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f7ff ff81 	bl	800bab8 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 800bbb6:	683b      	ldr	r3, [r7, #0]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	4619      	mov	r1, r3
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f7ff ffa9 	bl	800bb14 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	695b      	ldr	r3, [r3, #20]
 800bbc6:	4619      	mov	r1, r3
 800bbc8:	6878      	ldr	r0, [r7, #4]
 800bbca:	f7ff ffb6 	bl	800bb3a <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 800bbce:	2300      	movs	r3, #0
}
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	3708      	adds	r7, #8
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	bd80      	pop	{r7, pc}

0800bbd8 <LL_RCC_HSI_IsReady>:
{
 800bbd8:	b480      	push	{r7}
 800bbda:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800bbdc:	4b06      	ldr	r3, [pc, #24]	@ (800bbf8 <LL_RCC_HSI_IsReady+0x20>)
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	f003 0302 	and.w	r3, r3, #2
 800bbe4:	2b02      	cmp	r3, #2
 800bbe6:	bf0c      	ite	eq
 800bbe8:	2301      	moveq	r3, #1
 800bbea:	2300      	movne	r3, #0
 800bbec:	b2db      	uxtb	r3, r3
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf6:	4770      	bx	lr
 800bbf8:	40023800 	.word	0x40023800

0800bbfc <LL_RCC_LSE_IsReady>:
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 800bc00:	4b06      	ldr	r3, [pc, #24]	@ (800bc1c <LL_RCC_LSE_IsReady+0x20>)
 800bc02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc04:	f003 0302 	and.w	r3, r3, #2
 800bc08:	2b02      	cmp	r3, #2
 800bc0a:	bf0c      	ite	eq
 800bc0c:	2301      	moveq	r3, #1
 800bc0e:	2300      	movne	r3, #0
 800bc10:	b2db      	uxtb	r3, r3
}
 800bc12:	4618      	mov	r0, r3
 800bc14:	46bd      	mov	sp, r7
 800bc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1a:	4770      	bx	lr
 800bc1c:	40023800 	.word	0x40023800

0800bc20 <LL_RCC_GetSysClkSource>:
{
 800bc20:	b480      	push	{r7}
 800bc22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800bc24:	4b04      	ldr	r3, [pc, #16]	@ (800bc38 <LL_RCC_GetSysClkSource+0x18>)
 800bc26:	689b      	ldr	r3, [r3, #8]
 800bc28:	f003 030c 	and.w	r3, r3, #12
}
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc34:	4770      	bx	lr
 800bc36:	bf00      	nop
 800bc38:	40023800 	.word	0x40023800

0800bc3c <LL_RCC_GetAHBPrescaler>:
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800bc40:	4b04      	ldr	r3, [pc, #16]	@ (800bc54 <LL_RCC_GetAHBPrescaler+0x18>)
 800bc42:	689b      	ldr	r3, [r3, #8]
 800bc44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800bc48:	4618      	mov	r0, r3
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc50:	4770      	bx	lr
 800bc52:	bf00      	nop
 800bc54:	40023800 	.word	0x40023800

0800bc58 <LL_RCC_GetAPB1Prescaler>:
{
 800bc58:	b480      	push	{r7}
 800bc5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800bc5c:	4b04      	ldr	r3, [pc, #16]	@ (800bc70 <LL_RCC_GetAPB1Prescaler+0x18>)
 800bc5e:	689b      	ldr	r3, [r3, #8]
 800bc60:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 800bc64:	4618      	mov	r0, r3
 800bc66:	46bd      	mov	sp, r7
 800bc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6c:	4770      	bx	lr
 800bc6e:	bf00      	nop
 800bc70:	40023800 	.word	0x40023800

0800bc74 <LL_RCC_GetAPB2Prescaler>:
{
 800bc74:	b480      	push	{r7}
 800bc76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800bc78:	4b04      	ldr	r3, [pc, #16]	@ (800bc8c <LL_RCC_GetAPB2Prescaler+0x18>)
 800bc7a:	689b      	ldr	r3, [r3, #8]
 800bc7c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	46bd      	mov	sp, r7
 800bc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc88:	4770      	bx	lr
 800bc8a:	bf00      	nop
 800bc8c:	40023800 	.word	0x40023800

0800bc90 <LL_RCC_GetUSARTClockSource>:
{
 800bc90:	b480      	push	{r7}
 800bc92:	b083      	sub	sp, #12
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, USARTx) | (USARTx << 16U));
 800bc98:	4b06      	ldr	r3, [pc, #24]	@ (800bcb4 <LL_RCC_GetUSARTClockSource+0x24>)
 800bc9a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	401a      	ands	r2, r3
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	041b      	lsls	r3, r3, #16
 800bca6:	4313      	orrs	r3, r2
}
 800bca8:	4618      	mov	r0, r3
 800bcaa:	370c      	adds	r7, #12
 800bcac:	46bd      	mov	sp, r7
 800bcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb2:	4770      	bx	lr
 800bcb4:	40023800 	.word	0x40023800

0800bcb8 <LL_RCC_GetUARTClockSource>:
{
 800bcb8:	b480      	push	{r7}
 800bcba:	b083      	sub	sp, #12
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, UARTx) | (UARTx << 16U));
 800bcc0:	4b06      	ldr	r3, [pc, #24]	@ (800bcdc <LL_RCC_GetUARTClockSource+0x24>)
 800bcc2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	401a      	ands	r2, r3
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	041b      	lsls	r3, r3, #16
 800bcce:	4313      	orrs	r3, r2
}
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	370c      	adds	r7, #12
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcda:	4770      	bx	lr
 800bcdc:	40023800 	.word	0x40023800

0800bce0 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800bce0:	b480      	push	{r7}
 800bce2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800bce4:	4b04      	ldr	r3, [pc, #16]	@ (800bcf8 <LL_RCC_PLL_GetMainSource+0x18>)
 800bce6:	685b      	ldr	r3, [r3, #4]
 800bce8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 800bcec:	4618      	mov	r0, r3
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf4:	4770      	bx	lr
 800bcf6:	bf00      	nop
 800bcf8:	40023800 	.word	0x40023800

0800bcfc <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 50 and 432
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800bd00:	4b04      	ldr	r3, [pc, #16]	@ (800bd14 <LL_RCC_PLL_GetN+0x18>)
 800bd02:	685b      	ldr	r3, [r3, #4]
 800bd04:	099b      	lsrs	r3, r3, #6
 800bd06:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd12:	4770      	bx	lr
 800bd14:	40023800 	.word	0x40023800

0800bd18 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800bd18:	b480      	push	{r7}
 800bd1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800bd1c:	4b04      	ldr	r3, [pc, #16]	@ (800bd30 <LL_RCC_PLL_GetP+0x18>)
 800bd1e:	685b      	ldr	r3, [r3, #4]
 800bd20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 800bd24:	4618      	mov	r0, r3
 800bd26:	46bd      	mov	sp, r7
 800bd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2c:	4770      	bx	lr
 800bd2e:	bf00      	nop
 800bd30:	40023800 	.word	0x40023800

0800bd34 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800bd34:	b480      	push	{r7}
 800bd36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800bd38:	4b04      	ldr	r3, [pc, #16]	@ (800bd4c <LL_RCC_PLL_GetDivider+0x18>)
 800bd3a:	685b      	ldr	r3, [r3, #4]
 800bd3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 800bd40:	4618      	mov	r0, r3
 800bd42:	46bd      	mov	sp, r7
 800bd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd48:	4770      	bx	lr
 800bd4a:	bf00      	nop
 800bd4c:	40023800 	.word	0x40023800

0800bd50 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART6_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b084      	sub	sp, #16
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2b03      	cmp	r3, #3
 800bd60:	d133      	bne.n	800bdca <LL_RCC_GetUSARTClockFreq+0x7a>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800bd62:	6878      	ldr	r0, [r7, #4]
 800bd64:	f7ff ff94 	bl	800bc90 <LL_RCC_GetUSARTClockSource>
 800bd68:	4603      	mov	r3, r0
 800bd6a:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 800bd6e:	d016      	beq.n	800bd9e <LL_RCC_GetUSARTClockFreq+0x4e>
 800bd70:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 800bd74:	d81d      	bhi.n	800bdb2 <LL_RCC_GetUSARTClockFreq+0x62>
 800bd76:	4a70      	ldr	r2, [pc, #448]	@ (800bf38 <LL_RCC_GetUSARTClockFreq+0x1e8>)
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d003      	beq.n	800bd84 <LL_RCC_GetUSARTClockFreq+0x34>
 800bd7c:	4a6f      	ldr	r2, [pc, #444]	@ (800bf3c <LL_RCC_GetUSARTClockFreq+0x1ec>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d004      	beq.n	800bd8c <LL_RCC_GetUSARTClockFreq+0x3c>
 800bd82:	e016      	b.n	800bdb2 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800bd84:	f000 f9f2 	bl	800c16c <RCC_GetSystemClockFreq>
 800bd88:	60f8      	str	r0, [r7, #12]
        break;
 800bd8a:	e0cf      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800bd8c:	f7ff ff24 	bl	800bbd8 <LL_RCC_HSI_IsReady>
 800bd90:	4603      	mov	r3, r0
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	f000 80bb 	beq.w	800bf0e <LL_RCC_GetUSARTClockFreq+0x1be>
        {
          usart_frequency = HSI_VALUE;
 800bd98:	4b69      	ldr	r3, [pc, #420]	@ (800bf40 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 800bd9a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800bd9c:	e0b7      	b.n	800bf0e <LL_RCC_GetUSARTClockFreq+0x1be>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 800bd9e:	f7ff ff2d 	bl	800bbfc <LL_RCC_LSE_IsReady>
 800bda2:	4603      	mov	r3, r0
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	f000 80b4 	beq.w	800bf12 <LL_RCC_GetUSARTClockFreq+0x1c2>
        {
          usart_frequency = LSE_VALUE;
 800bdaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bdae:	60fb      	str	r3, [r7, #12]
        }
        break;
 800bdb0:	e0af      	b.n	800bf12 <LL_RCC_GetUSARTClockFreq+0x1c2>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800bdb2:	f000 f9db 	bl	800c16c <RCC_GetSystemClockFreq>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	4618      	mov	r0, r3
 800bdba:	f000 f9ff 	bl	800c1bc <RCC_GetHCLKClockFreq>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	f000 fa25 	bl	800c210 <RCC_GetPCLK2ClockFreq>
 800bdc6:	60f8      	str	r0, [r7, #12]
        break;
 800bdc8:	e0b0      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	2b0c      	cmp	r3, #12
 800bdce:	d133      	bne.n	800be38 <LL_RCC_GetUSARTClockFreq+0xe8>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800bdd0:	6878      	ldr	r0, [r7, #4]
 800bdd2:	f7ff ff5d 	bl	800bc90 <LL_RCC_GetUSARTClockSource>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 800bddc:	d016      	beq.n	800be0c <LL_RCC_GetUSARTClockFreq+0xbc>
 800bdde:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 800bde2:	d81d      	bhi.n	800be20 <LL_RCC_GetUSARTClockFreq+0xd0>
 800bde4:	4a57      	ldr	r2, [pc, #348]	@ (800bf44 <LL_RCC_GetUSARTClockFreq+0x1f4>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d003      	beq.n	800bdf2 <LL_RCC_GetUSARTClockFreq+0xa2>
 800bdea:	4a57      	ldr	r2, [pc, #348]	@ (800bf48 <LL_RCC_GetUSARTClockFreq+0x1f8>)
 800bdec:	4293      	cmp	r3, r2
 800bdee:	d004      	beq.n	800bdfa <LL_RCC_GetUSARTClockFreq+0xaa>
 800bdf0:	e016      	b.n	800be20 <LL_RCC_GetUSARTClockFreq+0xd0>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800bdf2:	f000 f9bb 	bl	800c16c <RCC_GetSystemClockFreq>
 800bdf6:	60f8      	str	r0, [r7, #12]
        break;
 800bdf8:	e098      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800bdfa:	f7ff feed 	bl	800bbd8 <LL_RCC_HSI_IsReady>
 800bdfe:	4603      	mov	r3, r0
 800be00:	2b00      	cmp	r3, #0
 800be02:	f000 8088 	beq.w	800bf16 <LL_RCC_GetUSARTClockFreq+0x1c6>
        {
          usart_frequency = HSI_VALUE;
 800be06:	4b4e      	ldr	r3, [pc, #312]	@ (800bf40 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 800be08:	60fb      	str	r3, [r7, #12]
        }
        break;
 800be0a:	e084      	b.n	800bf16 <LL_RCC_GetUSARTClockFreq+0x1c6>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 800be0c:	f7ff fef6 	bl	800bbfc <LL_RCC_LSE_IsReady>
 800be10:	4603      	mov	r3, r0
 800be12:	2b00      	cmp	r3, #0
 800be14:	f000 8081 	beq.w	800bf1a <LL_RCC_GetUSARTClockFreq+0x1ca>
        {
          usart_frequency = LSE_VALUE;
 800be18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800be1c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800be1e:	e07c      	b.n	800bf1a <LL_RCC_GetUSARTClockFreq+0x1ca>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800be20:	f000 f9a4 	bl	800c16c <RCC_GetSystemClockFreq>
 800be24:	4603      	mov	r3, r0
 800be26:	4618      	mov	r0, r3
 800be28:	f000 f9c8 	bl	800c1bc <RCC_GetHCLKClockFreq>
 800be2c:	4603      	mov	r3, r0
 800be2e:	4618      	mov	r0, r3
 800be30:	f000 f9da 	bl	800c1e8 <RCC_GetPCLK1ClockFreq>
 800be34:	60f8      	str	r0, [r7, #12]
        break;
 800be36:	e079      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
    }
  }
  else if (USARTxSource == LL_RCC_USART6_CLKSOURCE)
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800be3e:	d131      	bne.n	800bea4 <LL_RCC_GetUSARTClockFreq+0x154>
  {
    /* USART6CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f7ff ff25 	bl	800bc90 <LL_RCC_GetUSARTClockSource>
 800be46:	4603      	mov	r3, r0
 800be48:	f1b3 2f0c 	cmp.w	r3, #201329664	@ 0xc000c00
 800be4c:	d015      	beq.n	800be7a <LL_RCC_GetUSARTClockFreq+0x12a>
 800be4e:	f1b3 2f0c 	cmp.w	r3, #201329664	@ 0xc000c00
 800be52:	d81b      	bhi.n	800be8c <LL_RCC_GetUSARTClockFreq+0x13c>
 800be54:	4a3d      	ldr	r2, [pc, #244]	@ (800bf4c <LL_RCC_GetUSARTClockFreq+0x1fc>)
 800be56:	4293      	cmp	r3, r2
 800be58:	d003      	beq.n	800be62 <LL_RCC_GetUSARTClockFreq+0x112>
 800be5a:	4a3d      	ldr	r2, [pc, #244]	@ (800bf50 <LL_RCC_GetUSARTClockFreq+0x200>)
 800be5c:	4293      	cmp	r3, r2
 800be5e:	d004      	beq.n	800be6a <LL_RCC_GetUSARTClockFreq+0x11a>
 800be60:	e014      	b.n	800be8c <LL_RCC_GetUSARTClockFreq+0x13c>
    {
      case LL_RCC_USART6_CLKSOURCE_SYSCLK: /* USART6 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800be62:	f000 f983 	bl	800c16c <RCC_GetSystemClockFreq>
 800be66:	60f8      	str	r0, [r7, #12]
        break;
 800be68:	e060      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>

      case LL_RCC_USART6_CLKSOURCE_HSI:    /* USART6 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800be6a:	f7ff feb5 	bl	800bbd8 <LL_RCC_HSI_IsReady>
 800be6e:	4603      	mov	r3, r0
 800be70:	2b00      	cmp	r3, #0
 800be72:	d054      	beq.n	800bf1e <LL_RCC_GetUSARTClockFreq+0x1ce>
        {
          usart_frequency = HSI_VALUE;
 800be74:	4b32      	ldr	r3, [pc, #200]	@ (800bf40 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 800be76:	60fb      	str	r3, [r7, #12]
        }
        break;
 800be78:	e051      	b.n	800bf1e <LL_RCC_GetUSARTClockFreq+0x1ce>

      case LL_RCC_USART6_CLKSOURCE_LSE:    /* USART6 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 800be7a:	f7ff febf 	bl	800bbfc <LL_RCC_LSE_IsReady>
 800be7e:	4603      	mov	r3, r0
 800be80:	2b00      	cmp	r3, #0
 800be82:	d04e      	beq.n	800bf22 <LL_RCC_GetUSARTClockFreq+0x1d2>
        {
          usart_frequency = LSE_VALUE;
 800be84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800be88:	60fb      	str	r3, [r7, #12]
        }
        break;
 800be8a:	e04a      	b.n	800bf22 <LL_RCC_GetUSARTClockFreq+0x1d2>

      case LL_RCC_USART6_CLKSOURCE_PCLK2:  /* USART6 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800be8c:	f000 f96e 	bl	800c16c <RCC_GetSystemClockFreq>
 800be90:	4603      	mov	r3, r0
 800be92:	4618      	mov	r0, r3
 800be94:	f000 f992 	bl	800c1bc <RCC_GetHCLKClockFreq>
 800be98:	4603      	mov	r3, r0
 800be9a:	4618      	mov	r0, r3
 800be9c:	f000 f9b8 	bl	800c210 <RCC_GetPCLK2ClockFreq>
 800bea0:	60f8      	str	r0, [r7, #12]
        break;
 800bea2:	e043      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2b30      	cmp	r3, #48	@ 0x30
 800bea8:	d140      	bne.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800beaa:	6878      	ldr	r0, [r7, #4]
 800beac:	f7ff fef0 	bl	800bc90 <LL_RCC_GetUSARTClockSource>
 800beb0:	4603      	mov	r3, r0
 800beb2:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 800beb6:	d015      	beq.n	800bee4 <LL_RCC_GetUSARTClockFreq+0x194>
 800beb8:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 800bebc:	d81b      	bhi.n	800bef6 <LL_RCC_GetUSARTClockFreq+0x1a6>
 800bebe:	4a25      	ldr	r2, [pc, #148]	@ (800bf54 <LL_RCC_GetUSARTClockFreq+0x204>)
 800bec0:	4293      	cmp	r3, r2
 800bec2:	d003      	beq.n	800becc <LL_RCC_GetUSARTClockFreq+0x17c>
 800bec4:	4a24      	ldr	r2, [pc, #144]	@ (800bf58 <LL_RCC_GetUSARTClockFreq+0x208>)
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d004      	beq.n	800bed4 <LL_RCC_GetUSARTClockFreq+0x184>
 800beca:	e014      	b.n	800bef6 <LL_RCC_GetUSARTClockFreq+0x1a6>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800becc:	f000 f94e 	bl	800c16c <RCC_GetSystemClockFreq>
 800bed0:	60f8      	str	r0, [r7, #12]
          break;
 800bed2:	e02b      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 800bed4:	f7ff fe80 	bl	800bbd8 <LL_RCC_HSI_IsReady>
 800bed8:	4603      	mov	r3, r0
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d023      	beq.n	800bf26 <LL_RCC_GetUSARTClockFreq+0x1d6>
          {
            usart_frequency = HSI_VALUE;
 800bede:	4b18      	ldr	r3, [pc, #96]	@ (800bf40 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 800bee0:	60fb      	str	r3, [r7, #12]
          }
          break;
 800bee2:	e020      	b.n	800bf26 <LL_RCC_GetUSARTClockFreq+0x1d6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 800bee4:	f7ff fe8a 	bl	800bbfc <LL_RCC_LSE_IsReady>
 800bee8:	4603      	mov	r3, r0
 800beea:	2b00      	cmp	r3, #0
 800beec:	d01d      	beq.n	800bf2a <LL_RCC_GetUSARTClockFreq+0x1da>
          {
            usart_frequency = LSE_VALUE;
 800beee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bef2:	60fb      	str	r3, [r7, #12]
          }
          break;
 800bef4:	e019      	b.n	800bf2a <LL_RCC_GetUSARTClockFreq+0x1da>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800bef6:	f000 f939 	bl	800c16c <RCC_GetSystemClockFreq>
 800befa:	4603      	mov	r3, r0
 800befc:	4618      	mov	r0, r3
 800befe:	f000 f95d 	bl	800c1bc <RCC_GetHCLKClockFreq>
 800bf02:	4603      	mov	r3, r0
 800bf04:	4618      	mov	r0, r3
 800bf06:	f000 f96f 	bl	800c1e8 <RCC_GetPCLK1ClockFreq>
 800bf0a:	60f8      	str	r0, [r7, #12]
          break;
 800bf0c:	e00e      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 800bf0e:	bf00      	nop
 800bf10:	e00c      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 800bf12:	bf00      	nop
 800bf14:	e00a      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 800bf16:	bf00      	nop
 800bf18:	e008      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 800bf1a:	bf00      	nop
 800bf1c:	e006      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 800bf1e:	bf00      	nop
 800bf20:	e004      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
        break;
 800bf22:	bf00      	nop
 800bf24:	e002      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
          break;
 800bf26:	bf00      	nop
 800bf28:	e000      	b.n	800bf2c <LL_RCC_GetUSARTClockFreq+0x1dc>
          break;
 800bf2a:	bf00      	nop
      }
    }
  }
  return usart_frequency;
 800bf2c:	68fb      	ldr	r3, [r7, #12]
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3710      	adds	r7, #16
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}
 800bf36:	bf00      	nop
 800bf38:	00030001 	.word	0x00030001
 800bf3c:	00030002 	.word	0x00030002
 800bf40:	00f42400 	.word	0x00f42400
 800bf44:	000c0004 	.word	0x000c0004
 800bf48:	000c0008 	.word	0x000c0008
 800bf4c:	0c000400 	.word	0x0c000400
 800bf50:	0c000800 	.word	0x0c000800
 800bf54:	00300010 	.word	0x00300010
 800bf58:	00300020 	.word	0x00300020

0800bf5c <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART8_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	b084      	sub	sp, #16
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800bf64:	2300      	movs	r3, #0
 800bf66:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2bc0      	cmp	r3, #192	@ 0xc0
 800bf6c:	d133      	bne.n	800bfd6 <LL_RCC_GetUARTClockFreq+0x7a>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800bf6e:	6878      	ldr	r0, [r7, #4]
 800bf70:	f7ff fea2 	bl	800bcb8 <LL_RCC_GetUARTClockSource>
 800bf74:	4603      	mov	r3, r0
 800bf76:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 800bf7a:	d016      	beq.n	800bfaa <LL_RCC_GetUARTClockFreq+0x4e>
 800bf7c:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 800bf80:	d81d      	bhi.n	800bfbe <LL_RCC_GetUARTClockFreq+0x62>
 800bf82:	4a71      	ldr	r2, [pc, #452]	@ (800c148 <LL_RCC_GetUARTClockFreq+0x1ec>)
 800bf84:	4293      	cmp	r3, r2
 800bf86:	d003      	beq.n	800bf90 <LL_RCC_GetUARTClockFreq+0x34>
 800bf88:	4a70      	ldr	r2, [pc, #448]	@ (800c14c <LL_RCC_GetUARTClockFreq+0x1f0>)
 800bf8a:	4293      	cmp	r3, r2
 800bf8c:	d004      	beq.n	800bf98 <LL_RCC_GetUARTClockFreq+0x3c>
 800bf8e:	e016      	b.n	800bfbe <LL_RCC_GetUARTClockFreq+0x62>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800bf90:	f000 f8ec 	bl	800c16c <RCC_GetSystemClockFreq>
 800bf94:	60f8      	str	r0, [r7, #12]
        break;
 800bf96:	e0d1      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800bf98:	f7ff fe1e 	bl	800bbd8 <LL_RCC_HSI_IsReady>
 800bf9c:	4603      	mov	r3, r0
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	f000 80bd 	beq.w	800c11e <LL_RCC_GetUARTClockFreq+0x1c2>
        {
          uart_frequency = HSI_VALUE;
 800bfa4:	4b6a      	ldr	r3, [pc, #424]	@ (800c150 <LL_RCC_GetUARTClockFreq+0x1f4>)
 800bfa6:	60fb      	str	r3, [r7, #12]
        }
        break;
 800bfa8:	e0b9      	b.n	800c11e <LL_RCC_GetUARTClockFreq+0x1c2>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 800bfaa:	f7ff fe27 	bl	800bbfc <LL_RCC_LSE_IsReady>
 800bfae:	4603      	mov	r3, r0
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	f000 80b6 	beq.w	800c122 <LL_RCC_GetUARTClockFreq+0x1c6>
        {
          uart_frequency = LSE_VALUE;
 800bfb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bfba:	60fb      	str	r3, [r7, #12]
        }
        break;
 800bfbc:	e0b1      	b.n	800c122 <LL_RCC_GetUARTClockFreq+0x1c6>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800bfbe:	f000 f8d5 	bl	800c16c <RCC_GetSystemClockFreq>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	f000 f8f9 	bl	800c1bc <RCC_GetHCLKClockFreq>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f000 f90b 	bl	800c1e8 <RCC_GetPCLK1ClockFreq>
 800bfd2:	60f8      	str	r0, [r7, #12]
        break;
 800bfd4:	e0b2      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
    }
  }
  else if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bfdc:	d133      	bne.n	800c046 <LL_RCC_GetUARTClockFreq+0xea>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f7ff fe6a 	bl	800bcb8 <LL_RCC_GetUARTClockSource>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 800bfea:	d016      	beq.n	800c01a <LL_RCC_GetUARTClockFreq+0xbe>
 800bfec:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 800bff0:	d81d      	bhi.n	800c02e <LL_RCC_GetUARTClockFreq+0xd2>
 800bff2:	4a58      	ldr	r2, [pc, #352]	@ (800c154 <LL_RCC_GetUARTClockFreq+0x1f8>)
 800bff4:	4293      	cmp	r3, r2
 800bff6:	d003      	beq.n	800c000 <LL_RCC_GetUARTClockFreq+0xa4>
 800bff8:	4a57      	ldr	r2, [pc, #348]	@ (800c158 <LL_RCC_GetUARTClockFreq+0x1fc>)
 800bffa:	4293      	cmp	r3, r2
 800bffc:	d004      	beq.n	800c008 <LL_RCC_GetUARTClockFreq+0xac>
 800bffe:	e016      	b.n	800c02e <LL_RCC_GetUARTClockFreq+0xd2>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800c000:	f000 f8b4 	bl	800c16c <RCC_GetSystemClockFreq>
 800c004:	60f8      	str	r0, [r7, #12]
        break;
 800c006:	e099      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800c008:	f7ff fde6 	bl	800bbd8 <LL_RCC_HSI_IsReady>
 800c00c:	4603      	mov	r3, r0
 800c00e:	2b00      	cmp	r3, #0
 800c010:	f000 8089 	beq.w	800c126 <LL_RCC_GetUARTClockFreq+0x1ca>
        {
          uart_frequency = HSI_VALUE;
 800c014:	4b4e      	ldr	r3, [pc, #312]	@ (800c150 <LL_RCC_GetUARTClockFreq+0x1f4>)
 800c016:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c018:	e085      	b.n	800c126 <LL_RCC_GetUARTClockFreq+0x1ca>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 800c01a:	f7ff fdef 	bl	800bbfc <LL_RCC_LSE_IsReady>
 800c01e:	4603      	mov	r3, r0
 800c020:	2b00      	cmp	r3, #0
 800c022:	f000 8082 	beq.w	800c12a <LL_RCC_GetUARTClockFreq+0x1ce>
        {
          uart_frequency = LSE_VALUE;
 800c026:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c02a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c02c:	e07d      	b.n	800c12a <LL_RCC_GetUARTClockFreq+0x1ce>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c02e:	f000 f89d 	bl	800c16c <RCC_GetSystemClockFreq>
 800c032:	4603      	mov	r3, r0
 800c034:	4618      	mov	r0, r3
 800c036:	f000 f8c1 	bl	800c1bc <RCC_GetHCLKClockFreq>
 800c03a:	4603      	mov	r3, r0
 800c03c:	4618      	mov	r0, r3
 800c03e:	f000 f8d3 	bl	800c1e8 <RCC_GetPCLK1ClockFreq>
 800c042:	60f8      	str	r0, [r7, #12]
        break;
 800c044:	e07a      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
    }
  }
  else if (UARTxSource == LL_RCC_UART7_CLKSOURCE)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c04c:	d131      	bne.n	800c0b2 <LL_RCC_GetUARTClockFreq+0x156>
  {
    /* UART7CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800c04e:	6878      	ldr	r0, [r7, #4]
 800c050:	f7ff fe32 	bl	800bcb8 <LL_RCC_GetUARTClockSource>
 800c054:	4603      	mov	r3, r0
 800c056:	f1b3 2f30 	cmp.w	r3, #805318656	@ 0x30003000
 800c05a:	d015      	beq.n	800c088 <LL_RCC_GetUARTClockFreq+0x12c>
 800c05c:	f1b3 2f30 	cmp.w	r3, #805318656	@ 0x30003000
 800c060:	d81b      	bhi.n	800c09a <LL_RCC_GetUARTClockFreq+0x13e>
 800c062:	4a3e      	ldr	r2, [pc, #248]	@ (800c15c <LL_RCC_GetUARTClockFreq+0x200>)
 800c064:	4293      	cmp	r3, r2
 800c066:	d003      	beq.n	800c070 <LL_RCC_GetUARTClockFreq+0x114>
 800c068:	4a3d      	ldr	r2, [pc, #244]	@ (800c160 <LL_RCC_GetUARTClockFreq+0x204>)
 800c06a:	4293      	cmp	r3, r2
 800c06c:	d004      	beq.n	800c078 <LL_RCC_GetUARTClockFreq+0x11c>
 800c06e:	e014      	b.n	800c09a <LL_RCC_GetUARTClockFreq+0x13e>
    {
      case LL_RCC_UART7_CLKSOURCE_SYSCLK: /* UART7 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800c070:	f000 f87c 	bl	800c16c <RCC_GetSystemClockFreq>
 800c074:	60f8      	str	r0, [r7, #12]
        break;
 800c076:	e061      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>

      case LL_RCC_UART7_CLKSOURCE_HSI:    /* UART7 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800c078:	f7ff fdae 	bl	800bbd8 <LL_RCC_HSI_IsReady>
 800c07c:	4603      	mov	r3, r0
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d055      	beq.n	800c12e <LL_RCC_GetUARTClockFreq+0x1d2>
        {
          uart_frequency = HSI_VALUE;
 800c082:	4b33      	ldr	r3, [pc, #204]	@ (800c150 <LL_RCC_GetUARTClockFreq+0x1f4>)
 800c084:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c086:	e052      	b.n	800c12e <LL_RCC_GetUARTClockFreq+0x1d2>

      case LL_RCC_UART7_CLKSOURCE_LSE:    /* UART7 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 800c088:	f7ff fdb8 	bl	800bbfc <LL_RCC_LSE_IsReady>
 800c08c:	4603      	mov	r3, r0
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d04f      	beq.n	800c132 <LL_RCC_GetUARTClockFreq+0x1d6>
        {
          uart_frequency = LSE_VALUE;
 800c092:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c096:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c098:	e04b      	b.n	800c132 <LL_RCC_GetUARTClockFreq+0x1d6>

      case LL_RCC_UART7_CLKSOURCE_PCLK1:  /* UART7 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c09a:	f000 f867 	bl	800c16c <RCC_GetSystemClockFreq>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	f000 f88b 	bl	800c1bc <RCC_GetHCLKClockFreq>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	f000 f89d 	bl	800c1e8 <RCC_GetPCLK1ClockFreq>
 800c0ae:	60f8      	str	r0, [r7, #12]
        break;
 800c0b0:	e044      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
    }
  }
  else
  {
    if (UARTxSource == LL_RCC_UART8_CLKSOURCE)
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c0b8:	d140      	bne.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
    {
      /* UART8CLK clock frequency */
      switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800c0ba:	6878      	ldr	r0, [r7, #4]
 800c0bc:	f7ff fdfc 	bl	800bcb8 <LL_RCC_GetUARTClockSource>
 800c0c0:	4603      	mov	r3, r0
 800c0c2:	f1b3 2fc0 	cmp.w	r3, #3221274624	@ 0xc000c000
 800c0c6:	d015      	beq.n	800c0f4 <LL_RCC_GetUARTClockFreq+0x198>
 800c0c8:	f1b3 2fc0 	cmp.w	r3, #3221274624	@ 0xc000c000
 800c0cc:	d81b      	bhi.n	800c106 <LL_RCC_GetUARTClockFreq+0x1aa>
 800c0ce:	4a25      	ldr	r2, [pc, #148]	@ (800c164 <LL_RCC_GetUARTClockFreq+0x208>)
 800c0d0:	4293      	cmp	r3, r2
 800c0d2:	d003      	beq.n	800c0dc <LL_RCC_GetUARTClockFreq+0x180>
 800c0d4:	4a24      	ldr	r2, [pc, #144]	@ (800c168 <LL_RCC_GetUARTClockFreq+0x20c>)
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	d004      	beq.n	800c0e4 <LL_RCC_GetUARTClockFreq+0x188>
 800c0da:	e014      	b.n	800c106 <LL_RCC_GetUARTClockFreq+0x1aa>
      {
        case LL_RCC_UART8_CLKSOURCE_SYSCLK: /* UART8 Clock is System Clock */
          uart_frequency = RCC_GetSystemClockFreq();
 800c0dc:	f000 f846 	bl	800c16c <RCC_GetSystemClockFreq>
 800c0e0:	60f8      	str	r0, [r7, #12]
          break;
 800c0e2:	e02b      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>

        case LL_RCC_UART8_CLKSOURCE_HSI:    /* UART8 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 800c0e4:	f7ff fd78 	bl	800bbd8 <LL_RCC_HSI_IsReady>
 800c0e8:	4603      	mov	r3, r0
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d023      	beq.n	800c136 <LL_RCC_GetUARTClockFreq+0x1da>
          {
            uart_frequency = HSI_VALUE;
 800c0ee:	4b18      	ldr	r3, [pc, #96]	@ (800c150 <LL_RCC_GetUARTClockFreq+0x1f4>)
 800c0f0:	60fb      	str	r3, [r7, #12]
          }
          break;
 800c0f2:	e020      	b.n	800c136 <LL_RCC_GetUARTClockFreq+0x1da>

        case LL_RCC_UART8_CLKSOURCE_LSE:    /* UART8 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 800c0f4:	f7ff fd82 	bl	800bbfc <LL_RCC_LSE_IsReady>
 800c0f8:	4603      	mov	r3, r0
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d01d      	beq.n	800c13a <LL_RCC_GetUARTClockFreq+0x1de>
          {
            uart_frequency = LSE_VALUE;
 800c0fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c102:	60fb      	str	r3, [r7, #12]
          }
          break;
 800c104:	e019      	b.n	800c13a <LL_RCC_GetUARTClockFreq+0x1de>

        case LL_RCC_UART8_CLKSOURCE_PCLK1:  /* UART8 Clock is PCLK1 */
        default:
          uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c106:	f000 f831 	bl	800c16c <RCC_GetSystemClockFreq>
 800c10a:	4603      	mov	r3, r0
 800c10c:	4618      	mov	r0, r3
 800c10e:	f000 f855 	bl	800c1bc <RCC_GetHCLKClockFreq>
 800c112:	4603      	mov	r3, r0
 800c114:	4618      	mov	r0, r3
 800c116:	f000 f867 	bl	800c1e8 <RCC_GetPCLK1ClockFreq>
 800c11a:	60f8      	str	r0, [r7, #12]
          break;
 800c11c:	e00e      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 800c11e:	bf00      	nop
 800c120:	e00c      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 800c122:	bf00      	nop
 800c124:	e00a      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 800c126:	bf00      	nop
 800c128:	e008      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 800c12a:	bf00      	nop
 800c12c:	e006      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 800c12e:	bf00      	nop
 800c130:	e004      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
        break;
 800c132:	bf00      	nop
 800c134:	e002      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
          break;
 800c136:	bf00      	nop
 800c138:	e000      	b.n	800c13c <LL_RCC_GetUARTClockFreq+0x1e0>
          break;
 800c13a:	bf00      	nop
      }
    }
  }
  return uart_frequency;
 800c13c:	68fb      	ldr	r3, [r7, #12]
}
 800c13e:	4618      	mov	r0, r3
 800c140:	3710      	adds	r7, #16
 800c142:	46bd      	mov	sp, r7
 800c144:	bd80      	pop	{r7, pc}
 800c146:	bf00      	nop
 800c148:	00c00040 	.word	0x00c00040
 800c14c:	00c00080 	.word	0x00c00080
 800c150:	00f42400 	.word	0x00f42400
 800c154:	03000100 	.word	0x03000100
 800c158:	03000200 	.word	0x03000200
 800c15c:	30001000 	.word	0x30001000
 800c160:	30002000 	.word	0x30002000
 800c164:	c0004000 	.word	0xc0004000
 800c168:	c0008000 	.word	0xc0008000

0800c16c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b082      	sub	sp, #8
 800c170:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800c172:	2300      	movs	r3, #0
 800c174:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800c176:	f7ff fd53 	bl	800bc20 <LL_RCC_GetSysClkSource>
 800c17a:	4603      	mov	r3, r0
 800c17c:	2b08      	cmp	r3, #8
 800c17e:	d00c      	beq.n	800c19a <RCC_GetSystemClockFreq+0x2e>
 800c180:	2b08      	cmp	r3, #8
 800c182:	d80e      	bhi.n	800c1a2 <RCC_GetSystemClockFreq+0x36>
 800c184:	2b00      	cmp	r3, #0
 800c186:	d002      	beq.n	800c18e <RCC_GetSystemClockFreq+0x22>
 800c188:	2b04      	cmp	r3, #4
 800c18a:	d003      	beq.n	800c194 <RCC_GetSystemClockFreq+0x28>
 800c18c:	e009      	b.n	800c1a2 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800c18e:	4b09      	ldr	r3, [pc, #36]	@ (800c1b4 <RCC_GetSystemClockFreq+0x48>)
 800c190:	607b      	str	r3, [r7, #4]
      break;
 800c192:	e009      	b.n	800c1a8 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800c194:	4b08      	ldr	r3, [pc, #32]	@ (800c1b8 <RCC_GetSystemClockFreq+0x4c>)
 800c196:	607b      	str	r3, [r7, #4]
      break;
 800c198:	e006      	b.n	800c1a8 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800c19a:	f000 f84d 	bl	800c238 <RCC_PLL_GetFreqDomain_SYS>
 800c19e:	6078      	str	r0, [r7, #4]
      break;
 800c1a0:	e002      	b.n	800c1a8 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 800c1a2:	4b04      	ldr	r3, [pc, #16]	@ (800c1b4 <RCC_GetSystemClockFreq+0x48>)
 800c1a4:	607b      	str	r3, [r7, #4]
      break;
 800c1a6:	bf00      	nop
  }

  return frequency;
 800c1a8:	687b      	ldr	r3, [r7, #4]
}
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	3708      	adds	r7, #8
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}
 800c1b2:	bf00      	nop
 800c1b4:	00f42400 	.word	0x00f42400
 800c1b8:	017d7840 	.word	0x017d7840

0800c1bc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b082      	sub	sp, #8
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800c1c4:	f7ff fd3a 	bl	800bc3c <LL_RCC_GetAHBPrescaler>
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	091b      	lsrs	r3, r3, #4
 800c1cc:	f003 030f 	and.w	r3, r3, #15
 800c1d0:	4a04      	ldr	r2, [pc, #16]	@ (800c1e4 <RCC_GetHCLKClockFreq+0x28>)
 800c1d2:	5cd3      	ldrb	r3, [r2, r3]
 800c1d4:	461a      	mov	r2, r3
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	40d3      	lsrs	r3, r2
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3708      	adds	r7, #8
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bd80      	pop	{r7, pc}
 800c1e2:	bf00      	nop
 800c1e4:	08010f38 	.word	0x08010f38

0800c1e8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b082      	sub	sp, #8
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800c1f0:	f7ff fd32 	bl	800bc58 <LL_RCC_GetAPB1Prescaler>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	0a9b      	lsrs	r3, r3, #10
 800c1f8:	4a04      	ldr	r2, [pc, #16]	@ (800c20c <RCC_GetPCLK1ClockFreq+0x24>)
 800c1fa:	5cd3      	ldrb	r3, [r2, r3]
 800c1fc:	461a      	mov	r2, r3
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	40d3      	lsrs	r3, r2
}
 800c202:	4618      	mov	r0, r3
 800c204:	3708      	adds	r7, #8
 800c206:	46bd      	mov	sp, r7
 800c208:	bd80      	pop	{r7, pc}
 800c20a:	bf00      	nop
 800c20c:	08010f48 	.word	0x08010f48

0800c210 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b082      	sub	sp, #8
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800c218:	f7ff fd2c 	bl	800bc74 <LL_RCC_GetAPB2Prescaler>
 800c21c:	4603      	mov	r3, r0
 800c21e:	0b5b      	lsrs	r3, r3, #13
 800c220:	4a04      	ldr	r2, [pc, #16]	@ (800c234 <RCC_GetPCLK2ClockFreq+0x24>)
 800c222:	5cd3      	ldrb	r3, [r2, r3]
 800c224:	461a      	mov	r2, r3
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	40d3      	lsrs	r3, r2
}
 800c22a:	4618      	mov	r0, r3
 800c22c:	3708      	adds	r7, #8
 800c22e:	46bd      	mov	sp, r7
 800c230:	bd80      	pop	{r7, pc}
 800c232:	bf00      	nop
 800c234:	08010f48 	.word	0x08010f48

0800c238 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800c238:	b590      	push	{r4, r7, lr}
 800c23a:	b083      	sub	sp, #12
 800c23c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800c23e:	2300      	movs	r3, #0
 800c240:	607b      	str	r3, [r7, #4]
 800c242:	2300      	movs	r3, #0
 800c244:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800c246:	f7ff fd4b 	bl	800bce0 <LL_RCC_PLL_GetMainSource>
 800c24a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800c24c:	683b      	ldr	r3, [r7, #0]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d004      	beq.n	800c25c <RCC_PLL_GetFreqDomain_SYS+0x24>
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c258:	d003      	beq.n	800c262 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800c25a:	e005      	b.n	800c268 <RCC_PLL_GetFreqDomain_SYS+0x30>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800c25c:	4b0f      	ldr	r3, [pc, #60]	@ (800c29c <RCC_PLL_GetFreqDomain_SYS+0x64>)
 800c25e:	607b      	str	r3, [r7, #4]
      break;
 800c260:	e005      	b.n	800c26e <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800c262:	4b0f      	ldr	r3, [pc, #60]	@ (800c2a0 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 800c264:	607b      	str	r3, [r7, #4]
      break;
 800c266:	e002      	b.n	800c26e <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
      pllinputfreq = HSI_VALUE;
 800c268:	4b0c      	ldr	r3, [pc, #48]	@ (800c29c <RCC_PLL_GetFreqDomain_SYS+0x64>)
 800c26a:	607b      	str	r3, [r7, #4]
      break;
 800c26c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800c26e:	f7ff fd61 	bl	800bd34 <LL_RCC_PLL_GetDivider>
 800c272:	4602      	mov	r2, r0
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	fbb3 f4f2 	udiv	r4, r3, r2
 800c27a:	f7ff fd3f 	bl	800bcfc <LL_RCC_PLL_GetN>
 800c27e:	4603      	mov	r3, r0
 800c280:	fb03 f404 	mul.w	r4, r3, r4
 800c284:	f7ff fd48 	bl	800bd18 <LL_RCC_PLL_GetP>
 800c288:	4603      	mov	r3, r0
 800c28a:	0c1b      	lsrs	r3, r3, #16
 800c28c:	3301      	adds	r3, #1
 800c28e:	005b      	lsls	r3, r3, #1
 800c290:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
}
 800c294:	4618      	mov	r0, r3
 800c296:	370c      	adds	r7, #12
 800c298:	46bd      	mov	sp, r7
 800c29a:	bd90      	pop	{r4, r7, pc}
 800c29c:	00f42400 	.word	0x00f42400
 800c2a0:	017d7840 	.word	0x017d7840

0800c2a4 <LL_SPI_IsEnabled>:
{
 800c2a4:	b480      	push	{r7}
 800c2a6:	b083      	sub	sp, #12
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2b4:	2b40      	cmp	r3, #64	@ 0x40
 800c2b6:	d101      	bne.n	800c2bc <LL_SPI_IsEnabled+0x18>
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	e000      	b.n	800c2be <LL_SPI_IsEnabled+0x1a>
 800c2bc:	2300      	movs	r3, #0
}
 800c2be:	4618      	mov	r0, r3
 800c2c0:	370c      	adds	r7, #12
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c8:	4770      	bx	lr

0800c2ca <LL_SPI_SetRxFIFOThreshold>:
{
 800c2ca:	b480      	push	{r7}
 800c2cc:	b083      	sub	sp, #12
 800c2ce:	af00      	add	r7, sp, #0
 800c2d0:	6078      	str	r0, [r7, #4]
 800c2d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	685b      	ldr	r3, [r3, #4]
 800c2d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	431a      	orrs	r2, r3
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	605a      	str	r2, [r3, #4]
}
 800c2e4:	bf00      	nop
 800c2e6:	370c      	adds	r7, #12
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ee:	4770      	bx	lr

0800c2f0 <LL_SPI_SetCRCPolynomial>:
{
 800c2f0:	b480      	push	{r7}
 800c2f2:	b083      	sub	sp, #12
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
 800c2f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800c2fa:	683b      	ldr	r3, [r7, #0]
 800c2fc:	b29b      	uxth	r3, r3
 800c2fe:	461a      	mov	r2, r3
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	611a      	str	r2, [r3, #16]
}
 800c304:	bf00      	nop
 800c306:	370c      	adds	r7, #12
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr

0800c310 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b084      	sub	sp, #16
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
 800c318:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800c31a:	2301      	movs	r3, #1
 800c31c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f7ff ffc0 	bl	800c2a4 <LL_SPI_IsEnabled>
 800c324:	4603      	mov	r3, r0
 800c326:	2b00      	cmp	r3, #0
 800c328:	d141      	bne.n	800c3ae <LL_SPI_Init+0x9e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681a      	ldr	r2, [r3, #0]
 800c32e:	4b25      	ldr	r3, [pc, #148]	@ (800c3c4 <LL_SPI_Init+0xb4>)
 800c330:	4013      	ands	r3, r2
 800c332:	683a      	ldr	r2, [r7, #0]
 800c334:	6811      	ldr	r1, [r2, #0]
 800c336:	683a      	ldr	r2, [r7, #0]
 800c338:	6852      	ldr	r2, [r2, #4]
 800c33a:	4311      	orrs	r1, r2
 800c33c:	683a      	ldr	r2, [r7, #0]
 800c33e:	68d2      	ldr	r2, [r2, #12]
 800c340:	4311      	orrs	r1, r2
 800c342:	683a      	ldr	r2, [r7, #0]
 800c344:	6912      	ldr	r2, [r2, #16]
 800c346:	4311      	orrs	r1, r2
 800c348:	683a      	ldr	r2, [r7, #0]
 800c34a:	6952      	ldr	r2, [r2, #20]
 800c34c:	4311      	orrs	r1, r2
 800c34e:	683a      	ldr	r2, [r7, #0]
 800c350:	6992      	ldr	r2, [r2, #24]
 800c352:	4311      	orrs	r1, r2
 800c354:	683a      	ldr	r2, [r7, #0]
 800c356:	69d2      	ldr	r2, [r2, #28]
 800c358:	4311      	orrs	r1, r2
 800c35a:	683a      	ldr	r2, [r7, #0]
 800c35c:	6a12      	ldr	r2, [r2, #32]
 800c35e:	430a      	orrs	r2, r1
 800c360:	431a      	orrs	r2, r3
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	685a      	ldr	r2, [r3, #4]
 800c36a:	4b17      	ldr	r3, [pc, #92]	@ (800c3c8 <LL_SPI_Init+0xb8>)
 800c36c:	4013      	ands	r3, r2
 800c36e:	683a      	ldr	r2, [r7, #0]
 800c370:	6891      	ldr	r1, [r2, #8]
 800c372:	683a      	ldr	r2, [r7, #0]
 800c374:	6952      	ldr	r2, [r2, #20]
 800c376:	0c12      	lsrs	r2, r2, #16
 800c378:	430a      	orrs	r2, r1
 800c37a:	431a      	orrs	r2, r3
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	689b      	ldr	r3, [r3, #8]
 800c384:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c388:	d204      	bcs.n	800c394 <LL_SPI_Init+0x84>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 800c38a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800c38e:	6878      	ldr	r0, [r7, #4]
 800c390:	f7ff ff9b 	bl	800c2ca <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	6a1b      	ldr	r3, [r3, #32]
 800c398:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c39c:	d105      	bne.n	800c3aa <LL_SPI_Init+0x9a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3a2:	4619      	mov	r1, r3
 800c3a4:	6878      	ldr	r0, [r7, #4]
 800c3a6:	f7ff ffa3 	bl	800c2f0 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	69db      	ldr	r3, [r3, #28]
 800c3b2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	61da      	str	r2, [r3, #28]
  return status;
 800c3ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3bc:	4618      	mov	r0, r3
 800c3be:	3710      	adds	r7, #16
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd80      	pop	{r7, pc}
 800c3c4:	ffff0040 	.word	0xffff0040
 800c3c8:	fffff0fb 	.word	0xfffff0fb

0800c3cc <LL_TIM_SetPrescaler>:
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b083      	sub	sp, #12
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
 800c3d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	683a      	ldr	r2, [r7, #0]
 800c3da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800c3dc:	bf00      	nop
 800c3de:	370c      	adds	r7, #12
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e6:	4770      	bx	lr

0800c3e8 <LL_TIM_SetAutoReload>:
{
 800c3e8:	b480      	push	{r7}
 800c3ea:	b083      	sub	sp, #12
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
 800c3f0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	683a      	ldr	r2, [r7, #0]
 800c3f6:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800c3f8:	bf00      	nop
 800c3fa:	370c      	adds	r7, #12
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c402:	4770      	bx	lr

0800c404 <LL_TIM_SetRepetitionCounter>:
{
 800c404:	b480      	push	{r7}
 800c406:	b083      	sub	sp, #12
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
 800c40c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	683a      	ldr	r2, [r7, #0]
 800c412:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800c414:	bf00      	nop
 800c416:	370c      	adds	r7, #12
 800c418:	46bd      	mov	sp, r7
 800c41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41e:	4770      	bx	lr

0800c420 <LL_TIM_OC_SetCompareCH1>:
{
 800c420:	b480      	push	{r7}
 800c422:	b083      	sub	sp, #12
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
 800c428:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	683a      	ldr	r2, [r7, #0]
 800c42e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800c430:	bf00      	nop
 800c432:	370c      	adds	r7, #12
 800c434:	46bd      	mov	sp, r7
 800c436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43a:	4770      	bx	lr

0800c43c <LL_TIM_OC_SetCompareCH2>:
{
 800c43c:	b480      	push	{r7}
 800c43e:	b083      	sub	sp, #12
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
 800c444:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	683a      	ldr	r2, [r7, #0]
 800c44a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800c44c:	bf00      	nop
 800c44e:	370c      	adds	r7, #12
 800c450:	46bd      	mov	sp, r7
 800c452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c456:	4770      	bx	lr

0800c458 <LL_TIM_OC_SetCompareCH3>:
{
 800c458:	b480      	push	{r7}
 800c45a:	b083      	sub	sp, #12
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
 800c460:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	683a      	ldr	r2, [r7, #0]
 800c466:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800c468:	bf00      	nop
 800c46a:	370c      	adds	r7, #12
 800c46c:	46bd      	mov	sp, r7
 800c46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c472:	4770      	bx	lr

0800c474 <LL_TIM_OC_SetCompareCH4>:
{
 800c474:	b480      	push	{r7}
 800c476:	b083      	sub	sp, #12
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
 800c47c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	683a      	ldr	r2, [r7, #0]
 800c482:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800c484:	bf00      	nop
 800c486:	370c      	adds	r7, #12
 800c488:	46bd      	mov	sp, r7
 800c48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48e:	4770      	bx	lr

0800c490 <LL_TIM_OC_SetCompareCH5>:
{
 800c490:	b480      	push	{r7}
 800c492:	b083      	sub	sp, #12
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
 800c498:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	683a      	ldr	r2, [r7, #0]
 800c4a2:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800c4a4:	bf00      	nop
 800c4a6:	370c      	adds	r7, #12
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ae:	4770      	bx	lr

0800c4b0 <LL_TIM_OC_SetCompareCH6>:
{
 800c4b0:	b480      	push	{r7}
 800c4b2:	b083      	sub	sp, #12
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
 800c4b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	683a      	ldr	r2, [r7, #0]
 800c4be:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800c4c0:	bf00      	nop
 800c4c2:	370c      	adds	r7, #12
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ca:	4770      	bx	lr

0800c4cc <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800c4cc:	b480      	push	{r7}
 800c4ce:	b083      	sub	sp, #12
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	695b      	ldr	r3, [r3, #20]
 800c4d8:	f043 0201 	orr.w	r2, r3, #1
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	615a      	str	r2, [r3, #20]
}
 800c4e0:	bf00      	nop
 800c4e2:	370c      	adds	r7, #12
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ea:	4770      	bx	lr

0800c4ec <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800c4ec:	b580      	push	{r7, lr}
 800c4ee:	b084      	sub	sp, #16
 800c4f0:	af00      	add	r7, sp, #0
 800c4f2:	6078      	str	r0, [r7, #4]
 800c4f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	4a3d      	ldr	r2, [pc, #244]	@ (800c5f4 <LL_TIM_Init+0x108>)
 800c500:	4293      	cmp	r3, r2
 800c502:	d013      	beq.n	800c52c <LL_TIM_Init+0x40>
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c50a:	d00f      	beq.n	800c52c <LL_TIM_Init+0x40>
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	4a3a      	ldr	r2, [pc, #232]	@ (800c5f8 <LL_TIM_Init+0x10c>)
 800c510:	4293      	cmp	r3, r2
 800c512:	d00b      	beq.n	800c52c <LL_TIM_Init+0x40>
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	4a39      	ldr	r2, [pc, #228]	@ (800c5fc <LL_TIM_Init+0x110>)
 800c518:	4293      	cmp	r3, r2
 800c51a:	d007      	beq.n	800c52c <LL_TIM_Init+0x40>
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	4a38      	ldr	r2, [pc, #224]	@ (800c600 <LL_TIM_Init+0x114>)
 800c520:	4293      	cmp	r3, r2
 800c522:	d003      	beq.n	800c52c <LL_TIM_Init+0x40>
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	4a37      	ldr	r2, [pc, #220]	@ (800c604 <LL_TIM_Init+0x118>)
 800c528:	4293      	cmp	r3, r2
 800c52a:	d106      	bne.n	800c53a <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	685b      	ldr	r3, [r3, #4]
 800c536:	4313      	orrs	r3, r2
 800c538:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	4a2d      	ldr	r2, [pc, #180]	@ (800c5f4 <LL_TIM_Init+0x108>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d02b      	beq.n	800c59a <LL_TIM_Init+0xae>
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c548:	d027      	beq.n	800c59a <LL_TIM_Init+0xae>
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	4a2a      	ldr	r2, [pc, #168]	@ (800c5f8 <LL_TIM_Init+0x10c>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	d023      	beq.n	800c59a <LL_TIM_Init+0xae>
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	4a29      	ldr	r2, [pc, #164]	@ (800c5fc <LL_TIM_Init+0x110>)
 800c556:	4293      	cmp	r3, r2
 800c558:	d01f      	beq.n	800c59a <LL_TIM_Init+0xae>
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	4a28      	ldr	r2, [pc, #160]	@ (800c600 <LL_TIM_Init+0x114>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	d01b      	beq.n	800c59a <LL_TIM_Init+0xae>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	4a27      	ldr	r2, [pc, #156]	@ (800c604 <LL_TIM_Init+0x118>)
 800c566:	4293      	cmp	r3, r2
 800c568:	d017      	beq.n	800c59a <LL_TIM_Init+0xae>
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	4a26      	ldr	r2, [pc, #152]	@ (800c608 <LL_TIM_Init+0x11c>)
 800c56e:	4293      	cmp	r3, r2
 800c570:	d013      	beq.n	800c59a <LL_TIM_Init+0xae>
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	4a25      	ldr	r2, [pc, #148]	@ (800c60c <LL_TIM_Init+0x120>)
 800c576:	4293      	cmp	r3, r2
 800c578:	d00f      	beq.n	800c59a <LL_TIM_Init+0xae>
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	4a24      	ldr	r2, [pc, #144]	@ (800c610 <LL_TIM_Init+0x124>)
 800c57e:	4293      	cmp	r3, r2
 800c580:	d00b      	beq.n	800c59a <LL_TIM_Init+0xae>
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	4a23      	ldr	r2, [pc, #140]	@ (800c614 <LL_TIM_Init+0x128>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d007      	beq.n	800c59a <LL_TIM_Init+0xae>
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	4a22      	ldr	r2, [pc, #136]	@ (800c618 <LL_TIM_Init+0x12c>)
 800c58e:	4293      	cmp	r3, r2
 800c590:	d003      	beq.n	800c59a <LL_TIM_Init+0xae>
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	4a21      	ldr	r2, [pc, #132]	@ (800c61c <LL_TIM_Init+0x130>)
 800c596:	4293      	cmp	r3, r2
 800c598:	d106      	bne.n	800c5a8 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	68db      	ldr	r3, [r3, #12]
 800c5a4:	4313      	orrs	r3, r2
 800c5a6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	68fa      	ldr	r2, [r7, #12]
 800c5ac:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	689b      	ldr	r3, [r3, #8]
 800c5b2:	4619      	mov	r1, r3
 800c5b4:	6878      	ldr	r0, [r7, #4]
 800c5b6:	f7ff ff17 	bl	800c3e8 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800c5ba:	683b      	ldr	r3, [r7, #0]
 800c5bc:	881b      	ldrh	r3, [r3, #0]
 800c5be:	4619      	mov	r1, r3
 800c5c0:	6878      	ldr	r0, [r7, #4]
 800c5c2:	f7ff ff03 	bl	800c3cc <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	4a0a      	ldr	r2, [pc, #40]	@ (800c5f4 <LL_TIM_Init+0x108>)
 800c5ca:	4293      	cmp	r3, r2
 800c5cc:	d003      	beq.n	800c5d6 <LL_TIM_Init+0xea>
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	4a0c      	ldr	r2, [pc, #48]	@ (800c604 <LL_TIM_Init+0x118>)
 800c5d2:	4293      	cmp	r3, r2
 800c5d4:	d105      	bne.n	800c5e2 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	691b      	ldr	r3, [r3, #16]
 800c5da:	4619      	mov	r1, r3
 800c5dc:	6878      	ldr	r0, [r7, #4]
 800c5de:	f7ff ff11 	bl	800c404 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800c5e2:	6878      	ldr	r0, [r7, #4]
 800c5e4:	f7ff ff72 	bl	800c4cc <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800c5e8:	2300      	movs	r3, #0
}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	3710      	adds	r7, #16
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bd80      	pop	{r7, pc}
 800c5f2:	bf00      	nop
 800c5f4:	40010000 	.word	0x40010000
 800c5f8:	40000400 	.word	0x40000400
 800c5fc:	40000800 	.word	0x40000800
 800c600:	40000c00 	.word	0x40000c00
 800c604:	40010400 	.word	0x40010400
 800c608:	40014000 	.word	0x40014000
 800c60c:	40014400 	.word	0x40014400
 800c610:	40014800 	.word	0x40014800
 800c614:	40001800 	.word	0x40001800
 800c618:	40001c00 	.word	0x40001c00
 800c61c:	40002000 	.word	0x40002000

0800c620 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b086      	sub	sp, #24
 800c624:	af00      	add	r7, sp, #0
 800c626:	60f8      	str	r0, [r7, #12]
 800c628:	60b9      	str	r1, [r7, #8]
 800c62a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800c62c:	2301      	movs	r3, #1
 800c62e:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800c630:	68bb      	ldr	r3, [r7, #8]
 800c632:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c636:	d045      	beq.n	800c6c4 <LL_TIM_OC_Init+0xa4>
 800c638:	68bb      	ldr	r3, [r7, #8]
 800c63a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c63e:	d848      	bhi.n	800c6d2 <LL_TIM_OC_Init+0xb2>
 800c640:	68bb      	ldr	r3, [r7, #8]
 800c642:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c646:	d036      	beq.n	800c6b6 <LL_TIM_OC_Init+0x96>
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c64e:	d840      	bhi.n	800c6d2 <LL_TIM_OC_Init+0xb2>
 800c650:	68bb      	ldr	r3, [r7, #8]
 800c652:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c656:	d027      	beq.n	800c6a8 <LL_TIM_OC_Init+0x88>
 800c658:	68bb      	ldr	r3, [r7, #8]
 800c65a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c65e:	d838      	bhi.n	800c6d2 <LL_TIM_OC_Init+0xb2>
 800c660:	68bb      	ldr	r3, [r7, #8]
 800c662:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c666:	d018      	beq.n	800c69a <LL_TIM_OC_Init+0x7a>
 800c668:	68bb      	ldr	r3, [r7, #8]
 800c66a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c66e:	d830      	bhi.n	800c6d2 <LL_TIM_OC_Init+0xb2>
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	2b01      	cmp	r3, #1
 800c674:	d003      	beq.n	800c67e <LL_TIM_OC_Init+0x5e>
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	2b10      	cmp	r3, #16
 800c67a:	d007      	beq.n	800c68c <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800c67c:	e029      	b.n	800c6d2 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800c67e:	6879      	ldr	r1, [r7, #4]
 800c680:	68f8      	ldr	r0, [r7, #12]
 800c682:	f000 f82d 	bl	800c6e0 <OC1Config>
 800c686:	4603      	mov	r3, r0
 800c688:	75fb      	strb	r3, [r7, #23]
      break;
 800c68a:	e023      	b.n	800c6d4 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800c68c:	6879      	ldr	r1, [r7, #4]
 800c68e:	68f8      	ldr	r0, [r7, #12]
 800c690:	f000 f894 	bl	800c7bc <OC2Config>
 800c694:	4603      	mov	r3, r0
 800c696:	75fb      	strb	r3, [r7, #23]
      break;
 800c698:	e01c      	b.n	800c6d4 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800c69a:	6879      	ldr	r1, [r7, #4]
 800c69c:	68f8      	ldr	r0, [r7, #12]
 800c69e:	f000 f8ff 	bl	800c8a0 <OC3Config>
 800c6a2:	4603      	mov	r3, r0
 800c6a4:	75fb      	strb	r3, [r7, #23]
      break;
 800c6a6:	e015      	b.n	800c6d4 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800c6a8:	6879      	ldr	r1, [r7, #4]
 800c6aa:	68f8      	ldr	r0, [r7, #12]
 800c6ac:	f000 f96a 	bl	800c984 <OC4Config>
 800c6b0:	4603      	mov	r3, r0
 800c6b2:	75fb      	strb	r3, [r7, #23]
      break;
 800c6b4:	e00e      	b.n	800c6d4 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800c6b6:	6879      	ldr	r1, [r7, #4]
 800c6b8:	68f8      	ldr	r0, [r7, #12]
 800c6ba:	f000 f9bd 	bl	800ca38 <OC5Config>
 800c6be:	4603      	mov	r3, r0
 800c6c0:	75fb      	strb	r3, [r7, #23]
      break;
 800c6c2:	e007      	b.n	800c6d4 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800c6c4:	6879      	ldr	r1, [r7, #4]
 800c6c6:	68f8      	ldr	r0, [r7, #12]
 800c6c8:	f000 fa08 	bl	800cadc <OC6Config>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	75fb      	strb	r3, [r7, #23]
      break;
 800c6d0:	e000      	b.n	800c6d4 <LL_TIM_OC_Init+0xb4>
      break;
 800c6d2:	bf00      	nop
  }

  return result;
 800c6d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	3718      	adds	r7, #24
 800c6da:	46bd      	mov	sp, r7
 800c6dc:	bd80      	pop	{r7, pc}
	...

0800c6e0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b086      	sub	sp, #24
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
 800c6e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	6a1b      	ldr	r3, [r3, #32]
 800c6ee:	f023 0201 	bic.w	r2, r3, #1
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	6a1b      	ldr	r3, [r3, #32]
 800c6fa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	685b      	ldr	r3, [r3, #4]
 800c700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	699b      	ldr	r3, [r3, #24]
 800c706:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	f023 0303 	bic.w	r3, r3, #3
 800c70e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800c710:	68fa      	ldr	r2, [r7, #12]
 800c712:	4b27      	ldr	r3, [pc, #156]	@ (800c7b0 <OC1Config+0xd0>)
 800c714:	4013      	ands	r3, r2
 800c716:	683a      	ldr	r2, [r7, #0]
 800c718:	6812      	ldr	r2, [r2, #0]
 800c71a:	4313      	orrs	r3, r2
 800c71c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800c71e:	697b      	ldr	r3, [r7, #20]
 800c720:	f023 0202 	bic.w	r2, r3, #2
 800c724:	683b      	ldr	r3, [r7, #0]
 800c726:	691b      	ldr	r3, [r3, #16]
 800c728:	4313      	orrs	r3, r2
 800c72a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800c72c:	697b      	ldr	r3, [r7, #20]
 800c72e:	f023 0201 	bic.w	r2, r3, #1
 800c732:	683b      	ldr	r3, [r7, #0]
 800c734:	685b      	ldr	r3, [r3, #4]
 800c736:	4313      	orrs	r3, r2
 800c738:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	4a1d      	ldr	r2, [pc, #116]	@ (800c7b4 <OC1Config+0xd4>)
 800c73e:	4293      	cmp	r3, r2
 800c740:	d003      	beq.n	800c74a <OC1Config+0x6a>
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	4a1c      	ldr	r2, [pc, #112]	@ (800c7b8 <OC1Config+0xd8>)
 800c746:	4293      	cmp	r3, r2
 800c748:	d11e      	bne.n	800c788 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800c74a:	697b      	ldr	r3, [r7, #20]
 800c74c:	f023 0208 	bic.w	r2, r3, #8
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	695b      	ldr	r3, [r3, #20]
 800c754:	009b      	lsls	r3, r3, #2
 800c756:	4313      	orrs	r3, r2
 800c758:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800c75a:	697b      	ldr	r3, [r7, #20]
 800c75c:	f023 0204 	bic.w	r2, r3, #4
 800c760:	683b      	ldr	r3, [r7, #0]
 800c762:	689b      	ldr	r3, [r3, #8]
 800c764:	009b      	lsls	r3, r3, #2
 800c766:	4313      	orrs	r3, r2
 800c768:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	699b      	ldr	r3, [r3, #24]
 800c774:	4313      	orrs	r3, r2
 800c776:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800c778:	693b      	ldr	r3, [r7, #16]
 800c77a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	69db      	ldr	r3, [r3, #28]
 800c782:	005b      	lsls	r3, r3, #1
 800c784:	4313      	orrs	r3, r2
 800c786:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	693a      	ldr	r2, [r7, #16]
 800c78c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	68fa      	ldr	r2, [r7, #12]
 800c792:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	68db      	ldr	r3, [r3, #12]
 800c798:	4619      	mov	r1, r3
 800c79a:	6878      	ldr	r0, [r7, #4]
 800c79c:	f7ff fe40 	bl	800c420 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	697a      	ldr	r2, [r7, #20]
 800c7a4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800c7a6:	2300      	movs	r3, #0
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3718      	adds	r7, #24
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}
 800c7b0:	fffeff8f 	.word	0xfffeff8f
 800c7b4:	40010000 	.word	0x40010000
 800c7b8:	40010400 	.word	0x40010400

0800c7bc <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b086      	sub	sp, #24
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	6078      	str	r0, [r7, #4]
 800c7c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	6a1b      	ldr	r3, [r3, #32]
 800c7ca:	f023 0210 	bic.w	r2, r3, #16
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	6a1b      	ldr	r3, [r3, #32]
 800c7d6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	685b      	ldr	r3, [r3, #4]
 800c7dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	699b      	ldr	r3, [r3, #24]
 800c7e2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c7ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800c7ec:	68fa      	ldr	r2, [r7, #12]
 800c7ee:	4b29      	ldr	r3, [pc, #164]	@ (800c894 <OC2Config+0xd8>)
 800c7f0:	4013      	ands	r3, r2
 800c7f2:	683a      	ldr	r2, [r7, #0]
 800c7f4:	6812      	ldr	r2, [r2, #0]
 800c7f6:	0212      	lsls	r2, r2, #8
 800c7f8:	4313      	orrs	r3, r2
 800c7fa:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800c7fc:	697b      	ldr	r3, [r7, #20]
 800c7fe:	f023 0220 	bic.w	r2, r3, #32
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	691b      	ldr	r3, [r3, #16]
 800c806:	011b      	lsls	r3, r3, #4
 800c808:	4313      	orrs	r3, r2
 800c80a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800c80c:	697b      	ldr	r3, [r7, #20]
 800c80e:	f023 0210 	bic.w	r2, r3, #16
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	685b      	ldr	r3, [r3, #4]
 800c816:	011b      	lsls	r3, r3, #4
 800c818:	4313      	orrs	r3, r2
 800c81a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	4a1e      	ldr	r2, [pc, #120]	@ (800c898 <OC2Config+0xdc>)
 800c820:	4293      	cmp	r3, r2
 800c822:	d003      	beq.n	800c82c <OC2Config+0x70>
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	4a1d      	ldr	r2, [pc, #116]	@ (800c89c <OC2Config+0xe0>)
 800c828:	4293      	cmp	r3, r2
 800c82a:	d11f      	bne.n	800c86c <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	695b      	ldr	r3, [r3, #20]
 800c836:	019b      	lsls	r3, r3, #6
 800c838:	4313      	orrs	r3, r2
 800c83a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800c83c:	697b      	ldr	r3, [r7, #20]
 800c83e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	689b      	ldr	r3, [r3, #8]
 800c846:	019b      	lsls	r3, r3, #6
 800c848:	4313      	orrs	r3, r2
 800c84a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800c84c:	693b      	ldr	r3, [r7, #16]
 800c84e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	699b      	ldr	r3, [r3, #24]
 800c856:	009b      	lsls	r3, r3, #2
 800c858:	4313      	orrs	r3, r2
 800c85a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	69db      	ldr	r3, [r3, #28]
 800c866:	00db      	lsls	r3, r3, #3
 800c868:	4313      	orrs	r3, r2
 800c86a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	693a      	ldr	r2, [r7, #16]
 800c870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	68fa      	ldr	r2, [r7, #12]
 800c876:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800c878:	683b      	ldr	r3, [r7, #0]
 800c87a:	68db      	ldr	r3, [r3, #12]
 800c87c:	4619      	mov	r1, r3
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	f7ff fddc 	bl	800c43c <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	697a      	ldr	r2, [r7, #20]
 800c888:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800c88a:	2300      	movs	r3, #0
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	3718      	adds	r7, #24
 800c890:	46bd      	mov	sp, r7
 800c892:	bd80      	pop	{r7, pc}
 800c894:	feff8fff 	.word	0xfeff8fff
 800c898:	40010000 	.word	0x40010000
 800c89c:	40010400 	.word	0x40010400

0800c8a0 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b086      	sub	sp, #24
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	6078      	str	r0, [r7, #4]
 800c8a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	6a1b      	ldr	r3, [r3, #32]
 800c8ae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6a1b      	ldr	r3, [r3, #32]
 800c8ba:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	69db      	ldr	r3, [r3, #28]
 800c8c6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	f023 0303 	bic.w	r3, r3, #3
 800c8ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800c8d0:	68fa      	ldr	r2, [r7, #12]
 800c8d2:	4b29      	ldr	r3, [pc, #164]	@ (800c978 <OC3Config+0xd8>)
 800c8d4:	4013      	ands	r3, r2
 800c8d6:	683a      	ldr	r2, [r7, #0]
 800c8d8:	6812      	ldr	r2, [r2, #0]
 800c8da:	4313      	orrs	r3, r2
 800c8dc:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800c8de:	697b      	ldr	r3, [r7, #20]
 800c8e0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	691b      	ldr	r3, [r3, #16]
 800c8e8:	021b      	lsls	r3, r3, #8
 800c8ea:	4313      	orrs	r3, r2
 800c8ec:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800c8ee:	697b      	ldr	r3, [r7, #20]
 800c8f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	685b      	ldr	r3, [r3, #4]
 800c8f8:	021b      	lsls	r3, r3, #8
 800c8fa:	4313      	orrs	r3, r2
 800c8fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	4a1e      	ldr	r2, [pc, #120]	@ (800c97c <OC3Config+0xdc>)
 800c902:	4293      	cmp	r3, r2
 800c904:	d003      	beq.n	800c90e <OC3Config+0x6e>
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	4a1d      	ldr	r2, [pc, #116]	@ (800c980 <OC3Config+0xe0>)
 800c90a:	4293      	cmp	r3, r2
 800c90c:	d11f      	bne.n	800c94e <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800c90e:	697b      	ldr	r3, [r7, #20]
 800c910:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c914:	683b      	ldr	r3, [r7, #0]
 800c916:	695b      	ldr	r3, [r3, #20]
 800c918:	029b      	lsls	r3, r3, #10
 800c91a:	4313      	orrs	r3, r2
 800c91c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800c91e:	697b      	ldr	r3, [r7, #20]
 800c920:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	689b      	ldr	r3, [r3, #8]
 800c928:	029b      	lsls	r3, r3, #10
 800c92a:	4313      	orrs	r3, r2
 800c92c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800c92e:	693b      	ldr	r3, [r7, #16]
 800c930:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	699b      	ldr	r3, [r3, #24]
 800c938:	011b      	lsls	r3, r3, #4
 800c93a:	4313      	orrs	r3, r2
 800c93c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800c93e:	693b      	ldr	r3, [r7, #16]
 800c940:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c944:	683b      	ldr	r3, [r7, #0]
 800c946:	69db      	ldr	r3, [r3, #28]
 800c948:	015b      	lsls	r3, r3, #5
 800c94a:	4313      	orrs	r3, r2
 800c94c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	693a      	ldr	r2, [r7, #16]
 800c952:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	68fa      	ldr	r2, [r7, #12]
 800c958:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	68db      	ldr	r3, [r3, #12]
 800c95e:	4619      	mov	r1, r3
 800c960:	6878      	ldr	r0, [r7, #4]
 800c962:	f7ff fd79 	bl	800c458 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	697a      	ldr	r2, [r7, #20]
 800c96a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800c96c:	2300      	movs	r3, #0
}
 800c96e:	4618      	mov	r0, r3
 800c970:	3718      	adds	r7, #24
 800c972:	46bd      	mov	sp, r7
 800c974:	bd80      	pop	{r7, pc}
 800c976:	bf00      	nop
 800c978:	fffeff8f 	.word	0xfffeff8f
 800c97c:	40010000 	.word	0x40010000
 800c980:	40010400 	.word	0x40010400

0800c984 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b086      	sub	sp, #24
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
 800c98c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	6a1b      	ldr	r3, [r3, #32]
 800c992:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	6a1b      	ldr	r3, [r3, #32]
 800c99e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	685b      	ldr	r3, [r3, #4]
 800c9a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	69db      	ldr	r3, [r3, #28]
 800c9aa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c9b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800c9b4:	68fa      	ldr	r2, [r7, #12]
 800c9b6:	4b1d      	ldr	r3, [pc, #116]	@ (800ca2c <OC4Config+0xa8>)
 800c9b8:	4013      	ands	r3, r2
 800c9ba:	683a      	ldr	r2, [r7, #0]
 800c9bc:	6812      	ldr	r2, [r2, #0]
 800c9be:	0212      	lsls	r2, r2, #8
 800c9c0:	4313      	orrs	r3, r2
 800c9c2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800c9c4:	693b      	ldr	r3, [r7, #16]
 800c9c6:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	691b      	ldr	r3, [r3, #16]
 800c9ce:	031b      	lsls	r3, r3, #12
 800c9d0:	4313      	orrs	r3, r2
 800c9d2:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800c9d4:	693b      	ldr	r3, [r7, #16]
 800c9d6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	685b      	ldr	r3, [r3, #4]
 800c9de:	031b      	lsls	r3, r3, #12
 800c9e0:	4313      	orrs	r3, r2
 800c9e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	4a12      	ldr	r2, [pc, #72]	@ (800ca30 <OC4Config+0xac>)
 800c9e8:	4293      	cmp	r3, r2
 800c9ea:	d003      	beq.n	800c9f4 <OC4Config+0x70>
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	4a11      	ldr	r2, [pc, #68]	@ (800ca34 <OC4Config+0xb0>)
 800c9f0:	4293      	cmp	r3, r2
 800c9f2:	d107      	bne.n	800ca04 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800c9f4:	697b      	ldr	r3, [r7, #20]
 800c9f6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	699b      	ldr	r3, [r3, #24]
 800c9fe:	019b      	lsls	r3, r3, #6
 800ca00:	4313      	orrs	r3, r2
 800ca02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	697a      	ldr	r2, [r7, #20]
 800ca08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	68fa      	ldr	r2, [r7, #12]
 800ca0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	68db      	ldr	r3, [r3, #12]
 800ca14:	4619      	mov	r1, r3
 800ca16:	6878      	ldr	r0, [r7, #4]
 800ca18:	f7ff fd2c 	bl	800c474 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	693a      	ldr	r2, [r7, #16]
 800ca20:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800ca22:	2300      	movs	r3, #0
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	3718      	adds	r7, #24
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	bd80      	pop	{r7, pc}
 800ca2c:	feff8fff 	.word	0xfeff8fff
 800ca30:	40010000 	.word	0x40010000
 800ca34:	40010400 	.word	0x40010400

0800ca38 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b084      	sub	sp, #16
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
 800ca40:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	6a1b      	ldr	r3, [r3, #32]
 800ca46:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	6a1b      	ldr	r3, [r3, #32]
 800ca52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca58:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800ca5a:	68ba      	ldr	r2, [r7, #8]
 800ca5c:	4b1c      	ldr	r3, [pc, #112]	@ (800cad0 <OC5Config+0x98>)
 800ca5e:	4013      	ands	r3, r2
 800ca60:	683a      	ldr	r2, [r7, #0]
 800ca62:	6812      	ldr	r2, [r2, #0]
 800ca64:	4313      	orrs	r3, r2
 800ca66:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800ca6e:	683b      	ldr	r3, [r7, #0]
 800ca70:	691b      	ldr	r3, [r3, #16]
 800ca72:	041b      	lsls	r3, r3, #16
 800ca74:	4313      	orrs	r3, r2
 800ca76:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	685b      	ldr	r3, [r3, #4]
 800ca82:	041b      	lsls	r3, r3, #16
 800ca84:	4313      	orrs	r3, r2
 800ca86:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	4a12      	ldr	r2, [pc, #72]	@ (800cad4 <OC5Config+0x9c>)
 800ca8c:	4293      	cmp	r3, r2
 800ca8e:	d003      	beq.n	800ca98 <OC5Config+0x60>
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	4a11      	ldr	r2, [pc, #68]	@ (800cad8 <OC5Config+0xa0>)
 800ca94:	4293      	cmp	r3, r2
 800ca96:	d109      	bne.n	800caac <OC5Config+0x74>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	685b      	ldr	r3, [r3, #4]
 800ca9c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800caa0:	683b      	ldr	r3, [r7, #0]
 800caa2:	699b      	ldr	r3, [r3, #24]
 800caa4:	021b      	lsls	r3, r3, #8
 800caa6:	431a      	orrs	r2, r3
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	68ba      	ldr	r2, [r7, #8]
 800cab0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800cab2:	683b      	ldr	r3, [r7, #0]
 800cab4:	68db      	ldr	r3, [r3, #12]
 800cab6:	4619      	mov	r1, r3
 800cab8:	6878      	ldr	r0, [r7, #4]
 800caba:	f7ff fce9 	bl	800c490 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	68fa      	ldr	r2, [r7, #12]
 800cac2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800cac4:	2300      	movs	r3, #0
}
 800cac6:	4618      	mov	r0, r3
 800cac8:	3710      	adds	r7, #16
 800caca:	46bd      	mov	sp, r7
 800cacc:	bd80      	pop	{r7, pc}
 800cace:	bf00      	nop
 800cad0:	fffeff8f 	.word	0xfffeff8f
 800cad4:	40010000 	.word	0x40010000
 800cad8:	40010400 	.word	0x40010400

0800cadc <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800cadc:	b580      	push	{r7, lr}
 800cade:	b084      	sub	sp, #16
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
 800cae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	6a1b      	ldr	r3, [r3, #32]
 800caea:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	6a1b      	ldr	r3, [r3, #32]
 800caf6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cafc:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800cafe:	68ba      	ldr	r2, [r7, #8]
 800cb00:	4b1c      	ldr	r3, [pc, #112]	@ (800cb74 <OC6Config+0x98>)
 800cb02:	4013      	ands	r3, r2
 800cb04:	683a      	ldr	r2, [r7, #0]
 800cb06:	6812      	ldr	r2, [r2, #0]
 800cb08:	0212      	lsls	r2, r2, #8
 800cb0a:	4313      	orrs	r3, r2
 800cb0c:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	691b      	ldr	r3, [r3, #16]
 800cb18:	051b      	lsls	r3, r3, #20
 800cb1a:	4313      	orrs	r3, r2
 800cb1c:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	685b      	ldr	r3, [r3, #4]
 800cb28:	051b      	lsls	r3, r3, #20
 800cb2a:	4313      	orrs	r3, r2
 800cb2c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	4a11      	ldr	r2, [pc, #68]	@ (800cb78 <OC6Config+0x9c>)
 800cb32:	4293      	cmp	r3, r2
 800cb34:	d003      	beq.n	800cb3e <OC6Config+0x62>
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	4a10      	ldr	r2, [pc, #64]	@ (800cb7c <OC6Config+0xa0>)
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	d109      	bne.n	800cb52 <OC6Config+0x76>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	685b      	ldr	r3, [r3, #4]
 800cb42:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800cb46:	683b      	ldr	r3, [r7, #0]
 800cb48:	699b      	ldr	r3, [r3, #24]
 800cb4a:	029b      	lsls	r3, r3, #10
 800cb4c:	431a      	orrs	r2, r3
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	68ba      	ldr	r2, [r7, #8]
 800cb56:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	68db      	ldr	r3, [r3, #12]
 800cb5c:	4619      	mov	r1, r3
 800cb5e:	6878      	ldr	r0, [r7, #4]
 800cb60:	f7ff fca6 	bl	800c4b0 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	68fa      	ldr	r2, [r7, #12]
 800cb68:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800cb6a:	2300      	movs	r3, #0
}
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	3710      	adds	r7, #16
 800cb70:	46bd      	mov	sp, r7
 800cb72:	bd80      	pop	{r7, pc}
 800cb74:	feff8fff 	.word	0xfeff8fff
 800cb78:	40010000 	.word	0x40010000
 800cb7c:	40010400 	.word	0x40010400

0800cb80 <LL_USART_IsEnabled>:
{
 800cb80:	b480      	push	{r7}
 800cb82:	b083      	sub	sp, #12
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	f003 0301 	and.w	r3, r3, #1
 800cb90:	2b01      	cmp	r3, #1
 800cb92:	d101      	bne.n	800cb98 <LL_USART_IsEnabled+0x18>
 800cb94:	2301      	movs	r3, #1
 800cb96:	e000      	b.n	800cb9a <LL_USART_IsEnabled+0x1a>
 800cb98:	2300      	movs	r3, #0
}
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	370c      	adds	r7, #12
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba4:	4770      	bx	lr

0800cba6 <LL_USART_SetStopBitsLength>:
{
 800cba6:	b480      	push	{r7}
 800cba8:	b083      	sub	sp, #12
 800cbaa:	af00      	add	r7, sp, #0
 800cbac:	6078      	str	r0, [r7, #4]
 800cbae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	685b      	ldr	r3, [r3, #4]
 800cbb4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	431a      	orrs	r2, r3
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	605a      	str	r2, [r3, #4]
}
 800cbc0:	bf00      	nop
 800cbc2:	370c      	adds	r7, #12
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbca:	4770      	bx	lr

0800cbcc <LL_USART_SetHWFlowCtrl>:
{
 800cbcc:	b480      	push	{r7}
 800cbce:	b083      	sub	sp, #12
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
 800cbd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	689b      	ldr	r3, [r3, #8]
 800cbda:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	431a      	orrs	r2, r3
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	609a      	str	r2, [r3, #8]
}
 800cbe6:	bf00      	nop
 800cbe8:	370c      	adds	r7, #12
 800cbea:	46bd      	mov	sp, r7
 800cbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf0:	4770      	bx	lr

0800cbf2 <LL_USART_SetBaudRate>:
{
 800cbf2:	b480      	push	{r7}
 800cbf4:	b087      	sub	sp, #28
 800cbf6:	af00      	add	r7, sp, #0
 800cbf8:	60f8      	str	r0, [r7, #12]
 800cbfa:	60b9      	str	r1, [r7, #8]
 800cbfc:	607a      	str	r2, [r7, #4]
 800cbfe:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cc06:	d11a      	bne.n	800cc3e <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800cc08:	68bb      	ldr	r3, [r7, #8]
 800cc0a:	005a      	lsls	r2, r3, #1
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	085b      	lsrs	r3, r3, #1
 800cc10:	441a      	add	r2, r3
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc18:	b29b      	uxth	r3, r3
 800cc1a:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800cc1c:	697a      	ldr	r2, [r7, #20]
 800cc1e:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 800cc22:	4013      	ands	r3, r2
 800cc24:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cc26:	697b      	ldr	r3, [r7, #20]
 800cc28:	085b      	lsrs	r3, r3, #1
 800cc2a:	b29b      	uxth	r3, r3
 800cc2c:	f003 0307 	and.w	r3, r3, #7
 800cc30:	693a      	ldr	r2, [r7, #16]
 800cc32:	4313      	orrs	r3, r2
 800cc34:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	693a      	ldr	r2, [r7, #16]
 800cc3a:	60da      	str	r2, [r3, #12]
}
 800cc3c:	e00a      	b.n	800cc54 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	085a      	lsrs	r2, r3, #1
 800cc42:	68bb      	ldr	r3, [r7, #8]
 800cc44:	441a      	add	r2, r3
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc4c:	b29b      	uxth	r3, r3
 800cc4e:	461a      	mov	r2, r3
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	60da      	str	r2, [r3, #12]
}
 800cc54:	bf00      	nop
 800cc56:	371c      	adds	r7, #28
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5e:	4770      	bx	lr

0800cc60 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b084      	sub	sp, #16
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	6078      	str	r0, [r7, #4]
 800cc68:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800cc6e:	2300      	movs	r3, #0
 800cc70:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f7ff ff84 	bl	800cb80 <LL_USART_IsEnabled>
 800cc78:	4603      	mov	r3, r0
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d179      	bne.n	800cd72 <LL_USART_Init+0x112>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	681a      	ldr	r2, [r3, #0]
 800cc82:	4b3e      	ldr	r3, [pc, #248]	@ (800cd7c <LL_USART_Init+0x11c>)
 800cc84:	4013      	ands	r3, r2
 800cc86:	683a      	ldr	r2, [r7, #0]
 800cc88:	6851      	ldr	r1, [r2, #4]
 800cc8a:	683a      	ldr	r2, [r7, #0]
 800cc8c:	68d2      	ldr	r2, [r2, #12]
 800cc8e:	4311      	orrs	r1, r2
 800cc90:	683a      	ldr	r2, [r7, #0]
 800cc92:	6912      	ldr	r2, [r2, #16]
 800cc94:	4311      	orrs	r1, r2
 800cc96:	683a      	ldr	r2, [r7, #0]
 800cc98:	6992      	ldr	r2, [r2, #24]
 800cc9a:	430a      	orrs	r2, r1
 800cc9c:	431a      	orrs	r2, r3
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800cca2:	683b      	ldr	r3, [r7, #0]
 800cca4:	689b      	ldr	r3, [r3, #8]
 800cca6:	4619      	mov	r1, r3
 800cca8:	6878      	ldr	r0, [r7, #4]
 800ccaa:	f7ff ff7c 	bl	800cba6 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800ccae:	683b      	ldr	r3, [r7, #0]
 800ccb0:	695b      	ldr	r3, [r3, #20]
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	6878      	ldr	r0, [r7, #4]
 800ccb6:	f7ff ff89 	bl	800cbcc <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	4a30      	ldr	r2, [pc, #192]	@ (800cd80 <LL_USART_Init+0x120>)
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	d104      	bne.n	800cccc <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800ccc2:	2003      	movs	r0, #3
 800ccc4:	f7ff f844 	bl	800bd50 <LL_RCC_GetUSARTClockFreq>
 800ccc8:	60b8      	str	r0, [r7, #8]
 800ccca:	e041      	b.n	800cd50 <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART2)
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	4a2d      	ldr	r2, [pc, #180]	@ (800cd84 <LL_USART_Init+0x124>)
 800ccd0:	4293      	cmp	r3, r2
 800ccd2:	d104      	bne.n	800ccde <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800ccd4:	200c      	movs	r0, #12
 800ccd6:	f7ff f83b 	bl	800bd50 <LL_RCC_GetUSARTClockFreq>
 800ccda:	60b8      	str	r0, [r7, #8]
 800ccdc:	e038      	b.n	800cd50 <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART3)
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	4a29      	ldr	r2, [pc, #164]	@ (800cd88 <LL_USART_Init+0x128>)
 800cce2:	4293      	cmp	r3, r2
 800cce4:	d104      	bne.n	800ccf0 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800cce6:	2030      	movs	r0, #48	@ 0x30
 800cce8:	f7ff f832 	bl	800bd50 <LL_RCC_GetUSARTClockFreq>
 800ccec:	60b8      	str	r0, [r7, #8]
 800ccee:	e02f      	b.n	800cd50 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART4)
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	4a26      	ldr	r2, [pc, #152]	@ (800cd8c <LL_USART_Init+0x12c>)
 800ccf4:	4293      	cmp	r3, r2
 800ccf6:	d104      	bne.n	800cd02 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 800ccf8:	20c0      	movs	r0, #192	@ 0xc0
 800ccfa:	f7ff f92f 	bl	800bf5c <LL_RCC_GetUARTClockFreq>
 800ccfe:	60b8      	str	r0, [r7, #8]
 800cd00:	e026      	b.n	800cd50 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART5)
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	4a22      	ldr	r2, [pc, #136]	@ (800cd90 <LL_USART_Init+0x130>)
 800cd06:	4293      	cmp	r3, r2
 800cd08:	d105      	bne.n	800cd16 <LL_USART_Init+0xb6>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800cd0a:	f44f 7040 	mov.w	r0, #768	@ 0x300
 800cd0e:	f7ff f925 	bl	800bf5c <LL_RCC_GetUARTClockFreq>
 800cd12:	60b8      	str	r0, [r7, #8]
 800cd14:	e01c      	b.n	800cd50 <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART6)
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	4a1e      	ldr	r2, [pc, #120]	@ (800cd94 <LL_USART_Init+0x134>)
 800cd1a:	4293      	cmp	r3, r2
 800cd1c:	d105      	bne.n	800cd2a <LL_USART_Init+0xca>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART6_CLKSOURCE);
 800cd1e:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800cd22:	f7ff f815 	bl	800bd50 <LL_RCC_GetUSARTClockFreq>
 800cd26:	60b8      	str	r0, [r7, #8]
 800cd28:	e012      	b.n	800cd50 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART7)
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	4a1a      	ldr	r2, [pc, #104]	@ (800cd98 <LL_USART_Init+0x138>)
 800cd2e:	4293      	cmp	r3, r2
 800cd30:	d105      	bne.n	800cd3e <LL_USART_Init+0xde>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART7_CLKSOURCE);
 800cd32:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 800cd36:	f7ff f911 	bl	800bf5c <LL_RCC_GetUARTClockFreq>
 800cd3a:	60b8      	str	r0, [r7, #8]
 800cd3c:	e008      	b.n	800cd50 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART8)
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	4a16      	ldr	r2, [pc, #88]	@ (800cd9c <LL_USART_Init+0x13c>)
 800cd42:	4293      	cmp	r3, r2
 800cd44:	d104      	bne.n	800cd50 <LL_USART_Init+0xf0>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART8_CLKSOURCE);
 800cd46:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 800cd4a:	f7ff f907 	bl	800bf5c <LL_RCC_GetUARTClockFreq>
 800cd4e:	60b8      	str	r0, [r7, #8]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800cd50:	68bb      	ldr	r3, [r7, #8]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d00d      	beq.n	800cd72 <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d009      	beq.n	800cd72 <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 800cd5e:	2300      	movs	r3, #0
 800cd60:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800cd6a:	68b9      	ldr	r1, [r7, #8]
 800cd6c:	6878      	ldr	r0, [r7, #4]
 800cd6e:	f7ff ff40 	bl	800cbf2 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800cd72:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	3710      	adds	r7, #16
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	bd80      	pop	{r7, pc}
 800cd7c:	efff69f3 	.word	0xefff69f3
 800cd80:	40011000 	.word	0x40011000
 800cd84:	40004400 	.word	0x40004400
 800cd88:	40004800 	.word	0x40004800
 800cd8c:	40004c00 	.word	0x40004c00
 800cd90:	40005000 	.word	0x40005000
 800cd94:	40011400 	.word	0x40011400
 800cd98:	40007800 	.word	0x40007800
 800cd9c:	40007c00 	.word	0x40007c00

0800cda0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800cda0:	b480      	push	{r7}
 800cda2:	b085      	sub	sp, #20
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800cda8:	4b0f      	ldr	r3, [pc, #60]	@ (800cde8 <LL_mDelay+0x48>)
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800cdae:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdb6:	d00c      	beq.n	800cdd2 <LL_mDelay+0x32>
  {
    Delay++;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	3301      	adds	r3, #1
 800cdbc:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 800cdbe:	e008      	b.n	800cdd2 <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800cdc0:	4b09      	ldr	r3, [pc, #36]	@ (800cde8 <LL_mDelay+0x48>)
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d002      	beq.n	800cdd2 <LL_mDelay+0x32>
    {
      Delay--;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	3b01      	subs	r3, #1
 800cdd0:	607b      	str	r3, [r7, #4]
  while (Delay)
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d1f3      	bne.n	800cdc0 <LL_mDelay+0x20>
    }
  }
}
 800cdd8:	bf00      	nop
 800cdda:	bf00      	nop
 800cddc:	3714      	adds	r7, #20
 800cdde:	46bd      	mov	sp, r7
 800cde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde4:	4770      	bx	lr
 800cde6:	bf00      	nop
 800cde8:	e000e010 	.word	0xe000e010

0800cdec <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800cdec:	b480      	push	{r7}
 800cdee:	b083      	sub	sp, #12
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800cdf4:	4a04      	ldr	r2, [pc, #16]	@ (800ce08 <LL_SetSystemCoreClock+0x1c>)
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	6013      	str	r3, [r2, #0]
}
 800cdfa:	bf00      	nop
 800cdfc:	370c      	adds	r7, #12
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce04:	4770      	bx	lr
 800ce06:	bf00      	nop
 800ce08:	20000000 	.word	0x20000000

0800ce0c <atoi>:
 800ce0c:	220a      	movs	r2, #10
 800ce0e:	2100      	movs	r1, #0
 800ce10:	f000 b87a 	b.w	800cf08 <strtol>

0800ce14 <_strtol_l.isra.0>:
 800ce14:	2b24      	cmp	r3, #36	@ 0x24
 800ce16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce1a:	4686      	mov	lr, r0
 800ce1c:	4690      	mov	r8, r2
 800ce1e:	d801      	bhi.n	800ce24 <_strtol_l.isra.0+0x10>
 800ce20:	2b01      	cmp	r3, #1
 800ce22:	d106      	bne.n	800ce32 <_strtol_l.isra.0+0x1e>
 800ce24:	f000 ffb0 	bl	800dd88 <__errno>
 800ce28:	2316      	movs	r3, #22
 800ce2a:	6003      	str	r3, [r0, #0]
 800ce2c:	2000      	movs	r0, #0
 800ce2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce32:	4834      	ldr	r0, [pc, #208]	@ (800cf04 <_strtol_l.isra.0+0xf0>)
 800ce34:	460d      	mov	r5, r1
 800ce36:	462a      	mov	r2, r5
 800ce38:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce3c:	5d06      	ldrb	r6, [r0, r4]
 800ce3e:	f016 0608 	ands.w	r6, r6, #8
 800ce42:	d1f8      	bne.n	800ce36 <_strtol_l.isra.0+0x22>
 800ce44:	2c2d      	cmp	r4, #45	@ 0x2d
 800ce46:	d110      	bne.n	800ce6a <_strtol_l.isra.0+0x56>
 800ce48:	782c      	ldrb	r4, [r5, #0]
 800ce4a:	2601      	movs	r6, #1
 800ce4c:	1c95      	adds	r5, r2, #2
 800ce4e:	f033 0210 	bics.w	r2, r3, #16
 800ce52:	d115      	bne.n	800ce80 <_strtol_l.isra.0+0x6c>
 800ce54:	2c30      	cmp	r4, #48	@ 0x30
 800ce56:	d10d      	bne.n	800ce74 <_strtol_l.isra.0+0x60>
 800ce58:	782a      	ldrb	r2, [r5, #0]
 800ce5a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ce5e:	2a58      	cmp	r2, #88	@ 0x58
 800ce60:	d108      	bne.n	800ce74 <_strtol_l.isra.0+0x60>
 800ce62:	786c      	ldrb	r4, [r5, #1]
 800ce64:	3502      	adds	r5, #2
 800ce66:	2310      	movs	r3, #16
 800ce68:	e00a      	b.n	800ce80 <_strtol_l.isra.0+0x6c>
 800ce6a:	2c2b      	cmp	r4, #43	@ 0x2b
 800ce6c:	bf04      	itt	eq
 800ce6e:	782c      	ldrbeq	r4, [r5, #0]
 800ce70:	1c95      	addeq	r5, r2, #2
 800ce72:	e7ec      	b.n	800ce4e <_strtol_l.isra.0+0x3a>
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d1f6      	bne.n	800ce66 <_strtol_l.isra.0+0x52>
 800ce78:	2c30      	cmp	r4, #48	@ 0x30
 800ce7a:	bf14      	ite	ne
 800ce7c:	230a      	movne	r3, #10
 800ce7e:	2308      	moveq	r3, #8
 800ce80:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ce84:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ce88:	2200      	movs	r2, #0
 800ce8a:	fbbc f9f3 	udiv	r9, ip, r3
 800ce8e:	4610      	mov	r0, r2
 800ce90:	fb03 ca19 	mls	sl, r3, r9, ip
 800ce94:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ce98:	2f09      	cmp	r7, #9
 800ce9a:	d80f      	bhi.n	800cebc <_strtol_l.isra.0+0xa8>
 800ce9c:	463c      	mov	r4, r7
 800ce9e:	42a3      	cmp	r3, r4
 800cea0:	dd1b      	ble.n	800ceda <_strtol_l.isra.0+0xc6>
 800cea2:	1c57      	adds	r7, r2, #1
 800cea4:	d007      	beq.n	800ceb6 <_strtol_l.isra.0+0xa2>
 800cea6:	4581      	cmp	r9, r0
 800cea8:	d314      	bcc.n	800ced4 <_strtol_l.isra.0+0xc0>
 800ceaa:	d101      	bne.n	800ceb0 <_strtol_l.isra.0+0x9c>
 800ceac:	45a2      	cmp	sl, r4
 800ceae:	db11      	blt.n	800ced4 <_strtol_l.isra.0+0xc0>
 800ceb0:	fb00 4003 	mla	r0, r0, r3, r4
 800ceb4:	2201      	movs	r2, #1
 800ceb6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ceba:	e7eb      	b.n	800ce94 <_strtol_l.isra.0+0x80>
 800cebc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cec0:	2f19      	cmp	r7, #25
 800cec2:	d801      	bhi.n	800cec8 <_strtol_l.isra.0+0xb4>
 800cec4:	3c37      	subs	r4, #55	@ 0x37
 800cec6:	e7ea      	b.n	800ce9e <_strtol_l.isra.0+0x8a>
 800cec8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cecc:	2f19      	cmp	r7, #25
 800cece:	d804      	bhi.n	800ceda <_strtol_l.isra.0+0xc6>
 800ced0:	3c57      	subs	r4, #87	@ 0x57
 800ced2:	e7e4      	b.n	800ce9e <_strtol_l.isra.0+0x8a>
 800ced4:	f04f 32ff 	mov.w	r2, #4294967295
 800ced8:	e7ed      	b.n	800ceb6 <_strtol_l.isra.0+0xa2>
 800ceda:	1c53      	adds	r3, r2, #1
 800cedc:	d108      	bne.n	800cef0 <_strtol_l.isra.0+0xdc>
 800cede:	2322      	movs	r3, #34	@ 0x22
 800cee0:	f8ce 3000 	str.w	r3, [lr]
 800cee4:	4660      	mov	r0, ip
 800cee6:	f1b8 0f00 	cmp.w	r8, #0
 800ceea:	d0a0      	beq.n	800ce2e <_strtol_l.isra.0+0x1a>
 800ceec:	1e69      	subs	r1, r5, #1
 800ceee:	e006      	b.n	800cefe <_strtol_l.isra.0+0xea>
 800cef0:	b106      	cbz	r6, 800cef4 <_strtol_l.isra.0+0xe0>
 800cef2:	4240      	negs	r0, r0
 800cef4:	f1b8 0f00 	cmp.w	r8, #0
 800cef8:	d099      	beq.n	800ce2e <_strtol_l.isra.0+0x1a>
 800cefa:	2a00      	cmp	r2, #0
 800cefc:	d1f6      	bne.n	800ceec <_strtol_l.isra.0+0xd8>
 800cefe:	f8c8 1000 	str.w	r1, [r8]
 800cf02:	e794      	b.n	800ce2e <_strtol_l.isra.0+0x1a>
 800cf04:	080112ed 	.word	0x080112ed

0800cf08 <strtol>:
 800cf08:	4613      	mov	r3, r2
 800cf0a:	460a      	mov	r2, r1
 800cf0c:	4601      	mov	r1, r0
 800cf0e:	4802      	ldr	r0, [pc, #8]	@ (800cf18 <strtol+0x10>)
 800cf10:	6800      	ldr	r0, [r0, #0]
 800cf12:	f7ff bf7f 	b.w	800ce14 <_strtol_l.isra.0>
 800cf16:	bf00      	nop
 800cf18:	2000416c 	.word	0x2000416c

0800cf1c <__cvt>:
 800cf1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf1e:	ed2d 8b02 	vpush	{d8}
 800cf22:	eeb0 8b40 	vmov.f64	d8, d0
 800cf26:	b085      	sub	sp, #20
 800cf28:	4617      	mov	r7, r2
 800cf2a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800cf2c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cf2e:	ee18 2a90 	vmov	r2, s17
 800cf32:	f025 0520 	bic.w	r5, r5, #32
 800cf36:	2a00      	cmp	r2, #0
 800cf38:	bfb6      	itet	lt
 800cf3a:	222d      	movlt	r2, #45	@ 0x2d
 800cf3c:	2200      	movge	r2, #0
 800cf3e:	eeb1 8b40 	vneglt.f64	d8, d0
 800cf42:	2d46      	cmp	r5, #70	@ 0x46
 800cf44:	460c      	mov	r4, r1
 800cf46:	701a      	strb	r2, [r3, #0]
 800cf48:	d004      	beq.n	800cf54 <__cvt+0x38>
 800cf4a:	2d45      	cmp	r5, #69	@ 0x45
 800cf4c:	d100      	bne.n	800cf50 <__cvt+0x34>
 800cf4e:	3401      	adds	r4, #1
 800cf50:	2102      	movs	r1, #2
 800cf52:	e000      	b.n	800cf56 <__cvt+0x3a>
 800cf54:	2103      	movs	r1, #3
 800cf56:	ab03      	add	r3, sp, #12
 800cf58:	9301      	str	r3, [sp, #4]
 800cf5a:	ab02      	add	r3, sp, #8
 800cf5c:	9300      	str	r3, [sp, #0]
 800cf5e:	4622      	mov	r2, r4
 800cf60:	4633      	mov	r3, r6
 800cf62:	eeb0 0b48 	vmov.f64	d0, d8
 800cf66:	f000 ffd3 	bl	800df10 <_dtoa_r>
 800cf6a:	2d47      	cmp	r5, #71	@ 0x47
 800cf6c:	d114      	bne.n	800cf98 <__cvt+0x7c>
 800cf6e:	07fb      	lsls	r3, r7, #31
 800cf70:	d50a      	bpl.n	800cf88 <__cvt+0x6c>
 800cf72:	1902      	adds	r2, r0, r4
 800cf74:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cf78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf7c:	bf08      	it	eq
 800cf7e:	9203      	streq	r2, [sp, #12]
 800cf80:	2130      	movs	r1, #48	@ 0x30
 800cf82:	9b03      	ldr	r3, [sp, #12]
 800cf84:	4293      	cmp	r3, r2
 800cf86:	d319      	bcc.n	800cfbc <__cvt+0xa0>
 800cf88:	9b03      	ldr	r3, [sp, #12]
 800cf8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cf8c:	1a1b      	subs	r3, r3, r0
 800cf8e:	6013      	str	r3, [r2, #0]
 800cf90:	b005      	add	sp, #20
 800cf92:	ecbd 8b02 	vpop	{d8}
 800cf96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf98:	2d46      	cmp	r5, #70	@ 0x46
 800cf9a:	eb00 0204 	add.w	r2, r0, r4
 800cf9e:	d1e9      	bne.n	800cf74 <__cvt+0x58>
 800cfa0:	7803      	ldrb	r3, [r0, #0]
 800cfa2:	2b30      	cmp	r3, #48	@ 0x30
 800cfa4:	d107      	bne.n	800cfb6 <__cvt+0x9a>
 800cfa6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cfaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfae:	bf1c      	itt	ne
 800cfb0:	f1c4 0401 	rsbne	r4, r4, #1
 800cfb4:	6034      	strne	r4, [r6, #0]
 800cfb6:	6833      	ldr	r3, [r6, #0]
 800cfb8:	441a      	add	r2, r3
 800cfba:	e7db      	b.n	800cf74 <__cvt+0x58>
 800cfbc:	1c5c      	adds	r4, r3, #1
 800cfbe:	9403      	str	r4, [sp, #12]
 800cfc0:	7019      	strb	r1, [r3, #0]
 800cfc2:	e7de      	b.n	800cf82 <__cvt+0x66>

0800cfc4 <__exponent>:
 800cfc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfc6:	2900      	cmp	r1, #0
 800cfc8:	bfba      	itte	lt
 800cfca:	4249      	neglt	r1, r1
 800cfcc:	232d      	movlt	r3, #45	@ 0x2d
 800cfce:	232b      	movge	r3, #43	@ 0x2b
 800cfd0:	2909      	cmp	r1, #9
 800cfd2:	7002      	strb	r2, [r0, #0]
 800cfd4:	7043      	strb	r3, [r0, #1]
 800cfd6:	dd29      	ble.n	800d02c <__exponent+0x68>
 800cfd8:	f10d 0307 	add.w	r3, sp, #7
 800cfdc:	461d      	mov	r5, r3
 800cfde:	270a      	movs	r7, #10
 800cfe0:	461a      	mov	r2, r3
 800cfe2:	fbb1 f6f7 	udiv	r6, r1, r7
 800cfe6:	fb07 1416 	mls	r4, r7, r6, r1
 800cfea:	3430      	adds	r4, #48	@ 0x30
 800cfec:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cff0:	460c      	mov	r4, r1
 800cff2:	2c63      	cmp	r4, #99	@ 0x63
 800cff4:	f103 33ff 	add.w	r3, r3, #4294967295
 800cff8:	4631      	mov	r1, r6
 800cffa:	dcf1      	bgt.n	800cfe0 <__exponent+0x1c>
 800cffc:	3130      	adds	r1, #48	@ 0x30
 800cffe:	1e94      	subs	r4, r2, #2
 800d000:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d004:	1c41      	adds	r1, r0, #1
 800d006:	4623      	mov	r3, r4
 800d008:	42ab      	cmp	r3, r5
 800d00a:	d30a      	bcc.n	800d022 <__exponent+0x5e>
 800d00c:	f10d 0309 	add.w	r3, sp, #9
 800d010:	1a9b      	subs	r3, r3, r2
 800d012:	42ac      	cmp	r4, r5
 800d014:	bf88      	it	hi
 800d016:	2300      	movhi	r3, #0
 800d018:	3302      	adds	r3, #2
 800d01a:	4403      	add	r3, r0
 800d01c:	1a18      	subs	r0, r3, r0
 800d01e:	b003      	add	sp, #12
 800d020:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d022:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d026:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d02a:	e7ed      	b.n	800d008 <__exponent+0x44>
 800d02c:	2330      	movs	r3, #48	@ 0x30
 800d02e:	3130      	adds	r1, #48	@ 0x30
 800d030:	7083      	strb	r3, [r0, #2]
 800d032:	70c1      	strb	r1, [r0, #3]
 800d034:	1d03      	adds	r3, r0, #4
 800d036:	e7f1      	b.n	800d01c <__exponent+0x58>

0800d038 <_printf_float>:
 800d038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d03c:	b08d      	sub	sp, #52	@ 0x34
 800d03e:	460c      	mov	r4, r1
 800d040:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d044:	4616      	mov	r6, r2
 800d046:	461f      	mov	r7, r3
 800d048:	4605      	mov	r5, r0
 800d04a:	f000 fe53 	bl	800dcf4 <_localeconv_r>
 800d04e:	f8d0 b000 	ldr.w	fp, [r0]
 800d052:	4658      	mov	r0, fp
 800d054:	f7f3 f954 	bl	8000300 <strlen>
 800d058:	2300      	movs	r3, #0
 800d05a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d05c:	f8d8 3000 	ldr.w	r3, [r8]
 800d060:	f894 9018 	ldrb.w	r9, [r4, #24]
 800d064:	6822      	ldr	r2, [r4, #0]
 800d066:	9005      	str	r0, [sp, #20]
 800d068:	3307      	adds	r3, #7
 800d06a:	f023 0307 	bic.w	r3, r3, #7
 800d06e:	f103 0108 	add.w	r1, r3, #8
 800d072:	f8c8 1000 	str.w	r1, [r8]
 800d076:	ed93 0b00 	vldr	d0, [r3]
 800d07a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800d2d8 <_printf_float+0x2a0>
 800d07e:	eeb0 7bc0 	vabs.f64	d7, d0
 800d082:	eeb4 7b46 	vcmp.f64	d7, d6
 800d086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d08a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800d08e:	dd24      	ble.n	800d0da <_printf_float+0xa2>
 800d090:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d098:	d502      	bpl.n	800d0a0 <_printf_float+0x68>
 800d09a:	232d      	movs	r3, #45	@ 0x2d
 800d09c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d0a0:	498f      	ldr	r1, [pc, #572]	@ (800d2e0 <_printf_float+0x2a8>)
 800d0a2:	4b90      	ldr	r3, [pc, #576]	@ (800d2e4 <_printf_float+0x2ac>)
 800d0a4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800d0a8:	bf8c      	ite	hi
 800d0aa:	4688      	movhi	r8, r1
 800d0ac:	4698      	movls	r8, r3
 800d0ae:	f022 0204 	bic.w	r2, r2, #4
 800d0b2:	2303      	movs	r3, #3
 800d0b4:	6123      	str	r3, [r4, #16]
 800d0b6:	6022      	str	r2, [r4, #0]
 800d0b8:	f04f 0a00 	mov.w	sl, #0
 800d0bc:	9700      	str	r7, [sp, #0]
 800d0be:	4633      	mov	r3, r6
 800d0c0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d0c2:	4621      	mov	r1, r4
 800d0c4:	4628      	mov	r0, r5
 800d0c6:	f000 f9d1 	bl	800d46c <_printf_common>
 800d0ca:	3001      	adds	r0, #1
 800d0cc:	f040 8089 	bne.w	800d1e2 <_printf_float+0x1aa>
 800d0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d0d4:	b00d      	add	sp, #52	@ 0x34
 800d0d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0da:	eeb4 0b40 	vcmp.f64	d0, d0
 800d0de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0e2:	d709      	bvc.n	800d0f8 <_printf_float+0xc0>
 800d0e4:	ee10 3a90 	vmov	r3, s1
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	bfbc      	itt	lt
 800d0ec:	232d      	movlt	r3, #45	@ 0x2d
 800d0ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d0f2:	497d      	ldr	r1, [pc, #500]	@ (800d2e8 <_printf_float+0x2b0>)
 800d0f4:	4b7d      	ldr	r3, [pc, #500]	@ (800d2ec <_printf_float+0x2b4>)
 800d0f6:	e7d5      	b.n	800d0a4 <_printf_float+0x6c>
 800d0f8:	6863      	ldr	r3, [r4, #4]
 800d0fa:	1c59      	adds	r1, r3, #1
 800d0fc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800d100:	d139      	bne.n	800d176 <_printf_float+0x13e>
 800d102:	2306      	movs	r3, #6
 800d104:	6063      	str	r3, [r4, #4]
 800d106:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d10a:	2300      	movs	r3, #0
 800d10c:	6022      	str	r2, [r4, #0]
 800d10e:	9303      	str	r3, [sp, #12]
 800d110:	ab0a      	add	r3, sp, #40	@ 0x28
 800d112:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800d116:	ab09      	add	r3, sp, #36	@ 0x24
 800d118:	9300      	str	r3, [sp, #0]
 800d11a:	6861      	ldr	r1, [r4, #4]
 800d11c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d120:	4628      	mov	r0, r5
 800d122:	f7ff fefb 	bl	800cf1c <__cvt>
 800d126:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d12a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d12c:	4680      	mov	r8, r0
 800d12e:	d129      	bne.n	800d184 <_printf_float+0x14c>
 800d130:	1cc8      	adds	r0, r1, #3
 800d132:	db02      	blt.n	800d13a <_printf_float+0x102>
 800d134:	6863      	ldr	r3, [r4, #4]
 800d136:	4299      	cmp	r1, r3
 800d138:	dd41      	ble.n	800d1be <_printf_float+0x186>
 800d13a:	f1a9 0902 	sub.w	r9, r9, #2
 800d13e:	fa5f f989 	uxtb.w	r9, r9
 800d142:	3901      	subs	r1, #1
 800d144:	464a      	mov	r2, r9
 800d146:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d14a:	9109      	str	r1, [sp, #36]	@ 0x24
 800d14c:	f7ff ff3a 	bl	800cfc4 <__exponent>
 800d150:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d152:	1813      	adds	r3, r2, r0
 800d154:	2a01      	cmp	r2, #1
 800d156:	4682      	mov	sl, r0
 800d158:	6123      	str	r3, [r4, #16]
 800d15a:	dc02      	bgt.n	800d162 <_printf_float+0x12a>
 800d15c:	6822      	ldr	r2, [r4, #0]
 800d15e:	07d2      	lsls	r2, r2, #31
 800d160:	d501      	bpl.n	800d166 <_printf_float+0x12e>
 800d162:	3301      	adds	r3, #1
 800d164:	6123      	str	r3, [r4, #16]
 800d166:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d0a6      	beq.n	800d0bc <_printf_float+0x84>
 800d16e:	232d      	movs	r3, #45	@ 0x2d
 800d170:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d174:	e7a2      	b.n	800d0bc <_printf_float+0x84>
 800d176:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d17a:	d1c4      	bne.n	800d106 <_printf_float+0xce>
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d1c2      	bne.n	800d106 <_printf_float+0xce>
 800d180:	2301      	movs	r3, #1
 800d182:	e7bf      	b.n	800d104 <_printf_float+0xcc>
 800d184:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800d188:	d9db      	bls.n	800d142 <_printf_float+0x10a>
 800d18a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800d18e:	d118      	bne.n	800d1c2 <_printf_float+0x18a>
 800d190:	2900      	cmp	r1, #0
 800d192:	6863      	ldr	r3, [r4, #4]
 800d194:	dd0b      	ble.n	800d1ae <_printf_float+0x176>
 800d196:	6121      	str	r1, [r4, #16]
 800d198:	b913      	cbnz	r3, 800d1a0 <_printf_float+0x168>
 800d19a:	6822      	ldr	r2, [r4, #0]
 800d19c:	07d0      	lsls	r0, r2, #31
 800d19e:	d502      	bpl.n	800d1a6 <_printf_float+0x16e>
 800d1a0:	3301      	adds	r3, #1
 800d1a2:	440b      	add	r3, r1
 800d1a4:	6123      	str	r3, [r4, #16]
 800d1a6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d1a8:	f04f 0a00 	mov.w	sl, #0
 800d1ac:	e7db      	b.n	800d166 <_printf_float+0x12e>
 800d1ae:	b913      	cbnz	r3, 800d1b6 <_printf_float+0x17e>
 800d1b0:	6822      	ldr	r2, [r4, #0]
 800d1b2:	07d2      	lsls	r2, r2, #31
 800d1b4:	d501      	bpl.n	800d1ba <_printf_float+0x182>
 800d1b6:	3302      	adds	r3, #2
 800d1b8:	e7f4      	b.n	800d1a4 <_printf_float+0x16c>
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	e7f2      	b.n	800d1a4 <_printf_float+0x16c>
 800d1be:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800d1c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1c4:	4299      	cmp	r1, r3
 800d1c6:	db05      	blt.n	800d1d4 <_printf_float+0x19c>
 800d1c8:	6823      	ldr	r3, [r4, #0]
 800d1ca:	6121      	str	r1, [r4, #16]
 800d1cc:	07d8      	lsls	r0, r3, #31
 800d1ce:	d5ea      	bpl.n	800d1a6 <_printf_float+0x16e>
 800d1d0:	1c4b      	adds	r3, r1, #1
 800d1d2:	e7e7      	b.n	800d1a4 <_printf_float+0x16c>
 800d1d4:	2900      	cmp	r1, #0
 800d1d6:	bfd4      	ite	le
 800d1d8:	f1c1 0202 	rsble	r2, r1, #2
 800d1dc:	2201      	movgt	r2, #1
 800d1de:	4413      	add	r3, r2
 800d1e0:	e7e0      	b.n	800d1a4 <_printf_float+0x16c>
 800d1e2:	6823      	ldr	r3, [r4, #0]
 800d1e4:	055a      	lsls	r2, r3, #21
 800d1e6:	d407      	bmi.n	800d1f8 <_printf_float+0x1c0>
 800d1e8:	6923      	ldr	r3, [r4, #16]
 800d1ea:	4642      	mov	r2, r8
 800d1ec:	4631      	mov	r1, r6
 800d1ee:	4628      	mov	r0, r5
 800d1f0:	47b8      	blx	r7
 800d1f2:	3001      	adds	r0, #1
 800d1f4:	d12a      	bne.n	800d24c <_printf_float+0x214>
 800d1f6:	e76b      	b.n	800d0d0 <_printf_float+0x98>
 800d1f8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800d1fc:	f240 80e0 	bls.w	800d3c0 <_printf_float+0x388>
 800d200:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800d204:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d20c:	d133      	bne.n	800d276 <_printf_float+0x23e>
 800d20e:	4a38      	ldr	r2, [pc, #224]	@ (800d2f0 <_printf_float+0x2b8>)
 800d210:	2301      	movs	r3, #1
 800d212:	4631      	mov	r1, r6
 800d214:	4628      	mov	r0, r5
 800d216:	47b8      	blx	r7
 800d218:	3001      	adds	r0, #1
 800d21a:	f43f af59 	beq.w	800d0d0 <_printf_float+0x98>
 800d21e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d222:	4543      	cmp	r3, r8
 800d224:	db02      	blt.n	800d22c <_printf_float+0x1f4>
 800d226:	6823      	ldr	r3, [r4, #0]
 800d228:	07d8      	lsls	r0, r3, #31
 800d22a:	d50f      	bpl.n	800d24c <_printf_float+0x214>
 800d22c:	9b05      	ldr	r3, [sp, #20]
 800d22e:	465a      	mov	r2, fp
 800d230:	4631      	mov	r1, r6
 800d232:	4628      	mov	r0, r5
 800d234:	47b8      	blx	r7
 800d236:	3001      	adds	r0, #1
 800d238:	f43f af4a 	beq.w	800d0d0 <_printf_float+0x98>
 800d23c:	f04f 0900 	mov.w	r9, #0
 800d240:	f108 38ff 	add.w	r8, r8, #4294967295
 800d244:	f104 0a1a 	add.w	sl, r4, #26
 800d248:	45c8      	cmp	r8, r9
 800d24a:	dc09      	bgt.n	800d260 <_printf_float+0x228>
 800d24c:	6823      	ldr	r3, [r4, #0]
 800d24e:	079b      	lsls	r3, r3, #30
 800d250:	f100 8107 	bmi.w	800d462 <_printf_float+0x42a>
 800d254:	68e0      	ldr	r0, [r4, #12]
 800d256:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d258:	4298      	cmp	r0, r3
 800d25a:	bfb8      	it	lt
 800d25c:	4618      	movlt	r0, r3
 800d25e:	e739      	b.n	800d0d4 <_printf_float+0x9c>
 800d260:	2301      	movs	r3, #1
 800d262:	4652      	mov	r2, sl
 800d264:	4631      	mov	r1, r6
 800d266:	4628      	mov	r0, r5
 800d268:	47b8      	blx	r7
 800d26a:	3001      	adds	r0, #1
 800d26c:	f43f af30 	beq.w	800d0d0 <_printf_float+0x98>
 800d270:	f109 0901 	add.w	r9, r9, #1
 800d274:	e7e8      	b.n	800d248 <_printf_float+0x210>
 800d276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d278:	2b00      	cmp	r3, #0
 800d27a:	dc3b      	bgt.n	800d2f4 <_printf_float+0x2bc>
 800d27c:	4a1c      	ldr	r2, [pc, #112]	@ (800d2f0 <_printf_float+0x2b8>)
 800d27e:	2301      	movs	r3, #1
 800d280:	4631      	mov	r1, r6
 800d282:	4628      	mov	r0, r5
 800d284:	47b8      	blx	r7
 800d286:	3001      	adds	r0, #1
 800d288:	f43f af22 	beq.w	800d0d0 <_printf_float+0x98>
 800d28c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d290:	ea59 0303 	orrs.w	r3, r9, r3
 800d294:	d102      	bne.n	800d29c <_printf_float+0x264>
 800d296:	6823      	ldr	r3, [r4, #0]
 800d298:	07d9      	lsls	r1, r3, #31
 800d29a:	d5d7      	bpl.n	800d24c <_printf_float+0x214>
 800d29c:	9b05      	ldr	r3, [sp, #20]
 800d29e:	465a      	mov	r2, fp
 800d2a0:	4631      	mov	r1, r6
 800d2a2:	4628      	mov	r0, r5
 800d2a4:	47b8      	blx	r7
 800d2a6:	3001      	adds	r0, #1
 800d2a8:	f43f af12 	beq.w	800d0d0 <_printf_float+0x98>
 800d2ac:	f04f 0a00 	mov.w	sl, #0
 800d2b0:	f104 0b1a 	add.w	fp, r4, #26
 800d2b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2b6:	425b      	negs	r3, r3
 800d2b8:	4553      	cmp	r3, sl
 800d2ba:	dc01      	bgt.n	800d2c0 <_printf_float+0x288>
 800d2bc:	464b      	mov	r3, r9
 800d2be:	e794      	b.n	800d1ea <_printf_float+0x1b2>
 800d2c0:	2301      	movs	r3, #1
 800d2c2:	465a      	mov	r2, fp
 800d2c4:	4631      	mov	r1, r6
 800d2c6:	4628      	mov	r0, r5
 800d2c8:	47b8      	blx	r7
 800d2ca:	3001      	adds	r0, #1
 800d2cc:	f43f af00 	beq.w	800d0d0 <_printf_float+0x98>
 800d2d0:	f10a 0a01 	add.w	sl, sl, #1
 800d2d4:	e7ee      	b.n	800d2b4 <_printf_float+0x27c>
 800d2d6:	bf00      	nop
 800d2d8:	ffffffff 	.word	0xffffffff
 800d2dc:	7fefffff 	.word	0x7fefffff
 800d2e0:	080113f1 	.word	0x080113f1
 800d2e4:	080113ed 	.word	0x080113ed
 800d2e8:	080113f9 	.word	0x080113f9
 800d2ec:	080113f5 	.word	0x080113f5
 800d2f0:	080113fd 	.word	0x080113fd
 800d2f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d2f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d2fa:	4553      	cmp	r3, sl
 800d2fc:	bfa8      	it	ge
 800d2fe:	4653      	movge	r3, sl
 800d300:	2b00      	cmp	r3, #0
 800d302:	4699      	mov	r9, r3
 800d304:	dc37      	bgt.n	800d376 <_printf_float+0x33e>
 800d306:	2300      	movs	r3, #0
 800d308:	9307      	str	r3, [sp, #28]
 800d30a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d30e:	f104 021a 	add.w	r2, r4, #26
 800d312:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d314:	9907      	ldr	r1, [sp, #28]
 800d316:	9306      	str	r3, [sp, #24]
 800d318:	eba3 0309 	sub.w	r3, r3, r9
 800d31c:	428b      	cmp	r3, r1
 800d31e:	dc31      	bgt.n	800d384 <_printf_float+0x34c>
 800d320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d322:	459a      	cmp	sl, r3
 800d324:	dc3b      	bgt.n	800d39e <_printf_float+0x366>
 800d326:	6823      	ldr	r3, [r4, #0]
 800d328:	07da      	lsls	r2, r3, #31
 800d32a:	d438      	bmi.n	800d39e <_printf_float+0x366>
 800d32c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d32e:	ebaa 0903 	sub.w	r9, sl, r3
 800d332:	9b06      	ldr	r3, [sp, #24]
 800d334:	ebaa 0303 	sub.w	r3, sl, r3
 800d338:	4599      	cmp	r9, r3
 800d33a:	bfa8      	it	ge
 800d33c:	4699      	movge	r9, r3
 800d33e:	f1b9 0f00 	cmp.w	r9, #0
 800d342:	dc34      	bgt.n	800d3ae <_printf_float+0x376>
 800d344:	f04f 0800 	mov.w	r8, #0
 800d348:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d34c:	f104 0b1a 	add.w	fp, r4, #26
 800d350:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d352:	ebaa 0303 	sub.w	r3, sl, r3
 800d356:	eba3 0309 	sub.w	r3, r3, r9
 800d35a:	4543      	cmp	r3, r8
 800d35c:	f77f af76 	ble.w	800d24c <_printf_float+0x214>
 800d360:	2301      	movs	r3, #1
 800d362:	465a      	mov	r2, fp
 800d364:	4631      	mov	r1, r6
 800d366:	4628      	mov	r0, r5
 800d368:	47b8      	blx	r7
 800d36a:	3001      	adds	r0, #1
 800d36c:	f43f aeb0 	beq.w	800d0d0 <_printf_float+0x98>
 800d370:	f108 0801 	add.w	r8, r8, #1
 800d374:	e7ec      	b.n	800d350 <_printf_float+0x318>
 800d376:	4642      	mov	r2, r8
 800d378:	4631      	mov	r1, r6
 800d37a:	4628      	mov	r0, r5
 800d37c:	47b8      	blx	r7
 800d37e:	3001      	adds	r0, #1
 800d380:	d1c1      	bne.n	800d306 <_printf_float+0x2ce>
 800d382:	e6a5      	b.n	800d0d0 <_printf_float+0x98>
 800d384:	2301      	movs	r3, #1
 800d386:	4631      	mov	r1, r6
 800d388:	4628      	mov	r0, r5
 800d38a:	9206      	str	r2, [sp, #24]
 800d38c:	47b8      	blx	r7
 800d38e:	3001      	adds	r0, #1
 800d390:	f43f ae9e 	beq.w	800d0d0 <_printf_float+0x98>
 800d394:	9b07      	ldr	r3, [sp, #28]
 800d396:	9a06      	ldr	r2, [sp, #24]
 800d398:	3301      	adds	r3, #1
 800d39a:	9307      	str	r3, [sp, #28]
 800d39c:	e7b9      	b.n	800d312 <_printf_float+0x2da>
 800d39e:	9b05      	ldr	r3, [sp, #20]
 800d3a0:	465a      	mov	r2, fp
 800d3a2:	4631      	mov	r1, r6
 800d3a4:	4628      	mov	r0, r5
 800d3a6:	47b8      	blx	r7
 800d3a8:	3001      	adds	r0, #1
 800d3aa:	d1bf      	bne.n	800d32c <_printf_float+0x2f4>
 800d3ac:	e690      	b.n	800d0d0 <_printf_float+0x98>
 800d3ae:	9a06      	ldr	r2, [sp, #24]
 800d3b0:	464b      	mov	r3, r9
 800d3b2:	4442      	add	r2, r8
 800d3b4:	4631      	mov	r1, r6
 800d3b6:	4628      	mov	r0, r5
 800d3b8:	47b8      	blx	r7
 800d3ba:	3001      	adds	r0, #1
 800d3bc:	d1c2      	bne.n	800d344 <_printf_float+0x30c>
 800d3be:	e687      	b.n	800d0d0 <_printf_float+0x98>
 800d3c0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800d3c4:	f1b9 0f01 	cmp.w	r9, #1
 800d3c8:	dc01      	bgt.n	800d3ce <_printf_float+0x396>
 800d3ca:	07db      	lsls	r3, r3, #31
 800d3cc:	d536      	bpl.n	800d43c <_printf_float+0x404>
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	4642      	mov	r2, r8
 800d3d2:	4631      	mov	r1, r6
 800d3d4:	4628      	mov	r0, r5
 800d3d6:	47b8      	blx	r7
 800d3d8:	3001      	adds	r0, #1
 800d3da:	f43f ae79 	beq.w	800d0d0 <_printf_float+0x98>
 800d3de:	9b05      	ldr	r3, [sp, #20]
 800d3e0:	465a      	mov	r2, fp
 800d3e2:	4631      	mov	r1, r6
 800d3e4:	4628      	mov	r0, r5
 800d3e6:	47b8      	blx	r7
 800d3e8:	3001      	adds	r0, #1
 800d3ea:	f43f ae71 	beq.w	800d0d0 <_printf_float+0x98>
 800d3ee:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800d3f2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d3f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3fa:	f109 39ff 	add.w	r9, r9, #4294967295
 800d3fe:	d018      	beq.n	800d432 <_printf_float+0x3fa>
 800d400:	464b      	mov	r3, r9
 800d402:	f108 0201 	add.w	r2, r8, #1
 800d406:	4631      	mov	r1, r6
 800d408:	4628      	mov	r0, r5
 800d40a:	47b8      	blx	r7
 800d40c:	3001      	adds	r0, #1
 800d40e:	d10c      	bne.n	800d42a <_printf_float+0x3f2>
 800d410:	e65e      	b.n	800d0d0 <_printf_float+0x98>
 800d412:	2301      	movs	r3, #1
 800d414:	465a      	mov	r2, fp
 800d416:	4631      	mov	r1, r6
 800d418:	4628      	mov	r0, r5
 800d41a:	47b8      	blx	r7
 800d41c:	3001      	adds	r0, #1
 800d41e:	f43f ae57 	beq.w	800d0d0 <_printf_float+0x98>
 800d422:	f108 0801 	add.w	r8, r8, #1
 800d426:	45c8      	cmp	r8, r9
 800d428:	dbf3      	blt.n	800d412 <_printf_float+0x3da>
 800d42a:	4653      	mov	r3, sl
 800d42c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d430:	e6dc      	b.n	800d1ec <_printf_float+0x1b4>
 800d432:	f04f 0800 	mov.w	r8, #0
 800d436:	f104 0b1a 	add.w	fp, r4, #26
 800d43a:	e7f4      	b.n	800d426 <_printf_float+0x3ee>
 800d43c:	2301      	movs	r3, #1
 800d43e:	4642      	mov	r2, r8
 800d440:	e7e1      	b.n	800d406 <_printf_float+0x3ce>
 800d442:	2301      	movs	r3, #1
 800d444:	464a      	mov	r2, r9
 800d446:	4631      	mov	r1, r6
 800d448:	4628      	mov	r0, r5
 800d44a:	47b8      	blx	r7
 800d44c:	3001      	adds	r0, #1
 800d44e:	f43f ae3f 	beq.w	800d0d0 <_printf_float+0x98>
 800d452:	f108 0801 	add.w	r8, r8, #1
 800d456:	68e3      	ldr	r3, [r4, #12]
 800d458:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d45a:	1a5b      	subs	r3, r3, r1
 800d45c:	4543      	cmp	r3, r8
 800d45e:	dcf0      	bgt.n	800d442 <_printf_float+0x40a>
 800d460:	e6f8      	b.n	800d254 <_printf_float+0x21c>
 800d462:	f04f 0800 	mov.w	r8, #0
 800d466:	f104 0919 	add.w	r9, r4, #25
 800d46a:	e7f4      	b.n	800d456 <_printf_float+0x41e>

0800d46c <_printf_common>:
 800d46c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d470:	4616      	mov	r6, r2
 800d472:	4698      	mov	r8, r3
 800d474:	688a      	ldr	r2, [r1, #8]
 800d476:	690b      	ldr	r3, [r1, #16]
 800d478:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d47c:	4293      	cmp	r3, r2
 800d47e:	bfb8      	it	lt
 800d480:	4613      	movlt	r3, r2
 800d482:	6033      	str	r3, [r6, #0]
 800d484:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d488:	4607      	mov	r7, r0
 800d48a:	460c      	mov	r4, r1
 800d48c:	b10a      	cbz	r2, 800d492 <_printf_common+0x26>
 800d48e:	3301      	adds	r3, #1
 800d490:	6033      	str	r3, [r6, #0]
 800d492:	6823      	ldr	r3, [r4, #0]
 800d494:	0699      	lsls	r1, r3, #26
 800d496:	bf42      	ittt	mi
 800d498:	6833      	ldrmi	r3, [r6, #0]
 800d49a:	3302      	addmi	r3, #2
 800d49c:	6033      	strmi	r3, [r6, #0]
 800d49e:	6825      	ldr	r5, [r4, #0]
 800d4a0:	f015 0506 	ands.w	r5, r5, #6
 800d4a4:	d106      	bne.n	800d4b4 <_printf_common+0x48>
 800d4a6:	f104 0a19 	add.w	sl, r4, #25
 800d4aa:	68e3      	ldr	r3, [r4, #12]
 800d4ac:	6832      	ldr	r2, [r6, #0]
 800d4ae:	1a9b      	subs	r3, r3, r2
 800d4b0:	42ab      	cmp	r3, r5
 800d4b2:	dc26      	bgt.n	800d502 <_printf_common+0x96>
 800d4b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d4b8:	6822      	ldr	r2, [r4, #0]
 800d4ba:	3b00      	subs	r3, #0
 800d4bc:	bf18      	it	ne
 800d4be:	2301      	movne	r3, #1
 800d4c0:	0692      	lsls	r2, r2, #26
 800d4c2:	d42b      	bmi.n	800d51c <_printf_common+0xb0>
 800d4c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d4c8:	4641      	mov	r1, r8
 800d4ca:	4638      	mov	r0, r7
 800d4cc:	47c8      	blx	r9
 800d4ce:	3001      	adds	r0, #1
 800d4d0:	d01e      	beq.n	800d510 <_printf_common+0xa4>
 800d4d2:	6823      	ldr	r3, [r4, #0]
 800d4d4:	6922      	ldr	r2, [r4, #16]
 800d4d6:	f003 0306 	and.w	r3, r3, #6
 800d4da:	2b04      	cmp	r3, #4
 800d4dc:	bf02      	ittt	eq
 800d4de:	68e5      	ldreq	r5, [r4, #12]
 800d4e0:	6833      	ldreq	r3, [r6, #0]
 800d4e2:	1aed      	subeq	r5, r5, r3
 800d4e4:	68a3      	ldr	r3, [r4, #8]
 800d4e6:	bf0c      	ite	eq
 800d4e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d4ec:	2500      	movne	r5, #0
 800d4ee:	4293      	cmp	r3, r2
 800d4f0:	bfc4      	itt	gt
 800d4f2:	1a9b      	subgt	r3, r3, r2
 800d4f4:	18ed      	addgt	r5, r5, r3
 800d4f6:	2600      	movs	r6, #0
 800d4f8:	341a      	adds	r4, #26
 800d4fa:	42b5      	cmp	r5, r6
 800d4fc:	d11a      	bne.n	800d534 <_printf_common+0xc8>
 800d4fe:	2000      	movs	r0, #0
 800d500:	e008      	b.n	800d514 <_printf_common+0xa8>
 800d502:	2301      	movs	r3, #1
 800d504:	4652      	mov	r2, sl
 800d506:	4641      	mov	r1, r8
 800d508:	4638      	mov	r0, r7
 800d50a:	47c8      	blx	r9
 800d50c:	3001      	adds	r0, #1
 800d50e:	d103      	bne.n	800d518 <_printf_common+0xac>
 800d510:	f04f 30ff 	mov.w	r0, #4294967295
 800d514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d518:	3501      	adds	r5, #1
 800d51a:	e7c6      	b.n	800d4aa <_printf_common+0x3e>
 800d51c:	18e1      	adds	r1, r4, r3
 800d51e:	1c5a      	adds	r2, r3, #1
 800d520:	2030      	movs	r0, #48	@ 0x30
 800d522:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d526:	4422      	add	r2, r4
 800d528:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d52c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d530:	3302      	adds	r3, #2
 800d532:	e7c7      	b.n	800d4c4 <_printf_common+0x58>
 800d534:	2301      	movs	r3, #1
 800d536:	4622      	mov	r2, r4
 800d538:	4641      	mov	r1, r8
 800d53a:	4638      	mov	r0, r7
 800d53c:	47c8      	blx	r9
 800d53e:	3001      	adds	r0, #1
 800d540:	d0e6      	beq.n	800d510 <_printf_common+0xa4>
 800d542:	3601      	adds	r6, #1
 800d544:	e7d9      	b.n	800d4fa <_printf_common+0x8e>
	...

0800d548 <_printf_i>:
 800d548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d54c:	7e0f      	ldrb	r7, [r1, #24]
 800d54e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d550:	2f78      	cmp	r7, #120	@ 0x78
 800d552:	4691      	mov	r9, r2
 800d554:	4680      	mov	r8, r0
 800d556:	460c      	mov	r4, r1
 800d558:	469a      	mov	sl, r3
 800d55a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d55e:	d807      	bhi.n	800d570 <_printf_i+0x28>
 800d560:	2f62      	cmp	r7, #98	@ 0x62
 800d562:	d80a      	bhi.n	800d57a <_printf_i+0x32>
 800d564:	2f00      	cmp	r7, #0
 800d566:	f000 80d1 	beq.w	800d70c <_printf_i+0x1c4>
 800d56a:	2f58      	cmp	r7, #88	@ 0x58
 800d56c:	f000 80b8 	beq.w	800d6e0 <_printf_i+0x198>
 800d570:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d574:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d578:	e03a      	b.n	800d5f0 <_printf_i+0xa8>
 800d57a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d57e:	2b15      	cmp	r3, #21
 800d580:	d8f6      	bhi.n	800d570 <_printf_i+0x28>
 800d582:	a101      	add	r1, pc, #4	@ (adr r1, 800d588 <_printf_i+0x40>)
 800d584:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d588:	0800d5e1 	.word	0x0800d5e1
 800d58c:	0800d5f5 	.word	0x0800d5f5
 800d590:	0800d571 	.word	0x0800d571
 800d594:	0800d571 	.word	0x0800d571
 800d598:	0800d571 	.word	0x0800d571
 800d59c:	0800d571 	.word	0x0800d571
 800d5a0:	0800d5f5 	.word	0x0800d5f5
 800d5a4:	0800d571 	.word	0x0800d571
 800d5a8:	0800d571 	.word	0x0800d571
 800d5ac:	0800d571 	.word	0x0800d571
 800d5b0:	0800d571 	.word	0x0800d571
 800d5b4:	0800d6f3 	.word	0x0800d6f3
 800d5b8:	0800d61f 	.word	0x0800d61f
 800d5bc:	0800d6ad 	.word	0x0800d6ad
 800d5c0:	0800d571 	.word	0x0800d571
 800d5c4:	0800d571 	.word	0x0800d571
 800d5c8:	0800d715 	.word	0x0800d715
 800d5cc:	0800d571 	.word	0x0800d571
 800d5d0:	0800d61f 	.word	0x0800d61f
 800d5d4:	0800d571 	.word	0x0800d571
 800d5d8:	0800d571 	.word	0x0800d571
 800d5dc:	0800d6b5 	.word	0x0800d6b5
 800d5e0:	6833      	ldr	r3, [r6, #0]
 800d5e2:	1d1a      	adds	r2, r3, #4
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	6032      	str	r2, [r6, #0]
 800d5e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d5ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	e09c      	b.n	800d72e <_printf_i+0x1e6>
 800d5f4:	6833      	ldr	r3, [r6, #0]
 800d5f6:	6820      	ldr	r0, [r4, #0]
 800d5f8:	1d19      	adds	r1, r3, #4
 800d5fa:	6031      	str	r1, [r6, #0]
 800d5fc:	0606      	lsls	r6, r0, #24
 800d5fe:	d501      	bpl.n	800d604 <_printf_i+0xbc>
 800d600:	681d      	ldr	r5, [r3, #0]
 800d602:	e003      	b.n	800d60c <_printf_i+0xc4>
 800d604:	0645      	lsls	r5, r0, #25
 800d606:	d5fb      	bpl.n	800d600 <_printf_i+0xb8>
 800d608:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d60c:	2d00      	cmp	r5, #0
 800d60e:	da03      	bge.n	800d618 <_printf_i+0xd0>
 800d610:	232d      	movs	r3, #45	@ 0x2d
 800d612:	426d      	negs	r5, r5
 800d614:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d618:	4858      	ldr	r0, [pc, #352]	@ (800d77c <_printf_i+0x234>)
 800d61a:	230a      	movs	r3, #10
 800d61c:	e011      	b.n	800d642 <_printf_i+0xfa>
 800d61e:	6821      	ldr	r1, [r4, #0]
 800d620:	6833      	ldr	r3, [r6, #0]
 800d622:	0608      	lsls	r0, r1, #24
 800d624:	f853 5b04 	ldr.w	r5, [r3], #4
 800d628:	d402      	bmi.n	800d630 <_printf_i+0xe8>
 800d62a:	0649      	lsls	r1, r1, #25
 800d62c:	bf48      	it	mi
 800d62e:	b2ad      	uxthmi	r5, r5
 800d630:	2f6f      	cmp	r7, #111	@ 0x6f
 800d632:	4852      	ldr	r0, [pc, #328]	@ (800d77c <_printf_i+0x234>)
 800d634:	6033      	str	r3, [r6, #0]
 800d636:	bf14      	ite	ne
 800d638:	230a      	movne	r3, #10
 800d63a:	2308      	moveq	r3, #8
 800d63c:	2100      	movs	r1, #0
 800d63e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d642:	6866      	ldr	r6, [r4, #4]
 800d644:	60a6      	str	r6, [r4, #8]
 800d646:	2e00      	cmp	r6, #0
 800d648:	db05      	blt.n	800d656 <_printf_i+0x10e>
 800d64a:	6821      	ldr	r1, [r4, #0]
 800d64c:	432e      	orrs	r6, r5
 800d64e:	f021 0104 	bic.w	r1, r1, #4
 800d652:	6021      	str	r1, [r4, #0]
 800d654:	d04b      	beq.n	800d6ee <_printf_i+0x1a6>
 800d656:	4616      	mov	r6, r2
 800d658:	fbb5 f1f3 	udiv	r1, r5, r3
 800d65c:	fb03 5711 	mls	r7, r3, r1, r5
 800d660:	5dc7      	ldrb	r7, [r0, r7]
 800d662:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d666:	462f      	mov	r7, r5
 800d668:	42bb      	cmp	r3, r7
 800d66a:	460d      	mov	r5, r1
 800d66c:	d9f4      	bls.n	800d658 <_printf_i+0x110>
 800d66e:	2b08      	cmp	r3, #8
 800d670:	d10b      	bne.n	800d68a <_printf_i+0x142>
 800d672:	6823      	ldr	r3, [r4, #0]
 800d674:	07df      	lsls	r7, r3, #31
 800d676:	d508      	bpl.n	800d68a <_printf_i+0x142>
 800d678:	6923      	ldr	r3, [r4, #16]
 800d67a:	6861      	ldr	r1, [r4, #4]
 800d67c:	4299      	cmp	r1, r3
 800d67e:	bfde      	ittt	le
 800d680:	2330      	movle	r3, #48	@ 0x30
 800d682:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d686:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d68a:	1b92      	subs	r2, r2, r6
 800d68c:	6122      	str	r2, [r4, #16]
 800d68e:	f8cd a000 	str.w	sl, [sp]
 800d692:	464b      	mov	r3, r9
 800d694:	aa03      	add	r2, sp, #12
 800d696:	4621      	mov	r1, r4
 800d698:	4640      	mov	r0, r8
 800d69a:	f7ff fee7 	bl	800d46c <_printf_common>
 800d69e:	3001      	adds	r0, #1
 800d6a0:	d14a      	bne.n	800d738 <_printf_i+0x1f0>
 800d6a2:	f04f 30ff 	mov.w	r0, #4294967295
 800d6a6:	b004      	add	sp, #16
 800d6a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6ac:	6823      	ldr	r3, [r4, #0]
 800d6ae:	f043 0320 	orr.w	r3, r3, #32
 800d6b2:	6023      	str	r3, [r4, #0]
 800d6b4:	4832      	ldr	r0, [pc, #200]	@ (800d780 <_printf_i+0x238>)
 800d6b6:	2778      	movs	r7, #120	@ 0x78
 800d6b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d6bc:	6823      	ldr	r3, [r4, #0]
 800d6be:	6831      	ldr	r1, [r6, #0]
 800d6c0:	061f      	lsls	r7, r3, #24
 800d6c2:	f851 5b04 	ldr.w	r5, [r1], #4
 800d6c6:	d402      	bmi.n	800d6ce <_printf_i+0x186>
 800d6c8:	065f      	lsls	r7, r3, #25
 800d6ca:	bf48      	it	mi
 800d6cc:	b2ad      	uxthmi	r5, r5
 800d6ce:	6031      	str	r1, [r6, #0]
 800d6d0:	07d9      	lsls	r1, r3, #31
 800d6d2:	bf44      	itt	mi
 800d6d4:	f043 0320 	orrmi.w	r3, r3, #32
 800d6d8:	6023      	strmi	r3, [r4, #0]
 800d6da:	b11d      	cbz	r5, 800d6e4 <_printf_i+0x19c>
 800d6dc:	2310      	movs	r3, #16
 800d6de:	e7ad      	b.n	800d63c <_printf_i+0xf4>
 800d6e0:	4826      	ldr	r0, [pc, #152]	@ (800d77c <_printf_i+0x234>)
 800d6e2:	e7e9      	b.n	800d6b8 <_printf_i+0x170>
 800d6e4:	6823      	ldr	r3, [r4, #0]
 800d6e6:	f023 0320 	bic.w	r3, r3, #32
 800d6ea:	6023      	str	r3, [r4, #0]
 800d6ec:	e7f6      	b.n	800d6dc <_printf_i+0x194>
 800d6ee:	4616      	mov	r6, r2
 800d6f0:	e7bd      	b.n	800d66e <_printf_i+0x126>
 800d6f2:	6833      	ldr	r3, [r6, #0]
 800d6f4:	6825      	ldr	r5, [r4, #0]
 800d6f6:	6961      	ldr	r1, [r4, #20]
 800d6f8:	1d18      	adds	r0, r3, #4
 800d6fa:	6030      	str	r0, [r6, #0]
 800d6fc:	062e      	lsls	r6, r5, #24
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	d501      	bpl.n	800d706 <_printf_i+0x1be>
 800d702:	6019      	str	r1, [r3, #0]
 800d704:	e002      	b.n	800d70c <_printf_i+0x1c4>
 800d706:	0668      	lsls	r0, r5, #25
 800d708:	d5fb      	bpl.n	800d702 <_printf_i+0x1ba>
 800d70a:	8019      	strh	r1, [r3, #0]
 800d70c:	2300      	movs	r3, #0
 800d70e:	6123      	str	r3, [r4, #16]
 800d710:	4616      	mov	r6, r2
 800d712:	e7bc      	b.n	800d68e <_printf_i+0x146>
 800d714:	6833      	ldr	r3, [r6, #0]
 800d716:	1d1a      	adds	r2, r3, #4
 800d718:	6032      	str	r2, [r6, #0]
 800d71a:	681e      	ldr	r6, [r3, #0]
 800d71c:	6862      	ldr	r2, [r4, #4]
 800d71e:	2100      	movs	r1, #0
 800d720:	4630      	mov	r0, r6
 800d722:	f7f2 fd9d 	bl	8000260 <memchr>
 800d726:	b108      	cbz	r0, 800d72c <_printf_i+0x1e4>
 800d728:	1b80      	subs	r0, r0, r6
 800d72a:	6060      	str	r0, [r4, #4]
 800d72c:	6863      	ldr	r3, [r4, #4]
 800d72e:	6123      	str	r3, [r4, #16]
 800d730:	2300      	movs	r3, #0
 800d732:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d736:	e7aa      	b.n	800d68e <_printf_i+0x146>
 800d738:	6923      	ldr	r3, [r4, #16]
 800d73a:	4632      	mov	r2, r6
 800d73c:	4649      	mov	r1, r9
 800d73e:	4640      	mov	r0, r8
 800d740:	47d0      	blx	sl
 800d742:	3001      	adds	r0, #1
 800d744:	d0ad      	beq.n	800d6a2 <_printf_i+0x15a>
 800d746:	6823      	ldr	r3, [r4, #0]
 800d748:	079b      	lsls	r3, r3, #30
 800d74a:	d413      	bmi.n	800d774 <_printf_i+0x22c>
 800d74c:	68e0      	ldr	r0, [r4, #12]
 800d74e:	9b03      	ldr	r3, [sp, #12]
 800d750:	4298      	cmp	r0, r3
 800d752:	bfb8      	it	lt
 800d754:	4618      	movlt	r0, r3
 800d756:	e7a6      	b.n	800d6a6 <_printf_i+0x15e>
 800d758:	2301      	movs	r3, #1
 800d75a:	4632      	mov	r2, r6
 800d75c:	4649      	mov	r1, r9
 800d75e:	4640      	mov	r0, r8
 800d760:	47d0      	blx	sl
 800d762:	3001      	adds	r0, #1
 800d764:	d09d      	beq.n	800d6a2 <_printf_i+0x15a>
 800d766:	3501      	adds	r5, #1
 800d768:	68e3      	ldr	r3, [r4, #12]
 800d76a:	9903      	ldr	r1, [sp, #12]
 800d76c:	1a5b      	subs	r3, r3, r1
 800d76e:	42ab      	cmp	r3, r5
 800d770:	dcf2      	bgt.n	800d758 <_printf_i+0x210>
 800d772:	e7eb      	b.n	800d74c <_printf_i+0x204>
 800d774:	2500      	movs	r5, #0
 800d776:	f104 0619 	add.w	r6, r4, #25
 800d77a:	e7f5      	b.n	800d768 <_printf_i+0x220>
 800d77c:	080113ff 	.word	0x080113ff
 800d780:	08011410 	.word	0x08011410

0800d784 <std>:
 800d784:	2300      	movs	r3, #0
 800d786:	b510      	push	{r4, lr}
 800d788:	4604      	mov	r4, r0
 800d78a:	e9c0 3300 	strd	r3, r3, [r0]
 800d78e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d792:	6083      	str	r3, [r0, #8]
 800d794:	8181      	strh	r1, [r0, #12]
 800d796:	6643      	str	r3, [r0, #100]	@ 0x64
 800d798:	81c2      	strh	r2, [r0, #14]
 800d79a:	6183      	str	r3, [r0, #24]
 800d79c:	4619      	mov	r1, r3
 800d79e:	2208      	movs	r2, #8
 800d7a0:	305c      	adds	r0, #92	@ 0x5c
 800d7a2:	f000 fa91 	bl	800dcc8 <memset>
 800d7a6:	4b0d      	ldr	r3, [pc, #52]	@ (800d7dc <std+0x58>)
 800d7a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800d7aa:	4b0d      	ldr	r3, [pc, #52]	@ (800d7e0 <std+0x5c>)
 800d7ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d7ae:	4b0d      	ldr	r3, [pc, #52]	@ (800d7e4 <std+0x60>)
 800d7b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d7b2:	4b0d      	ldr	r3, [pc, #52]	@ (800d7e8 <std+0x64>)
 800d7b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800d7b6:	4b0d      	ldr	r3, [pc, #52]	@ (800d7ec <std+0x68>)
 800d7b8:	6224      	str	r4, [r4, #32]
 800d7ba:	429c      	cmp	r4, r3
 800d7bc:	d006      	beq.n	800d7cc <std+0x48>
 800d7be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d7c2:	4294      	cmp	r4, r2
 800d7c4:	d002      	beq.n	800d7cc <std+0x48>
 800d7c6:	33d0      	adds	r3, #208	@ 0xd0
 800d7c8:	429c      	cmp	r4, r3
 800d7ca:	d105      	bne.n	800d7d8 <std+0x54>
 800d7cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d7d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7d4:	f000 bb02 	b.w	800dddc <__retarget_lock_init_recursive>
 800d7d8:	bd10      	pop	{r4, pc}
 800d7da:	bf00      	nop
 800d7dc:	0800da6d 	.word	0x0800da6d
 800d7e0:	0800da8f 	.word	0x0800da8f
 800d7e4:	0800dac7 	.word	0x0800dac7
 800d7e8:	0800daeb 	.word	0x0800daeb
 800d7ec:	20005924 	.word	0x20005924

0800d7f0 <stdio_exit_handler>:
 800d7f0:	4a02      	ldr	r2, [pc, #8]	@ (800d7fc <stdio_exit_handler+0xc>)
 800d7f2:	4903      	ldr	r1, [pc, #12]	@ (800d800 <stdio_exit_handler+0x10>)
 800d7f4:	4803      	ldr	r0, [pc, #12]	@ (800d804 <stdio_exit_handler+0x14>)
 800d7f6:	f000 b869 	b.w	800d8cc <_fwalk_sglue>
 800d7fa:	bf00      	nop
 800d7fc:	20004160 	.word	0x20004160
 800d800:	0800f679 	.word	0x0800f679
 800d804:	20004170 	.word	0x20004170

0800d808 <cleanup_stdio>:
 800d808:	6841      	ldr	r1, [r0, #4]
 800d80a:	4b0c      	ldr	r3, [pc, #48]	@ (800d83c <cleanup_stdio+0x34>)
 800d80c:	4299      	cmp	r1, r3
 800d80e:	b510      	push	{r4, lr}
 800d810:	4604      	mov	r4, r0
 800d812:	d001      	beq.n	800d818 <cleanup_stdio+0x10>
 800d814:	f001 ff30 	bl	800f678 <_fflush_r>
 800d818:	68a1      	ldr	r1, [r4, #8]
 800d81a:	4b09      	ldr	r3, [pc, #36]	@ (800d840 <cleanup_stdio+0x38>)
 800d81c:	4299      	cmp	r1, r3
 800d81e:	d002      	beq.n	800d826 <cleanup_stdio+0x1e>
 800d820:	4620      	mov	r0, r4
 800d822:	f001 ff29 	bl	800f678 <_fflush_r>
 800d826:	68e1      	ldr	r1, [r4, #12]
 800d828:	4b06      	ldr	r3, [pc, #24]	@ (800d844 <cleanup_stdio+0x3c>)
 800d82a:	4299      	cmp	r1, r3
 800d82c:	d004      	beq.n	800d838 <cleanup_stdio+0x30>
 800d82e:	4620      	mov	r0, r4
 800d830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d834:	f001 bf20 	b.w	800f678 <_fflush_r>
 800d838:	bd10      	pop	{r4, pc}
 800d83a:	bf00      	nop
 800d83c:	20005924 	.word	0x20005924
 800d840:	2000598c 	.word	0x2000598c
 800d844:	200059f4 	.word	0x200059f4

0800d848 <global_stdio_init.part.0>:
 800d848:	b510      	push	{r4, lr}
 800d84a:	4b0b      	ldr	r3, [pc, #44]	@ (800d878 <global_stdio_init.part.0+0x30>)
 800d84c:	4c0b      	ldr	r4, [pc, #44]	@ (800d87c <global_stdio_init.part.0+0x34>)
 800d84e:	4a0c      	ldr	r2, [pc, #48]	@ (800d880 <global_stdio_init.part.0+0x38>)
 800d850:	601a      	str	r2, [r3, #0]
 800d852:	4620      	mov	r0, r4
 800d854:	2200      	movs	r2, #0
 800d856:	2104      	movs	r1, #4
 800d858:	f7ff ff94 	bl	800d784 <std>
 800d85c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d860:	2201      	movs	r2, #1
 800d862:	2109      	movs	r1, #9
 800d864:	f7ff ff8e 	bl	800d784 <std>
 800d868:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d86c:	2202      	movs	r2, #2
 800d86e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d872:	2112      	movs	r1, #18
 800d874:	f7ff bf86 	b.w	800d784 <std>
 800d878:	20005a5c 	.word	0x20005a5c
 800d87c:	20005924 	.word	0x20005924
 800d880:	0800d7f1 	.word	0x0800d7f1

0800d884 <__sfp_lock_acquire>:
 800d884:	4801      	ldr	r0, [pc, #4]	@ (800d88c <__sfp_lock_acquire+0x8>)
 800d886:	f000 baaa 	b.w	800ddde <__retarget_lock_acquire_recursive>
 800d88a:	bf00      	nop
 800d88c:	20005a65 	.word	0x20005a65

0800d890 <__sfp_lock_release>:
 800d890:	4801      	ldr	r0, [pc, #4]	@ (800d898 <__sfp_lock_release+0x8>)
 800d892:	f000 baa5 	b.w	800dde0 <__retarget_lock_release_recursive>
 800d896:	bf00      	nop
 800d898:	20005a65 	.word	0x20005a65

0800d89c <__sinit>:
 800d89c:	b510      	push	{r4, lr}
 800d89e:	4604      	mov	r4, r0
 800d8a0:	f7ff fff0 	bl	800d884 <__sfp_lock_acquire>
 800d8a4:	6a23      	ldr	r3, [r4, #32]
 800d8a6:	b11b      	cbz	r3, 800d8b0 <__sinit+0x14>
 800d8a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8ac:	f7ff bff0 	b.w	800d890 <__sfp_lock_release>
 800d8b0:	4b04      	ldr	r3, [pc, #16]	@ (800d8c4 <__sinit+0x28>)
 800d8b2:	6223      	str	r3, [r4, #32]
 800d8b4:	4b04      	ldr	r3, [pc, #16]	@ (800d8c8 <__sinit+0x2c>)
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d1f5      	bne.n	800d8a8 <__sinit+0xc>
 800d8bc:	f7ff ffc4 	bl	800d848 <global_stdio_init.part.0>
 800d8c0:	e7f2      	b.n	800d8a8 <__sinit+0xc>
 800d8c2:	bf00      	nop
 800d8c4:	0800d809 	.word	0x0800d809
 800d8c8:	20005a5c 	.word	0x20005a5c

0800d8cc <_fwalk_sglue>:
 800d8cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8d0:	4607      	mov	r7, r0
 800d8d2:	4688      	mov	r8, r1
 800d8d4:	4614      	mov	r4, r2
 800d8d6:	2600      	movs	r6, #0
 800d8d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d8dc:	f1b9 0901 	subs.w	r9, r9, #1
 800d8e0:	d505      	bpl.n	800d8ee <_fwalk_sglue+0x22>
 800d8e2:	6824      	ldr	r4, [r4, #0]
 800d8e4:	2c00      	cmp	r4, #0
 800d8e6:	d1f7      	bne.n	800d8d8 <_fwalk_sglue+0xc>
 800d8e8:	4630      	mov	r0, r6
 800d8ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8ee:	89ab      	ldrh	r3, [r5, #12]
 800d8f0:	2b01      	cmp	r3, #1
 800d8f2:	d907      	bls.n	800d904 <_fwalk_sglue+0x38>
 800d8f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d8f8:	3301      	adds	r3, #1
 800d8fa:	d003      	beq.n	800d904 <_fwalk_sglue+0x38>
 800d8fc:	4629      	mov	r1, r5
 800d8fe:	4638      	mov	r0, r7
 800d900:	47c0      	blx	r8
 800d902:	4306      	orrs	r6, r0
 800d904:	3568      	adds	r5, #104	@ 0x68
 800d906:	e7e9      	b.n	800d8dc <_fwalk_sglue+0x10>

0800d908 <_fwrite_r>:
 800d908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d90c:	9c08      	ldr	r4, [sp, #32]
 800d90e:	468a      	mov	sl, r1
 800d910:	4690      	mov	r8, r2
 800d912:	fb02 f903 	mul.w	r9, r2, r3
 800d916:	4606      	mov	r6, r0
 800d918:	b118      	cbz	r0, 800d922 <_fwrite_r+0x1a>
 800d91a:	6a03      	ldr	r3, [r0, #32]
 800d91c:	b90b      	cbnz	r3, 800d922 <_fwrite_r+0x1a>
 800d91e:	f7ff ffbd 	bl	800d89c <__sinit>
 800d922:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d924:	07dd      	lsls	r5, r3, #31
 800d926:	d405      	bmi.n	800d934 <_fwrite_r+0x2c>
 800d928:	89a3      	ldrh	r3, [r4, #12]
 800d92a:	0598      	lsls	r0, r3, #22
 800d92c:	d402      	bmi.n	800d934 <_fwrite_r+0x2c>
 800d92e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d930:	f000 fa55 	bl	800ddde <__retarget_lock_acquire_recursive>
 800d934:	89a3      	ldrh	r3, [r4, #12]
 800d936:	0719      	lsls	r1, r3, #28
 800d938:	d516      	bpl.n	800d968 <_fwrite_r+0x60>
 800d93a:	6923      	ldr	r3, [r4, #16]
 800d93c:	b1a3      	cbz	r3, 800d968 <_fwrite_r+0x60>
 800d93e:	2500      	movs	r5, #0
 800d940:	454d      	cmp	r5, r9
 800d942:	d01f      	beq.n	800d984 <_fwrite_r+0x7c>
 800d944:	68a7      	ldr	r7, [r4, #8]
 800d946:	f81a 1005 	ldrb.w	r1, [sl, r5]
 800d94a:	3f01      	subs	r7, #1
 800d94c:	2f00      	cmp	r7, #0
 800d94e:	60a7      	str	r7, [r4, #8]
 800d950:	da04      	bge.n	800d95c <_fwrite_r+0x54>
 800d952:	69a3      	ldr	r3, [r4, #24]
 800d954:	429f      	cmp	r7, r3
 800d956:	db0f      	blt.n	800d978 <_fwrite_r+0x70>
 800d958:	290a      	cmp	r1, #10
 800d95a:	d00d      	beq.n	800d978 <_fwrite_r+0x70>
 800d95c:	6823      	ldr	r3, [r4, #0]
 800d95e:	1c5a      	adds	r2, r3, #1
 800d960:	6022      	str	r2, [r4, #0]
 800d962:	7019      	strb	r1, [r3, #0]
 800d964:	3501      	adds	r5, #1
 800d966:	e7eb      	b.n	800d940 <_fwrite_r+0x38>
 800d968:	4621      	mov	r1, r4
 800d96a:	4630      	mov	r0, r6
 800d96c:	f000 f93c 	bl	800dbe8 <__swsetup_r>
 800d970:	2800      	cmp	r0, #0
 800d972:	d0e4      	beq.n	800d93e <_fwrite_r+0x36>
 800d974:	2500      	movs	r5, #0
 800d976:	e005      	b.n	800d984 <_fwrite_r+0x7c>
 800d978:	4622      	mov	r2, r4
 800d97a:	4630      	mov	r0, r6
 800d97c:	f000 f8f6 	bl	800db6c <__swbuf_r>
 800d980:	3001      	adds	r0, #1
 800d982:	d1ef      	bne.n	800d964 <_fwrite_r+0x5c>
 800d984:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d986:	07da      	lsls	r2, r3, #31
 800d988:	d405      	bmi.n	800d996 <_fwrite_r+0x8e>
 800d98a:	89a3      	ldrh	r3, [r4, #12]
 800d98c:	059b      	lsls	r3, r3, #22
 800d98e:	d402      	bmi.n	800d996 <_fwrite_r+0x8e>
 800d990:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d992:	f000 fa25 	bl	800dde0 <__retarget_lock_release_recursive>
 800d996:	fbb5 f0f8 	udiv	r0, r5, r8
 800d99a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800d9a0 <fwrite>:
 800d9a0:	b507      	push	{r0, r1, r2, lr}
 800d9a2:	9300      	str	r3, [sp, #0]
 800d9a4:	4613      	mov	r3, r2
 800d9a6:	460a      	mov	r2, r1
 800d9a8:	4601      	mov	r1, r0
 800d9aa:	4803      	ldr	r0, [pc, #12]	@ (800d9b8 <fwrite+0x18>)
 800d9ac:	6800      	ldr	r0, [r0, #0]
 800d9ae:	f7ff ffab 	bl	800d908 <_fwrite_r>
 800d9b2:	b003      	add	sp, #12
 800d9b4:	f85d fb04 	ldr.w	pc, [sp], #4
 800d9b8:	2000416c 	.word	0x2000416c

0800d9bc <sniprintf>:
 800d9bc:	b40c      	push	{r2, r3}
 800d9be:	b530      	push	{r4, r5, lr}
 800d9c0:	4b18      	ldr	r3, [pc, #96]	@ (800da24 <sniprintf+0x68>)
 800d9c2:	1e0c      	subs	r4, r1, #0
 800d9c4:	681d      	ldr	r5, [r3, #0]
 800d9c6:	b09d      	sub	sp, #116	@ 0x74
 800d9c8:	da08      	bge.n	800d9dc <sniprintf+0x20>
 800d9ca:	238b      	movs	r3, #139	@ 0x8b
 800d9cc:	602b      	str	r3, [r5, #0]
 800d9ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d9d2:	b01d      	add	sp, #116	@ 0x74
 800d9d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d9d8:	b002      	add	sp, #8
 800d9da:	4770      	bx	lr
 800d9dc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d9e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d9e4:	f04f 0300 	mov.w	r3, #0
 800d9e8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d9ea:	bf14      	ite	ne
 800d9ec:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d9f0:	4623      	moveq	r3, r4
 800d9f2:	9304      	str	r3, [sp, #16]
 800d9f4:	9307      	str	r3, [sp, #28]
 800d9f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d9fa:	9002      	str	r0, [sp, #8]
 800d9fc:	9006      	str	r0, [sp, #24]
 800d9fe:	f8ad 3016 	strh.w	r3, [sp, #22]
 800da02:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800da04:	ab21      	add	r3, sp, #132	@ 0x84
 800da06:	a902      	add	r1, sp, #8
 800da08:	4628      	mov	r0, r5
 800da0a:	9301      	str	r3, [sp, #4]
 800da0c:	f001 fcb4 	bl	800f378 <_svfiprintf_r>
 800da10:	1c43      	adds	r3, r0, #1
 800da12:	bfbc      	itt	lt
 800da14:	238b      	movlt	r3, #139	@ 0x8b
 800da16:	602b      	strlt	r3, [r5, #0]
 800da18:	2c00      	cmp	r4, #0
 800da1a:	d0da      	beq.n	800d9d2 <sniprintf+0x16>
 800da1c:	9b02      	ldr	r3, [sp, #8]
 800da1e:	2200      	movs	r2, #0
 800da20:	701a      	strb	r2, [r3, #0]
 800da22:	e7d6      	b.n	800d9d2 <sniprintf+0x16>
 800da24:	2000416c 	.word	0x2000416c

0800da28 <siprintf>:
 800da28:	b40e      	push	{r1, r2, r3}
 800da2a:	b510      	push	{r4, lr}
 800da2c:	b09d      	sub	sp, #116	@ 0x74
 800da2e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800da30:	9002      	str	r0, [sp, #8]
 800da32:	9006      	str	r0, [sp, #24]
 800da34:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800da38:	480a      	ldr	r0, [pc, #40]	@ (800da64 <siprintf+0x3c>)
 800da3a:	9107      	str	r1, [sp, #28]
 800da3c:	9104      	str	r1, [sp, #16]
 800da3e:	490a      	ldr	r1, [pc, #40]	@ (800da68 <siprintf+0x40>)
 800da40:	f853 2b04 	ldr.w	r2, [r3], #4
 800da44:	9105      	str	r1, [sp, #20]
 800da46:	2400      	movs	r4, #0
 800da48:	a902      	add	r1, sp, #8
 800da4a:	6800      	ldr	r0, [r0, #0]
 800da4c:	9301      	str	r3, [sp, #4]
 800da4e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800da50:	f001 fc92 	bl	800f378 <_svfiprintf_r>
 800da54:	9b02      	ldr	r3, [sp, #8]
 800da56:	701c      	strb	r4, [r3, #0]
 800da58:	b01d      	add	sp, #116	@ 0x74
 800da5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da5e:	b003      	add	sp, #12
 800da60:	4770      	bx	lr
 800da62:	bf00      	nop
 800da64:	2000416c 	.word	0x2000416c
 800da68:	ffff0208 	.word	0xffff0208

0800da6c <__sread>:
 800da6c:	b510      	push	{r4, lr}
 800da6e:	460c      	mov	r4, r1
 800da70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da74:	f000 f964 	bl	800dd40 <_read_r>
 800da78:	2800      	cmp	r0, #0
 800da7a:	bfab      	itete	ge
 800da7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800da7e:	89a3      	ldrhlt	r3, [r4, #12]
 800da80:	181b      	addge	r3, r3, r0
 800da82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800da86:	bfac      	ite	ge
 800da88:	6563      	strge	r3, [r4, #84]	@ 0x54
 800da8a:	81a3      	strhlt	r3, [r4, #12]
 800da8c:	bd10      	pop	{r4, pc}

0800da8e <__swrite>:
 800da8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da92:	461f      	mov	r7, r3
 800da94:	898b      	ldrh	r3, [r1, #12]
 800da96:	05db      	lsls	r3, r3, #23
 800da98:	4605      	mov	r5, r0
 800da9a:	460c      	mov	r4, r1
 800da9c:	4616      	mov	r6, r2
 800da9e:	d505      	bpl.n	800daac <__swrite+0x1e>
 800daa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800daa4:	2302      	movs	r3, #2
 800daa6:	2200      	movs	r2, #0
 800daa8:	f000 f938 	bl	800dd1c <_lseek_r>
 800daac:	89a3      	ldrh	r3, [r4, #12]
 800daae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dab2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dab6:	81a3      	strh	r3, [r4, #12]
 800dab8:	4632      	mov	r2, r6
 800daba:	463b      	mov	r3, r7
 800dabc:	4628      	mov	r0, r5
 800dabe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dac2:	f000 b94f 	b.w	800dd64 <_write_r>

0800dac6 <__sseek>:
 800dac6:	b510      	push	{r4, lr}
 800dac8:	460c      	mov	r4, r1
 800daca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dace:	f000 f925 	bl	800dd1c <_lseek_r>
 800dad2:	1c43      	adds	r3, r0, #1
 800dad4:	89a3      	ldrh	r3, [r4, #12]
 800dad6:	bf15      	itete	ne
 800dad8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dada:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dade:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dae2:	81a3      	strheq	r3, [r4, #12]
 800dae4:	bf18      	it	ne
 800dae6:	81a3      	strhne	r3, [r4, #12]
 800dae8:	bd10      	pop	{r4, pc}

0800daea <__sclose>:
 800daea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800daee:	f000 b905 	b.w	800dcfc <_close_r>

0800daf2 <_vsniprintf_r>:
 800daf2:	b530      	push	{r4, r5, lr}
 800daf4:	4614      	mov	r4, r2
 800daf6:	2c00      	cmp	r4, #0
 800daf8:	b09b      	sub	sp, #108	@ 0x6c
 800dafa:	4605      	mov	r5, r0
 800dafc:	461a      	mov	r2, r3
 800dafe:	da05      	bge.n	800db0c <_vsniprintf_r+0x1a>
 800db00:	238b      	movs	r3, #139	@ 0x8b
 800db02:	6003      	str	r3, [r0, #0]
 800db04:	f04f 30ff 	mov.w	r0, #4294967295
 800db08:	b01b      	add	sp, #108	@ 0x6c
 800db0a:	bd30      	pop	{r4, r5, pc}
 800db0c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800db10:	f8ad 300c 	strh.w	r3, [sp, #12]
 800db14:	f04f 0300 	mov.w	r3, #0
 800db18:	9319      	str	r3, [sp, #100]	@ 0x64
 800db1a:	bf14      	ite	ne
 800db1c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800db20:	4623      	moveq	r3, r4
 800db22:	9302      	str	r3, [sp, #8]
 800db24:	9305      	str	r3, [sp, #20]
 800db26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800db2a:	9100      	str	r1, [sp, #0]
 800db2c:	9104      	str	r1, [sp, #16]
 800db2e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800db32:	4669      	mov	r1, sp
 800db34:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800db36:	f001 fc1f 	bl	800f378 <_svfiprintf_r>
 800db3a:	1c43      	adds	r3, r0, #1
 800db3c:	bfbc      	itt	lt
 800db3e:	238b      	movlt	r3, #139	@ 0x8b
 800db40:	602b      	strlt	r3, [r5, #0]
 800db42:	2c00      	cmp	r4, #0
 800db44:	d0e0      	beq.n	800db08 <_vsniprintf_r+0x16>
 800db46:	9b00      	ldr	r3, [sp, #0]
 800db48:	2200      	movs	r2, #0
 800db4a:	701a      	strb	r2, [r3, #0]
 800db4c:	e7dc      	b.n	800db08 <_vsniprintf_r+0x16>
	...

0800db50 <vsniprintf>:
 800db50:	b507      	push	{r0, r1, r2, lr}
 800db52:	9300      	str	r3, [sp, #0]
 800db54:	4613      	mov	r3, r2
 800db56:	460a      	mov	r2, r1
 800db58:	4601      	mov	r1, r0
 800db5a:	4803      	ldr	r0, [pc, #12]	@ (800db68 <vsniprintf+0x18>)
 800db5c:	6800      	ldr	r0, [r0, #0]
 800db5e:	f7ff ffc8 	bl	800daf2 <_vsniprintf_r>
 800db62:	b003      	add	sp, #12
 800db64:	f85d fb04 	ldr.w	pc, [sp], #4
 800db68:	2000416c 	.word	0x2000416c

0800db6c <__swbuf_r>:
 800db6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db6e:	460e      	mov	r6, r1
 800db70:	4614      	mov	r4, r2
 800db72:	4605      	mov	r5, r0
 800db74:	b118      	cbz	r0, 800db7e <__swbuf_r+0x12>
 800db76:	6a03      	ldr	r3, [r0, #32]
 800db78:	b90b      	cbnz	r3, 800db7e <__swbuf_r+0x12>
 800db7a:	f7ff fe8f 	bl	800d89c <__sinit>
 800db7e:	69a3      	ldr	r3, [r4, #24]
 800db80:	60a3      	str	r3, [r4, #8]
 800db82:	89a3      	ldrh	r3, [r4, #12]
 800db84:	071a      	lsls	r2, r3, #28
 800db86:	d501      	bpl.n	800db8c <__swbuf_r+0x20>
 800db88:	6923      	ldr	r3, [r4, #16]
 800db8a:	b943      	cbnz	r3, 800db9e <__swbuf_r+0x32>
 800db8c:	4621      	mov	r1, r4
 800db8e:	4628      	mov	r0, r5
 800db90:	f000 f82a 	bl	800dbe8 <__swsetup_r>
 800db94:	b118      	cbz	r0, 800db9e <__swbuf_r+0x32>
 800db96:	f04f 37ff 	mov.w	r7, #4294967295
 800db9a:	4638      	mov	r0, r7
 800db9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db9e:	6823      	ldr	r3, [r4, #0]
 800dba0:	6922      	ldr	r2, [r4, #16]
 800dba2:	1a98      	subs	r0, r3, r2
 800dba4:	6963      	ldr	r3, [r4, #20]
 800dba6:	b2f6      	uxtb	r6, r6
 800dba8:	4283      	cmp	r3, r0
 800dbaa:	4637      	mov	r7, r6
 800dbac:	dc05      	bgt.n	800dbba <__swbuf_r+0x4e>
 800dbae:	4621      	mov	r1, r4
 800dbb0:	4628      	mov	r0, r5
 800dbb2:	f001 fd61 	bl	800f678 <_fflush_r>
 800dbb6:	2800      	cmp	r0, #0
 800dbb8:	d1ed      	bne.n	800db96 <__swbuf_r+0x2a>
 800dbba:	68a3      	ldr	r3, [r4, #8]
 800dbbc:	3b01      	subs	r3, #1
 800dbbe:	60a3      	str	r3, [r4, #8]
 800dbc0:	6823      	ldr	r3, [r4, #0]
 800dbc2:	1c5a      	adds	r2, r3, #1
 800dbc4:	6022      	str	r2, [r4, #0]
 800dbc6:	701e      	strb	r6, [r3, #0]
 800dbc8:	6962      	ldr	r2, [r4, #20]
 800dbca:	1c43      	adds	r3, r0, #1
 800dbcc:	429a      	cmp	r2, r3
 800dbce:	d004      	beq.n	800dbda <__swbuf_r+0x6e>
 800dbd0:	89a3      	ldrh	r3, [r4, #12]
 800dbd2:	07db      	lsls	r3, r3, #31
 800dbd4:	d5e1      	bpl.n	800db9a <__swbuf_r+0x2e>
 800dbd6:	2e0a      	cmp	r6, #10
 800dbd8:	d1df      	bne.n	800db9a <__swbuf_r+0x2e>
 800dbda:	4621      	mov	r1, r4
 800dbdc:	4628      	mov	r0, r5
 800dbde:	f001 fd4b 	bl	800f678 <_fflush_r>
 800dbe2:	2800      	cmp	r0, #0
 800dbe4:	d0d9      	beq.n	800db9a <__swbuf_r+0x2e>
 800dbe6:	e7d6      	b.n	800db96 <__swbuf_r+0x2a>

0800dbe8 <__swsetup_r>:
 800dbe8:	b538      	push	{r3, r4, r5, lr}
 800dbea:	4b29      	ldr	r3, [pc, #164]	@ (800dc90 <__swsetup_r+0xa8>)
 800dbec:	4605      	mov	r5, r0
 800dbee:	6818      	ldr	r0, [r3, #0]
 800dbf0:	460c      	mov	r4, r1
 800dbf2:	b118      	cbz	r0, 800dbfc <__swsetup_r+0x14>
 800dbf4:	6a03      	ldr	r3, [r0, #32]
 800dbf6:	b90b      	cbnz	r3, 800dbfc <__swsetup_r+0x14>
 800dbf8:	f7ff fe50 	bl	800d89c <__sinit>
 800dbfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc00:	0719      	lsls	r1, r3, #28
 800dc02:	d422      	bmi.n	800dc4a <__swsetup_r+0x62>
 800dc04:	06da      	lsls	r2, r3, #27
 800dc06:	d407      	bmi.n	800dc18 <__swsetup_r+0x30>
 800dc08:	2209      	movs	r2, #9
 800dc0a:	602a      	str	r2, [r5, #0]
 800dc0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc10:	81a3      	strh	r3, [r4, #12]
 800dc12:	f04f 30ff 	mov.w	r0, #4294967295
 800dc16:	e033      	b.n	800dc80 <__swsetup_r+0x98>
 800dc18:	0758      	lsls	r0, r3, #29
 800dc1a:	d512      	bpl.n	800dc42 <__swsetup_r+0x5a>
 800dc1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dc1e:	b141      	cbz	r1, 800dc32 <__swsetup_r+0x4a>
 800dc20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dc24:	4299      	cmp	r1, r3
 800dc26:	d002      	beq.n	800dc2e <__swsetup_r+0x46>
 800dc28:	4628      	mov	r0, r5
 800dc2a:	f000 fecf 	bl	800e9cc <_free_r>
 800dc2e:	2300      	movs	r3, #0
 800dc30:	6363      	str	r3, [r4, #52]	@ 0x34
 800dc32:	89a3      	ldrh	r3, [r4, #12]
 800dc34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dc38:	81a3      	strh	r3, [r4, #12]
 800dc3a:	2300      	movs	r3, #0
 800dc3c:	6063      	str	r3, [r4, #4]
 800dc3e:	6923      	ldr	r3, [r4, #16]
 800dc40:	6023      	str	r3, [r4, #0]
 800dc42:	89a3      	ldrh	r3, [r4, #12]
 800dc44:	f043 0308 	orr.w	r3, r3, #8
 800dc48:	81a3      	strh	r3, [r4, #12]
 800dc4a:	6923      	ldr	r3, [r4, #16]
 800dc4c:	b94b      	cbnz	r3, 800dc62 <__swsetup_r+0x7a>
 800dc4e:	89a3      	ldrh	r3, [r4, #12]
 800dc50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dc54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc58:	d003      	beq.n	800dc62 <__swsetup_r+0x7a>
 800dc5a:	4621      	mov	r1, r4
 800dc5c:	4628      	mov	r0, r5
 800dc5e:	f001 fd59 	bl	800f714 <__smakebuf_r>
 800dc62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc66:	f013 0201 	ands.w	r2, r3, #1
 800dc6a:	d00a      	beq.n	800dc82 <__swsetup_r+0x9a>
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	60a2      	str	r2, [r4, #8]
 800dc70:	6962      	ldr	r2, [r4, #20]
 800dc72:	4252      	negs	r2, r2
 800dc74:	61a2      	str	r2, [r4, #24]
 800dc76:	6922      	ldr	r2, [r4, #16]
 800dc78:	b942      	cbnz	r2, 800dc8c <__swsetup_r+0xa4>
 800dc7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dc7e:	d1c5      	bne.n	800dc0c <__swsetup_r+0x24>
 800dc80:	bd38      	pop	{r3, r4, r5, pc}
 800dc82:	0799      	lsls	r1, r3, #30
 800dc84:	bf58      	it	pl
 800dc86:	6962      	ldrpl	r2, [r4, #20]
 800dc88:	60a2      	str	r2, [r4, #8]
 800dc8a:	e7f4      	b.n	800dc76 <__swsetup_r+0x8e>
 800dc8c:	2000      	movs	r0, #0
 800dc8e:	e7f7      	b.n	800dc80 <__swsetup_r+0x98>
 800dc90:	2000416c 	.word	0x2000416c

0800dc94 <memmove>:
 800dc94:	4288      	cmp	r0, r1
 800dc96:	b510      	push	{r4, lr}
 800dc98:	eb01 0402 	add.w	r4, r1, r2
 800dc9c:	d902      	bls.n	800dca4 <memmove+0x10>
 800dc9e:	4284      	cmp	r4, r0
 800dca0:	4623      	mov	r3, r4
 800dca2:	d807      	bhi.n	800dcb4 <memmove+0x20>
 800dca4:	1e43      	subs	r3, r0, #1
 800dca6:	42a1      	cmp	r1, r4
 800dca8:	d008      	beq.n	800dcbc <memmove+0x28>
 800dcaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dcae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dcb2:	e7f8      	b.n	800dca6 <memmove+0x12>
 800dcb4:	4402      	add	r2, r0
 800dcb6:	4601      	mov	r1, r0
 800dcb8:	428a      	cmp	r2, r1
 800dcba:	d100      	bne.n	800dcbe <memmove+0x2a>
 800dcbc:	bd10      	pop	{r4, pc}
 800dcbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dcc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dcc6:	e7f7      	b.n	800dcb8 <memmove+0x24>

0800dcc8 <memset>:
 800dcc8:	4402      	add	r2, r0
 800dcca:	4603      	mov	r3, r0
 800dccc:	4293      	cmp	r3, r2
 800dcce:	d100      	bne.n	800dcd2 <memset+0xa>
 800dcd0:	4770      	bx	lr
 800dcd2:	f803 1b01 	strb.w	r1, [r3], #1
 800dcd6:	e7f9      	b.n	800dccc <memset+0x4>

0800dcd8 <strchr>:
 800dcd8:	b2c9      	uxtb	r1, r1
 800dcda:	4603      	mov	r3, r0
 800dcdc:	4618      	mov	r0, r3
 800dcde:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dce2:	b112      	cbz	r2, 800dcea <strchr+0x12>
 800dce4:	428a      	cmp	r2, r1
 800dce6:	d1f9      	bne.n	800dcdc <strchr+0x4>
 800dce8:	4770      	bx	lr
 800dcea:	2900      	cmp	r1, #0
 800dcec:	bf18      	it	ne
 800dcee:	2000      	movne	r0, #0
 800dcf0:	4770      	bx	lr
	...

0800dcf4 <_localeconv_r>:
 800dcf4:	4800      	ldr	r0, [pc, #0]	@ (800dcf8 <_localeconv_r+0x4>)
 800dcf6:	4770      	bx	lr
 800dcf8:	200042ac 	.word	0x200042ac

0800dcfc <_close_r>:
 800dcfc:	b538      	push	{r3, r4, r5, lr}
 800dcfe:	4d06      	ldr	r5, [pc, #24]	@ (800dd18 <_close_r+0x1c>)
 800dd00:	2300      	movs	r3, #0
 800dd02:	4604      	mov	r4, r0
 800dd04:	4608      	mov	r0, r1
 800dd06:	602b      	str	r3, [r5, #0]
 800dd08:	f7f5 f97c 	bl	8003004 <_close>
 800dd0c:	1c43      	adds	r3, r0, #1
 800dd0e:	d102      	bne.n	800dd16 <_close_r+0x1a>
 800dd10:	682b      	ldr	r3, [r5, #0]
 800dd12:	b103      	cbz	r3, 800dd16 <_close_r+0x1a>
 800dd14:	6023      	str	r3, [r4, #0]
 800dd16:	bd38      	pop	{r3, r4, r5, pc}
 800dd18:	20005a60 	.word	0x20005a60

0800dd1c <_lseek_r>:
 800dd1c:	b538      	push	{r3, r4, r5, lr}
 800dd1e:	4d07      	ldr	r5, [pc, #28]	@ (800dd3c <_lseek_r+0x20>)
 800dd20:	4604      	mov	r4, r0
 800dd22:	4608      	mov	r0, r1
 800dd24:	4611      	mov	r1, r2
 800dd26:	2200      	movs	r2, #0
 800dd28:	602a      	str	r2, [r5, #0]
 800dd2a:	461a      	mov	r2, r3
 800dd2c:	f7f5 f991 	bl	8003052 <_lseek>
 800dd30:	1c43      	adds	r3, r0, #1
 800dd32:	d102      	bne.n	800dd3a <_lseek_r+0x1e>
 800dd34:	682b      	ldr	r3, [r5, #0]
 800dd36:	b103      	cbz	r3, 800dd3a <_lseek_r+0x1e>
 800dd38:	6023      	str	r3, [r4, #0]
 800dd3a:	bd38      	pop	{r3, r4, r5, pc}
 800dd3c:	20005a60 	.word	0x20005a60

0800dd40 <_read_r>:
 800dd40:	b538      	push	{r3, r4, r5, lr}
 800dd42:	4d07      	ldr	r5, [pc, #28]	@ (800dd60 <_read_r+0x20>)
 800dd44:	4604      	mov	r4, r0
 800dd46:	4608      	mov	r0, r1
 800dd48:	4611      	mov	r1, r2
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	602a      	str	r2, [r5, #0]
 800dd4e:	461a      	mov	r2, r3
 800dd50:	f7f5 f91f 	bl	8002f92 <_read>
 800dd54:	1c43      	adds	r3, r0, #1
 800dd56:	d102      	bne.n	800dd5e <_read_r+0x1e>
 800dd58:	682b      	ldr	r3, [r5, #0]
 800dd5a:	b103      	cbz	r3, 800dd5e <_read_r+0x1e>
 800dd5c:	6023      	str	r3, [r4, #0]
 800dd5e:	bd38      	pop	{r3, r4, r5, pc}
 800dd60:	20005a60 	.word	0x20005a60

0800dd64 <_write_r>:
 800dd64:	b538      	push	{r3, r4, r5, lr}
 800dd66:	4d07      	ldr	r5, [pc, #28]	@ (800dd84 <_write_r+0x20>)
 800dd68:	4604      	mov	r4, r0
 800dd6a:	4608      	mov	r0, r1
 800dd6c:	4611      	mov	r1, r2
 800dd6e:	2200      	movs	r2, #0
 800dd70:	602a      	str	r2, [r5, #0]
 800dd72:	461a      	mov	r2, r3
 800dd74:	f7f5 f92a 	bl	8002fcc <_write>
 800dd78:	1c43      	adds	r3, r0, #1
 800dd7a:	d102      	bne.n	800dd82 <_write_r+0x1e>
 800dd7c:	682b      	ldr	r3, [r5, #0]
 800dd7e:	b103      	cbz	r3, 800dd82 <_write_r+0x1e>
 800dd80:	6023      	str	r3, [r4, #0]
 800dd82:	bd38      	pop	{r3, r4, r5, pc}
 800dd84:	20005a60 	.word	0x20005a60

0800dd88 <__errno>:
 800dd88:	4b01      	ldr	r3, [pc, #4]	@ (800dd90 <__errno+0x8>)
 800dd8a:	6818      	ldr	r0, [r3, #0]
 800dd8c:	4770      	bx	lr
 800dd8e:	bf00      	nop
 800dd90:	2000416c 	.word	0x2000416c

0800dd94 <__libc_init_array>:
 800dd94:	b570      	push	{r4, r5, r6, lr}
 800dd96:	4d0d      	ldr	r5, [pc, #52]	@ (800ddcc <__libc_init_array+0x38>)
 800dd98:	4c0d      	ldr	r4, [pc, #52]	@ (800ddd0 <__libc_init_array+0x3c>)
 800dd9a:	1b64      	subs	r4, r4, r5
 800dd9c:	10a4      	asrs	r4, r4, #2
 800dd9e:	2600      	movs	r6, #0
 800dda0:	42a6      	cmp	r6, r4
 800dda2:	d109      	bne.n	800ddb8 <__libc_init_array+0x24>
 800dda4:	4d0b      	ldr	r5, [pc, #44]	@ (800ddd4 <__libc_init_array+0x40>)
 800dda6:	4c0c      	ldr	r4, [pc, #48]	@ (800ddd8 <__libc_init_array+0x44>)
 800dda8:	f001 ff48 	bl	800fc3c <_init>
 800ddac:	1b64      	subs	r4, r4, r5
 800ddae:	10a4      	asrs	r4, r4, #2
 800ddb0:	2600      	movs	r6, #0
 800ddb2:	42a6      	cmp	r6, r4
 800ddb4:	d105      	bne.n	800ddc2 <__libc_init_array+0x2e>
 800ddb6:	bd70      	pop	{r4, r5, r6, pc}
 800ddb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800ddbc:	4798      	blx	r3
 800ddbe:	3601      	adds	r6, #1
 800ddc0:	e7ee      	b.n	800dda0 <__libc_init_array+0xc>
 800ddc2:	f855 3b04 	ldr.w	r3, [r5], #4
 800ddc6:	4798      	blx	r3
 800ddc8:	3601      	adds	r6, #1
 800ddca:	e7f2      	b.n	800ddb2 <__libc_init_array+0x1e>
 800ddcc:	08011668 	.word	0x08011668
 800ddd0:	08011668 	.word	0x08011668
 800ddd4:	08011668 	.word	0x08011668
 800ddd8:	0801166c 	.word	0x0801166c

0800dddc <__retarget_lock_init_recursive>:
 800dddc:	4770      	bx	lr

0800ddde <__retarget_lock_acquire_recursive>:
 800ddde:	4770      	bx	lr

0800dde0 <__retarget_lock_release_recursive>:
 800dde0:	4770      	bx	lr

0800dde2 <memcpy>:
 800dde2:	440a      	add	r2, r1
 800dde4:	4291      	cmp	r1, r2
 800dde6:	f100 33ff 	add.w	r3, r0, #4294967295
 800ddea:	d100      	bne.n	800ddee <memcpy+0xc>
 800ddec:	4770      	bx	lr
 800ddee:	b510      	push	{r4, lr}
 800ddf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ddf4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ddf8:	4291      	cmp	r1, r2
 800ddfa:	d1f9      	bne.n	800ddf0 <memcpy+0xe>
 800ddfc:	bd10      	pop	{r4, pc}

0800ddfe <quorem>:
 800ddfe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de02:	6903      	ldr	r3, [r0, #16]
 800de04:	690c      	ldr	r4, [r1, #16]
 800de06:	42a3      	cmp	r3, r4
 800de08:	4607      	mov	r7, r0
 800de0a:	db7e      	blt.n	800df0a <quorem+0x10c>
 800de0c:	3c01      	subs	r4, #1
 800de0e:	f101 0814 	add.w	r8, r1, #20
 800de12:	00a3      	lsls	r3, r4, #2
 800de14:	f100 0514 	add.w	r5, r0, #20
 800de18:	9300      	str	r3, [sp, #0]
 800de1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800de1e:	9301      	str	r3, [sp, #4]
 800de20:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800de24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800de28:	3301      	adds	r3, #1
 800de2a:	429a      	cmp	r2, r3
 800de2c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800de30:	fbb2 f6f3 	udiv	r6, r2, r3
 800de34:	d32e      	bcc.n	800de94 <quorem+0x96>
 800de36:	f04f 0a00 	mov.w	sl, #0
 800de3a:	46c4      	mov	ip, r8
 800de3c:	46ae      	mov	lr, r5
 800de3e:	46d3      	mov	fp, sl
 800de40:	f85c 3b04 	ldr.w	r3, [ip], #4
 800de44:	b298      	uxth	r0, r3
 800de46:	fb06 a000 	mla	r0, r6, r0, sl
 800de4a:	0c02      	lsrs	r2, r0, #16
 800de4c:	0c1b      	lsrs	r3, r3, #16
 800de4e:	fb06 2303 	mla	r3, r6, r3, r2
 800de52:	f8de 2000 	ldr.w	r2, [lr]
 800de56:	b280      	uxth	r0, r0
 800de58:	b292      	uxth	r2, r2
 800de5a:	1a12      	subs	r2, r2, r0
 800de5c:	445a      	add	r2, fp
 800de5e:	f8de 0000 	ldr.w	r0, [lr]
 800de62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800de66:	b29b      	uxth	r3, r3
 800de68:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800de6c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800de70:	b292      	uxth	r2, r2
 800de72:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800de76:	45e1      	cmp	r9, ip
 800de78:	f84e 2b04 	str.w	r2, [lr], #4
 800de7c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800de80:	d2de      	bcs.n	800de40 <quorem+0x42>
 800de82:	9b00      	ldr	r3, [sp, #0]
 800de84:	58eb      	ldr	r3, [r5, r3]
 800de86:	b92b      	cbnz	r3, 800de94 <quorem+0x96>
 800de88:	9b01      	ldr	r3, [sp, #4]
 800de8a:	3b04      	subs	r3, #4
 800de8c:	429d      	cmp	r5, r3
 800de8e:	461a      	mov	r2, r3
 800de90:	d32f      	bcc.n	800def2 <quorem+0xf4>
 800de92:	613c      	str	r4, [r7, #16]
 800de94:	4638      	mov	r0, r7
 800de96:	f001 f90b 	bl	800f0b0 <__mcmp>
 800de9a:	2800      	cmp	r0, #0
 800de9c:	db25      	blt.n	800deea <quorem+0xec>
 800de9e:	4629      	mov	r1, r5
 800dea0:	2000      	movs	r0, #0
 800dea2:	f858 2b04 	ldr.w	r2, [r8], #4
 800dea6:	f8d1 c000 	ldr.w	ip, [r1]
 800deaa:	fa1f fe82 	uxth.w	lr, r2
 800deae:	fa1f f38c 	uxth.w	r3, ip
 800deb2:	eba3 030e 	sub.w	r3, r3, lr
 800deb6:	4403      	add	r3, r0
 800deb8:	0c12      	lsrs	r2, r2, #16
 800deba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800debe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dec2:	b29b      	uxth	r3, r3
 800dec4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dec8:	45c1      	cmp	r9, r8
 800deca:	f841 3b04 	str.w	r3, [r1], #4
 800dece:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ded2:	d2e6      	bcs.n	800dea2 <quorem+0xa4>
 800ded4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ded8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dedc:	b922      	cbnz	r2, 800dee8 <quorem+0xea>
 800dede:	3b04      	subs	r3, #4
 800dee0:	429d      	cmp	r5, r3
 800dee2:	461a      	mov	r2, r3
 800dee4:	d30b      	bcc.n	800defe <quorem+0x100>
 800dee6:	613c      	str	r4, [r7, #16]
 800dee8:	3601      	adds	r6, #1
 800deea:	4630      	mov	r0, r6
 800deec:	b003      	add	sp, #12
 800deee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800def2:	6812      	ldr	r2, [r2, #0]
 800def4:	3b04      	subs	r3, #4
 800def6:	2a00      	cmp	r2, #0
 800def8:	d1cb      	bne.n	800de92 <quorem+0x94>
 800defa:	3c01      	subs	r4, #1
 800defc:	e7c6      	b.n	800de8c <quorem+0x8e>
 800defe:	6812      	ldr	r2, [r2, #0]
 800df00:	3b04      	subs	r3, #4
 800df02:	2a00      	cmp	r2, #0
 800df04:	d1ef      	bne.n	800dee6 <quorem+0xe8>
 800df06:	3c01      	subs	r4, #1
 800df08:	e7ea      	b.n	800dee0 <quorem+0xe2>
 800df0a:	2000      	movs	r0, #0
 800df0c:	e7ee      	b.n	800deec <quorem+0xee>
	...

0800df10 <_dtoa_r>:
 800df10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df14:	ed2d 8b02 	vpush	{d8}
 800df18:	69c7      	ldr	r7, [r0, #28]
 800df1a:	b091      	sub	sp, #68	@ 0x44
 800df1c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800df20:	ec55 4b10 	vmov	r4, r5, d0
 800df24:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800df26:	9107      	str	r1, [sp, #28]
 800df28:	4681      	mov	r9, r0
 800df2a:	9209      	str	r2, [sp, #36]	@ 0x24
 800df2c:	930d      	str	r3, [sp, #52]	@ 0x34
 800df2e:	b97f      	cbnz	r7, 800df50 <_dtoa_r+0x40>
 800df30:	2010      	movs	r0, #16
 800df32:	f000 fd95 	bl	800ea60 <malloc>
 800df36:	4602      	mov	r2, r0
 800df38:	f8c9 001c 	str.w	r0, [r9, #28]
 800df3c:	b920      	cbnz	r0, 800df48 <_dtoa_r+0x38>
 800df3e:	4ba0      	ldr	r3, [pc, #640]	@ (800e1c0 <_dtoa_r+0x2b0>)
 800df40:	21ef      	movs	r1, #239	@ 0xef
 800df42:	48a0      	ldr	r0, [pc, #640]	@ (800e1c4 <_dtoa_r+0x2b4>)
 800df44:	f001 fc54 	bl	800f7f0 <__assert_func>
 800df48:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800df4c:	6007      	str	r7, [r0, #0]
 800df4e:	60c7      	str	r7, [r0, #12]
 800df50:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800df54:	6819      	ldr	r1, [r3, #0]
 800df56:	b159      	cbz	r1, 800df70 <_dtoa_r+0x60>
 800df58:	685a      	ldr	r2, [r3, #4]
 800df5a:	604a      	str	r2, [r1, #4]
 800df5c:	2301      	movs	r3, #1
 800df5e:	4093      	lsls	r3, r2
 800df60:	608b      	str	r3, [r1, #8]
 800df62:	4648      	mov	r0, r9
 800df64:	f000 fe72 	bl	800ec4c <_Bfree>
 800df68:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800df6c:	2200      	movs	r2, #0
 800df6e:	601a      	str	r2, [r3, #0]
 800df70:	1e2b      	subs	r3, r5, #0
 800df72:	bfbb      	ittet	lt
 800df74:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800df78:	9303      	strlt	r3, [sp, #12]
 800df7a:	2300      	movge	r3, #0
 800df7c:	2201      	movlt	r2, #1
 800df7e:	bfac      	ite	ge
 800df80:	6033      	strge	r3, [r6, #0]
 800df82:	6032      	strlt	r2, [r6, #0]
 800df84:	4b90      	ldr	r3, [pc, #576]	@ (800e1c8 <_dtoa_r+0x2b8>)
 800df86:	9e03      	ldr	r6, [sp, #12]
 800df88:	43b3      	bics	r3, r6
 800df8a:	d110      	bne.n	800dfae <_dtoa_r+0x9e>
 800df8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800df8e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800df92:	6013      	str	r3, [r2, #0]
 800df94:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800df98:	4323      	orrs	r3, r4
 800df9a:	f000 84e6 	beq.w	800e96a <_dtoa_r+0xa5a>
 800df9e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dfa0:	4f8a      	ldr	r7, [pc, #552]	@ (800e1cc <_dtoa_r+0x2bc>)
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	f000 84e8 	beq.w	800e978 <_dtoa_r+0xa68>
 800dfa8:	1cfb      	adds	r3, r7, #3
 800dfaa:	f000 bce3 	b.w	800e974 <_dtoa_r+0xa64>
 800dfae:	ed9d 8b02 	vldr	d8, [sp, #8]
 800dfb2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dfb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfba:	d10a      	bne.n	800dfd2 <_dtoa_r+0xc2>
 800dfbc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dfbe:	2301      	movs	r3, #1
 800dfc0:	6013      	str	r3, [r2, #0]
 800dfc2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dfc4:	b113      	cbz	r3, 800dfcc <_dtoa_r+0xbc>
 800dfc6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800dfc8:	4b81      	ldr	r3, [pc, #516]	@ (800e1d0 <_dtoa_r+0x2c0>)
 800dfca:	6013      	str	r3, [r2, #0]
 800dfcc:	4f81      	ldr	r7, [pc, #516]	@ (800e1d4 <_dtoa_r+0x2c4>)
 800dfce:	f000 bcd3 	b.w	800e978 <_dtoa_r+0xa68>
 800dfd2:	aa0e      	add	r2, sp, #56	@ 0x38
 800dfd4:	a90f      	add	r1, sp, #60	@ 0x3c
 800dfd6:	4648      	mov	r0, r9
 800dfd8:	eeb0 0b48 	vmov.f64	d0, d8
 800dfdc:	f001 f918 	bl	800f210 <__d2b>
 800dfe0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800dfe4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfe6:	9001      	str	r0, [sp, #4]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d045      	beq.n	800e078 <_dtoa_r+0x168>
 800dfec:	eeb0 7b48 	vmov.f64	d7, d8
 800dff0:	ee18 1a90 	vmov	r1, s17
 800dff4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800dff8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800dffc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800e000:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800e004:	2500      	movs	r5, #0
 800e006:	ee07 1a90 	vmov	s15, r1
 800e00a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800e00e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800e1a8 <_dtoa_r+0x298>
 800e012:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e016:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800e1b0 <_dtoa_r+0x2a0>
 800e01a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e01e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800e1b8 <_dtoa_r+0x2a8>
 800e022:	ee07 3a90 	vmov	s15, r3
 800e026:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800e02a:	eeb0 7b46 	vmov.f64	d7, d6
 800e02e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800e032:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800e036:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800e03a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e03e:	ee16 8a90 	vmov	r8, s13
 800e042:	d508      	bpl.n	800e056 <_dtoa_r+0x146>
 800e044:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800e048:	eeb4 6b47 	vcmp.f64	d6, d7
 800e04c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e050:	bf18      	it	ne
 800e052:	f108 38ff 	addne.w	r8, r8, #4294967295
 800e056:	f1b8 0f16 	cmp.w	r8, #22
 800e05a:	d82b      	bhi.n	800e0b4 <_dtoa_r+0x1a4>
 800e05c:	495e      	ldr	r1, [pc, #376]	@ (800e1d8 <_dtoa_r+0x2c8>)
 800e05e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800e062:	ed91 7b00 	vldr	d7, [r1]
 800e066:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e06a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e06e:	d501      	bpl.n	800e074 <_dtoa_r+0x164>
 800e070:	f108 38ff 	add.w	r8, r8, #4294967295
 800e074:	2100      	movs	r1, #0
 800e076:	e01e      	b.n	800e0b6 <_dtoa_r+0x1a6>
 800e078:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e07a:	4413      	add	r3, r2
 800e07c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800e080:	2920      	cmp	r1, #32
 800e082:	bfc1      	itttt	gt
 800e084:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800e088:	408e      	lslgt	r6, r1
 800e08a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800e08e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800e092:	bfd6      	itet	le
 800e094:	f1c1 0120 	rsble	r1, r1, #32
 800e098:	4331      	orrgt	r1, r6
 800e09a:	fa04 f101 	lslle.w	r1, r4, r1
 800e09e:	ee07 1a90 	vmov	s15, r1
 800e0a2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e0a6:	3b01      	subs	r3, #1
 800e0a8:	ee17 1a90 	vmov	r1, s15
 800e0ac:	2501      	movs	r5, #1
 800e0ae:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800e0b2:	e7a8      	b.n	800e006 <_dtoa_r+0xf6>
 800e0b4:	2101      	movs	r1, #1
 800e0b6:	1ad2      	subs	r2, r2, r3
 800e0b8:	1e53      	subs	r3, r2, #1
 800e0ba:	9306      	str	r3, [sp, #24]
 800e0bc:	bf45      	ittet	mi
 800e0be:	f1c2 0301 	rsbmi	r3, r2, #1
 800e0c2:	9304      	strmi	r3, [sp, #16]
 800e0c4:	2300      	movpl	r3, #0
 800e0c6:	2300      	movmi	r3, #0
 800e0c8:	bf4c      	ite	mi
 800e0ca:	9306      	strmi	r3, [sp, #24]
 800e0cc:	9304      	strpl	r3, [sp, #16]
 800e0ce:	f1b8 0f00 	cmp.w	r8, #0
 800e0d2:	910c      	str	r1, [sp, #48]	@ 0x30
 800e0d4:	db18      	blt.n	800e108 <_dtoa_r+0x1f8>
 800e0d6:	9b06      	ldr	r3, [sp, #24]
 800e0d8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800e0dc:	4443      	add	r3, r8
 800e0de:	9306      	str	r3, [sp, #24]
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	9a07      	ldr	r2, [sp, #28]
 800e0e4:	2a09      	cmp	r2, #9
 800e0e6:	d845      	bhi.n	800e174 <_dtoa_r+0x264>
 800e0e8:	2a05      	cmp	r2, #5
 800e0ea:	bfc4      	itt	gt
 800e0ec:	3a04      	subgt	r2, #4
 800e0ee:	9207      	strgt	r2, [sp, #28]
 800e0f0:	9a07      	ldr	r2, [sp, #28]
 800e0f2:	f1a2 0202 	sub.w	r2, r2, #2
 800e0f6:	bfcc      	ite	gt
 800e0f8:	2400      	movgt	r4, #0
 800e0fa:	2401      	movle	r4, #1
 800e0fc:	2a03      	cmp	r2, #3
 800e0fe:	d844      	bhi.n	800e18a <_dtoa_r+0x27a>
 800e100:	e8df f002 	tbb	[pc, r2]
 800e104:	0b173634 	.word	0x0b173634
 800e108:	9b04      	ldr	r3, [sp, #16]
 800e10a:	2200      	movs	r2, #0
 800e10c:	eba3 0308 	sub.w	r3, r3, r8
 800e110:	9304      	str	r3, [sp, #16]
 800e112:	920a      	str	r2, [sp, #40]	@ 0x28
 800e114:	f1c8 0300 	rsb	r3, r8, #0
 800e118:	e7e3      	b.n	800e0e2 <_dtoa_r+0x1d2>
 800e11a:	2201      	movs	r2, #1
 800e11c:	9208      	str	r2, [sp, #32]
 800e11e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e120:	eb08 0b02 	add.w	fp, r8, r2
 800e124:	f10b 0a01 	add.w	sl, fp, #1
 800e128:	4652      	mov	r2, sl
 800e12a:	2a01      	cmp	r2, #1
 800e12c:	bfb8      	it	lt
 800e12e:	2201      	movlt	r2, #1
 800e130:	e006      	b.n	800e140 <_dtoa_r+0x230>
 800e132:	2201      	movs	r2, #1
 800e134:	9208      	str	r2, [sp, #32]
 800e136:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e138:	2a00      	cmp	r2, #0
 800e13a:	dd29      	ble.n	800e190 <_dtoa_r+0x280>
 800e13c:	4693      	mov	fp, r2
 800e13e:	4692      	mov	sl, r2
 800e140:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800e144:	2100      	movs	r1, #0
 800e146:	2004      	movs	r0, #4
 800e148:	f100 0614 	add.w	r6, r0, #20
 800e14c:	4296      	cmp	r6, r2
 800e14e:	d926      	bls.n	800e19e <_dtoa_r+0x28e>
 800e150:	6079      	str	r1, [r7, #4]
 800e152:	4648      	mov	r0, r9
 800e154:	9305      	str	r3, [sp, #20]
 800e156:	f000 fd39 	bl	800ebcc <_Balloc>
 800e15a:	9b05      	ldr	r3, [sp, #20]
 800e15c:	4607      	mov	r7, r0
 800e15e:	2800      	cmp	r0, #0
 800e160:	d13e      	bne.n	800e1e0 <_dtoa_r+0x2d0>
 800e162:	4b1e      	ldr	r3, [pc, #120]	@ (800e1dc <_dtoa_r+0x2cc>)
 800e164:	4602      	mov	r2, r0
 800e166:	f240 11af 	movw	r1, #431	@ 0x1af
 800e16a:	e6ea      	b.n	800df42 <_dtoa_r+0x32>
 800e16c:	2200      	movs	r2, #0
 800e16e:	e7e1      	b.n	800e134 <_dtoa_r+0x224>
 800e170:	2200      	movs	r2, #0
 800e172:	e7d3      	b.n	800e11c <_dtoa_r+0x20c>
 800e174:	2401      	movs	r4, #1
 800e176:	2200      	movs	r2, #0
 800e178:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800e17c:	f04f 3bff 	mov.w	fp, #4294967295
 800e180:	2100      	movs	r1, #0
 800e182:	46da      	mov	sl, fp
 800e184:	2212      	movs	r2, #18
 800e186:	9109      	str	r1, [sp, #36]	@ 0x24
 800e188:	e7da      	b.n	800e140 <_dtoa_r+0x230>
 800e18a:	2201      	movs	r2, #1
 800e18c:	9208      	str	r2, [sp, #32]
 800e18e:	e7f5      	b.n	800e17c <_dtoa_r+0x26c>
 800e190:	f04f 0b01 	mov.w	fp, #1
 800e194:	46da      	mov	sl, fp
 800e196:	465a      	mov	r2, fp
 800e198:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800e19c:	e7d0      	b.n	800e140 <_dtoa_r+0x230>
 800e19e:	3101      	adds	r1, #1
 800e1a0:	0040      	lsls	r0, r0, #1
 800e1a2:	e7d1      	b.n	800e148 <_dtoa_r+0x238>
 800e1a4:	f3af 8000 	nop.w
 800e1a8:	636f4361 	.word	0x636f4361
 800e1ac:	3fd287a7 	.word	0x3fd287a7
 800e1b0:	8b60c8b3 	.word	0x8b60c8b3
 800e1b4:	3fc68a28 	.word	0x3fc68a28
 800e1b8:	509f79fb 	.word	0x509f79fb
 800e1bc:	3fd34413 	.word	0x3fd34413
 800e1c0:	0801142e 	.word	0x0801142e
 800e1c4:	08011445 	.word	0x08011445
 800e1c8:	7ff00000 	.word	0x7ff00000
 800e1cc:	0801142a 	.word	0x0801142a
 800e1d0:	080113fe 	.word	0x080113fe
 800e1d4:	080113fd 	.word	0x080113fd
 800e1d8:	08011598 	.word	0x08011598
 800e1dc:	0801149d 	.word	0x0801149d
 800e1e0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800e1e4:	f1ba 0f0e 	cmp.w	sl, #14
 800e1e8:	6010      	str	r0, [r2, #0]
 800e1ea:	d86e      	bhi.n	800e2ca <_dtoa_r+0x3ba>
 800e1ec:	2c00      	cmp	r4, #0
 800e1ee:	d06c      	beq.n	800e2ca <_dtoa_r+0x3ba>
 800e1f0:	f1b8 0f00 	cmp.w	r8, #0
 800e1f4:	f340 80b4 	ble.w	800e360 <_dtoa_r+0x450>
 800e1f8:	4ac8      	ldr	r2, [pc, #800]	@ (800e51c <_dtoa_r+0x60c>)
 800e1fa:	f008 010f 	and.w	r1, r8, #15
 800e1fe:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800e202:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800e206:	ed92 7b00 	vldr	d7, [r2]
 800e20a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800e20e:	f000 809b 	beq.w	800e348 <_dtoa_r+0x438>
 800e212:	4ac3      	ldr	r2, [pc, #780]	@ (800e520 <_dtoa_r+0x610>)
 800e214:	ed92 6b08 	vldr	d6, [r2, #32]
 800e218:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800e21c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800e220:	f001 010f 	and.w	r1, r1, #15
 800e224:	2203      	movs	r2, #3
 800e226:	48be      	ldr	r0, [pc, #760]	@ (800e520 <_dtoa_r+0x610>)
 800e228:	2900      	cmp	r1, #0
 800e22a:	f040 808f 	bne.w	800e34c <_dtoa_r+0x43c>
 800e22e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e232:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e236:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e23a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e23c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e240:	2900      	cmp	r1, #0
 800e242:	f000 80b3 	beq.w	800e3ac <_dtoa_r+0x49c>
 800e246:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800e24a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e24e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e252:	f140 80ab 	bpl.w	800e3ac <_dtoa_r+0x49c>
 800e256:	f1ba 0f00 	cmp.w	sl, #0
 800e25a:	f000 80a7 	beq.w	800e3ac <_dtoa_r+0x49c>
 800e25e:	f1bb 0f00 	cmp.w	fp, #0
 800e262:	dd30      	ble.n	800e2c6 <_dtoa_r+0x3b6>
 800e264:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800e268:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e26c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e270:	f108 31ff 	add.w	r1, r8, #4294967295
 800e274:	9105      	str	r1, [sp, #20]
 800e276:	3201      	adds	r2, #1
 800e278:	465c      	mov	r4, fp
 800e27a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e27e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800e282:	ee07 2a90 	vmov	s15, r2
 800e286:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e28a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800e28e:	ee15 2a90 	vmov	r2, s11
 800e292:	ec51 0b15 	vmov	r0, r1, d5
 800e296:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800e29a:	2c00      	cmp	r4, #0
 800e29c:	f040 808a 	bne.w	800e3b4 <_dtoa_r+0x4a4>
 800e2a0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800e2a4:	ee36 6b47 	vsub.f64	d6, d6, d7
 800e2a8:	ec41 0b17 	vmov	d7, r0, r1
 800e2ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e2b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2b4:	f300 826a 	bgt.w	800e78c <_dtoa_r+0x87c>
 800e2b8:	eeb1 7b47 	vneg.f64	d7, d7
 800e2bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e2c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2c4:	d423      	bmi.n	800e30e <_dtoa_r+0x3fe>
 800e2c6:	ed8d 8b02 	vstr	d8, [sp, #8]
 800e2ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e2cc:	2a00      	cmp	r2, #0
 800e2ce:	f2c0 8129 	blt.w	800e524 <_dtoa_r+0x614>
 800e2d2:	f1b8 0f0e 	cmp.w	r8, #14
 800e2d6:	f300 8125 	bgt.w	800e524 <_dtoa_r+0x614>
 800e2da:	4b90      	ldr	r3, [pc, #576]	@ (800e51c <_dtoa_r+0x60c>)
 800e2dc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e2e0:	ed93 6b00 	vldr	d6, [r3]
 800e2e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	f280 80c8 	bge.w	800e47c <_dtoa_r+0x56c>
 800e2ec:	f1ba 0f00 	cmp.w	sl, #0
 800e2f0:	f300 80c4 	bgt.w	800e47c <_dtoa_r+0x56c>
 800e2f4:	d10b      	bne.n	800e30e <_dtoa_r+0x3fe>
 800e2f6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800e2fa:	ee26 6b07 	vmul.f64	d6, d6, d7
 800e2fe:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e302:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e30a:	f2c0 823c 	blt.w	800e786 <_dtoa_r+0x876>
 800e30e:	2400      	movs	r4, #0
 800e310:	4625      	mov	r5, r4
 800e312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e314:	43db      	mvns	r3, r3
 800e316:	9305      	str	r3, [sp, #20]
 800e318:	463e      	mov	r6, r7
 800e31a:	f04f 0800 	mov.w	r8, #0
 800e31e:	4621      	mov	r1, r4
 800e320:	4648      	mov	r0, r9
 800e322:	f000 fc93 	bl	800ec4c <_Bfree>
 800e326:	2d00      	cmp	r5, #0
 800e328:	f000 80a2 	beq.w	800e470 <_dtoa_r+0x560>
 800e32c:	f1b8 0f00 	cmp.w	r8, #0
 800e330:	d005      	beq.n	800e33e <_dtoa_r+0x42e>
 800e332:	45a8      	cmp	r8, r5
 800e334:	d003      	beq.n	800e33e <_dtoa_r+0x42e>
 800e336:	4641      	mov	r1, r8
 800e338:	4648      	mov	r0, r9
 800e33a:	f000 fc87 	bl	800ec4c <_Bfree>
 800e33e:	4629      	mov	r1, r5
 800e340:	4648      	mov	r0, r9
 800e342:	f000 fc83 	bl	800ec4c <_Bfree>
 800e346:	e093      	b.n	800e470 <_dtoa_r+0x560>
 800e348:	2202      	movs	r2, #2
 800e34a:	e76c      	b.n	800e226 <_dtoa_r+0x316>
 800e34c:	07cc      	lsls	r4, r1, #31
 800e34e:	d504      	bpl.n	800e35a <_dtoa_r+0x44a>
 800e350:	ed90 6b00 	vldr	d6, [r0]
 800e354:	3201      	adds	r2, #1
 800e356:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e35a:	1049      	asrs	r1, r1, #1
 800e35c:	3008      	adds	r0, #8
 800e35e:	e763      	b.n	800e228 <_dtoa_r+0x318>
 800e360:	d022      	beq.n	800e3a8 <_dtoa_r+0x498>
 800e362:	f1c8 0100 	rsb	r1, r8, #0
 800e366:	4a6d      	ldr	r2, [pc, #436]	@ (800e51c <_dtoa_r+0x60c>)
 800e368:	f001 000f 	and.w	r0, r1, #15
 800e36c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e370:	ed92 7b00 	vldr	d7, [r2]
 800e374:	ee28 7b07 	vmul.f64	d7, d8, d7
 800e378:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e37c:	4868      	ldr	r0, [pc, #416]	@ (800e520 <_dtoa_r+0x610>)
 800e37e:	1109      	asrs	r1, r1, #4
 800e380:	2400      	movs	r4, #0
 800e382:	2202      	movs	r2, #2
 800e384:	b929      	cbnz	r1, 800e392 <_dtoa_r+0x482>
 800e386:	2c00      	cmp	r4, #0
 800e388:	f43f af57 	beq.w	800e23a <_dtoa_r+0x32a>
 800e38c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e390:	e753      	b.n	800e23a <_dtoa_r+0x32a>
 800e392:	07ce      	lsls	r6, r1, #31
 800e394:	d505      	bpl.n	800e3a2 <_dtoa_r+0x492>
 800e396:	ed90 6b00 	vldr	d6, [r0]
 800e39a:	3201      	adds	r2, #1
 800e39c:	2401      	movs	r4, #1
 800e39e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e3a2:	1049      	asrs	r1, r1, #1
 800e3a4:	3008      	adds	r0, #8
 800e3a6:	e7ed      	b.n	800e384 <_dtoa_r+0x474>
 800e3a8:	2202      	movs	r2, #2
 800e3aa:	e746      	b.n	800e23a <_dtoa_r+0x32a>
 800e3ac:	f8cd 8014 	str.w	r8, [sp, #20]
 800e3b0:	4654      	mov	r4, sl
 800e3b2:	e762      	b.n	800e27a <_dtoa_r+0x36a>
 800e3b4:	4a59      	ldr	r2, [pc, #356]	@ (800e51c <_dtoa_r+0x60c>)
 800e3b6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800e3ba:	ed12 4b02 	vldr	d4, [r2, #-8]
 800e3be:	9a08      	ldr	r2, [sp, #32]
 800e3c0:	ec41 0b17 	vmov	d7, r0, r1
 800e3c4:	443c      	add	r4, r7
 800e3c6:	b34a      	cbz	r2, 800e41c <_dtoa_r+0x50c>
 800e3c8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800e3cc:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800e3d0:	463e      	mov	r6, r7
 800e3d2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800e3d6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800e3da:	ee35 7b47 	vsub.f64	d7, d5, d7
 800e3de:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e3e2:	ee14 2a90 	vmov	r2, s9
 800e3e6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e3ea:	3230      	adds	r2, #48	@ 0x30
 800e3ec:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e3f0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e3f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3f8:	f806 2b01 	strb.w	r2, [r6], #1
 800e3fc:	d438      	bmi.n	800e470 <_dtoa_r+0x560>
 800e3fe:	ee32 5b46 	vsub.f64	d5, d2, d6
 800e402:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800e406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e40a:	d46e      	bmi.n	800e4ea <_dtoa_r+0x5da>
 800e40c:	42a6      	cmp	r6, r4
 800e40e:	f43f af5a 	beq.w	800e2c6 <_dtoa_r+0x3b6>
 800e412:	ee27 7b03 	vmul.f64	d7, d7, d3
 800e416:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e41a:	e7e0      	b.n	800e3de <_dtoa_r+0x4ce>
 800e41c:	4621      	mov	r1, r4
 800e41e:	463e      	mov	r6, r7
 800e420:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e424:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800e428:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e42c:	ee14 2a90 	vmov	r2, s9
 800e430:	3230      	adds	r2, #48	@ 0x30
 800e432:	f806 2b01 	strb.w	r2, [r6], #1
 800e436:	42a6      	cmp	r6, r4
 800e438:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e43c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e440:	d119      	bne.n	800e476 <_dtoa_r+0x566>
 800e442:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800e446:	ee37 4b05 	vadd.f64	d4, d7, d5
 800e44a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800e44e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e452:	dc4a      	bgt.n	800e4ea <_dtoa_r+0x5da>
 800e454:	ee35 5b47 	vsub.f64	d5, d5, d7
 800e458:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800e45c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e460:	f57f af31 	bpl.w	800e2c6 <_dtoa_r+0x3b6>
 800e464:	460e      	mov	r6, r1
 800e466:	3901      	subs	r1, #1
 800e468:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e46c:	2b30      	cmp	r3, #48	@ 0x30
 800e46e:	d0f9      	beq.n	800e464 <_dtoa_r+0x554>
 800e470:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e474:	e027      	b.n	800e4c6 <_dtoa_r+0x5b6>
 800e476:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e47a:	e7d5      	b.n	800e428 <_dtoa_r+0x518>
 800e47c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e480:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800e484:	463e      	mov	r6, r7
 800e486:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800e48a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800e48e:	ee15 3a10 	vmov	r3, s10
 800e492:	3330      	adds	r3, #48	@ 0x30
 800e494:	f806 3b01 	strb.w	r3, [r6], #1
 800e498:	1bf3      	subs	r3, r6, r7
 800e49a:	459a      	cmp	sl, r3
 800e49c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800e4a0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800e4a4:	d132      	bne.n	800e50c <_dtoa_r+0x5fc>
 800e4a6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800e4aa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e4ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4b2:	dc18      	bgt.n	800e4e6 <_dtoa_r+0x5d6>
 800e4b4:	eeb4 7b46 	vcmp.f64	d7, d6
 800e4b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4bc:	d103      	bne.n	800e4c6 <_dtoa_r+0x5b6>
 800e4be:	ee15 3a10 	vmov	r3, s10
 800e4c2:	07db      	lsls	r3, r3, #31
 800e4c4:	d40f      	bmi.n	800e4e6 <_dtoa_r+0x5d6>
 800e4c6:	9901      	ldr	r1, [sp, #4]
 800e4c8:	4648      	mov	r0, r9
 800e4ca:	f000 fbbf 	bl	800ec4c <_Bfree>
 800e4ce:	2300      	movs	r3, #0
 800e4d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e4d2:	7033      	strb	r3, [r6, #0]
 800e4d4:	f108 0301 	add.w	r3, r8, #1
 800e4d8:	6013      	str	r3, [r2, #0]
 800e4da:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	f000 824b 	beq.w	800e978 <_dtoa_r+0xa68>
 800e4e2:	601e      	str	r6, [r3, #0]
 800e4e4:	e248      	b.n	800e978 <_dtoa_r+0xa68>
 800e4e6:	f8cd 8014 	str.w	r8, [sp, #20]
 800e4ea:	4633      	mov	r3, r6
 800e4ec:	461e      	mov	r6, r3
 800e4ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e4f2:	2a39      	cmp	r2, #57	@ 0x39
 800e4f4:	d106      	bne.n	800e504 <_dtoa_r+0x5f4>
 800e4f6:	429f      	cmp	r7, r3
 800e4f8:	d1f8      	bne.n	800e4ec <_dtoa_r+0x5dc>
 800e4fa:	9a05      	ldr	r2, [sp, #20]
 800e4fc:	3201      	adds	r2, #1
 800e4fe:	9205      	str	r2, [sp, #20]
 800e500:	2230      	movs	r2, #48	@ 0x30
 800e502:	703a      	strb	r2, [r7, #0]
 800e504:	781a      	ldrb	r2, [r3, #0]
 800e506:	3201      	adds	r2, #1
 800e508:	701a      	strb	r2, [r3, #0]
 800e50a:	e7b1      	b.n	800e470 <_dtoa_r+0x560>
 800e50c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e510:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e518:	d1b5      	bne.n	800e486 <_dtoa_r+0x576>
 800e51a:	e7d4      	b.n	800e4c6 <_dtoa_r+0x5b6>
 800e51c:	08011598 	.word	0x08011598
 800e520:	08011570 	.word	0x08011570
 800e524:	9908      	ldr	r1, [sp, #32]
 800e526:	2900      	cmp	r1, #0
 800e528:	f000 80e9 	beq.w	800e6fe <_dtoa_r+0x7ee>
 800e52c:	9907      	ldr	r1, [sp, #28]
 800e52e:	2901      	cmp	r1, #1
 800e530:	f300 80cb 	bgt.w	800e6ca <_dtoa_r+0x7ba>
 800e534:	2d00      	cmp	r5, #0
 800e536:	f000 80c4 	beq.w	800e6c2 <_dtoa_r+0x7b2>
 800e53a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e53e:	9e04      	ldr	r6, [sp, #16]
 800e540:	461c      	mov	r4, r3
 800e542:	9305      	str	r3, [sp, #20]
 800e544:	9b04      	ldr	r3, [sp, #16]
 800e546:	4413      	add	r3, r2
 800e548:	9304      	str	r3, [sp, #16]
 800e54a:	9b06      	ldr	r3, [sp, #24]
 800e54c:	2101      	movs	r1, #1
 800e54e:	4413      	add	r3, r2
 800e550:	4648      	mov	r0, r9
 800e552:	9306      	str	r3, [sp, #24]
 800e554:	f000 fc2e 	bl	800edb4 <__i2b>
 800e558:	9b05      	ldr	r3, [sp, #20]
 800e55a:	4605      	mov	r5, r0
 800e55c:	b166      	cbz	r6, 800e578 <_dtoa_r+0x668>
 800e55e:	9a06      	ldr	r2, [sp, #24]
 800e560:	2a00      	cmp	r2, #0
 800e562:	dd09      	ble.n	800e578 <_dtoa_r+0x668>
 800e564:	42b2      	cmp	r2, r6
 800e566:	9904      	ldr	r1, [sp, #16]
 800e568:	bfa8      	it	ge
 800e56a:	4632      	movge	r2, r6
 800e56c:	1a89      	subs	r1, r1, r2
 800e56e:	9104      	str	r1, [sp, #16]
 800e570:	9906      	ldr	r1, [sp, #24]
 800e572:	1ab6      	subs	r6, r6, r2
 800e574:	1a8a      	subs	r2, r1, r2
 800e576:	9206      	str	r2, [sp, #24]
 800e578:	b30b      	cbz	r3, 800e5be <_dtoa_r+0x6ae>
 800e57a:	9a08      	ldr	r2, [sp, #32]
 800e57c:	2a00      	cmp	r2, #0
 800e57e:	f000 80c5 	beq.w	800e70c <_dtoa_r+0x7fc>
 800e582:	2c00      	cmp	r4, #0
 800e584:	f000 80bf 	beq.w	800e706 <_dtoa_r+0x7f6>
 800e588:	4629      	mov	r1, r5
 800e58a:	4622      	mov	r2, r4
 800e58c:	4648      	mov	r0, r9
 800e58e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e590:	f000 fcc8 	bl	800ef24 <__pow5mult>
 800e594:	9a01      	ldr	r2, [sp, #4]
 800e596:	4601      	mov	r1, r0
 800e598:	4605      	mov	r5, r0
 800e59a:	4648      	mov	r0, r9
 800e59c:	f000 fc20 	bl	800ede0 <__multiply>
 800e5a0:	9901      	ldr	r1, [sp, #4]
 800e5a2:	9005      	str	r0, [sp, #20]
 800e5a4:	4648      	mov	r0, r9
 800e5a6:	f000 fb51 	bl	800ec4c <_Bfree>
 800e5aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e5ac:	1b1b      	subs	r3, r3, r4
 800e5ae:	f000 80b0 	beq.w	800e712 <_dtoa_r+0x802>
 800e5b2:	9905      	ldr	r1, [sp, #20]
 800e5b4:	461a      	mov	r2, r3
 800e5b6:	4648      	mov	r0, r9
 800e5b8:	f000 fcb4 	bl	800ef24 <__pow5mult>
 800e5bc:	9001      	str	r0, [sp, #4]
 800e5be:	2101      	movs	r1, #1
 800e5c0:	4648      	mov	r0, r9
 800e5c2:	f000 fbf7 	bl	800edb4 <__i2b>
 800e5c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5c8:	4604      	mov	r4, r0
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	f000 81da 	beq.w	800e984 <_dtoa_r+0xa74>
 800e5d0:	461a      	mov	r2, r3
 800e5d2:	4601      	mov	r1, r0
 800e5d4:	4648      	mov	r0, r9
 800e5d6:	f000 fca5 	bl	800ef24 <__pow5mult>
 800e5da:	9b07      	ldr	r3, [sp, #28]
 800e5dc:	2b01      	cmp	r3, #1
 800e5de:	4604      	mov	r4, r0
 800e5e0:	f300 80a0 	bgt.w	800e724 <_dtoa_r+0x814>
 800e5e4:	9b02      	ldr	r3, [sp, #8]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	f040 8096 	bne.w	800e718 <_dtoa_r+0x808>
 800e5ec:	9b03      	ldr	r3, [sp, #12]
 800e5ee:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800e5f2:	2a00      	cmp	r2, #0
 800e5f4:	f040 8092 	bne.w	800e71c <_dtoa_r+0x80c>
 800e5f8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e5fc:	0d12      	lsrs	r2, r2, #20
 800e5fe:	0512      	lsls	r2, r2, #20
 800e600:	2a00      	cmp	r2, #0
 800e602:	f000 808d 	beq.w	800e720 <_dtoa_r+0x810>
 800e606:	9b04      	ldr	r3, [sp, #16]
 800e608:	3301      	adds	r3, #1
 800e60a:	9304      	str	r3, [sp, #16]
 800e60c:	9b06      	ldr	r3, [sp, #24]
 800e60e:	3301      	adds	r3, #1
 800e610:	9306      	str	r3, [sp, #24]
 800e612:	2301      	movs	r3, #1
 800e614:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e616:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e618:	2b00      	cmp	r3, #0
 800e61a:	f000 81b9 	beq.w	800e990 <_dtoa_r+0xa80>
 800e61e:	6922      	ldr	r2, [r4, #16]
 800e620:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e624:	6910      	ldr	r0, [r2, #16]
 800e626:	f000 fb79 	bl	800ed1c <__hi0bits>
 800e62a:	f1c0 0020 	rsb	r0, r0, #32
 800e62e:	9b06      	ldr	r3, [sp, #24]
 800e630:	4418      	add	r0, r3
 800e632:	f010 001f 	ands.w	r0, r0, #31
 800e636:	f000 8081 	beq.w	800e73c <_dtoa_r+0x82c>
 800e63a:	f1c0 0220 	rsb	r2, r0, #32
 800e63e:	2a04      	cmp	r2, #4
 800e640:	dd73      	ble.n	800e72a <_dtoa_r+0x81a>
 800e642:	9b04      	ldr	r3, [sp, #16]
 800e644:	f1c0 001c 	rsb	r0, r0, #28
 800e648:	4403      	add	r3, r0
 800e64a:	9304      	str	r3, [sp, #16]
 800e64c:	9b06      	ldr	r3, [sp, #24]
 800e64e:	4406      	add	r6, r0
 800e650:	4403      	add	r3, r0
 800e652:	9306      	str	r3, [sp, #24]
 800e654:	9b04      	ldr	r3, [sp, #16]
 800e656:	2b00      	cmp	r3, #0
 800e658:	dd05      	ble.n	800e666 <_dtoa_r+0x756>
 800e65a:	9901      	ldr	r1, [sp, #4]
 800e65c:	461a      	mov	r2, r3
 800e65e:	4648      	mov	r0, r9
 800e660:	f000 fcba 	bl	800efd8 <__lshift>
 800e664:	9001      	str	r0, [sp, #4]
 800e666:	9b06      	ldr	r3, [sp, #24]
 800e668:	2b00      	cmp	r3, #0
 800e66a:	dd05      	ble.n	800e678 <_dtoa_r+0x768>
 800e66c:	4621      	mov	r1, r4
 800e66e:	461a      	mov	r2, r3
 800e670:	4648      	mov	r0, r9
 800e672:	f000 fcb1 	bl	800efd8 <__lshift>
 800e676:	4604      	mov	r4, r0
 800e678:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d060      	beq.n	800e740 <_dtoa_r+0x830>
 800e67e:	9801      	ldr	r0, [sp, #4]
 800e680:	4621      	mov	r1, r4
 800e682:	f000 fd15 	bl	800f0b0 <__mcmp>
 800e686:	2800      	cmp	r0, #0
 800e688:	da5a      	bge.n	800e740 <_dtoa_r+0x830>
 800e68a:	f108 33ff 	add.w	r3, r8, #4294967295
 800e68e:	9305      	str	r3, [sp, #20]
 800e690:	9901      	ldr	r1, [sp, #4]
 800e692:	2300      	movs	r3, #0
 800e694:	220a      	movs	r2, #10
 800e696:	4648      	mov	r0, r9
 800e698:	f000 fafa 	bl	800ec90 <__multadd>
 800e69c:	9b08      	ldr	r3, [sp, #32]
 800e69e:	9001      	str	r0, [sp, #4]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	f000 8177 	beq.w	800e994 <_dtoa_r+0xa84>
 800e6a6:	4629      	mov	r1, r5
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	220a      	movs	r2, #10
 800e6ac:	4648      	mov	r0, r9
 800e6ae:	f000 faef 	bl	800ec90 <__multadd>
 800e6b2:	f1bb 0f00 	cmp.w	fp, #0
 800e6b6:	4605      	mov	r5, r0
 800e6b8:	dc6e      	bgt.n	800e798 <_dtoa_r+0x888>
 800e6ba:	9b07      	ldr	r3, [sp, #28]
 800e6bc:	2b02      	cmp	r3, #2
 800e6be:	dc48      	bgt.n	800e752 <_dtoa_r+0x842>
 800e6c0:	e06a      	b.n	800e798 <_dtoa_r+0x888>
 800e6c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e6c4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e6c8:	e739      	b.n	800e53e <_dtoa_r+0x62e>
 800e6ca:	f10a 34ff 	add.w	r4, sl, #4294967295
 800e6ce:	42a3      	cmp	r3, r4
 800e6d0:	db07      	blt.n	800e6e2 <_dtoa_r+0x7d2>
 800e6d2:	f1ba 0f00 	cmp.w	sl, #0
 800e6d6:	eba3 0404 	sub.w	r4, r3, r4
 800e6da:	db0b      	blt.n	800e6f4 <_dtoa_r+0x7e4>
 800e6dc:	9e04      	ldr	r6, [sp, #16]
 800e6de:	4652      	mov	r2, sl
 800e6e0:	e72f      	b.n	800e542 <_dtoa_r+0x632>
 800e6e2:	1ae2      	subs	r2, r4, r3
 800e6e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e6e6:	9e04      	ldr	r6, [sp, #16]
 800e6e8:	4413      	add	r3, r2
 800e6ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800e6ec:	4652      	mov	r2, sl
 800e6ee:	4623      	mov	r3, r4
 800e6f0:	2400      	movs	r4, #0
 800e6f2:	e726      	b.n	800e542 <_dtoa_r+0x632>
 800e6f4:	9a04      	ldr	r2, [sp, #16]
 800e6f6:	eba2 060a 	sub.w	r6, r2, sl
 800e6fa:	2200      	movs	r2, #0
 800e6fc:	e721      	b.n	800e542 <_dtoa_r+0x632>
 800e6fe:	9e04      	ldr	r6, [sp, #16]
 800e700:	9d08      	ldr	r5, [sp, #32]
 800e702:	461c      	mov	r4, r3
 800e704:	e72a      	b.n	800e55c <_dtoa_r+0x64c>
 800e706:	9a01      	ldr	r2, [sp, #4]
 800e708:	9205      	str	r2, [sp, #20]
 800e70a:	e752      	b.n	800e5b2 <_dtoa_r+0x6a2>
 800e70c:	9901      	ldr	r1, [sp, #4]
 800e70e:	461a      	mov	r2, r3
 800e710:	e751      	b.n	800e5b6 <_dtoa_r+0x6a6>
 800e712:	9b05      	ldr	r3, [sp, #20]
 800e714:	9301      	str	r3, [sp, #4]
 800e716:	e752      	b.n	800e5be <_dtoa_r+0x6ae>
 800e718:	2300      	movs	r3, #0
 800e71a:	e77b      	b.n	800e614 <_dtoa_r+0x704>
 800e71c:	9b02      	ldr	r3, [sp, #8]
 800e71e:	e779      	b.n	800e614 <_dtoa_r+0x704>
 800e720:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e722:	e778      	b.n	800e616 <_dtoa_r+0x706>
 800e724:	2300      	movs	r3, #0
 800e726:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e728:	e779      	b.n	800e61e <_dtoa_r+0x70e>
 800e72a:	d093      	beq.n	800e654 <_dtoa_r+0x744>
 800e72c:	9b04      	ldr	r3, [sp, #16]
 800e72e:	321c      	adds	r2, #28
 800e730:	4413      	add	r3, r2
 800e732:	9304      	str	r3, [sp, #16]
 800e734:	9b06      	ldr	r3, [sp, #24]
 800e736:	4416      	add	r6, r2
 800e738:	4413      	add	r3, r2
 800e73a:	e78a      	b.n	800e652 <_dtoa_r+0x742>
 800e73c:	4602      	mov	r2, r0
 800e73e:	e7f5      	b.n	800e72c <_dtoa_r+0x81c>
 800e740:	f1ba 0f00 	cmp.w	sl, #0
 800e744:	f8cd 8014 	str.w	r8, [sp, #20]
 800e748:	46d3      	mov	fp, sl
 800e74a:	dc21      	bgt.n	800e790 <_dtoa_r+0x880>
 800e74c:	9b07      	ldr	r3, [sp, #28]
 800e74e:	2b02      	cmp	r3, #2
 800e750:	dd1e      	ble.n	800e790 <_dtoa_r+0x880>
 800e752:	f1bb 0f00 	cmp.w	fp, #0
 800e756:	f47f addc 	bne.w	800e312 <_dtoa_r+0x402>
 800e75a:	4621      	mov	r1, r4
 800e75c:	465b      	mov	r3, fp
 800e75e:	2205      	movs	r2, #5
 800e760:	4648      	mov	r0, r9
 800e762:	f000 fa95 	bl	800ec90 <__multadd>
 800e766:	4601      	mov	r1, r0
 800e768:	4604      	mov	r4, r0
 800e76a:	9801      	ldr	r0, [sp, #4]
 800e76c:	f000 fca0 	bl	800f0b0 <__mcmp>
 800e770:	2800      	cmp	r0, #0
 800e772:	f77f adce 	ble.w	800e312 <_dtoa_r+0x402>
 800e776:	463e      	mov	r6, r7
 800e778:	2331      	movs	r3, #49	@ 0x31
 800e77a:	f806 3b01 	strb.w	r3, [r6], #1
 800e77e:	9b05      	ldr	r3, [sp, #20]
 800e780:	3301      	adds	r3, #1
 800e782:	9305      	str	r3, [sp, #20]
 800e784:	e5c9      	b.n	800e31a <_dtoa_r+0x40a>
 800e786:	f8cd 8014 	str.w	r8, [sp, #20]
 800e78a:	4654      	mov	r4, sl
 800e78c:	4625      	mov	r5, r4
 800e78e:	e7f2      	b.n	800e776 <_dtoa_r+0x866>
 800e790:	9b08      	ldr	r3, [sp, #32]
 800e792:	2b00      	cmp	r3, #0
 800e794:	f000 8102 	beq.w	800e99c <_dtoa_r+0xa8c>
 800e798:	2e00      	cmp	r6, #0
 800e79a:	dd05      	ble.n	800e7a8 <_dtoa_r+0x898>
 800e79c:	4629      	mov	r1, r5
 800e79e:	4632      	mov	r2, r6
 800e7a0:	4648      	mov	r0, r9
 800e7a2:	f000 fc19 	bl	800efd8 <__lshift>
 800e7a6:	4605      	mov	r5, r0
 800e7a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d058      	beq.n	800e860 <_dtoa_r+0x950>
 800e7ae:	6869      	ldr	r1, [r5, #4]
 800e7b0:	4648      	mov	r0, r9
 800e7b2:	f000 fa0b 	bl	800ebcc <_Balloc>
 800e7b6:	4606      	mov	r6, r0
 800e7b8:	b928      	cbnz	r0, 800e7c6 <_dtoa_r+0x8b6>
 800e7ba:	4b82      	ldr	r3, [pc, #520]	@ (800e9c4 <_dtoa_r+0xab4>)
 800e7bc:	4602      	mov	r2, r0
 800e7be:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e7c2:	f7ff bbbe 	b.w	800df42 <_dtoa_r+0x32>
 800e7c6:	692a      	ldr	r2, [r5, #16]
 800e7c8:	3202      	adds	r2, #2
 800e7ca:	0092      	lsls	r2, r2, #2
 800e7cc:	f105 010c 	add.w	r1, r5, #12
 800e7d0:	300c      	adds	r0, #12
 800e7d2:	f7ff fb06 	bl	800dde2 <memcpy>
 800e7d6:	2201      	movs	r2, #1
 800e7d8:	4631      	mov	r1, r6
 800e7da:	4648      	mov	r0, r9
 800e7dc:	f000 fbfc 	bl	800efd8 <__lshift>
 800e7e0:	1c7b      	adds	r3, r7, #1
 800e7e2:	9304      	str	r3, [sp, #16]
 800e7e4:	eb07 030b 	add.w	r3, r7, fp
 800e7e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7ea:	9b02      	ldr	r3, [sp, #8]
 800e7ec:	f003 0301 	and.w	r3, r3, #1
 800e7f0:	46a8      	mov	r8, r5
 800e7f2:	9308      	str	r3, [sp, #32]
 800e7f4:	4605      	mov	r5, r0
 800e7f6:	9b04      	ldr	r3, [sp, #16]
 800e7f8:	9801      	ldr	r0, [sp, #4]
 800e7fa:	4621      	mov	r1, r4
 800e7fc:	f103 3bff 	add.w	fp, r3, #4294967295
 800e800:	f7ff fafd 	bl	800ddfe <quorem>
 800e804:	4641      	mov	r1, r8
 800e806:	9002      	str	r0, [sp, #8]
 800e808:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800e80c:	9801      	ldr	r0, [sp, #4]
 800e80e:	f000 fc4f 	bl	800f0b0 <__mcmp>
 800e812:	462a      	mov	r2, r5
 800e814:	9006      	str	r0, [sp, #24]
 800e816:	4621      	mov	r1, r4
 800e818:	4648      	mov	r0, r9
 800e81a:	f000 fc65 	bl	800f0e8 <__mdiff>
 800e81e:	68c2      	ldr	r2, [r0, #12]
 800e820:	4606      	mov	r6, r0
 800e822:	b9fa      	cbnz	r2, 800e864 <_dtoa_r+0x954>
 800e824:	4601      	mov	r1, r0
 800e826:	9801      	ldr	r0, [sp, #4]
 800e828:	f000 fc42 	bl	800f0b0 <__mcmp>
 800e82c:	4602      	mov	r2, r0
 800e82e:	4631      	mov	r1, r6
 800e830:	4648      	mov	r0, r9
 800e832:	920a      	str	r2, [sp, #40]	@ 0x28
 800e834:	f000 fa0a 	bl	800ec4c <_Bfree>
 800e838:	9b07      	ldr	r3, [sp, #28]
 800e83a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e83c:	9e04      	ldr	r6, [sp, #16]
 800e83e:	ea42 0103 	orr.w	r1, r2, r3
 800e842:	9b08      	ldr	r3, [sp, #32]
 800e844:	4319      	orrs	r1, r3
 800e846:	d10f      	bne.n	800e868 <_dtoa_r+0x958>
 800e848:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e84c:	d028      	beq.n	800e8a0 <_dtoa_r+0x990>
 800e84e:	9b06      	ldr	r3, [sp, #24]
 800e850:	2b00      	cmp	r3, #0
 800e852:	dd02      	ble.n	800e85a <_dtoa_r+0x94a>
 800e854:	9b02      	ldr	r3, [sp, #8]
 800e856:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800e85a:	f88b a000 	strb.w	sl, [fp]
 800e85e:	e55e      	b.n	800e31e <_dtoa_r+0x40e>
 800e860:	4628      	mov	r0, r5
 800e862:	e7bd      	b.n	800e7e0 <_dtoa_r+0x8d0>
 800e864:	2201      	movs	r2, #1
 800e866:	e7e2      	b.n	800e82e <_dtoa_r+0x91e>
 800e868:	9b06      	ldr	r3, [sp, #24]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	db04      	blt.n	800e878 <_dtoa_r+0x968>
 800e86e:	9907      	ldr	r1, [sp, #28]
 800e870:	430b      	orrs	r3, r1
 800e872:	9908      	ldr	r1, [sp, #32]
 800e874:	430b      	orrs	r3, r1
 800e876:	d120      	bne.n	800e8ba <_dtoa_r+0x9aa>
 800e878:	2a00      	cmp	r2, #0
 800e87a:	ddee      	ble.n	800e85a <_dtoa_r+0x94a>
 800e87c:	9901      	ldr	r1, [sp, #4]
 800e87e:	2201      	movs	r2, #1
 800e880:	4648      	mov	r0, r9
 800e882:	f000 fba9 	bl	800efd8 <__lshift>
 800e886:	4621      	mov	r1, r4
 800e888:	9001      	str	r0, [sp, #4]
 800e88a:	f000 fc11 	bl	800f0b0 <__mcmp>
 800e88e:	2800      	cmp	r0, #0
 800e890:	dc03      	bgt.n	800e89a <_dtoa_r+0x98a>
 800e892:	d1e2      	bne.n	800e85a <_dtoa_r+0x94a>
 800e894:	f01a 0f01 	tst.w	sl, #1
 800e898:	d0df      	beq.n	800e85a <_dtoa_r+0x94a>
 800e89a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e89e:	d1d9      	bne.n	800e854 <_dtoa_r+0x944>
 800e8a0:	2339      	movs	r3, #57	@ 0x39
 800e8a2:	f88b 3000 	strb.w	r3, [fp]
 800e8a6:	4633      	mov	r3, r6
 800e8a8:	461e      	mov	r6, r3
 800e8aa:	3b01      	subs	r3, #1
 800e8ac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e8b0:	2a39      	cmp	r2, #57	@ 0x39
 800e8b2:	d052      	beq.n	800e95a <_dtoa_r+0xa4a>
 800e8b4:	3201      	adds	r2, #1
 800e8b6:	701a      	strb	r2, [r3, #0]
 800e8b8:	e531      	b.n	800e31e <_dtoa_r+0x40e>
 800e8ba:	2a00      	cmp	r2, #0
 800e8bc:	dd07      	ble.n	800e8ce <_dtoa_r+0x9be>
 800e8be:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800e8c2:	d0ed      	beq.n	800e8a0 <_dtoa_r+0x990>
 800e8c4:	f10a 0301 	add.w	r3, sl, #1
 800e8c8:	f88b 3000 	strb.w	r3, [fp]
 800e8cc:	e527      	b.n	800e31e <_dtoa_r+0x40e>
 800e8ce:	9b04      	ldr	r3, [sp, #16]
 800e8d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e8d2:	f803 ac01 	strb.w	sl, [r3, #-1]
 800e8d6:	4293      	cmp	r3, r2
 800e8d8:	d029      	beq.n	800e92e <_dtoa_r+0xa1e>
 800e8da:	9901      	ldr	r1, [sp, #4]
 800e8dc:	2300      	movs	r3, #0
 800e8de:	220a      	movs	r2, #10
 800e8e0:	4648      	mov	r0, r9
 800e8e2:	f000 f9d5 	bl	800ec90 <__multadd>
 800e8e6:	45a8      	cmp	r8, r5
 800e8e8:	9001      	str	r0, [sp, #4]
 800e8ea:	f04f 0300 	mov.w	r3, #0
 800e8ee:	f04f 020a 	mov.w	r2, #10
 800e8f2:	4641      	mov	r1, r8
 800e8f4:	4648      	mov	r0, r9
 800e8f6:	d107      	bne.n	800e908 <_dtoa_r+0x9f8>
 800e8f8:	f000 f9ca 	bl	800ec90 <__multadd>
 800e8fc:	4680      	mov	r8, r0
 800e8fe:	4605      	mov	r5, r0
 800e900:	9b04      	ldr	r3, [sp, #16]
 800e902:	3301      	adds	r3, #1
 800e904:	9304      	str	r3, [sp, #16]
 800e906:	e776      	b.n	800e7f6 <_dtoa_r+0x8e6>
 800e908:	f000 f9c2 	bl	800ec90 <__multadd>
 800e90c:	4629      	mov	r1, r5
 800e90e:	4680      	mov	r8, r0
 800e910:	2300      	movs	r3, #0
 800e912:	220a      	movs	r2, #10
 800e914:	4648      	mov	r0, r9
 800e916:	f000 f9bb 	bl	800ec90 <__multadd>
 800e91a:	4605      	mov	r5, r0
 800e91c:	e7f0      	b.n	800e900 <_dtoa_r+0x9f0>
 800e91e:	f1bb 0f00 	cmp.w	fp, #0
 800e922:	bfcc      	ite	gt
 800e924:	465e      	movgt	r6, fp
 800e926:	2601      	movle	r6, #1
 800e928:	443e      	add	r6, r7
 800e92a:	f04f 0800 	mov.w	r8, #0
 800e92e:	9901      	ldr	r1, [sp, #4]
 800e930:	2201      	movs	r2, #1
 800e932:	4648      	mov	r0, r9
 800e934:	f000 fb50 	bl	800efd8 <__lshift>
 800e938:	4621      	mov	r1, r4
 800e93a:	9001      	str	r0, [sp, #4]
 800e93c:	f000 fbb8 	bl	800f0b0 <__mcmp>
 800e940:	2800      	cmp	r0, #0
 800e942:	dcb0      	bgt.n	800e8a6 <_dtoa_r+0x996>
 800e944:	d102      	bne.n	800e94c <_dtoa_r+0xa3c>
 800e946:	f01a 0f01 	tst.w	sl, #1
 800e94a:	d1ac      	bne.n	800e8a6 <_dtoa_r+0x996>
 800e94c:	4633      	mov	r3, r6
 800e94e:	461e      	mov	r6, r3
 800e950:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e954:	2a30      	cmp	r2, #48	@ 0x30
 800e956:	d0fa      	beq.n	800e94e <_dtoa_r+0xa3e>
 800e958:	e4e1      	b.n	800e31e <_dtoa_r+0x40e>
 800e95a:	429f      	cmp	r7, r3
 800e95c:	d1a4      	bne.n	800e8a8 <_dtoa_r+0x998>
 800e95e:	9b05      	ldr	r3, [sp, #20]
 800e960:	3301      	adds	r3, #1
 800e962:	9305      	str	r3, [sp, #20]
 800e964:	2331      	movs	r3, #49	@ 0x31
 800e966:	703b      	strb	r3, [r7, #0]
 800e968:	e4d9      	b.n	800e31e <_dtoa_r+0x40e>
 800e96a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e96c:	4f16      	ldr	r7, [pc, #88]	@ (800e9c8 <_dtoa_r+0xab8>)
 800e96e:	b11b      	cbz	r3, 800e978 <_dtoa_r+0xa68>
 800e970:	f107 0308 	add.w	r3, r7, #8
 800e974:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e976:	6013      	str	r3, [r2, #0]
 800e978:	4638      	mov	r0, r7
 800e97a:	b011      	add	sp, #68	@ 0x44
 800e97c:	ecbd 8b02 	vpop	{d8}
 800e980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e984:	9b07      	ldr	r3, [sp, #28]
 800e986:	2b01      	cmp	r3, #1
 800e988:	f77f ae2c 	ble.w	800e5e4 <_dtoa_r+0x6d4>
 800e98c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e98e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e990:	2001      	movs	r0, #1
 800e992:	e64c      	b.n	800e62e <_dtoa_r+0x71e>
 800e994:	f1bb 0f00 	cmp.w	fp, #0
 800e998:	f77f aed8 	ble.w	800e74c <_dtoa_r+0x83c>
 800e99c:	463e      	mov	r6, r7
 800e99e:	9801      	ldr	r0, [sp, #4]
 800e9a0:	4621      	mov	r1, r4
 800e9a2:	f7ff fa2c 	bl	800ddfe <quorem>
 800e9a6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800e9aa:	f806 ab01 	strb.w	sl, [r6], #1
 800e9ae:	1bf2      	subs	r2, r6, r7
 800e9b0:	4593      	cmp	fp, r2
 800e9b2:	ddb4      	ble.n	800e91e <_dtoa_r+0xa0e>
 800e9b4:	9901      	ldr	r1, [sp, #4]
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	220a      	movs	r2, #10
 800e9ba:	4648      	mov	r0, r9
 800e9bc:	f000 f968 	bl	800ec90 <__multadd>
 800e9c0:	9001      	str	r0, [sp, #4]
 800e9c2:	e7ec      	b.n	800e99e <_dtoa_r+0xa8e>
 800e9c4:	0801149d 	.word	0x0801149d
 800e9c8:	08011421 	.word	0x08011421

0800e9cc <_free_r>:
 800e9cc:	b538      	push	{r3, r4, r5, lr}
 800e9ce:	4605      	mov	r5, r0
 800e9d0:	2900      	cmp	r1, #0
 800e9d2:	d041      	beq.n	800ea58 <_free_r+0x8c>
 800e9d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e9d8:	1f0c      	subs	r4, r1, #4
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	bfb8      	it	lt
 800e9de:	18e4      	addlt	r4, r4, r3
 800e9e0:	f000 f8e8 	bl	800ebb4 <__malloc_lock>
 800e9e4:	4a1d      	ldr	r2, [pc, #116]	@ (800ea5c <_free_r+0x90>)
 800e9e6:	6813      	ldr	r3, [r2, #0]
 800e9e8:	b933      	cbnz	r3, 800e9f8 <_free_r+0x2c>
 800e9ea:	6063      	str	r3, [r4, #4]
 800e9ec:	6014      	str	r4, [r2, #0]
 800e9ee:	4628      	mov	r0, r5
 800e9f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e9f4:	f000 b8e4 	b.w	800ebc0 <__malloc_unlock>
 800e9f8:	42a3      	cmp	r3, r4
 800e9fa:	d908      	bls.n	800ea0e <_free_r+0x42>
 800e9fc:	6820      	ldr	r0, [r4, #0]
 800e9fe:	1821      	adds	r1, r4, r0
 800ea00:	428b      	cmp	r3, r1
 800ea02:	bf01      	itttt	eq
 800ea04:	6819      	ldreq	r1, [r3, #0]
 800ea06:	685b      	ldreq	r3, [r3, #4]
 800ea08:	1809      	addeq	r1, r1, r0
 800ea0a:	6021      	streq	r1, [r4, #0]
 800ea0c:	e7ed      	b.n	800e9ea <_free_r+0x1e>
 800ea0e:	461a      	mov	r2, r3
 800ea10:	685b      	ldr	r3, [r3, #4]
 800ea12:	b10b      	cbz	r3, 800ea18 <_free_r+0x4c>
 800ea14:	42a3      	cmp	r3, r4
 800ea16:	d9fa      	bls.n	800ea0e <_free_r+0x42>
 800ea18:	6811      	ldr	r1, [r2, #0]
 800ea1a:	1850      	adds	r0, r2, r1
 800ea1c:	42a0      	cmp	r0, r4
 800ea1e:	d10b      	bne.n	800ea38 <_free_r+0x6c>
 800ea20:	6820      	ldr	r0, [r4, #0]
 800ea22:	4401      	add	r1, r0
 800ea24:	1850      	adds	r0, r2, r1
 800ea26:	4283      	cmp	r3, r0
 800ea28:	6011      	str	r1, [r2, #0]
 800ea2a:	d1e0      	bne.n	800e9ee <_free_r+0x22>
 800ea2c:	6818      	ldr	r0, [r3, #0]
 800ea2e:	685b      	ldr	r3, [r3, #4]
 800ea30:	6053      	str	r3, [r2, #4]
 800ea32:	4408      	add	r0, r1
 800ea34:	6010      	str	r0, [r2, #0]
 800ea36:	e7da      	b.n	800e9ee <_free_r+0x22>
 800ea38:	d902      	bls.n	800ea40 <_free_r+0x74>
 800ea3a:	230c      	movs	r3, #12
 800ea3c:	602b      	str	r3, [r5, #0]
 800ea3e:	e7d6      	b.n	800e9ee <_free_r+0x22>
 800ea40:	6820      	ldr	r0, [r4, #0]
 800ea42:	1821      	adds	r1, r4, r0
 800ea44:	428b      	cmp	r3, r1
 800ea46:	bf04      	itt	eq
 800ea48:	6819      	ldreq	r1, [r3, #0]
 800ea4a:	685b      	ldreq	r3, [r3, #4]
 800ea4c:	6063      	str	r3, [r4, #4]
 800ea4e:	bf04      	itt	eq
 800ea50:	1809      	addeq	r1, r1, r0
 800ea52:	6021      	streq	r1, [r4, #0]
 800ea54:	6054      	str	r4, [r2, #4]
 800ea56:	e7ca      	b.n	800e9ee <_free_r+0x22>
 800ea58:	bd38      	pop	{r3, r4, r5, pc}
 800ea5a:	bf00      	nop
 800ea5c:	20005a6c 	.word	0x20005a6c

0800ea60 <malloc>:
 800ea60:	4b02      	ldr	r3, [pc, #8]	@ (800ea6c <malloc+0xc>)
 800ea62:	4601      	mov	r1, r0
 800ea64:	6818      	ldr	r0, [r3, #0]
 800ea66:	f000 b825 	b.w	800eab4 <_malloc_r>
 800ea6a:	bf00      	nop
 800ea6c:	2000416c 	.word	0x2000416c

0800ea70 <sbrk_aligned>:
 800ea70:	b570      	push	{r4, r5, r6, lr}
 800ea72:	4e0f      	ldr	r6, [pc, #60]	@ (800eab0 <sbrk_aligned+0x40>)
 800ea74:	460c      	mov	r4, r1
 800ea76:	6831      	ldr	r1, [r6, #0]
 800ea78:	4605      	mov	r5, r0
 800ea7a:	b911      	cbnz	r1, 800ea82 <sbrk_aligned+0x12>
 800ea7c:	f000 fea8 	bl	800f7d0 <_sbrk_r>
 800ea80:	6030      	str	r0, [r6, #0]
 800ea82:	4621      	mov	r1, r4
 800ea84:	4628      	mov	r0, r5
 800ea86:	f000 fea3 	bl	800f7d0 <_sbrk_r>
 800ea8a:	1c43      	adds	r3, r0, #1
 800ea8c:	d103      	bne.n	800ea96 <sbrk_aligned+0x26>
 800ea8e:	f04f 34ff 	mov.w	r4, #4294967295
 800ea92:	4620      	mov	r0, r4
 800ea94:	bd70      	pop	{r4, r5, r6, pc}
 800ea96:	1cc4      	adds	r4, r0, #3
 800ea98:	f024 0403 	bic.w	r4, r4, #3
 800ea9c:	42a0      	cmp	r0, r4
 800ea9e:	d0f8      	beq.n	800ea92 <sbrk_aligned+0x22>
 800eaa0:	1a21      	subs	r1, r4, r0
 800eaa2:	4628      	mov	r0, r5
 800eaa4:	f000 fe94 	bl	800f7d0 <_sbrk_r>
 800eaa8:	3001      	adds	r0, #1
 800eaaa:	d1f2      	bne.n	800ea92 <sbrk_aligned+0x22>
 800eaac:	e7ef      	b.n	800ea8e <sbrk_aligned+0x1e>
 800eaae:	bf00      	nop
 800eab0:	20005a68 	.word	0x20005a68

0800eab4 <_malloc_r>:
 800eab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eab8:	1ccd      	adds	r5, r1, #3
 800eaba:	f025 0503 	bic.w	r5, r5, #3
 800eabe:	3508      	adds	r5, #8
 800eac0:	2d0c      	cmp	r5, #12
 800eac2:	bf38      	it	cc
 800eac4:	250c      	movcc	r5, #12
 800eac6:	2d00      	cmp	r5, #0
 800eac8:	4606      	mov	r6, r0
 800eaca:	db01      	blt.n	800ead0 <_malloc_r+0x1c>
 800eacc:	42a9      	cmp	r1, r5
 800eace:	d904      	bls.n	800eada <_malloc_r+0x26>
 800ead0:	230c      	movs	r3, #12
 800ead2:	6033      	str	r3, [r6, #0]
 800ead4:	2000      	movs	r0, #0
 800ead6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eada:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ebb0 <_malloc_r+0xfc>
 800eade:	f000 f869 	bl	800ebb4 <__malloc_lock>
 800eae2:	f8d8 3000 	ldr.w	r3, [r8]
 800eae6:	461c      	mov	r4, r3
 800eae8:	bb44      	cbnz	r4, 800eb3c <_malloc_r+0x88>
 800eaea:	4629      	mov	r1, r5
 800eaec:	4630      	mov	r0, r6
 800eaee:	f7ff ffbf 	bl	800ea70 <sbrk_aligned>
 800eaf2:	1c43      	adds	r3, r0, #1
 800eaf4:	4604      	mov	r4, r0
 800eaf6:	d158      	bne.n	800ebaa <_malloc_r+0xf6>
 800eaf8:	f8d8 4000 	ldr.w	r4, [r8]
 800eafc:	4627      	mov	r7, r4
 800eafe:	2f00      	cmp	r7, #0
 800eb00:	d143      	bne.n	800eb8a <_malloc_r+0xd6>
 800eb02:	2c00      	cmp	r4, #0
 800eb04:	d04b      	beq.n	800eb9e <_malloc_r+0xea>
 800eb06:	6823      	ldr	r3, [r4, #0]
 800eb08:	4639      	mov	r1, r7
 800eb0a:	4630      	mov	r0, r6
 800eb0c:	eb04 0903 	add.w	r9, r4, r3
 800eb10:	f000 fe5e 	bl	800f7d0 <_sbrk_r>
 800eb14:	4581      	cmp	r9, r0
 800eb16:	d142      	bne.n	800eb9e <_malloc_r+0xea>
 800eb18:	6821      	ldr	r1, [r4, #0]
 800eb1a:	1a6d      	subs	r5, r5, r1
 800eb1c:	4629      	mov	r1, r5
 800eb1e:	4630      	mov	r0, r6
 800eb20:	f7ff ffa6 	bl	800ea70 <sbrk_aligned>
 800eb24:	3001      	adds	r0, #1
 800eb26:	d03a      	beq.n	800eb9e <_malloc_r+0xea>
 800eb28:	6823      	ldr	r3, [r4, #0]
 800eb2a:	442b      	add	r3, r5
 800eb2c:	6023      	str	r3, [r4, #0]
 800eb2e:	f8d8 3000 	ldr.w	r3, [r8]
 800eb32:	685a      	ldr	r2, [r3, #4]
 800eb34:	bb62      	cbnz	r2, 800eb90 <_malloc_r+0xdc>
 800eb36:	f8c8 7000 	str.w	r7, [r8]
 800eb3a:	e00f      	b.n	800eb5c <_malloc_r+0xa8>
 800eb3c:	6822      	ldr	r2, [r4, #0]
 800eb3e:	1b52      	subs	r2, r2, r5
 800eb40:	d420      	bmi.n	800eb84 <_malloc_r+0xd0>
 800eb42:	2a0b      	cmp	r2, #11
 800eb44:	d917      	bls.n	800eb76 <_malloc_r+0xc2>
 800eb46:	1961      	adds	r1, r4, r5
 800eb48:	42a3      	cmp	r3, r4
 800eb4a:	6025      	str	r5, [r4, #0]
 800eb4c:	bf18      	it	ne
 800eb4e:	6059      	strne	r1, [r3, #4]
 800eb50:	6863      	ldr	r3, [r4, #4]
 800eb52:	bf08      	it	eq
 800eb54:	f8c8 1000 	streq.w	r1, [r8]
 800eb58:	5162      	str	r2, [r4, r5]
 800eb5a:	604b      	str	r3, [r1, #4]
 800eb5c:	4630      	mov	r0, r6
 800eb5e:	f000 f82f 	bl	800ebc0 <__malloc_unlock>
 800eb62:	f104 000b 	add.w	r0, r4, #11
 800eb66:	1d23      	adds	r3, r4, #4
 800eb68:	f020 0007 	bic.w	r0, r0, #7
 800eb6c:	1ac2      	subs	r2, r0, r3
 800eb6e:	bf1c      	itt	ne
 800eb70:	1a1b      	subne	r3, r3, r0
 800eb72:	50a3      	strne	r3, [r4, r2]
 800eb74:	e7af      	b.n	800ead6 <_malloc_r+0x22>
 800eb76:	6862      	ldr	r2, [r4, #4]
 800eb78:	42a3      	cmp	r3, r4
 800eb7a:	bf0c      	ite	eq
 800eb7c:	f8c8 2000 	streq.w	r2, [r8]
 800eb80:	605a      	strne	r2, [r3, #4]
 800eb82:	e7eb      	b.n	800eb5c <_malloc_r+0xa8>
 800eb84:	4623      	mov	r3, r4
 800eb86:	6864      	ldr	r4, [r4, #4]
 800eb88:	e7ae      	b.n	800eae8 <_malloc_r+0x34>
 800eb8a:	463c      	mov	r4, r7
 800eb8c:	687f      	ldr	r7, [r7, #4]
 800eb8e:	e7b6      	b.n	800eafe <_malloc_r+0x4a>
 800eb90:	461a      	mov	r2, r3
 800eb92:	685b      	ldr	r3, [r3, #4]
 800eb94:	42a3      	cmp	r3, r4
 800eb96:	d1fb      	bne.n	800eb90 <_malloc_r+0xdc>
 800eb98:	2300      	movs	r3, #0
 800eb9a:	6053      	str	r3, [r2, #4]
 800eb9c:	e7de      	b.n	800eb5c <_malloc_r+0xa8>
 800eb9e:	230c      	movs	r3, #12
 800eba0:	6033      	str	r3, [r6, #0]
 800eba2:	4630      	mov	r0, r6
 800eba4:	f000 f80c 	bl	800ebc0 <__malloc_unlock>
 800eba8:	e794      	b.n	800ead4 <_malloc_r+0x20>
 800ebaa:	6005      	str	r5, [r0, #0]
 800ebac:	e7d6      	b.n	800eb5c <_malloc_r+0xa8>
 800ebae:	bf00      	nop
 800ebb0:	20005a6c 	.word	0x20005a6c

0800ebb4 <__malloc_lock>:
 800ebb4:	4801      	ldr	r0, [pc, #4]	@ (800ebbc <__malloc_lock+0x8>)
 800ebb6:	f7ff b912 	b.w	800ddde <__retarget_lock_acquire_recursive>
 800ebba:	bf00      	nop
 800ebbc:	20005a64 	.word	0x20005a64

0800ebc0 <__malloc_unlock>:
 800ebc0:	4801      	ldr	r0, [pc, #4]	@ (800ebc8 <__malloc_unlock+0x8>)
 800ebc2:	f7ff b90d 	b.w	800dde0 <__retarget_lock_release_recursive>
 800ebc6:	bf00      	nop
 800ebc8:	20005a64 	.word	0x20005a64

0800ebcc <_Balloc>:
 800ebcc:	b570      	push	{r4, r5, r6, lr}
 800ebce:	69c6      	ldr	r6, [r0, #28]
 800ebd0:	4604      	mov	r4, r0
 800ebd2:	460d      	mov	r5, r1
 800ebd4:	b976      	cbnz	r6, 800ebf4 <_Balloc+0x28>
 800ebd6:	2010      	movs	r0, #16
 800ebd8:	f7ff ff42 	bl	800ea60 <malloc>
 800ebdc:	4602      	mov	r2, r0
 800ebde:	61e0      	str	r0, [r4, #28]
 800ebe0:	b920      	cbnz	r0, 800ebec <_Balloc+0x20>
 800ebe2:	4b18      	ldr	r3, [pc, #96]	@ (800ec44 <_Balloc+0x78>)
 800ebe4:	4818      	ldr	r0, [pc, #96]	@ (800ec48 <_Balloc+0x7c>)
 800ebe6:	216b      	movs	r1, #107	@ 0x6b
 800ebe8:	f000 fe02 	bl	800f7f0 <__assert_func>
 800ebec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ebf0:	6006      	str	r6, [r0, #0]
 800ebf2:	60c6      	str	r6, [r0, #12]
 800ebf4:	69e6      	ldr	r6, [r4, #28]
 800ebf6:	68f3      	ldr	r3, [r6, #12]
 800ebf8:	b183      	cbz	r3, 800ec1c <_Balloc+0x50>
 800ebfa:	69e3      	ldr	r3, [r4, #28]
 800ebfc:	68db      	ldr	r3, [r3, #12]
 800ebfe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ec02:	b9b8      	cbnz	r0, 800ec34 <_Balloc+0x68>
 800ec04:	2101      	movs	r1, #1
 800ec06:	fa01 f605 	lsl.w	r6, r1, r5
 800ec0a:	1d72      	adds	r2, r6, #5
 800ec0c:	0092      	lsls	r2, r2, #2
 800ec0e:	4620      	mov	r0, r4
 800ec10:	f000 fe0c 	bl	800f82c <_calloc_r>
 800ec14:	b160      	cbz	r0, 800ec30 <_Balloc+0x64>
 800ec16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ec1a:	e00e      	b.n	800ec3a <_Balloc+0x6e>
 800ec1c:	2221      	movs	r2, #33	@ 0x21
 800ec1e:	2104      	movs	r1, #4
 800ec20:	4620      	mov	r0, r4
 800ec22:	f000 fe03 	bl	800f82c <_calloc_r>
 800ec26:	69e3      	ldr	r3, [r4, #28]
 800ec28:	60f0      	str	r0, [r6, #12]
 800ec2a:	68db      	ldr	r3, [r3, #12]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d1e4      	bne.n	800ebfa <_Balloc+0x2e>
 800ec30:	2000      	movs	r0, #0
 800ec32:	bd70      	pop	{r4, r5, r6, pc}
 800ec34:	6802      	ldr	r2, [r0, #0]
 800ec36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ec40:	e7f7      	b.n	800ec32 <_Balloc+0x66>
 800ec42:	bf00      	nop
 800ec44:	0801142e 	.word	0x0801142e
 800ec48:	080114ae 	.word	0x080114ae

0800ec4c <_Bfree>:
 800ec4c:	b570      	push	{r4, r5, r6, lr}
 800ec4e:	69c6      	ldr	r6, [r0, #28]
 800ec50:	4605      	mov	r5, r0
 800ec52:	460c      	mov	r4, r1
 800ec54:	b976      	cbnz	r6, 800ec74 <_Bfree+0x28>
 800ec56:	2010      	movs	r0, #16
 800ec58:	f7ff ff02 	bl	800ea60 <malloc>
 800ec5c:	4602      	mov	r2, r0
 800ec5e:	61e8      	str	r0, [r5, #28]
 800ec60:	b920      	cbnz	r0, 800ec6c <_Bfree+0x20>
 800ec62:	4b09      	ldr	r3, [pc, #36]	@ (800ec88 <_Bfree+0x3c>)
 800ec64:	4809      	ldr	r0, [pc, #36]	@ (800ec8c <_Bfree+0x40>)
 800ec66:	218f      	movs	r1, #143	@ 0x8f
 800ec68:	f000 fdc2 	bl	800f7f0 <__assert_func>
 800ec6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ec70:	6006      	str	r6, [r0, #0]
 800ec72:	60c6      	str	r6, [r0, #12]
 800ec74:	b13c      	cbz	r4, 800ec86 <_Bfree+0x3a>
 800ec76:	69eb      	ldr	r3, [r5, #28]
 800ec78:	6862      	ldr	r2, [r4, #4]
 800ec7a:	68db      	ldr	r3, [r3, #12]
 800ec7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ec80:	6021      	str	r1, [r4, #0]
 800ec82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ec86:	bd70      	pop	{r4, r5, r6, pc}
 800ec88:	0801142e 	.word	0x0801142e
 800ec8c:	080114ae 	.word	0x080114ae

0800ec90 <__multadd>:
 800ec90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec94:	690d      	ldr	r5, [r1, #16]
 800ec96:	4607      	mov	r7, r0
 800ec98:	460c      	mov	r4, r1
 800ec9a:	461e      	mov	r6, r3
 800ec9c:	f101 0c14 	add.w	ip, r1, #20
 800eca0:	2000      	movs	r0, #0
 800eca2:	f8dc 3000 	ldr.w	r3, [ip]
 800eca6:	b299      	uxth	r1, r3
 800eca8:	fb02 6101 	mla	r1, r2, r1, r6
 800ecac:	0c1e      	lsrs	r6, r3, #16
 800ecae:	0c0b      	lsrs	r3, r1, #16
 800ecb0:	fb02 3306 	mla	r3, r2, r6, r3
 800ecb4:	b289      	uxth	r1, r1
 800ecb6:	3001      	adds	r0, #1
 800ecb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ecbc:	4285      	cmp	r5, r0
 800ecbe:	f84c 1b04 	str.w	r1, [ip], #4
 800ecc2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ecc6:	dcec      	bgt.n	800eca2 <__multadd+0x12>
 800ecc8:	b30e      	cbz	r6, 800ed0e <__multadd+0x7e>
 800ecca:	68a3      	ldr	r3, [r4, #8]
 800eccc:	42ab      	cmp	r3, r5
 800ecce:	dc19      	bgt.n	800ed04 <__multadd+0x74>
 800ecd0:	6861      	ldr	r1, [r4, #4]
 800ecd2:	4638      	mov	r0, r7
 800ecd4:	3101      	adds	r1, #1
 800ecd6:	f7ff ff79 	bl	800ebcc <_Balloc>
 800ecda:	4680      	mov	r8, r0
 800ecdc:	b928      	cbnz	r0, 800ecea <__multadd+0x5a>
 800ecde:	4602      	mov	r2, r0
 800ece0:	4b0c      	ldr	r3, [pc, #48]	@ (800ed14 <__multadd+0x84>)
 800ece2:	480d      	ldr	r0, [pc, #52]	@ (800ed18 <__multadd+0x88>)
 800ece4:	21ba      	movs	r1, #186	@ 0xba
 800ece6:	f000 fd83 	bl	800f7f0 <__assert_func>
 800ecea:	6922      	ldr	r2, [r4, #16]
 800ecec:	3202      	adds	r2, #2
 800ecee:	f104 010c 	add.w	r1, r4, #12
 800ecf2:	0092      	lsls	r2, r2, #2
 800ecf4:	300c      	adds	r0, #12
 800ecf6:	f7ff f874 	bl	800dde2 <memcpy>
 800ecfa:	4621      	mov	r1, r4
 800ecfc:	4638      	mov	r0, r7
 800ecfe:	f7ff ffa5 	bl	800ec4c <_Bfree>
 800ed02:	4644      	mov	r4, r8
 800ed04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ed08:	3501      	adds	r5, #1
 800ed0a:	615e      	str	r6, [r3, #20]
 800ed0c:	6125      	str	r5, [r4, #16]
 800ed0e:	4620      	mov	r0, r4
 800ed10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed14:	0801149d 	.word	0x0801149d
 800ed18:	080114ae 	.word	0x080114ae

0800ed1c <__hi0bits>:
 800ed1c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ed20:	4603      	mov	r3, r0
 800ed22:	bf36      	itet	cc
 800ed24:	0403      	lslcc	r3, r0, #16
 800ed26:	2000      	movcs	r0, #0
 800ed28:	2010      	movcc	r0, #16
 800ed2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ed2e:	bf3c      	itt	cc
 800ed30:	021b      	lslcc	r3, r3, #8
 800ed32:	3008      	addcc	r0, #8
 800ed34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ed38:	bf3c      	itt	cc
 800ed3a:	011b      	lslcc	r3, r3, #4
 800ed3c:	3004      	addcc	r0, #4
 800ed3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed42:	bf3c      	itt	cc
 800ed44:	009b      	lslcc	r3, r3, #2
 800ed46:	3002      	addcc	r0, #2
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	db05      	blt.n	800ed58 <__hi0bits+0x3c>
 800ed4c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ed50:	f100 0001 	add.w	r0, r0, #1
 800ed54:	bf08      	it	eq
 800ed56:	2020      	moveq	r0, #32
 800ed58:	4770      	bx	lr

0800ed5a <__lo0bits>:
 800ed5a:	6803      	ldr	r3, [r0, #0]
 800ed5c:	4602      	mov	r2, r0
 800ed5e:	f013 0007 	ands.w	r0, r3, #7
 800ed62:	d00b      	beq.n	800ed7c <__lo0bits+0x22>
 800ed64:	07d9      	lsls	r1, r3, #31
 800ed66:	d421      	bmi.n	800edac <__lo0bits+0x52>
 800ed68:	0798      	lsls	r0, r3, #30
 800ed6a:	bf49      	itett	mi
 800ed6c:	085b      	lsrmi	r3, r3, #1
 800ed6e:	089b      	lsrpl	r3, r3, #2
 800ed70:	2001      	movmi	r0, #1
 800ed72:	6013      	strmi	r3, [r2, #0]
 800ed74:	bf5c      	itt	pl
 800ed76:	6013      	strpl	r3, [r2, #0]
 800ed78:	2002      	movpl	r0, #2
 800ed7a:	4770      	bx	lr
 800ed7c:	b299      	uxth	r1, r3
 800ed7e:	b909      	cbnz	r1, 800ed84 <__lo0bits+0x2a>
 800ed80:	0c1b      	lsrs	r3, r3, #16
 800ed82:	2010      	movs	r0, #16
 800ed84:	b2d9      	uxtb	r1, r3
 800ed86:	b909      	cbnz	r1, 800ed8c <__lo0bits+0x32>
 800ed88:	3008      	adds	r0, #8
 800ed8a:	0a1b      	lsrs	r3, r3, #8
 800ed8c:	0719      	lsls	r1, r3, #28
 800ed8e:	bf04      	itt	eq
 800ed90:	091b      	lsreq	r3, r3, #4
 800ed92:	3004      	addeq	r0, #4
 800ed94:	0799      	lsls	r1, r3, #30
 800ed96:	bf04      	itt	eq
 800ed98:	089b      	lsreq	r3, r3, #2
 800ed9a:	3002      	addeq	r0, #2
 800ed9c:	07d9      	lsls	r1, r3, #31
 800ed9e:	d403      	bmi.n	800eda8 <__lo0bits+0x4e>
 800eda0:	085b      	lsrs	r3, r3, #1
 800eda2:	f100 0001 	add.w	r0, r0, #1
 800eda6:	d003      	beq.n	800edb0 <__lo0bits+0x56>
 800eda8:	6013      	str	r3, [r2, #0]
 800edaa:	4770      	bx	lr
 800edac:	2000      	movs	r0, #0
 800edae:	4770      	bx	lr
 800edb0:	2020      	movs	r0, #32
 800edb2:	4770      	bx	lr

0800edb4 <__i2b>:
 800edb4:	b510      	push	{r4, lr}
 800edb6:	460c      	mov	r4, r1
 800edb8:	2101      	movs	r1, #1
 800edba:	f7ff ff07 	bl	800ebcc <_Balloc>
 800edbe:	4602      	mov	r2, r0
 800edc0:	b928      	cbnz	r0, 800edce <__i2b+0x1a>
 800edc2:	4b05      	ldr	r3, [pc, #20]	@ (800edd8 <__i2b+0x24>)
 800edc4:	4805      	ldr	r0, [pc, #20]	@ (800eddc <__i2b+0x28>)
 800edc6:	f240 1145 	movw	r1, #325	@ 0x145
 800edca:	f000 fd11 	bl	800f7f0 <__assert_func>
 800edce:	2301      	movs	r3, #1
 800edd0:	6144      	str	r4, [r0, #20]
 800edd2:	6103      	str	r3, [r0, #16]
 800edd4:	bd10      	pop	{r4, pc}
 800edd6:	bf00      	nop
 800edd8:	0801149d 	.word	0x0801149d
 800eddc:	080114ae 	.word	0x080114ae

0800ede0 <__multiply>:
 800ede0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ede4:	4617      	mov	r7, r2
 800ede6:	690a      	ldr	r2, [r1, #16]
 800ede8:	693b      	ldr	r3, [r7, #16]
 800edea:	429a      	cmp	r2, r3
 800edec:	bfa8      	it	ge
 800edee:	463b      	movge	r3, r7
 800edf0:	4689      	mov	r9, r1
 800edf2:	bfa4      	itt	ge
 800edf4:	460f      	movge	r7, r1
 800edf6:	4699      	movge	r9, r3
 800edf8:	693d      	ldr	r5, [r7, #16]
 800edfa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800edfe:	68bb      	ldr	r3, [r7, #8]
 800ee00:	6879      	ldr	r1, [r7, #4]
 800ee02:	eb05 060a 	add.w	r6, r5, sl
 800ee06:	42b3      	cmp	r3, r6
 800ee08:	b085      	sub	sp, #20
 800ee0a:	bfb8      	it	lt
 800ee0c:	3101      	addlt	r1, #1
 800ee0e:	f7ff fedd 	bl	800ebcc <_Balloc>
 800ee12:	b930      	cbnz	r0, 800ee22 <__multiply+0x42>
 800ee14:	4602      	mov	r2, r0
 800ee16:	4b41      	ldr	r3, [pc, #260]	@ (800ef1c <__multiply+0x13c>)
 800ee18:	4841      	ldr	r0, [pc, #260]	@ (800ef20 <__multiply+0x140>)
 800ee1a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ee1e:	f000 fce7 	bl	800f7f0 <__assert_func>
 800ee22:	f100 0414 	add.w	r4, r0, #20
 800ee26:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ee2a:	4623      	mov	r3, r4
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	4573      	cmp	r3, lr
 800ee30:	d320      	bcc.n	800ee74 <__multiply+0x94>
 800ee32:	f107 0814 	add.w	r8, r7, #20
 800ee36:	f109 0114 	add.w	r1, r9, #20
 800ee3a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ee3e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ee42:	9302      	str	r3, [sp, #8]
 800ee44:	1beb      	subs	r3, r5, r7
 800ee46:	3b15      	subs	r3, #21
 800ee48:	f023 0303 	bic.w	r3, r3, #3
 800ee4c:	3304      	adds	r3, #4
 800ee4e:	3715      	adds	r7, #21
 800ee50:	42bd      	cmp	r5, r7
 800ee52:	bf38      	it	cc
 800ee54:	2304      	movcc	r3, #4
 800ee56:	9301      	str	r3, [sp, #4]
 800ee58:	9b02      	ldr	r3, [sp, #8]
 800ee5a:	9103      	str	r1, [sp, #12]
 800ee5c:	428b      	cmp	r3, r1
 800ee5e:	d80c      	bhi.n	800ee7a <__multiply+0x9a>
 800ee60:	2e00      	cmp	r6, #0
 800ee62:	dd03      	ble.n	800ee6c <__multiply+0x8c>
 800ee64:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d055      	beq.n	800ef18 <__multiply+0x138>
 800ee6c:	6106      	str	r6, [r0, #16]
 800ee6e:	b005      	add	sp, #20
 800ee70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee74:	f843 2b04 	str.w	r2, [r3], #4
 800ee78:	e7d9      	b.n	800ee2e <__multiply+0x4e>
 800ee7a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ee7e:	f1ba 0f00 	cmp.w	sl, #0
 800ee82:	d01f      	beq.n	800eec4 <__multiply+0xe4>
 800ee84:	46c4      	mov	ip, r8
 800ee86:	46a1      	mov	r9, r4
 800ee88:	2700      	movs	r7, #0
 800ee8a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ee8e:	f8d9 3000 	ldr.w	r3, [r9]
 800ee92:	fa1f fb82 	uxth.w	fp, r2
 800ee96:	b29b      	uxth	r3, r3
 800ee98:	fb0a 330b 	mla	r3, sl, fp, r3
 800ee9c:	443b      	add	r3, r7
 800ee9e:	f8d9 7000 	ldr.w	r7, [r9]
 800eea2:	0c12      	lsrs	r2, r2, #16
 800eea4:	0c3f      	lsrs	r7, r7, #16
 800eea6:	fb0a 7202 	mla	r2, sl, r2, r7
 800eeaa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800eeae:	b29b      	uxth	r3, r3
 800eeb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eeb4:	4565      	cmp	r5, ip
 800eeb6:	f849 3b04 	str.w	r3, [r9], #4
 800eeba:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800eebe:	d8e4      	bhi.n	800ee8a <__multiply+0xaa>
 800eec0:	9b01      	ldr	r3, [sp, #4]
 800eec2:	50e7      	str	r7, [r4, r3]
 800eec4:	9b03      	ldr	r3, [sp, #12]
 800eec6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800eeca:	3104      	adds	r1, #4
 800eecc:	f1b9 0f00 	cmp.w	r9, #0
 800eed0:	d020      	beq.n	800ef14 <__multiply+0x134>
 800eed2:	6823      	ldr	r3, [r4, #0]
 800eed4:	4647      	mov	r7, r8
 800eed6:	46a4      	mov	ip, r4
 800eed8:	f04f 0a00 	mov.w	sl, #0
 800eedc:	f8b7 b000 	ldrh.w	fp, [r7]
 800eee0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800eee4:	fb09 220b 	mla	r2, r9, fp, r2
 800eee8:	4452      	add	r2, sl
 800eeea:	b29b      	uxth	r3, r3
 800eeec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eef0:	f84c 3b04 	str.w	r3, [ip], #4
 800eef4:	f857 3b04 	ldr.w	r3, [r7], #4
 800eef8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eefc:	f8bc 3000 	ldrh.w	r3, [ip]
 800ef00:	fb09 330a 	mla	r3, r9, sl, r3
 800ef04:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ef08:	42bd      	cmp	r5, r7
 800ef0a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ef0e:	d8e5      	bhi.n	800eedc <__multiply+0xfc>
 800ef10:	9a01      	ldr	r2, [sp, #4]
 800ef12:	50a3      	str	r3, [r4, r2]
 800ef14:	3404      	adds	r4, #4
 800ef16:	e79f      	b.n	800ee58 <__multiply+0x78>
 800ef18:	3e01      	subs	r6, #1
 800ef1a:	e7a1      	b.n	800ee60 <__multiply+0x80>
 800ef1c:	0801149d 	.word	0x0801149d
 800ef20:	080114ae 	.word	0x080114ae

0800ef24 <__pow5mult>:
 800ef24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef28:	4615      	mov	r5, r2
 800ef2a:	f012 0203 	ands.w	r2, r2, #3
 800ef2e:	4607      	mov	r7, r0
 800ef30:	460e      	mov	r6, r1
 800ef32:	d007      	beq.n	800ef44 <__pow5mult+0x20>
 800ef34:	4c25      	ldr	r4, [pc, #148]	@ (800efcc <__pow5mult+0xa8>)
 800ef36:	3a01      	subs	r2, #1
 800ef38:	2300      	movs	r3, #0
 800ef3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ef3e:	f7ff fea7 	bl	800ec90 <__multadd>
 800ef42:	4606      	mov	r6, r0
 800ef44:	10ad      	asrs	r5, r5, #2
 800ef46:	d03d      	beq.n	800efc4 <__pow5mult+0xa0>
 800ef48:	69fc      	ldr	r4, [r7, #28]
 800ef4a:	b97c      	cbnz	r4, 800ef6c <__pow5mult+0x48>
 800ef4c:	2010      	movs	r0, #16
 800ef4e:	f7ff fd87 	bl	800ea60 <malloc>
 800ef52:	4602      	mov	r2, r0
 800ef54:	61f8      	str	r0, [r7, #28]
 800ef56:	b928      	cbnz	r0, 800ef64 <__pow5mult+0x40>
 800ef58:	4b1d      	ldr	r3, [pc, #116]	@ (800efd0 <__pow5mult+0xac>)
 800ef5a:	481e      	ldr	r0, [pc, #120]	@ (800efd4 <__pow5mult+0xb0>)
 800ef5c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ef60:	f000 fc46 	bl	800f7f0 <__assert_func>
 800ef64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ef68:	6004      	str	r4, [r0, #0]
 800ef6a:	60c4      	str	r4, [r0, #12]
 800ef6c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ef70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ef74:	b94c      	cbnz	r4, 800ef8a <__pow5mult+0x66>
 800ef76:	f240 2171 	movw	r1, #625	@ 0x271
 800ef7a:	4638      	mov	r0, r7
 800ef7c:	f7ff ff1a 	bl	800edb4 <__i2b>
 800ef80:	2300      	movs	r3, #0
 800ef82:	f8c8 0008 	str.w	r0, [r8, #8]
 800ef86:	4604      	mov	r4, r0
 800ef88:	6003      	str	r3, [r0, #0]
 800ef8a:	f04f 0900 	mov.w	r9, #0
 800ef8e:	07eb      	lsls	r3, r5, #31
 800ef90:	d50a      	bpl.n	800efa8 <__pow5mult+0x84>
 800ef92:	4631      	mov	r1, r6
 800ef94:	4622      	mov	r2, r4
 800ef96:	4638      	mov	r0, r7
 800ef98:	f7ff ff22 	bl	800ede0 <__multiply>
 800ef9c:	4631      	mov	r1, r6
 800ef9e:	4680      	mov	r8, r0
 800efa0:	4638      	mov	r0, r7
 800efa2:	f7ff fe53 	bl	800ec4c <_Bfree>
 800efa6:	4646      	mov	r6, r8
 800efa8:	106d      	asrs	r5, r5, #1
 800efaa:	d00b      	beq.n	800efc4 <__pow5mult+0xa0>
 800efac:	6820      	ldr	r0, [r4, #0]
 800efae:	b938      	cbnz	r0, 800efc0 <__pow5mult+0x9c>
 800efb0:	4622      	mov	r2, r4
 800efb2:	4621      	mov	r1, r4
 800efb4:	4638      	mov	r0, r7
 800efb6:	f7ff ff13 	bl	800ede0 <__multiply>
 800efba:	6020      	str	r0, [r4, #0]
 800efbc:	f8c0 9000 	str.w	r9, [r0]
 800efc0:	4604      	mov	r4, r0
 800efc2:	e7e4      	b.n	800ef8e <__pow5mult+0x6a>
 800efc4:	4630      	mov	r0, r6
 800efc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800efca:	bf00      	nop
 800efcc:	08011560 	.word	0x08011560
 800efd0:	0801142e 	.word	0x0801142e
 800efd4:	080114ae 	.word	0x080114ae

0800efd8 <__lshift>:
 800efd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efdc:	460c      	mov	r4, r1
 800efde:	6849      	ldr	r1, [r1, #4]
 800efe0:	6923      	ldr	r3, [r4, #16]
 800efe2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800efe6:	68a3      	ldr	r3, [r4, #8]
 800efe8:	4607      	mov	r7, r0
 800efea:	4691      	mov	r9, r2
 800efec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800eff0:	f108 0601 	add.w	r6, r8, #1
 800eff4:	42b3      	cmp	r3, r6
 800eff6:	db0b      	blt.n	800f010 <__lshift+0x38>
 800eff8:	4638      	mov	r0, r7
 800effa:	f7ff fde7 	bl	800ebcc <_Balloc>
 800effe:	4605      	mov	r5, r0
 800f000:	b948      	cbnz	r0, 800f016 <__lshift+0x3e>
 800f002:	4602      	mov	r2, r0
 800f004:	4b28      	ldr	r3, [pc, #160]	@ (800f0a8 <__lshift+0xd0>)
 800f006:	4829      	ldr	r0, [pc, #164]	@ (800f0ac <__lshift+0xd4>)
 800f008:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f00c:	f000 fbf0 	bl	800f7f0 <__assert_func>
 800f010:	3101      	adds	r1, #1
 800f012:	005b      	lsls	r3, r3, #1
 800f014:	e7ee      	b.n	800eff4 <__lshift+0x1c>
 800f016:	2300      	movs	r3, #0
 800f018:	f100 0114 	add.w	r1, r0, #20
 800f01c:	f100 0210 	add.w	r2, r0, #16
 800f020:	4618      	mov	r0, r3
 800f022:	4553      	cmp	r3, sl
 800f024:	db33      	blt.n	800f08e <__lshift+0xb6>
 800f026:	6920      	ldr	r0, [r4, #16]
 800f028:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f02c:	f104 0314 	add.w	r3, r4, #20
 800f030:	f019 091f 	ands.w	r9, r9, #31
 800f034:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f038:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f03c:	d02b      	beq.n	800f096 <__lshift+0xbe>
 800f03e:	f1c9 0e20 	rsb	lr, r9, #32
 800f042:	468a      	mov	sl, r1
 800f044:	2200      	movs	r2, #0
 800f046:	6818      	ldr	r0, [r3, #0]
 800f048:	fa00 f009 	lsl.w	r0, r0, r9
 800f04c:	4310      	orrs	r0, r2
 800f04e:	f84a 0b04 	str.w	r0, [sl], #4
 800f052:	f853 2b04 	ldr.w	r2, [r3], #4
 800f056:	459c      	cmp	ip, r3
 800f058:	fa22 f20e 	lsr.w	r2, r2, lr
 800f05c:	d8f3      	bhi.n	800f046 <__lshift+0x6e>
 800f05e:	ebac 0304 	sub.w	r3, ip, r4
 800f062:	3b15      	subs	r3, #21
 800f064:	f023 0303 	bic.w	r3, r3, #3
 800f068:	3304      	adds	r3, #4
 800f06a:	f104 0015 	add.w	r0, r4, #21
 800f06e:	4560      	cmp	r0, ip
 800f070:	bf88      	it	hi
 800f072:	2304      	movhi	r3, #4
 800f074:	50ca      	str	r2, [r1, r3]
 800f076:	b10a      	cbz	r2, 800f07c <__lshift+0xa4>
 800f078:	f108 0602 	add.w	r6, r8, #2
 800f07c:	3e01      	subs	r6, #1
 800f07e:	4638      	mov	r0, r7
 800f080:	612e      	str	r6, [r5, #16]
 800f082:	4621      	mov	r1, r4
 800f084:	f7ff fde2 	bl	800ec4c <_Bfree>
 800f088:	4628      	mov	r0, r5
 800f08a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f08e:	f842 0f04 	str.w	r0, [r2, #4]!
 800f092:	3301      	adds	r3, #1
 800f094:	e7c5      	b.n	800f022 <__lshift+0x4a>
 800f096:	3904      	subs	r1, #4
 800f098:	f853 2b04 	ldr.w	r2, [r3], #4
 800f09c:	f841 2f04 	str.w	r2, [r1, #4]!
 800f0a0:	459c      	cmp	ip, r3
 800f0a2:	d8f9      	bhi.n	800f098 <__lshift+0xc0>
 800f0a4:	e7ea      	b.n	800f07c <__lshift+0xa4>
 800f0a6:	bf00      	nop
 800f0a8:	0801149d 	.word	0x0801149d
 800f0ac:	080114ae 	.word	0x080114ae

0800f0b0 <__mcmp>:
 800f0b0:	690a      	ldr	r2, [r1, #16]
 800f0b2:	4603      	mov	r3, r0
 800f0b4:	6900      	ldr	r0, [r0, #16]
 800f0b6:	1a80      	subs	r0, r0, r2
 800f0b8:	b530      	push	{r4, r5, lr}
 800f0ba:	d10e      	bne.n	800f0da <__mcmp+0x2a>
 800f0bc:	3314      	adds	r3, #20
 800f0be:	3114      	adds	r1, #20
 800f0c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f0c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f0c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f0cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f0d0:	4295      	cmp	r5, r2
 800f0d2:	d003      	beq.n	800f0dc <__mcmp+0x2c>
 800f0d4:	d205      	bcs.n	800f0e2 <__mcmp+0x32>
 800f0d6:	f04f 30ff 	mov.w	r0, #4294967295
 800f0da:	bd30      	pop	{r4, r5, pc}
 800f0dc:	42a3      	cmp	r3, r4
 800f0de:	d3f3      	bcc.n	800f0c8 <__mcmp+0x18>
 800f0e0:	e7fb      	b.n	800f0da <__mcmp+0x2a>
 800f0e2:	2001      	movs	r0, #1
 800f0e4:	e7f9      	b.n	800f0da <__mcmp+0x2a>
	...

0800f0e8 <__mdiff>:
 800f0e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0ec:	4689      	mov	r9, r1
 800f0ee:	4606      	mov	r6, r0
 800f0f0:	4611      	mov	r1, r2
 800f0f2:	4648      	mov	r0, r9
 800f0f4:	4614      	mov	r4, r2
 800f0f6:	f7ff ffdb 	bl	800f0b0 <__mcmp>
 800f0fa:	1e05      	subs	r5, r0, #0
 800f0fc:	d112      	bne.n	800f124 <__mdiff+0x3c>
 800f0fe:	4629      	mov	r1, r5
 800f100:	4630      	mov	r0, r6
 800f102:	f7ff fd63 	bl	800ebcc <_Balloc>
 800f106:	4602      	mov	r2, r0
 800f108:	b928      	cbnz	r0, 800f116 <__mdiff+0x2e>
 800f10a:	4b3f      	ldr	r3, [pc, #252]	@ (800f208 <__mdiff+0x120>)
 800f10c:	f240 2137 	movw	r1, #567	@ 0x237
 800f110:	483e      	ldr	r0, [pc, #248]	@ (800f20c <__mdiff+0x124>)
 800f112:	f000 fb6d 	bl	800f7f0 <__assert_func>
 800f116:	2301      	movs	r3, #1
 800f118:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f11c:	4610      	mov	r0, r2
 800f11e:	b003      	add	sp, #12
 800f120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f124:	bfbc      	itt	lt
 800f126:	464b      	movlt	r3, r9
 800f128:	46a1      	movlt	r9, r4
 800f12a:	4630      	mov	r0, r6
 800f12c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f130:	bfba      	itte	lt
 800f132:	461c      	movlt	r4, r3
 800f134:	2501      	movlt	r5, #1
 800f136:	2500      	movge	r5, #0
 800f138:	f7ff fd48 	bl	800ebcc <_Balloc>
 800f13c:	4602      	mov	r2, r0
 800f13e:	b918      	cbnz	r0, 800f148 <__mdiff+0x60>
 800f140:	4b31      	ldr	r3, [pc, #196]	@ (800f208 <__mdiff+0x120>)
 800f142:	f240 2145 	movw	r1, #581	@ 0x245
 800f146:	e7e3      	b.n	800f110 <__mdiff+0x28>
 800f148:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f14c:	6926      	ldr	r6, [r4, #16]
 800f14e:	60c5      	str	r5, [r0, #12]
 800f150:	f109 0310 	add.w	r3, r9, #16
 800f154:	f109 0514 	add.w	r5, r9, #20
 800f158:	f104 0e14 	add.w	lr, r4, #20
 800f15c:	f100 0b14 	add.w	fp, r0, #20
 800f160:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f164:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f168:	9301      	str	r3, [sp, #4]
 800f16a:	46d9      	mov	r9, fp
 800f16c:	f04f 0c00 	mov.w	ip, #0
 800f170:	9b01      	ldr	r3, [sp, #4]
 800f172:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f176:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f17a:	9301      	str	r3, [sp, #4]
 800f17c:	fa1f f38a 	uxth.w	r3, sl
 800f180:	4619      	mov	r1, r3
 800f182:	b283      	uxth	r3, r0
 800f184:	1acb      	subs	r3, r1, r3
 800f186:	0c00      	lsrs	r0, r0, #16
 800f188:	4463      	add	r3, ip
 800f18a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f18e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f192:	b29b      	uxth	r3, r3
 800f194:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f198:	4576      	cmp	r6, lr
 800f19a:	f849 3b04 	str.w	r3, [r9], #4
 800f19e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f1a2:	d8e5      	bhi.n	800f170 <__mdiff+0x88>
 800f1a4:	1b33      	subs	r3, r6, r4
 800f1a6:	3b15      	subs	r3, #21
 800f1a8:	f023 0303 	bic.w	r3, r3, #3
 800f1ac:	3415      	adds	r4, #21
 800f1ae:	3304      	adds	r3, #4
 800f1b0:	42a6      	cmp	r6, r4
 800f1b2:	bf38      	it	cc
 800f1b4:	2304      	movcc	r3, #4
 800f1b6:	441d      	add	r5, r3
 800f1b8:	445b      	add	r3, fp
 800f1ba:	461e      	mov	r6, r3
 800f1bc:	462c      	mov	r4, r5
 800f1be:	4544      	cmp	r4, r8
 800f1c0:	d30e      	bcc.n	800f1e0 <__mdiff+0xf8>
 800f1c2:	f108 0103 	add.w	r1, r8, #3
 800f1c6:	1b49      	subs	r1, r1, r5
 800f1c8:	f021 0103 	bic.w	r1, r1, #3
 800f1cc:	3d03      	subs	r5, #3
 800f1ce:	45a8      	cmp	r8, r5
 800f1d0:	bf38      	it	cc
 800f1d2:	2100      	movcc	r1, #0
 800f1d4:	440b      	add	r3, r1
 800f1d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f1da:	b191      	cbz	r1, 800f202 <__mdiff+0x11a>
 800f1dc:	6117      	str	r7, [r2, #16]
 800f1de:	e79d      	b.n	800f11c <__mdiff+0x34>
 800f1e0:	f854 1b04 	ldr.w	r1, [r4], #4
 800f1e4:	46e6      	mov	lr, ip
 800f1e6:	0c08      	lsrs	r0, r1, #16
 800f1e8:	fa1c fc81 	uxtah	ip, ip, r1
 800f1ec:	4471      	add	r1, lr
 800f1ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f1f2:	b289      	uxth	r1, r1
 800f1f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f1f8:	f846 1b04 	str.w	r1, [r6], #4
 800f1fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f200:	e7dd      	b.n	800f1be <__mdiff+0xd6>
 800f202:	3f01      	subs	r7, #1
 800f204:	e7e7      	b.n	800f1d6 <__mdiff+0xee>
 800f206:	bf00      	nop
 800f208:	0801149d 	.word	0x0801149d
 800f20c:	080114ae 	.word	0x080114ae

0800f210 <__d2b>:
 800f210:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f214:	460f      	mov	r7, r1
 800f216:	2101      	movs	r1, #1
 800f218:	ec59 8b10 	vmov	r8, r9, d0
 800f21c:	4616      	mov	r6, r2
 800f21e:	f7ff fcd5 	bl	800ebcc <_Balloc>
 800f222:	4604      	mov	r4, r0
 800f224:	b930      	cbnz	r0, 800f234 <__d2b+0x24>
 800f226:	4602      	mov	r2, r0
 800f228:	4b23      	ldr	r3, [pc, #140]	@ (800f2b8 <__d2b+0xa8>)
 800f22a:	4824      	ldr	r0, [pc, #144]	@ (800f2bc <__d2b+0xac>)
 800f22c:	f240 310f 	movw	r1, #783	@ 0x30f
 800f230:	f000 fade 	bl	800f7f0 <__assert_func>
 800f234:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f238:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f23c:	b10d      	cbz	r5, 800f242 <__d2b+0x32>
 800f23e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f242:	9301      	str	r3, [sp, #4]
 800f244:	f1b8 0300 	subs.w	r3, r8, #0
 800f248:	d023      	beq.n	800f292 <__d2b+0x82>
 800f24a:	4668      	mov	r0, sp
 800f24c:	9300      	str	r3, [sp, #0]
 800f24e:	f7ff fd84 	bl	800ed5a <__lo0bits>
 800f252:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f256:	b1d0      	cbz	r0, 800f28e <__d2b+0x7e>
 800f258:	f1c0 0320 	rsb	r3, r0, #32
 800f25c:	fa02 f303 	lsl.w	r3, r2, r3
 800f260:	430b      	orrs	r3, r1
 800f262:	40c2      	lsrs	r2, r0
 800f264:	6163      	str	r3, [r4, #20]
 800f266:	9201      	str	r2, [sp, #4]
 800f268:	9b01      	ldr	r3, [sp, #4]
 800f26a:	61a3      	str	r3, [r4, #24]
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	bf0c      	ite	eq
 800f270:	2201      	moveq	r2, #1
 800f272:	2202      	movne	r2, #2
 800f274:	6122      	str	r2, [r4, #16]
 800f276:	b1a5      	cbz	r5, 800f2a2 <__d2b+0x92>
 800f278:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f27c:	4405      	add	r5, r0
 800f27e:	603d      	str	r5, [r7, #0]
 800f280:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f284:	6030      	str	r0, [r6, #0]
 800f286:	4620      	mov	r0, r4
 800f288:	b003      	add	sp, #12
 800f28a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f28e:	6161      	str	r1, [r4, #20]
 800f290:	e7ea      	b.n	800f268 <__d2b+0x58>
 800f292:	a801      	add	r0, sp, #4
 800f294:	f7ff fd61 	bl	800ed5a <__lo0bits>
 800f298:	9b01      	ldr	r3, [sp, #4]
 800f29a:	6163      	str	r3, [r4, #20]
 800f29c:	3020      	adds	r0, #32
 800f29e:	2201      	movs	r2, #1
 800f2a0:	e7e8      	b.n	800f274 <__d2b+0x64>
 800f2a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f2a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f2aa:	6038      	str	r0, [r7, #0]
 800f2ac:	6918      	ldr	r0, [r3, #16]
 800f2ae:	f7ff fd35 	bl	800ed1c <__hi0bits>
 800f2b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f2b6:	e7e5      	b.n	800f284 <__d2b+0x74>
 800f2b8:	0801149d 	.word	0x0801149d
 800f2bc:	080114ae 	.word	0x080114ae

0800f2c0 <__ssputs_r>:
 800f2c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2c4:	688e      	ldr	r6, [r1, #8]
 800f2c6:	461f      	mov	r7, r3
 800f2c8:	42be      	cmp	r6, r7
 800f2ca:	680b      	ldr	r3, [r1, #0]
 800f2cc:	4682      	mov	sl, r0
 800f2ce:	460c      	mov	r4, r1
 800f2d0:	4690      	mov	r8, r2
 800f2d2:	d82d      	bhi.n	800f330 <__ssputs_r+0x70>
 800f2d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f2d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f2dc:	d026      	beq.n	800f32c <__ssputs_r+0x6c>
 800f2de:	6965      	ldr	r5, [r4, #20]
 800f2e0:	6909      	ldr	r1, [r1, #16]
 800f2e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f2e6:	eba3 0901 	sub.w	r9, r3, r1
 800f2ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f2ee:	1c7b      	adds	r3, r7, #1
 800f2f0:	444b      	add	r3, r9
 800f2f2:	106d      	asrs	r5, r5, #1
 800f2f4:	429d      	cmp	r5, r3
 800f2f6:	bf38      	it	cc
 800f2f8:	461d      	movcc	r5, r3
 800f2fa:	0553      	lsls	r3, r2, #21
 800f2fc:	d527      	bpl.n	800f34e <__ssputs_r+0x8e>
 800f2fe:	4629      	mov	r1, r5
 800f300:	f7ff fbd8 	bl	800eab4 <_malloc_r>
 800f304:	4606      	mov	r6, r0
 800f306:	b360      	cbz	r0, 800f362 <__ssputs_r+0xa2>
 800f308:	6921      	ldr	r1, [r4, #16]
 800f30a:	464a      	mov	r2, r9
 800f30c:	f7fe fd69 	bl	800dde2 <memcpy>
 800f310:	89a3      	ldrh	r3, [r4, #12]
 800f312:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f31a:	81a3      	strh	r3, [r4, #12]
 800f31c:	6126      	str	r6, [r4, #16]
 800f31e:	6165      	str	r5, [r4, #20]
 800f320:	444e      	add	r6, r9
 800f322:	eba5 0509 	sub.w	r5, r5, r9
 800f326:	6026      	str	r6, [r4, #0]
 800f328:	60a5      	str	r5, [r4, #8]
 800f32a:	463e      	mov	r6, r7
 800f32c:	42be      	cmp	r6, r7
 800f32e:	d900      	bls.n	800f332 <__ssputs_r+0x72>
 800f330:	463e      	mov	r6, r7
 800f332:	6820      	ldr	r0, [r4, #0]
 800f334:	4632      	mov	r2, r6
 800f336:	4641      	mov	r1, r8
 800f338:	f7fe fcac 	bl	800dc94 <memmove>
 800f33c:	68a3      	ldr	r3, [r4, #8]
 800f33e:	1b9b      	subs	r3, r3, r6
 800f340:	60a3      	str	r3, [r4, #8]
 800f342:	6823      	ldr	r3, [r4, #0]
 800f344:	4433      	add	r3, r6
 800f346:	6023      	str	r3, [r4, #0]
 800f348:	2000      	movs	r0, #0
 800f34a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f34e:	462a      	mov	r2, r5
 800f350:	f000 fa92 	bl	800f878 <_realloc_r>
 800f354:	4606      	mov	r6, r0
 800f356:	2800      	cmp	r0, #0
 800f358:	d1e0      	bne.n	800f31c <__ssputs_r+0x5c>
 800f35a:	6921      	ldr	r1, [r4, #16]
 800f35c:	4650      	mov	r0, sl
 800f35e:	f7ff fb35 	bl	800e9cc <_free_r>
 800f362:	230c      	movs	r3, #12
 800f364:	f8ca 3000 	str.w	r3, [sl]
 800f368:	89a3      	ldrh	r3, [r4, #12]
 800f36a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f36e:	81a3      	strh	r3, [r4, #12]
 800f370:	f04f 30ff 	mov.w	r0, #4294967295
 800f374:	e7e9      	b.n	800f34a <__ssputs_r+0x8a>
	...

0800f378 <_svfiprintf_r>:
 800f378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f37c:	4698      	mov	r8, r3
 800f37e:	898b      	ldrh	r3, [r1, #12]
 800f380:	061b      	lsls	r3, r3, #24
 800f382:	b09d      	sub	sp, #116	@ 0x74
 800f384:	4607      	mov	r7, r0
 800f386:	460d      	mov	r5, r1
 800f388:	4614      	mov	r4, r2
 800f38a:	d510      	bpl.n	800f3ae <_svfiprintf_r+0x36>
 800f38c:	690b      	ldr	r3, [r1, #16]
 800f38e:	b973      	cbnz	r3, 800f3ae <_svfiprintf_r+0x36>
 800f390:	2140      	movs	r1, #64	@ 0x40
 800f392:	f7ff fb8f 	bl	800eab4 <_malloc_r>
 800f396:	6028      	str	r0, [r5, #0]
 800f398:	6128      	str	r0, [r5, #16]
 800f39a:	b930      	cbnz	r0, 800f3aa <_svfiprintf_r+0x32>
 800f39c:	230c      	movs	r3, #12
 800f39e:	603b      	str	r3, [r7, #0]
 800f3a0:	f04f 30ff 	mov.w	r0, #4294967295
 800f3a4:	b01d      	add	sp, #116	@ 0x74
 800f3a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3aa:	2340      	movs	r3, #64	@ 0x40
 800f3ac:	616b      	str	r3, [r5, #20]
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3b2:	2320      	movs	r3, #32
 800f3b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f3b8:	f8cd 800c 	str.w	r8, [sp, #12]
 800f3bc:	2330      	movs	r3, #48	@ 0x30
 800f3be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f55c <_svfiprintf_r+0x1e4>
 800f3c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f3c6:	f04f 0901 	mov.w	r9, #1
 800f3ca:	4623      	mov	r3, r4
 800f3cc:	469a      	mov	sl, r3
 800f3ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f3d2:	b10a      	cbz	r2, 800f3d8 <_svfiprintf_r+0x60>
 800f3d4:	2a25      	cmp	r2, #37	@ 0x25
 800f3d6:	d1f9      	bne.n	800f3cc <_svfiprintf_r+0x54>
 800f3d8:	ebba 0b04 	subs.w	fp, sl, r4
 800f3dc:	d00b      	beq.n	800f3f6 <_svfiprintf_r+0x7e>
 800f3de:	465b      	mov	r3, fp
 800f3e0:	4622      	mov	r2, r4
 800f3e2:	4629      	mov	r1, r5
 800f3e4:	4638      	mov	r0, r7
 800f3e6:	f7ff ff6b 	bl	800f2c0 <__ssputs_r>
 800f3ea:	3001      	adds	r0, #1
 800f3ec:	f000 80a7 	beq.w	800f53e <_svfiprintf_r+0x1c6>
 800f3f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f3f2:	445a      	add	r2, fp
 800f3f4:	9209      	str	r2, [sp, #36]	@ 0x24
 800f3f6:	f89a 3000 	ldrb.w	r3, [sl]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	f000 809f 	beq.w	800f53e <_svfiprintf_r+0x1c6>
 800f400:	2300      	movs	r3, #0
 800f402:	f04f 32ff 	mov.w	r2, #4294967295
 800f406:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f40a:	f10a 0a01 	add.w	sl, sl, #1
 800f40e:	9304      	str	r3, [sp, #16]
 800f410:	9307      	str	r3, [sp, #28]
 800f412:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f416:	931a      	str	r3, [sp, #104]	@ 0x68
 800f418:	4654      	mov	r4, sl
 800f41a:	2205      	movs	r2, #5
 800f41c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f420:	484e      	ldr	r0, [pc, #312]	@ (800f55c <_svfiprintf_r+0x1e4>)
 800f422:	f7f0 ff1d 	bl	8000260 <memchr>
 800f426:	9a04      	ldr	r2, [sp, #16]
 800f428:	b9d8      	cbnz	r0, 800f462 <_svfiprintf_r+0xea>
 800f42a:	06d0      	lsls	r0, r2, #27
 800f42c:	bf44      	itt	mi
 800f42e:	2320      	movmi	r3, #32
 800f430:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f434:	0711      	lsls	r1, r2, #28
 800f436:	bf44      	itt	mi
 800f438:	232b      	movmi	r3, #43	@ 0x2b
 800f43a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f43e:	f89a 3000 	ldrb.w	r3, [sl]
 800f442:	2b2a      	cmp	r3, #42	@ 0x2a
 800f444:	d015      	beq.n	800f472 <_svfiprintf_r+0xfa>
 800f446:	9a07      	ldr	r2, [sp, #28]
 800f448:	4654      	mov	r4, sl
 800f44a:	2000      	movs	r0, #0
 800f44c:	f04f 0c0a 	mov.w	ip, #10
 800f450:	4621      	mov	r1, r4
 800f452:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f456:	3b30      	subs	r3, #48	@ 0x30
 800f458:	2b09      	cmp	r3, #9
 800f45a:	d94b      	bls.n	800f4f4 <_svfiprintf_r+0x17c>
 800f45c:	b1b0      	cbz	r0, 800f48c <_svfiprintf_r+0x114>
 800f45e:	9207      	str	r2, [sp, #28]
 800f460:	e014      	b.n	800f48c <_svfiprintf_r+0x114>
 800f462:	eba0 0308 	sub.w	r3, r0, r8
 800f466:	fa09 f303 	lsl.w	r3, r9, r3
 800f46a:	4313      	orrs	r3, r2
 800f46c:	9304      	str	r3, [sp, #16]
 800f46e:	46a2      	mov	sl, r4
 800f470:	e7d2      	b.n	800f418 <_svfiprintf_r+0xa0>
 800f472:	9b03      	ldr	r3, [sp, #12]
 800f474:	1d19      	adds	r1, r3, #4
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	9103      	str	r1, [sp, #12]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	bfbb      	ittet	lt
 800f47e:	425b      	neglt	r3, r3
 800f480:	f042 0202 	orrlt.w	r2, r2, #2
 800f484:	9307      	strge	r3, [sp, #28]
 800f486:	9307      	strlt	r3, [sp, #28]
 800f488:	bfb8      	it	lt
 800f48a:	9204      	strlt	r2, [sp, #16]
 800f48c:	7823      	ldrb	r3, [r4, #0]
 800f48e:	2b2e      	cmp	r3, #46	@ 0x2e
 800f490:	d10a      	bne.n	800f4a8 <_svfiprintf_r+0x130>
 800f492:	7863      	ldrb	r3, [r4, #1]
 800f494:	2b2a      	cmp	r3, #42	@ 0x2a
 800f496:	d132      	bne.n	800f4fe <_svfiprintf_r+0x186>
 800f498:	9b03      	ldr	r3, [sp, #12]
 800f49a:	1d1a      	adds	r2, r3, #4
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	9203      	str	r2, [sp, #12]
 800f4a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f4a4:	3402      	adds	r4, #2
 800f4a6:	9305      	str	r3, [sp, #20]
 800f4a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f56c <_svfiprintf_r+0x1f4>
 800f4ac:	7821      	ldrb	r1, [r4, #0]
 800f4ae:	2203      	movs	r2, #3
 800f4b0:	4650      	mov	r0, sl
 800f4b2:	f7f0 fed5 	bl	8000260 <memchr>
 800f4b6:	b138      	cbz	r0, 800f4c8 <_svfiprintf_r+0x150>
 800f4b8:	9b04      	ldr	r3, [sp, #16]
 800f4ba:	eba0 000a 	sub.w	r0, r0, sl
 800f4be:	2240      	movs	r2, #64	@ 0x40
 800f4c0:	4082      	lsls	r2, r0
 800f4c2:	4313      	orrs	r3, r2
 800f4c4:	3401      	adds	r4, #1
 800f4c6:	9304      	str	r3, [sp, #16]
 800f4c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4cc:	4824      	ldr	r0, [pc, #144]	@ (800f560 <_svfiprintf_r+0x1e8>)
 800f4ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f4d2:	2206      	movs	r2, #6
 800f4d4:	f7f0 fec4 	bl	8000260 <memchr>
 800f4d8:	2800      	cmp	r0, #0
 800f4da:	d036      	beq.n	800f54a <_svfiprintf_r+0x1d2>
 800f4dc:	4b21      	ldr	r3, [pc, #132]	@ (800f564 <_svfiprintf_r+0x1ec>)
 800f4de:	bb1b      	cbnz	r3, 800f528 <_svfiprintf_r+0x1b0>
 800f4e0:	9b03      	ldr	r3, [sp, #12]
 800f4e2:	3307      	adds	r3, #7
 800f4e4:	f023 0307 	bic.w	r3, r3, #7
 800f4e8:	3308      	adds	r3, #8
 800f4ea:	9303      	str	r3, [sp, #12]
 800f4ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4ee:	4433      	add	r3, r6
 800f4f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f4f2:	e76a      	b.n	800f3ca <_svfiprintf_r+0x52>
 800f4f4:	fb0c 3202 	mla	r2, ip, r2, r3
 800f4f8:	460c      	mov	r4, r1
 800f4fa:	2001      	movs	r0, #1
 800f4fc:	e7a8      	b.n	800f450 <_svfiprintf_r+0xd8>
 800f4fe:	2300      	movs	r3, #0
 800f500:	3401      	adds	r4, #1
 800f502:	9305      	str	r3, [sp, #20]
 800f504:	4619      	mov	r1, r3
 800f506:	f04f 0c0a 	mov.w	ip, #10
 800f50a:	4620      	mov	r0, r4
 800f50c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f510:	3a30      	subs	r2, #48	@ 0x30
 800f512:	2a09      	cmp	r2, #9
 800f514:	d903      	bls.n	800f51e <_svfiprintf_r+0x1a6>
 800f516:	2b00      	cmp	r3, #0
 800f518:	d0c6      	beq.n	800f4a8 <_svfiprintf_r+0x130>
 800f51a:	9105      	str	r1, [sp, #20]
 800f51c:	e7c4      	b.n	800f4a8 <_svfiprintf_r+0x130>
 800f51e:	fb0c 2101 	mla	r1, ip, r1, r2
 800f522:	4604      	mov	r4, r0
 800f524:	2301      	movs	r3, #1
 800f526:	e7f0      	b.n	800f50a <_svfiprintf_r+0x192>
 800f528:	ab03      	add	r3, sp, #12
 800f52a:	9300      	str	r3, [sp, #0]
 800f52c:	462a      	mov	r2, r5
 800f52e:	4b0e      	ldr	r3, [pc, #56]	@ (800f568 <_svfiprintf_r+0x1f0>)
 800f530:	a904      	add	r1, sp, #16
 800f532:	4638      	mov	r0, r7
 800f534:	f7fd fd80 	bl	800d038 <_printf_float>
 800f538:	1c42      	adds	r2, r0, #1
 800f53a:	4606      	mov	r6, r0
 800f53c:	d1d6      	bne.n	800f4ec <_svfiprintf_r+0x174>
 800f53e:	89ab      	ldrh	r3, [r5, #12]
 800f540:	065b      	lsls	r3, r3, #25
 800f542:	f53f af2d 	bmi.w	800f3a0 <_svfiprintf_r+0x28>
 800f546:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f548:	e72c      	b.n	800f3a4 <_svfiprintf_r+0x2c>
 800f54a:	ab03      	add	r3, sp, #12
 800f54c:	9300      	str	r3, [sp, #0]
 800f54e:	462a      	mov	r2, r5
 800f550:	4b05      	ldr	r3, [pc, #20]	@ (800f568 <_svfiprintf_r+0x1f0>)
 800f552:	a904      	add	r1, sp, #16
 800f554:	4638      	mov	r0, r7
 800f556:	f7fd fff7 	bl	800d548 <_printf_i>
 800f55a:	e7ed      	b.n	800f538 <_svfiprintf_r+0x1c0>
 800f55c:	08011507 	.word	0x08011507
 800f560:	08011511 	.word	0x08011511
 800f564:	0800d039 	.word	0x0800d039
 800f568:	0800f2c1 	.word	0x0800f2c1
 800f56c:	0801150d 	.word	0x0801150d

0800f570 <__sflush_r>:
 800f570:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f578:	0716      	lsls	r6, r2, #28
 800f57a:	4605      	mov	r5, r0
 800f57c:	460c      	mov	r4, r1
 800f57e:	d454      	bmi.n	800f62a <__sflush_r+0xba>
 800f580:	684b      	ldr	r3, [r1, #4]
 800f582:	2b00      	cmp	r3, #0
 800f584:	dc02      	bgt.n	800f58c <__sflush_r+0x1c>
 800f586:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f588:	2b00      	cmp	r3, #0
 800f58a:	dd48      	ble.n	800f61e <__sflush_r+0xae>
 800f58c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f58e:	2e00      	cmp	r6, #0
 800f590:	d045      	beq.n	800f61e <__sflush_r+0xae>
 800f592:	2300      	movs	r3, #0
 800f594:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f598:	682f      	ldr	r7, [r5, #0]
 800f59a:	6a21      	ldr	r1, [r4, #32]
 800f59c:	602b      	str	r3, [r5, #0]
 800f59e:	d030      	beq.n	800f602 <__sflush_r+0x92>
 800f5a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f5a2:	89a3      	ldrh	r3, [r4, #12]
 800f5a4:	0759      	lsls	r1, r3, #29
 800f5a6:	d505      	bpl.n	800f5b4 <__sflush_r+0x44>
 800f5a8:	6863      	ldr	r3, [r4, #4]
 800f5aa:	1ad2      	subs	r2, r2, r3
 800f5ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f5ae:	b10b      	cbz	r3, 800f5b4 <__sflush_r+0x44>
 800f5b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f5b2:	1ad2      	subs	r2, r2, r3
 800f5b4:	2300      	movs	r3, #0
 800f5b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f5b8:	6a21      	ldr	r1, [r4, #32]
 800f5ba:	4628      	mov	r0, r5
 800f5bc:	47b0      	blx	r6
 800f5be:	1c43      	adds	r3, r0, #1
 800f5c0:	89a3      	ldrh	r3, [r4, #12]
 800f5c2:	d106      	bne.n	800f5d2 <__sflush_r+0x62>
 800f5c4:	6829      	ldr	r1, [r5, #0]
 800f5c6:	291d      	cmp	r1, #29
 800f5c8:	d82b      	bhi.n	800f622 <__sflush_r+0xb2>
 800f5ca:	4a2a      	ldr	r2, [pc, #168]	@ (800f674 <__sflush_r+0x104>)
 800f5cc:	40ca      	lsrs	r2, r1
 800f5ce:	07d6      	lsls	r6, r2, #31
 800f5d0:	d527      	bpl.n	800f622 <__sflush_r+0xb2>
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	6062      	str	r2, [r4, #4]
 800f5d6:	04d9      	lsls	r1, r3, #19
 800f5d8:	6922      	ldr	r2, [r4, #16]
 800f5da:	6022      	str	r2, [r4, #0]
 800f5dc:	d504      	bpl.n	800f5e8 <__sflush_r+0x78>
 800f5de:	1c42      	adds	r2, r0, #1
 800f5e0:	d101      	bne.n	800f5e6 <__sflush_r+0x76>
 800f5e2:	682b      	ldr	r3, [r5, #0]
 800f5e4:	b903      	cbnz	r3, 800f5e8 <__sflush_r+0x78>
 800f5e6:	6560      	str	r0, [r4, #84]	@ 0x54
 800f5e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f5ea:	602f      	str	r7, [r5, #0]
 800f5ec:	b1b9      	cbz	r1, 800f61e <__sflush_r+0xae>
 800f5ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f5f2:	4299      	cmp	r1, r3
 800f5f4:	d002      	beq.n	800f5fc <__sflush_r+0x8c>
 800f5f6:	4628      	mov	r0, r5
 800f5f8:	f7ff f9e8 	bl	800e9cc <_free_r>
 800f5fc:	2300      	movs	r3, #0
 800f5fe:	6363      	str	r3, [r4, #52]	@ 0x34
 800f600:	e00d      	b.n	800f61e <__sflush_r+0xae>
 800f602:	2301      	movs	r3, #1
 800f604:	4628      	mov	r0, r5
 800f606:	47b0      	blx	r6
 800f608:	4602      	mov	r2, r0
 800f60a:	1c50      	adds	r0, r2, #1
 800f60c:	d1c9      	bne.n	800f5a2 <__sflush_r+0x32>
 800f60e:	682b      	ldr	r3, [r5, #0]
 800f610:	2b00      	cmp	r3, #0
 800f612:	d0c6      	beq.n	800f5a2 <__sflush_r+0x32>
 800f614:	2b1d      	cmp	r3, #29
 800f616:	d001      	beq.n	800f61c <__sflush_r+0xac>
 800f618:	2b16      	cmp	r3, #22
 800f61a:	d11e      	bne.n	800f65a <__sflush_r+0xea>
 800f61c:	602f      	str	r7, [r5, #0]
 800f61e:	2000      	movs	r0, #0
 800f620:	e022      	b.n	800f668 <__sflush_r+0xf8>
 800f622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f626:	b21b      	sxth	r3, r3
 800f628:	e01b      	b.n	800f662 <__sflush_r+0xf2>
 800f62a:	690f      	ldr	r7, [r1, #16]
 800f62c:	2f00      	cmp	r7, #0
 800f62e:	d0f6      	beq.n	800f61e <__sflush_r+0xae>
 800f630:	0793      	lsls	r3, r2, #30
 800f632:	680e      	ldr	r6, [r1, #0]
 800f634:	bf08      	it	eq
 800f636:	694b      	ldreq	r3, [r1, #20]
 800f638:	600f      	str	r7, [r1, #0]
 800f63a:	bf18      	it	ne
 800f63c:	2300      	movne	r3, #0
 800f63e:	eba6 0807 	sub.w	r8, r6, r7
 800f642:	608b      	str	r3, [r1, #8]
 800f644:	f1b8 0f00 	cmp.w	r8, #0
 800f648:	dde9      	ble.n	800f61e <__sflush_r+0xae>
 800f64a:	6a21      	ldr	r1, [r4, #32]
 800f64c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f64e:	4643      	mov	r3, r8
 800f650:	463a      	mov	r2, r7
 800f652:	4628      	mov	r0, r5
 800f654:	47b0      	blx	r6
 800f656:	2800      	cmp	r0, #0
 800f658:	dc08      	bgt.n	800f66c <__sflush_r+0xfc>
 800f65a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f65e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f662:	81a3      	strh	r3, [r4, #12]
 800f664:	f04f 30ff 	mov.w	r0, #4294967295
 800f668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f66c:	4407      	add	r7, r0
 800f66e:	eba8 0800 	sub.w	r8, r8, r0
 800f672:	e7e7      	b.n	800f644 <__sflush_r+0xd4>
 800f674:	20400001 	.word	0x20400001

0800f678 <_fflush_r>:
 800f678:	b538      	push	{r3, r4, r5, lr}
 800f67a:	690b      	ldr	r3, [r1, #16]
 800f67c:	4605      	mov	r5, r0
 800f67e:	460c      	mov	r4, r1
 800f680:	b913      	cbnz	r3, 800f688 <_fflush_r+0x10>
 800f682:	2500      	movs	r5, #0
 800f684:	4628      	mov	r0, r5
 800f686:	bd38      	pop	{r3, r4, r5, pc}
 800f688:	b118      	cbz	r0, 800f692 <_fflush_r+0x1a>
 800f68a:	6a03      	ldr	r3, [r0, #32]
 800f68c:	b90b      	cbnz	r3, 800f692 <_fflush_r+0x1a>
 800f68e:	f7fe f905 	bl	800d89c <__sinit>
 800f692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f696:	2b00      	cmp	r3, #0
 800f698:	d0f3      	beq.n	800f682 <_fflush_r+0xa>
 800f69a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f69c:	07d0      	lsls	r0, r2, #31
 800f69e:	d404      	bmi.n	800f6aa <_fflush_r+0x32>
 800f6a0:	0599      	lsls	r1, r3, #22
 800f6a2:	d402      	bmi.n	800f6aa <_fflush_r+0x32>
 800f6a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f6a6:	f7fe fb9a 	bl	800ddde <__retarget_lock_acquire_recursive>
 800f6aa:	4628      	mov	r0, r5
 800f6ac:	4621      	mov	r1, r4
 800f6ae:	f7ff ff5f 	bl	800f570 <__sflush_r>
 800f6b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f6b4:	07da      	lsls	r2, r3, #31
 800f6b6:	4605      	mov	r5, r0
 800f6b8:	d4e4      	bmi.n	800f684 <_fflush_r+0xc>
 800f6ba:	89a3      	ldrh	r3, [r4, #12]
 800f6bc:	059b      	lsls	r3, r3, #22
 800f6be:	d4e1      	bmi.n	800f684 <_fflush_r+0xc>
 800f6c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f6c2:	f7fe fb8d 	bl	800dde0 <__retarget_lock_release_recursive>
 800f6c6:	e7dd      	b.n	800f684 <_fflush_r+0xc>

0800f6c8 <__swhatbuf_r>:
 800f6c8:	b570      	push	{r4, r5, r6, lr}
 800f6ca:	460c      	mov	r4, r1
 800f6cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6d0:	2900      	cmp	r1, #0
 800f6d2:	b096      	sub	sp, #88	@ 0x58
 800f6d4:	4615      	mov	r5, r2
 800f6d6:	461e      	mov	r6, r3
 800f6d8:	da0d      	bge.n	800f6f6 <__swhatbuf_r+0x2e>
 800f6da:	89a3      	ldrh	r3, [r4, #12]
 800f6dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f6e0:	f04f 0100 	mov.w	r1, #0
 800f6e4:	bf14      	ite	ne
 800f6e6:	2340      	movne	r3, #64	@ 0x40
 800f6e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f6ec:	2000      	movs	r0, #0
 800f6ee:	6031      	str	r1, [r6, #0]
 800f6f0:	602b      	str	r3, [r5, #0]
 800f6f2:	b016      	add	sp, #88	@ 0x58
 800f6f4:	bd70      	pop	{r4, r5, r6, pc}
 800f6f6:	466a      	mov	r2, sp
 800f6f8:	f000 f848 	bl	800f78c <_fstat_r>
 800f6fc:	2800      	cmp	r0, #0
 800f6fe:	dbec      	blt.n	800f6da <__swhatbuf_r+0x12>
 800f700:	9901      	ldr	r1, [sp, #4]
 800f702:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f706:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f70a:	4259      	negs	r1, r3
 800f70c:	4159      	adcs	r1, r3
 800f70e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f712:	e7eb      	b.n	800f6ec <__swhatbuf_r+0x24>

0800f714 <__smakebuf_r>:
 800f714:	898b      	ldrh	r3, [r1, #12]
 800f716:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f718:	079d      	lsls	r5, r3, #30
 800f71a:	4606      	mov	r6, r0
 800f71c:	460c      	mov	r4, r1
 800f71e:	d507      	bpl.n	800f730 <__smakebuf_r+0x1c>
 800f720:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f724:	6023      	str	r3, [r4, #0]
 800f726:	6123      	str	r3, [r4, #16]
 800f728:	2301      	movs	r3, #1
 800f72a:	6163      	str	r3, [r4, #20]
 800f72c:	b003      	add	sp, #12
 800f72e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f730:	ab01      	add	r3, sp, #4
 800f732:	466a      	mov	r2, sp
 800f734:	f7ff ffc8 	bl	800f6c8 <__swhatbuf_r>
 800f738:	9f00      	ldr	r7, [sp, #0]
 800f73a:	4605      	mov	r5, r0
 800f73c:	4639      	mov	r1, r7
 800f73e:	4630      	mov	r0, r6
 800f740:	f7ff f9b8 	bl	800eab4 <_malloc_r>
 800f744:	b948      	cbnz	r0, 800f75a <__smakebuf_r+0x46>
 800f746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f74a:	059a      	lsls	r2, r3, #22
 800f74c:	d4ee      	bmi.n	800f72c <__smakebuf_r+0x18>
 800f74e:	f023 0303 	bic.w	r3, r3, #3
 800f752:	f043 0302 	orr.w	r3, r3, #2
 800f756:	81a3      	strh	r3, [r4, #12]
 800f758:	e7e2      	b.n	800f720 <__smakebuf_r+0xc>
 800f75a:	89a3      	ldrh	r3, [r4, #12]
 800f75c:	6020      	str	r0, [r4, #0]
 800f75e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f762:	81a3      	strh	r3, [r4, #12]
 800f764:	9b01      	ldr	r3, [sp, #4]
 800f766:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f76a:	b15b      	cbz	r3, 800f784 <__smakebuf_r+0x70>
 800f76c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f770:	4630      	mov	r0, r6
 800f772:	f000 f81d 	bl	800f7b0 <_isatty_r>
 800f776:	b128      	cbz	r0, 800f784 <__smakebuf_r+0x70>
 800f778:	89a3      	ldrh	r3, [r4, #12]
 800f77a:	f023 0303 	bic.w	r3, r3, #3
 800f77e:	f043 0301 	orr.w	r3, r3, #1
 800f782:	81a3      	strh	r3, [r4, #12]
 800f784:	89a3      	ldrh	r3, [r4, #12]
 800f786:	431d      	orrs	r5, r3
 800f788:	81a5      	strh	r5, [r4, #12]
 800f78a:	e7cf      	b.n	800f72c <__smakebuf_r+0x18>

0800f78c <_fstat_r>:
 800f78c:	b538      	push	{r3, r4, r5, lr}
 800f78e:	4d07      	ldr	r5, [pc, #28]	@ (800f7ac <_fstat_r+0x20>)
 800f790:	2300      	movs	r3, #0
 800f792:	4604      	mov	r4, r0
 800f794:	4608      	mov	r0, r1
 800f796:	4611      	mov	r1, r2
 800f798:	602b      	str	r3, [r5, #0]
 800f79a:	f7f3 fc3f 	bl	800301c <_fstat>
 800f79e:	1c43      	adds	r3, r0, #1
 800f7a0:	d102      	bne.n	800f7a8 <_fstat_r+0x1c>
 800f7a2:	682b      	ldr	r3, [r5, #0]
 800f7a4:	b103      	cbz	r3, 800f7a8 <_fstat_r+0x1c>
 800f7a6:	6023      	str	r3, [r4, #0]
 800f7a8:	bd38      	pop	{r3, r4, r5, pc}
 800f7aa:	bf00      	nop
 800f7ac:	20005a60 	.word	0x20005a60

0800f7b0 <_isatty_r>:
 800f7b0:	b538      	push	{r3, r4, r5, lr}
 800f7b2:	4d06      	ldr	r5, [pc, #24]	@ (800f7cc <_isatty_r+0x1c>)
 800f7b4:	2300      	movs	r3, #0
 800f7b6:	4604      	mov	r4, r0
 800f7b8:	4608      	mov	r0, r1
 800f7ba:	602b      	str	r3, [r5, #0]
 800f7bc:	f7f3 fc3e 	bl	800303c <_isatty>
 800f7c0:	1c43      	adds	r3, r0, #1
 800f7c2:	d102      	bne.n	800f7ca <_isatty_r+0x1a>
 800f7c4:	682b      	ldr	r3, [r5, #0]
 800f7c6:	b103      	cbz	r3, 800f7ca <_isatty_r+0x1a>
 800f7c8:	6023      	str	r3, [r4, #0]
 800f7ca:	bd38      	pop	{r3, r4, r5, pc}
 800f7cc:	20005a60 	.word	0x20005a60

0800f7d0 <_sbrk_r>:
 800f7d0:	b538      	push	{r3, r4, r5, lr}
 800f7d2:	4d06      	ldr	r5, [pc, #24]	@ (800f7ec <_sbrk_r+0x1c>)
 800f7d4:	2300      	movs	r3, #0
 800f7d6:	4604      	mov	r4, r0
 800f7d8:	4608      	mov	r0, r1
 800f7da:	602b      	str	r3, [r5, #0]
 800f7dc:	f7f3 fc46 	bl	800306c <_sbrk>
 800f7e0:	1c43      	adds	r3, r0, #1
 800f7e2:	d102      	bne.n	800f7ea <_sbrk_r+0x1a>
 800f7e4:	682b      	ldr	r3, [r5, #0]
 800f7e6:	b103      	cbz	r3, 800f7ea <_sbrk_r+0x1a>
 800f7e8:	6023      	str	r3, [r4, #0]
 800f7ea:	bd38      	pop	{r3, r4, r5, pc}
 800f7ec:	20005a60 	.word	0x20005a60

0800f7f0 <__assert_func>:
 800f7f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f7f2:	4614      	mov	r4, r2
 800f7f4:	461a      	mov	r2, r3
 800f7f6:	4b09      	ldr	r3, [pc, #36]	@ (800f81c <__assert_func+0x2c>)
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	4605      	mov	r5, r0
 800f7fc:	68d8      	ldr	r0, [r3, #12]
 800f7fe:	b14c      	cbz	r4, 800f814 <__assert_func+0x24>
 800f800:	4b07      	ldr	r3, [pc, #28]	@ (800f820 <__assert_func+0x30>)
 800f802:	9100      	str	r1, [sp, #0]
 800f804:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f808:	4906      	ldr	r1, [pc, #24]	@ (800f824 <__assert_func+0x34>)
 800f80a:	462b      	mov	r3, r5
 800f80c:	f000 f870 	bl	800f8f0 <fiprintf>
 800f810:	f000 f880 	bl	800f914 <abort>
 800f814:	4b04      	ldr	r3, [pc, #16]	@ (800f828 <__assert_func+0x38>)
 800f816:	461c      	mov	r4, r3
 800f818:	e7f3      	b.n	800f802 <__assert_func+0x12>
 800f81a:	bf00      	nop
 800f81c:	2000416c 	.word	0x2000416c
 800f820:	08011522 	.word	0x08011522
 800f824:	0801152f 	.word	0x0801152f
 800f828:	0801155d 	.word	0x0801155d

0800f82c <_calloc_r>:
 800f82c:	b570      	push	{r4, r5, r6, lr}
 800f82e:	fba1 5402 	umull	r5, r4, r1, r2
 800f832:	b934      	cbnz	r4, 800f842 <_calloc_r+0x16>
 800f834:	4629      	mov	r1, r5
 800f836:	f7ff f93d 	bl	800eab4 <_malloc_r>
 800f83a:	4606      	mov	r6, r0
 800f83c:	b928      	cbnz	r0, 800f84a <_calloc_r+0x1e>
 800f83e:	4630      	mov	r0, r6
 800f840:	bd70      	pop	{r4, r5, r6, pc}
 800f842:	220c      	movs	r2, #12
 800f844:	6002      	str	r2, [r0, #0]
 800f846:	2600      	movs	r6, #0
 800f848:	e7f9      	b.n	800f83e <_calloc_r+0x12>
 800f84a:	462a      	mov	r2, r5
 800f84c:	4621      	mov	r1, r4
 800f84e:	f7fe fa3b 	bl	800dcc8 <memset>
 800f852:	e7f4      	b.n	800f83e <_calloc_r+0x12>

0800f854 <__ascii_mbtowc>:
 800f854:	b082      	sub	sp, #8
 800f856:	b901      	cbnz	r1, 800f85a <__ascii_mbtowc+0x6>
 800f858:	a901      	add	r1, sp, #4
 800f85a:	b142      	cbz	r2, 800f86e <__ascii_mbtowc+0x1a>
 800f85c:	b14b      	cbz	r3, 800f872 <__ascii_mbtowc+0x1e>
 800f85e:	7813      	ldrb	r3, [r2, #0]
 800f860:	600b      	str	r3, [r1, #0]
 800f862:	7812      	ldrb	r2, [r2, #0]
 800f864:	1e10      	subs	r0, r2, #0
 800f866:	bf18      	it	ne
 800f868:	2001      	movne	r0, #1
 800f86a:	b002      	add	sp, #8
 800f86c:	4770      	bx	lr
 800f86e:	4610      	mov	r0, r2
 800f870:	e7fb      	b.n	800f86a <__ascii_mbtowc+0x16>
 800f872:	f06f 0001 	mvn.w	r0, #1
 800f876:	e7f8      	b.n	800f86a <__ascii_mbtowc+0x16>

0800f878 <_realloc_r>:
 800f878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f87c:	4607      	mov	r7, r0
 800f87e:	4614      	mov	r4, r2
 800f880:	460d      	mov	r5, r1
 800f882:	b921      	cbnz	r1, 800f88e <_realloc_r+0x16>
 800f884:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f888:	4611      	mov	r1, r2
 800f88a:	f7ff b913 	b.w	800eab4 <_malloc_r>
 800f88e:	b92a      	cbnz	r2, 800f89c <_realloc_r+0x24>
 800f890:	f7ff f89c 	bl	800e9cc <_free_r>
 800f894:	4625      	mov	r5, r4
 800f896:	4628      	mov	r0, r5
 800f898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f89c:	f000 f841 	bl	800f922 <_malloc_usable_size_r>
 800f8a0:	4284      	cmp	r4, r0
 800f8a2:	4606      	mov	r6, r0
 800f8a4:	d802      	bhi.n	800f8ac <_realloc_r+0x34>
 800f8a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f8aa:	d8f4      	bhi.n	800f896 <_realloc_r+0x1e>
 800f8ac:	4621      	mov	r1, r4
 800f8ae:	4638      	mov	r0, r7
 800f8b0:	f7ff f900 	bl	800eab4 <_malloc_r>
 800f8b4:	4680      	mov	r8, r0
 800f8b6:	b908      	cbnz	r0, 800f8bc <_realloc_r+0x44>
 800f8b8:	4645      	mov	r5, r8
 800f8ba:	e7ec      	b.n	800f896 <_realloc_r+0x1e>
 800f8bc:	42b4      	cmp	r4, r6
 800f8be:	4622      	mov	r2, r4
 800f8c0:	4629      	mov	r1, r5
 800f8c2:	bf28      	it	cs
 800f8c4:	4632      	movcs	r2, r6
 800f8c6:	f7fe fa8c 	bl	800dde2 <memcpy>
 800f8ca:	4629      	mov	r1, r5
 800f8cc:	4638      	mov	r0, r7
 800f8ce:	f7ff f87d 	bl	800e9cc <_free_r>
 800f8d2:	e7f1      	b.n	800f8b8 <_realloc_r+0x40>

0800f8d4 <__ascii_wctomb>:
 800f8d4:	4603      	mov	r3, r0
 800f8d6:	4608      	mov	r0, r1
 800f8d8:	b141      	cbz	r1, 800f8ec <__ascii_wctomb+0x18>
 800f8da:	2aff      	cmp	r2, #255	@ 0xff
 800f8dc:	d904      	bls.n	800f8e8 <__ascii_wctomb+0x14>
 800f8de:	228a      	movs	r2, #138	@ 0x8a
 800f8e0:	601a      	str	r2, [r3, #0]
 800f8e2:	f04f 30ff 	mov.w	r0, #4294967295
 800f8e6:	4770      	bx	lr
 800f8e8:	700a      	strb	r2, [r1, #0]
 800f8ea:	2001      	movs	r0, #1
 800f8ec:	4770      	bx	lr
	...

0800f8f0 <fiprintf>:
 800f8f0:	b40e      	push	{r1, r2, r3}
 800f8f2:	b503      	push	{r0, r1, lr}
 800f8f4:	4601      	mov	r1, r0
 800f8f6:	ab03      	add	r3, sp, #12
 800f8f8:	4805      	ldr	r0, [pc, #20]	@ (800f910 <fiprintf+0x20>)
 800f8fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8fe:	6800      	ldr	r0, [r0, #0]
 800f900:	9301      	str	r3, [sp, #4]
 800f902:	f000 f83f 	bl	800f984 <_vfiprintf_r>
 800f906:	b002      	add	sp, #8
 800f908:	f85d eb04 	ldr.w	lr, [sp], #4
 800f90c:	b003      	add	sp, #12
 800f90e:	4770      	bx	lr
 800f910:	2000416c 	.word	0x2000416c

0800f914 <abort>:
 800f914:	b508      	push	{r3, lr}
 800f916:	2006      	movs	r0, #6
 800f918:	f000 f974 	bl	800fc04 <raise>
 800f91c:	2001      	movs	r0, #1
 800f91e:	f7f3 fb2d 	bl	8002f7c <_exit>

0800f922 <_malloc_usable_size_r>:
 800f922:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f926:	1f18      	subs	r0, r3, #4
 800f928:	2b00      	cmp	r3, #0
 800f92a:	bfbc      	itt	lt
 800f92c:	580b      	ldrlt	r3, [r1, r0]
 800f92e:	18c0      	addlt	r0, r0, r3
 800f930:	4770      	bx	lr

0800f932 <__sfputc_r>:
 800f932:	6893      	ldr	r3, [r2, #8]
 800f934:	3b01      	subs	r3, #1
 800f936:	2b00      	cmp	r3, #0
 800f938:	b410      	push	{r4}
 800f93a:	6093      	str	r3, [r2, #8]
 800f93c:	da08      	bge.n	800f950 <__sfputc_r+0x1e>
 800f93e:	6994      	ldr	r4, [r2, #24]
 800f940:	42a3      	cmp	r3, r4
 800f942:	db01      	blt.n	800f948 <__sfputc_r+0x16>
 800f944:	290a      	cmp	r1, #10
 800f946:	d103      	bne.n	800f950 <__sfputc_r+0x1e>
 800f948:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f94c:	f7fe b90e 	b.w	800db6c <__swbuf_r>
 800f950:	6813      	ldr	r3, [r2, #0]
 800f952:	1c58      	adds	r0, r3, #1
 800f954:	6010      	str	r0, [r2, #0]
 800f956:	7019      	strb	r1, [r3, #0]
 800f958:	4608      	mov	r0, r1
 800f95a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f95e:	4770      	bx	lr

0800f960 <__sfputs_r>:
 800f960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f962:	4606      	mov	r6, r0
 800f964:	460f      	mov	r7, r1
 800f966:	4614      	mov	r4, r2
 800f968:	18d5      	adds	r5, r2, r3
 800f96a:	42ac      	cmp	r4, r5
 800f96c:	d101      	bne.n	800f972 <__sfputs_r+0x12>
 800f96e:	2000      	movs	r0, #0
 800f970:	e007      	b.n	800f982 <__sfputs_r+0x22>
 800f972:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f976:	463a      	mov	r2, r7
 800f978:	4630      	mov	r0, r6
 800f97a:	f7ff ffda 	bl	800f932 <__sfputc_r>
 800f97e:	1c43      	adds	r3, r0, #1
 800f980:	d1f3      	bne.n	800f96a <__sfputs_r+0xa>
 800f982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f984 <_vfiprintf_r>:
 800f984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f988:	460d      	mov	r5, r1
 800f98a:	b09d      	sub	sp, #116	@ 0x74
 800f98c:	4614      	mov	r4, r2
 800f98e:	4698      	mov	r8, r3
 800f990:	4606      	mov	r6, r0
 800f992:	b118      	cbz	r0, 800f99c <_vfiprintf_r+0x18>
 800f994:	6a03      	ldr	r3, [r0, #32]
 800f996:	b90b      	cbnz	r3, 800f99c <_vfiprintf_r+0x18>
 800f998:	f7fd ff80 	bl	800d89c <__sinit>
 800f99c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f99e:	07d9      	lsls	r1, r3, #31
 800f9a0:	d405      	bmi.n	800f9ae <_vfiprintf_r+0x2a>
 800f9a2:	89ab      	ldrh	r3, [r5, #12]
 800f9a4:	059a      	lsls	r2, r3, #22
 800f9a6:	d402      	bmi.n	800f9ae <_vfiprintf_r+0x2a>
 800f9a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f9aa:	f7fe fa18 	bl	800ddde <__retarget_lock_acquire_recursive>
 800f9ae:	89ab      	ldrh	r3, [r5, #12]
 800f9b0:	071b      	lsls	r3, r3, #28
 800f9b2:	d501      	bpl.n	800f9b8 <_vfiprintf_r+0x34>
 800f9b4:	692b      	ldr	r3, [r5, #16]
 800f9b6:	b99b      	cbnz	r3, 800f9e0 <_vfiprintf_r+0x5c>
 800f9b8:	4629      	mov	r1, r5
 800f9ba:	4630      	mov	r0, r6
 800f9bc:	f7fe f914 	bl	800dbe8 <__swsetup_r>
 800f9c0:	b170      	cbz	r0, 800f9e0 <_vfiprintf_r+0x5c>
 800f9c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f9c4:	07dc      	lsls	r4, r3, #31
 800f9c6:	d504      	bpl.n	800f9d2 <_vfiprintf_r+0x4e>
 800f9c8:	f04f 30ff 	mov.w	r0, #4294967295
 800f9cc:	b01d      	add	sp, #116	@ 0x74
 800f9ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9d2:	89ab      	ldrh	r3, [r5, #12]
 800f9d4:	0598      	lsls	r0, r3, #22
 800f9d6:	d4f7      	bmi.n	800f9c8 <_vfiprintf_r+0x44>
 800f9d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f9da:	f7fe fa01 	bl	800dde0 <__retarget_lock_release_recursive>
 800f9de:	e7f3      	b.n	800f9c8 <_vfiprintf_r+0x44>
 800f9e0:	2300      	movs	r3, #0
 800f9e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f9e4:	2320      	movs	r3, #32
 800f9e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f9ea:	f8cd 800c 	str.w	r8, [sp, #12]
 800f9ee:	2330      	movs	r3, #48	@ 0x30
 800f9f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fba0 <_vfiprintf_r+0x21c>
 800f9f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f9f8:	f04f 0901 	mov.w	r9, #1
 800f9fc:	4623      	mov	r3, r4
 800f9fe:	469a      	mov	sl, r3
 800fa00:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa04:	b10a      	cbz	r2, 800fa0a <_vfiprintf_r+0x86>
 800fa06:	2a25      	cmp	r2, #37	@ 0x25
 800fa08:	d1f9      	bne.n	800f9fe <_vfiprintf_r+0x7a>
 800fa0a:	ebba 0b04 	subs.w	fp, sl, r4
 800fa0e:	d00b      	beq.n	800fa28 <_vfiprintf_r+0xa4>
 800fa10:	465b      	mov	r3, fp
 800fa12:	4622      	mov	r2, r4
 800fa14:	4629      	mov	r1, r5
 800fa16:	4630      	mov	r0, r6
 800fa18:	f7ff ffa2 	bl	800f960 <__sfputs_r>
 800fa1c:	3001      	adds	r0, #1
 800fa1e:	f000 80a7 	beq.w	800fb70 <_vfiprintf_r+0x1ec>
 800fa22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa24:	445a      	add	r2, fp
 800fa26:	9209      	str	r2, [sp, #36]	@ 0x24
 800fa28:	f89a 3000 	ldrb.w	r3, [sl]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	f000 809f 	beq.w	800fb70 <_vfiprintf_r+0x1ec>
 800fa32:	2300      	movs	r3, #0
 800fa34:	f04f 32ff 	mov.w	r2, #4294967295
 800fa38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa3c:	f10a 0a01 	add.w	sl, sl, #1
 800fa40:	9304      	str	r3, [sp, #16]
 800fa42:	9307      	str	r3, [sp, #28]
 800fa44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fa48:	931a      	str	r3, [sp, #104]	@ 0x68
 800fa4a:	4654      	mov	r4, sl
 800fa4c:	2205      	movs	r2, #5
 800fa4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa52:	4853      	ldr	r0, [pc, #332]	@ (800fba0 <_vfiprintf_r+0x21c>)
 800fa54:	f7f0 fc04 	bl	8000260 <memchr>
 800fa58:	9a04      	ldr	r2, [sp, #16]
 800fa5a:	b9d8      	cbnz	r0, 800fa94 <_vfiprintf_r+0x110>
 800fa5c:	06d1      	lsls	r1, r2, #27
 800fa5e:	bf44      	itt	mi
 800fa60:	2320      	movmi	r3, #32
 800fa62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa66:	0713      	lsls	r3, r2, #28
 800fa68:	bf44      	itt	mi
 800fa6a:	232b      	movmi	r3, #43	@ 0x2b
 800fa6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa70:	f89a 3000 	ldrb.w	r3, [sl]
 800fa74:	2b2a      	cmp	r3, #42	@ 0x2a
 800fa76:	d015      	beq.n	800faa4 <_vfiprintf_r+0x120>
 800fa78:	9a07      	ldr	r2, [sp, #28]
 800fa7a:	4654      	mov	r4, sl
 800fa7c:	2000      	movs	r0, #0
 800fa7e:	f04f 0c0a 	mov.w	ip, #10
 800fa82:	4621      	mov	r1, r4
 800fa84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa88:	3b30      	subs	r3, #48	@ 0x30
 800fa8a:	2b09      	cmp	r3, #9
 800fa8c:	d94b      	bls.n	800fb26 <_vfiprintf_r+0x1a2>
 800fa8e:	b1b0      	cbz	r0, 800fabe <_vfiprintf_r+0x13a>
 800fa90:	9207      	str	r2, [sp, #28]
 800fa92:	e014      	b.n	800fabe <_vfiprintf_r+0x13a>
 800fa94:	eba0 0308 	sub.w	r3, r0, r8
 800fa98:	fa09 f303 	lsl.w	r3, r9, r3
 800fa9c:	4313      	orrs	r3, r2
 800fa9e:	9304      	str	r3, [sp, #16]
 800faa0:	46a2      	mov	sl, r4
 800faa2:	e7d2      	b.n	800fa4a <_vfiprintf_r+0xc6>
 800faa4:	9b03      	ldr	r3, [sp, #12]
 800faa6:	1d19      	adds	r1, r3, #4
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	9103      	str	r1, [sp, #12]
 800faac:	2b00      	cmp	r3, #0
 800faae:	bfbb      	ittet	lt
 800fab0:	425b      	neglt	r3, r3
 800fab2:	f042 0202 	orrlt.w	r2, r2, #2
 800fab6:	9307      	strge	r3, [sp, #28]
 800fab8:	9307      	strlt	r3, [sp, #28]
 800faba:	bfb8      	it	lt
 800fabc:	9204      	strlt	r2, [sp, #16]
 800fabe:	7823      	ldrb	r3, [r4, #0]
 800fac0:	2b2e      	cmp	r3, #46	@ 0x2e
 800fac2:	d10a      	bne.n	800fada <_vfiprintf_r+0x156>
 800fac4:	7863      	ldrb	r3, [r4, #1]
 800fac6:	2b2a      	cmp	r3, #42	@ 0x2a
 800fac8:	d132      	bne.n	800fb30 <_vfiprintf_r+0x1ac>
 800faca:	9b03      	ldr	r3, [sp, #12]
 800facc:	1d1a      	adds	r2, r3, #4
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	9203      	str	r2, [sp, #12]
 800fad2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fad6:	3402      	adds	r4, #2
 800fad8:	9305      	str	r3, [sp, #20]
 800fada:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fbb0 <_vfiprintf_r+0x22c>
 800fade:	7821      	ldrb	r1, [r4, #0]
 800fae0:	2203      	movs	r2, #3
 800fae2:	4650      	mov	r0, sl
 800fae4:	f7f0 fbbc 	bl	8000260 <memchr>
 800fae8:	b138      	cbz	r0, 800fafa <_vfiprintf_r+0x176>
 800faea:	9b04      	ldr	r3, [sp, #16]
 800faec:	eba0 000a 	sub.w	r0, r0, sl
 800faf0:	2240      	movs	r2, #64	@ 0x40
 800faf2:	4082      	lsls	r2, r0
 800faf4:	4313      	orrs	r3, r2
 800faf6:	3401      	adds	r4, #1
 800faf8:	9304      	str	r3, [sp, #16]
 800fafa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fafe:	4829      	ldr	r0, [pc, #164]	@ (800fba4 <_vfiprintf_r+0x220>)
 800fb00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fb04:	2206      	movs	r2, #6
 800fb06:	f7f0 fbab 	bl	8000260 <memchr>
 800fb0a:	2800      	cmp	r0, #0
 800fb0c:	d03f      	beq.n	800fb8e <_vfiprintf_r+0x20a>
 800fb0e:	4b26      	ldr	r3, [pc, #152]	@ (800fba8 <_vfiprintf_r+0x224>)
 800fb10:	bb1b      	cbnz	r3, 800fb5a <_vfiprintf_r+0x1d6>
 800fb12:	9b03      	ldr	r3, [sp, #12]
 800fb14:	3307      	adds	r3, #7
 800fb16:	f023 0307 	bic.w	r3, r3, #7
 800fb1a:	3308      	adds	r3, #8
 800fb1c:	9303      	str	r3, [sp, #12]
 800fb1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb20:	443b      	add	r3, r7
 800fb22:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb24:	e76a      	b.n	800f9fc <_vfiprintf_r+0x78>
 800fb26:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb2a:	460c      	mov	r4, r1
 800fb2c:	2001      	movs	r0, #1
 800fb2e:	e7a8      	b.n	800fa82 <_vfiprintf_r+0xfe>
 800fb30:	2300      	movs	r3, #0
 800fb32:	3401      	adds	r4, #1
 800fb34:	9305      	str	r3, [sp, #20]
 800fb36:	4619      	mov	r1, r3
 800fb38:	f04f 0c0a 	mov.w	ip, #10
 800fb3c:	4620      	mov	r0, r4
 800fb3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb42:	3a30      	subs	r2, #48	@ 0x30
 800fb44:	2a09      	cmp	r2, #9
 800fb46:	d903      	bls.n	800fb50 <_vfiprintf_r+0x1cc>
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d0c6      	beq.n	800fada <_vfiprintf_r+0x156>
 800fb4c:	9105      	str	r1, [sp, #20]
 800fb4e:	e7c4      	b.n	800fada <_vfiprintf_r+0x156>
 800fb50:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb54:	4604      	mov	r4, r0
 800fb56:	2301      	movs	r3, #1
 800fb58:	e7f0      	b.n	800fb3c <_vfiprintf_r+0x1b8>
 800fb5a:	ab03      	add	r3, sp, #12
 800fb5c:	9300      	str	r3, [sp, #0]
 800fb5e:	462a      	mov	r2, r5
 800fb60:	4b12      	ldr	r3, [pc, #72]	@ (800fbac <_vfiprintf_r+0x228>)
 800fb62:	a904      	add	r1, sp, #16
 800fb64:	4630      	mov	r0, r6
 800fb66:	f7fd fa67 	bl	800d038 <_printf_float>
 800fb6a:	4607      	mov	r7, r0
 800fb6c:	1c78      	adds	r0, r7, #1
 800fb6e:	d1d6      	bne.n	800fb1e <_vfiprintf_r+0x19a>
 800fb70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fb72:	07d9      	lsls	r1, r3, #31
 800fb74:	d405      	bmi.n	800fb82 <_vfiprintf_r+0x1fe>
 800fb76:	89ab      	ldrh	r3, [r5, #12]
 800fb78:	059a      	lsls	r2, r3, #22
 800fb7a:	d402      	bmi.n	800fb82 <_vfiprintf_r+0x1fe>
 800fb7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fb7e:	f7fe f92f 	bl	800dde0 <__retarget_lock_release_recursive>
 800fb82:	89ab      	ldrh	r3, [r5, #12]
 800fb84:	065b      	lsls	r3, r3, #25
 800fb86:	f53f af1f 	bmi.w	800f9c8 <_vfiprintf_r+0x44>
 800fb8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fb8c:	e71e      	b.n	800f9cc <_vfiprintf_r+0x48>
 800fb8e:	ab03      	add	r3, sp, #12
 800fb90:	9300      	str	r3, [sp, #0]
 800fb92:	462a      	mov	r2, r5
 800fb94:	4b05      	ldr	r3, [pc, #20]	@ (800fbac <_vfiprintf_r+0x228>)
 800fb96:	a904      	add	r1, sp, #16
 800fb98:	4630      	mov	r0, r6
 800fb9a:	f7fd fcd5 	bl	800d548 <_printf_i>
 800fb9e:	e7e4      	b.n	800fb6a <_vfiprintf_r+0x1e6>
 800fba0:	08011507 	.word	0x08011507
 800fba4:	08011511 	.word	0x08011511
 800fba8:	0800d039 	.word	0x0800d039
 800fbac:	0800f961 	.word	0x0800f961
 800fbb0:	0801150d 	.word	0x0801150d

0800fbb4 <_raise_r>:
 800fbb4:	291f      	cmp	r1, #31
 800fbb6:	b538      	push	{r3, r4, r5, lr}
 800fbb8:	4605      	mov	r5, r0
 800fbba:	460c      	mov	r4, r1
 800fbbc:	d904      	bls.n	800fbc8 <_raise_r+0x14>
 800fbbe:	2316      	movs	r3, #22
 800fbc0:	6003      	str	r3, [r0, #0]
 800fbc2:	f04f 30ff 	mov.w	r0, #4294967295
 800fbc6:	bd38      	pop	{r3, r4, r5, pc}
 800fbc8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fbca:	b112      	cbz	r2, 800fbd2 <_raise_r+0x1e>
 800fbcc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fbd0:	b94b      	cbnz	r3, 800fbe6 <_raise_r+0x32>
 800fbd2:	4628      	mov	r0, r5
 800fbd4:	f000 f830 	bl	800fc38 <_getpid_r>
 800fbd8:	4622      	mov	r2, r4
 800fbda:	4601      	mov	r1, r0
 800fbdc:	4628      	mov	r0, r5
 800fbde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fbe2:	f000 b817 	b.w	800fc14 <_kill_r>
 800fbe6:	2b01      	cmp	r3, #1
 800fbe8:	d00a      	beq.n	800fc00 <_raise_r+0x4c>
 800fbea:	1c59      	adds	r1, r3, #1
 800fbec:	d103      	bne.n	800fbf6 <_raise_r+0x42>
 800fbee:	2316      	movs	r3, #22
 800fbf0:	6003      	str	r3, [r0, #0]
 800fbf2:	2001      	movs	r0, #1
 800fbf4:	e7e7      	b.n	800fbc6 <_raise_r+0x12>
 800fbf6:	2100      	movs	r1, #0
 800fbf8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fbfc:	4620      	mov	r0, r4
 800fbfe:	4798      	blx	r3
 800fc00:	2000      	movs	r0, #0
 800fc02:	e7e0      	b.n	800fbc6 <_raise_r+0x12>

0800fc04 <raise>:
 800fc04:	4b02      	ldr	r3, [pc, #8]	@ (800fc10 <raise+0xc>)
 800fc06:	4601      	mov	r1, r0
 800fc08:	6818      	ldr	r0, [r3, #0]
 800fc0a:	f7ff bfd3 	b.w	800fbb4 <_raise_r>
 800fc0e:	bf00      	nop
 800fc10:	2000416c 	.word	0x2000416c

0800fc14 <_kill_r>:
 800fc14:	b538      	push	{r3, r4, r5, lr}
 800fc16:	4d07      	ldr	r5, [pc, #28]	@ (800fc34 <_kill_r+0x20>)
 800fc18:	2300      	movs	r3, #0
 800fc1a:	4604      	mov	r4, r0
 800fc1c:	4608      	mov	r0, r1
 800fc1e:	4611      	mov	r1, r2
 800fc20:	602b      	str	r3, [r5, #0]
 800fc22:	f7f3 f99b 	bl	8002f5c <_kill>
 800fc26:	1c43      	adds	r3, r0, #1
 800fc28:	d102      	bne.n	800fc30 <_kill_r+0x1c>
 800fc2a:	682b      	ldr	r3, [r5, #0]
 800fc2c:	b103      	cbz	r3, 800fc30 <_kill_r+0x1c>
 800fc2e:	6023      	str	r3, [r4, #0]
 800fc30:	bd38      	pop	{r3, r4, r5, pc}
 800fc32:	bf00      	nop
 800fc34:	20005a60 	.word	0x20005a60

0800fc38 <_getpid_r>:
 800fc38:	f7f3 b988 	b.w	8002f4c <_getpid>

0800fc3c <_init>:
 800fc3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc3e:	bf00      	nop
 800fc40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc42:	bc08      	pop	{r3}
 800fc44:	469e      	mov	lr, r3
 800fc46:	4770      	bx	lr

0800fc48 <_fini>:
 800fc48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc4a:	bf00      	nop
 800fc4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc4e:	bc08      	pop	{r3}
 800fc50:	469e      	mov	lr, r3
 800fc52:	4770      	bx	lr
