// Seed: 1177588155
`timescale 1ps / 1ps
`define pp_3 0
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  type_6 id_3 (id_2);
  logic id_4;
endmodule
