**Name:** MADHAVI ARADHYULA  
**Company:** CODTECH IT SOLUTIONS  
**ID:** CT08DOW  
**Domain:** VLSI  
**Duration:** Dec 2024 to Jan 2024  
**Mentor:** SRAVANI GOUNI  

---

## **OVERVIEW**

### **Basic Digital Logic Circuits in Verilog**  
This repository contains the design and simulation of fundamental digital logic circuits implemented in Verilog. The project aims to provide a hands-on understanding of essential components in digital design, including **logic gates**, **adders**, and **multiplexers**, using **Xilinx Vivado**.


### **Project Objectives**
- **Design:** Develop Verilog modules for basic digital logic circuits.  
- **Simulation:** Simulate the designs to verify their functionality.  
- **Analysis:** Use the waveform viewer in **Xilinx Vivado** to analyze simulation results and ensure correct behavior.  



### **Features**
- Implementation of **logic gates** (AND, OR, NOT, NAND, NOR, XOR).  
- Design of a **half adder** and **full adder** for arithmetic operations.


git commit -m "Deleted README.md file"


- Development of **multiplexers** for data selection.  
- Comprehensive testbenches for each module to validate functionality.  



### **Tools Used**
- **Xilinx Vivado:** For design entry, simulation, and waveform analysis.
