# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../uart_example.srcs/sources_1/new/serializer.vhd" \

vhdl xil_defaultlib  \
"../../../../uart_example.srcs/sim_1/new/tb.vhd" \

# Do not sort compile order
nosort
