
Stm32f446re-accelerator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088c4  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  08008a88  08008a88  00018a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008da0  08008da0  00020024  2**0
                  CONTENTS
  4 .ARM          00000008  08008da0  08008da0  00018da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008da8  08008da8  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008da8  08008da8  00018da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008dac  08008dac  00018dac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08008db0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e28  20000024  08008dd4  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e4c  08008dd4  00020e4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa3c  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000328e  00000000  00000000  0003aa90  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001418  00000000  00000000  0003dd20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012a0  00000000  00000000  0003f138  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000245d8  00000000  00000000  000403d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010bdc  00000000  00000000  000649b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2abf  00000000  00000000  0007558c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014804b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052fc  00000000  00000000  001480c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000024 	.word	0x20000024
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08008a70 	.word	0x08008a70

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000028 	.word	0x20000028
 8000200:	08008a70 	.word	0x08008a70

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000214:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000218:	f000 b972 	b.w	8000500 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9e08      	ldr	r6, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	4688      	mov	r8, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14b      	bne.n	80002da <__udivmoddi4+0xa6>
 8000242:	428a      	cmp	r2, r1
 8000244:	4615      	mov	r5, r2
 8000246:	d967      	bls.n	8000318 <__udivmoddi4+0xe4>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0720 	rsb	r7, r2, #32
 8000252:	fa01 f302 	lsl.w	r3, r1, r2
 8000256:	fa20 f707 	lsr.w	r7, r0, r7
 800025a:	4095      	lsls	r5, r2
 800025c:	ea47 0803 	orr.w	r8, r7, r3
 8000260:	4094      	lsls	r4, r2
 8000262:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000266:	0c23      	lsrs	r3, r4, #16
 8000268:	fbb8 f7fe 	udiv	r7, r8, lr
 800026c:	fa1f fc85 	uxth.w	ip, r5
 8000270:	fb0e 8817 	mls	r8, lr, r7, r8
 8000274:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000278:	fb07 f10c 	mul.w	r1, r7, ip
 800027c:	4299      	cmp	r1, r3
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x60>
 8000280:	18eb      	adds	r3, r5, r3
 8000282:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000286:	f080 811b 	bcs.w	80004c0 <__udivmoddi4+0x28c>
 800028a:	4299      	cmp	r1, r3
 800028c:	f240 8118 	bls.w	80004c0 <__udivmoddi4+0x28c>
 8000290:	3f02      	subs	r7, #2
 8000292:	442b      	add	r3, r5
 8000294:	1a5b      	subs	r3, r3, r1
 8000296:	b2a4      	uxth	r4, r4
 8000298:	fbb3 f0fe 	udiv	r0, r3, lr
 800029c:	fb0e 3310 	mls	r3, lr, r0, r3
 80002a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a4:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a8:	45a4      	cmp	ip, r4
 80002aa:	d909      	bls.n	80002c0 <__udivmoddi4+0x8c>
 80002ac:	192c      	adds	r4, r5, r4
 80002ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002b2:	f080 8107 	bcs.w	80004c4 <__udivmoddi4+0x290>
 80002b6:	45a4      	cmp	ip, r4
 80002b8:	f240 8104 	bls.w	80004c4 <__udivmoddi4+0x290>
 80002bc:	3802      	subs	r0, #2
 80002be:	442c      	add	r4, r5
 80002c0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002c4:	eba4 040c 	sub.w	r4, r4, ip
 80002c8:	2700      	movs	r7, #0
 80002ca:	b11e      	cbz	r6, 80002d4 <__udivmoddi4+0xa0>
 80002cc:	40d4      	lsrs	r4, r2
 80002ce:	2300      	movs	r3, #0
 80002d0:	e9c6 4300 	strd	r4, r3, [r6]
 80002d4:	4639      	mov	r1, r7
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d909      	bls.n	80002f2 <__udivmoddi4+0xbe>
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f000 80eb 	beq.w	80004ba <__udivmoddi4+0x286>
 80002e4:	2700      	movs	r7, #0
 80002e6:	e9c6 0100 	strd	r0, r1, [r6]
 80002ea:	4638      	mov	r0, r7
 80002ec:	4639      	mov	r1, r7
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	fab3 f783 	clz	r7, r3
 80002f6:	2f00      	cmp	r7, #0
 80002f8:	d147      	bne.n	800038a <__udivmoddi4+0x156>
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d302      	bcc.n	8000304 <__udivmoddi4+0xd0>
 80002fe:	4282      	cmp	r2, r0
 8000300:	f200 80fa 	bhi.w	80004f8 <__udivmoddi4+0x2c4>
 8000304:	1a84      	subs	r4, r0, r2
 8000306:	eb61 0303 	sbc.w	r3, r1, r3
 800030a:	2001      	movs	r0, #1
 800030c:	4698      	mov	r8, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d0e0      	beq.n	80002d4 <__udivmoddi4+0xa0>
 8000312:	e9c6 4800 	strd	r4, r8, [r6]
 8000316:	e7dd      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000318:	b902      	cbnz	r2, 800031c <__udivmoddi4+0xe8>
 800031a:	deff      	udf	#255	; 0xff
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	2a00      	cmp	r2, #0
 8000322:	f040 808f 	bne.w	8000444 <__udivmoddi4+0x210>
 8000326:	1b49      	subs	r1, r1, r5
 8000328:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800032c:	fa1f f885 	uxth.w	r8, r5
 8000330:	2701      	movs	r7, #1
 8000332:	fbb1 fcfe 	udiv	ip, r1, lr
 8000336:	0c23      	lsrs	r3, r4, #16
 8000338:	fb0e 111c 	mls	r1, lr, ip, r1
 800033c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000340:	fb08 f10c 	mul.w	r1, r8, ip
 8000344:	4299      	cmp	r1, r3
 8000346:	d907      	bls.n	8000358 <__udivmoddi4+0x124>
 8000348:	18eb      	adds	r3, r5, r3
 800034a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x122>
 8000350:	4299      	cmp	r1, r3
 8000352:	f200 80cd 	bhi.w	80004f0 <__udivmoddi4+0x2bc>
 8000356:	4684      	mov	ip, r0
 8000358:	1a59      	subs	r1, r3, r1
 800035a:	b2a3      	uxth	r3, r4
 800035c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000360:	fb0e 1410 	mls	r4, lr, r0, r1
 8000364:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000368:	fb08 f800 	mul.w	r8, r8, r0
 800036c:	45a0      	cmp	r8, r4
 800036e:	d907      	bls.n	8000380 <__udivmoddi4+0x14c>
 8000370:	192c      	adds	r4, r5, r4
 8000372:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x14a>
 8000378:	45a0      	cmp	r8, r4
 800037a:	f200 80b6 	bhi.w	80004ea <__udivmoddi4+0x2b6>
 800037e:	4618      	mov	r0, r3
 8000380:	eba4 0408 	sub.w	r4, r4, r8
 8000384:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000388:	e79f      	b.n	80002ca <__udivmoddi4+0x96>
 800038a:	f1c7 0c20 	rsb	ip, r7, #32
 800038e:	40bb      	lsls	r3, r7
 8000390:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000394:	ea4e 0e03 	orr.w	lr, lr, r3
 8000398:	fa01 f407 	lsl.w	r4, r1, r7
 800039c:	fa20 f50c 	lsr.w	r5, r0, ip
 80003a0:	fa21 f30c 	lsr.w	r3, r1, ip
 80003a4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003a8:	4325      	orrs	r5, r4
 80003aa:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ae:	0c2c      	lsrs	r4, r5, #16
 80003b0:	fb08 3319 	mls	r3, r8, r9, r3
 80003b4:	fa1f fa8e 	uxth.w	sl, lr
 80003b8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003bc:	fb09 f40a 	mul.w	r4, r9, sl
 80003c0:	429c      	cmp	r4, r3
 80003c2:	fa02 f207 	lsl.w	r2, r2, r7
 80003c6:	fa00 f107 	lsl.w	r1, r0, r7
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b0>
 80003cc:	eb1e 0303 	adds.w	r3, lr, r3
 80003d0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003d4:	f080 8087 	bcs.w	80004e6 <__udivmoddi4+0x2b2>
 80003d8:	429c      	cmp	r4, r3
 80003da:	f240 8084 	bls.w	80004e6 <__udivmoddi4+0x2b2>
 80003de:	f1a9 0902 	sub.w	r9, r9, #2
 80003e2:	4473      	add	r3, lr
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	b2ad      	uxth	r5, r5
 80003e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ec:	fb08 3310 	mls	r3, r8, r0, r3
 80003f0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003f4:	fb00 fa0a 	mul.w	sl, r0, sl
 80003f8:	45a2      	cmp	sl, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1da>
 80003fc:	eb1e 0404 	adds.w	r4, lr, r4
 8000400:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000404:	d26b      	bcs.n	80004de <__udivmoddi4+0x2aa>
 8000406:	45a2      	cmp	sl, r4
 8000408:	d969      	bls.n	80004de <__udivmoddi4+0x2aa>
 800040a:	3802      	subs	r0, #2
 800040c:	4474      	add	r4, lr
 800040e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000412:	fba0 8902 	umull	r8, r9, r0, r2
 8000416:	eba4 040a 	sub.w	r4, r4, sl
 800041a:	454c      	cmp	r4, r9
 800041c:	46c2      	mov	sl, r8
 800041e:	464b      	mov	r3, r9
 8000420:	d354      	bcc.n	80004cc <__udivmoddi4+0x298>
 8000422:	d051      	beq.n	80004c8 <__udivmoddi4+0x294>
 8000424:	2e00      	cmp	r6, #0
 8000426:	d069      	beq.n	80004fc <__udivmoddi4+0x2c8>
 8000428:	ebb1 050a 	subs.w	r5, r1, sl
 800042c:	eb64 0403 	sbc.w	r4, r4, r3
 8000430:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000434:	40fd      	lsrs	r5, r7
 8000436:	40fc      	lsrs	r4, r7
 8000438:	ea4c 0505 	orr.w	r5, ip, r5
 800043c:	e9c6 5400 	strd	r5, r4, [r6]
 8000440:	2700      	movs	r7, #0
 8000442:	e747      	b.n	80002d4 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f703 	lsr.w	r7, r0, r3
 800044c:	4095      	lsls	r5, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	fa21 f303 	lsr.w	r3, r1, r3
 8000456:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800045a:	4338      	orrs	r0, r7
 800045c:	0c01      	lsrs	r1, r0, #16
 800045e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000462:	fa1f f885 	uxth.w	r8, r5
 8000466:	fb0e 3317 	mls	r3, lr, r7, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb07 f308 	mul.w	r3, r7, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	fa04 f402 	lsl.w	r4, r4, r2
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x256>
 800047a:	1869      	adds	r1, r5, r1
 800047c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000480:	d22f      	bcs.n	80004e2 <__udivmoddi4+0x2ae>
 8000482:	428b      	cmp	r3, r1
 8000484:	d92d      	bls.n	80004e2 <__udivmoddi4+0x2ae>
 8000486:	3f02      	subs	r7, #2
 8000488:	4429      	add	r1, r5
 800048a:	1acb      	subs	r3, r1, r3
 800048c:	b281      	uxth	r1, r0
 800048e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000492:	fb0e 3310 	mls	r3, lr, r0, r3
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb00 f308 	mul.w	r3, r0, r8
 800049e:	428b      	cmp	r3, r1
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x27e>
 80004a2:	1869      	adds	r1, r5, r1
 80004a4:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004a8:	d217      	bcs.n	80004da <__udivmoddi4+0x2a6>
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d915      	bls.n	80004da <__udivmoddi4+0x2a6>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4429      	add	r1, r5
 80004b2:	1ac9      	subs	r1, r1, r3
 80004b4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004b8:	e73b      	b.n	8000332 <__udivmoddi4+0xfe>
 80004ba:	4637      	mov	r7, r6
 80004bc:	4630      	mov	r0, r6
 80004be:	e709      	b.n	80002d4 <__udivmoddi4+0xa0>
 80004c0:	4607      	mov	r7, r0
 80004c2:	e6e7      	b.n	8000294 <__udivmoddi4+0x60>
 80004c4:	4618      	mov	r0, r3
 80004c6:	e6fb      	b.n	80002c0 <__udivmoddi4+0x8c>
 80004c8:	4541      	cmp	r1, r8
 80004ca:	d2ab      	bcs.n	8000424 <__udivmoddi4+0x1f0>
 80004cc:	ebb8 0a02 	subs.w	sl, r8, r2
 80004d0:	eb69 020e 	sbc.w	r2, r9, lr
 80004d4:	3801      	subs	r0, #1
 80004d6:	4613      	mov	r3, r2
 80004d8:	e7a4      	b.n	8000424 <__udivmoddi4+0x1f0>
 80004da:	4660      	mov	r0, ip
 80004dc:	e7e9      	b.n	80004b2 <__udivmoddi4+0x27e>
 80004de:	4618      	mov	r0, r3
 80004e0:	e795      	b.n	800040e <__udivmoddi4+0x1da>
 80004e2:	4667      	mov	r7, ip
 80004e4:	e7d1      	b.n	800048a <__udivmoddi4+0x256>
 80004e6:	4681      	mov	r9, r0
 80004e8:	e77c      	b.n	80003e4 <__udivmoddi4+0x1b0>
 80004ea:	3802      	subs	r0, #2
 80004ec:	442c      	add	r4, r5
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0x14c>
 80004f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f4:	442b      	add	r3, r5
 80004f6:	e72f      	b.n	8000358 <__udivmoddi4+0x124>
 80004f8:	4638      	mov	r0, r7
 80004fa:	e708      	b.n	800030e <__udivmoddi4+0xda>
 80004fc:	4637      	mov	r7, r6
 80004fe:	e6e9      	b.n	80002d4 <__udivmoddi4+0xa0>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <Rf96_LoRaClearIrq>:
  temp=temp-157;
  return temp;
}
// Очистка всех флагов
void Rf96_LoRaClearIrq(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  SPIWrite(LR_RegIrqFlags,0xFF);
 8000508:	21ff      	movs	r1, #255	; 0xff
 800050a:	2012      	movs	r0, #18
 800050c:	f001 f8ce 	bl	80016ac <SPIWrite>
}
 8000510:	bf00      	nop
 8000512:	bd80      	pop	{r7, pc}

08000514 <Rf96_Standby>:

// Вход в standby мод
void Rf96_Standby(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x09);                              		//Standby//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x01);                              	 //Standby//High Frequency Mode
 8000518:	2101      	movs	r1, #1
 800051a:	2001      	movs	r0, #1
 800051c:	f001 f8c6 	bl	80016ac <SPIWrite>
}
 8000520:	bf00      	nop
 8000522:	bd80      	pop	{r7, pc}

08000524 <Rf96_Sleep>:

// Вход в sleep мод
void Rf96_Sleep(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x08);                              		//Sleep//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x00);                            		 //Sleep//High Frequency Mode
 8000528:	2100      	movs	r1, #0
 800052a:	2001      	movs	r0, #1
 800052c:	f001 f8be 	bl	80016ac <SPIWrite>
}
 8000530:	bf00      	nop
 8000532:	bd80      	pop	{r7, pc}

08000534 <Rf96_EntryLoRa>:

// Вход в Lora мод
void Rf96_EntryLoRa(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x88);//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x80);//High Frequency Mode
 8000538:	2180      	movs	r1, #128	; 0x80
 800053a:	2001      	movs	r0, #1
 800053c:	f001 f8b6 	bl	80016ac <SPIWrite>
}
 8000540:	bf00      	nop
 8000542:	bd80      	pop	{r7, pc}

08000544 <Rf96_FreqChoose>:
// Выбираем несущую частоту 0 - 434 Мгц  1 - 868 Мгц
void Rf96_FreqChoose(uint8_t freq_value)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
	BurstWrite(LR_RegFrMsb,Rf96_FreqTbl[freq_value],3);
 800054e:	79fa      	ldrb	r2, [r7, #7]
 8000550:	4613      	mov	r3, r2
 8000552:	005b      	lsls	r3, r3, #1
 8000554:	4413      	add	r3, r2
 8000556:	4a05      	ldr	r2, [pc, #20]	; (800056c <Rf96_FreqChoose+0x28>)
 8000558:	4413      	add	r3, r2
 800055a:	2203      	movs	r2, #3
 800055c:	4619      	mov	r1, r3
 800055e:	2006      	movs	r0, #6
 8000560:	f001 f8fa 	bl	8001758 <BurstWrite>

}
 8000564:	bf00      	nop
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	08008ae8 	.word	0x08008ae8

08000570 <Rf96_OutPower>:
// Выбираем выходную мощность 0 -20 Дб, 1- 17 Дб, 2 - 14 Дб, 3 - 11 Дб
void Rf96_OutPower(uint8_t Power_value)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegPaConfig,Rf96_PowerTbl[Power_value]);
 800057a:	79fb      	ldrb	r3, [r7, #7]
 800057c:	4a06      	ldr	r2, [pc, #24]	; (8000598 <Rf96_OutPower+0x28>)
 800057e:	5cd3      	ldrb	r3, [r2, r3]
 8000580:	4619      	mov	r1, r3
 8000582:	2009      	movs	r0, #9
 8000584:	f001 f892 	bl	80016ac <SPIWrite>
	SPIWrite(0x5A,0x87);  // Для ноги PA устанавливает Pmax до +20 Дб при 0x87  и оставляет по дефолту при 0x84 ???????
 8000588:	2187      	movs	r1, #135	; 0x87
 800058a:	205a      	movs	r0, #90	; 0x5a
 800058c:	f001 f88e 	bl	80016ac <SPIWrite>
}
 8000590:	bf00      	nop
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	08008af4 	.word	0x08008af4

0800059c <Rf96_OCP>:
// защита по току( максимальный ток усилителя) ( важно ее правильно настроить, поскольку выходная мощность зависит от тока)
// 0 -Без ограничения по току, 1 - 100 мА , 2 - 120 мА, 3 -200 мА
void Rf96_OCP(uint8_t OCP_value)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]

	SPIWrite(LR_RegOcp,Rf96_OCPTbl[OCP_value]);
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	4a04      	ldr	r2, [pc, #16]	; (80005bc <Rf96_OCP+0x20>)
 80005aa:	5cd3      	ldrb	r3, [r2, r3]
 80005ac:	4619      	mov	r1, r3
 80005ae:	200b      	movs	r0, #11
 80005b0:	f001 f87c 	bl	80016ac <SPIWrite>
}
 80005b4:	bf00      	nop
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	08008af8 	.word	0x08008af8

080005c0 <Rf96_LNA>:
// Выбираем LNA  0 - LNA выключен, 1 - Максимальное усиление
void Rf96_LNA(uint8_t LNA_value)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegLna,Rf96_LNATbl[LNA_value]);
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	4a04      	ldr	r2, [pc, #16]	; (80005e0 <Rf96_LNA+0x20>)
 80005ce:	5cd3      	ldrb	r3, [r2, r3]
 80005d0:	4619      	mov	r1, r3
 80005d2:	200c      	movs	r0, #12
 80005d4:	f001 f86a 	bl	80016ac <SPIWrite>

}
 80005d8:	bf00      	nop
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	08008afc 	.word	0x08008afc

080005e4 <Rf96_bandwide_CR_HeadreMod>:
// Устанавливает несколько параметров: полосу частоты ( signal bandwidth), Coding rate, Мод заголовка (HeaderMod):
// Полоса частоты: 0 - 7.8KHz,1- 10.4KHz,2- 15.6KHz, 3- 20.8KHz,4- 31.2KHz,5- 41.7KHz,6- 62.5KHz,7- 125KHz,8- 250KHz,9- 500KHz
// Coding rate: 1 - 4/5, 2 - 4/6, 3 - 4/7, 4 - 4/8
// Мод заголовка : 0 -  явный, 1 - неявный
void Rf96_bandwide_CR_HeadreMod(uint8_t bandwide_value, uint8_t CR_Value, uint8_t HeaderMod_value)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
 80005ee:	460b      	mov	r3, r1
 80005f0:	71bb      	strb	r3, [r7, #6]
 80005f2:	4613      	mov	r3, r2
 80005f4:	717b      	strb	r3, [r7, #5]

	//SPIWrite(LR_RegModemConfig1,(0x00<<4+(CR_Value<<1)+HeaderMod_value));
	SPIWrite(LR_RegModemConfig1,0x25); // 8C    Без CRC16 , 125 khz, cr 4/8, optimize on
 80005f6:	2125      	movs	r1, #37	; 0x25
 80005f8:	201d      	movs	r0, #29
 80005fa:	f001 f857 	bl	80016ac <SPIWrite>
	//SPIWrite(LR_RegModemConfig1,0x8E); // С CRC16
	//SPIWrite(LR_RegDetectOptimize,0xC5);
	//SPIWrite(LR_RegDetecionThreshold,0x0C);
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}

08000606 <Rf96_SF_LoadCRC_SymbTimeout>:
// Устанавливает несколько параметров:
// Spreading factor :  0-6,1-7,2-8,3-9,4-10,5-11,6-12
// payLoadCrcc: Выкл - 0, Вкл - 1
// Таймаут по RX:  Максимальноее значение 3FF, минимальное 0. Можно поставить любое в диапозон 0-3FF
void Rf96_SF_LoadCRC_SymbTimeout(uint8_t SF_value, uint8_t PayloadCrc_value, uint16_t SymbTimeout_value)
{
 8000606:	b580      	push	{r7, lr}
 8000608:	b082      	sub	sp, #8
 800060a:	af00      	add	r7, sp, #0
 800060c:	4603      	mov	r3, r0
 800060e:	71fb      	strb	r3, [r7, #7]
 8000610:	460b      	mov	r3, r1
 8000612:	71bb      	strb	r3, [r7, #6]
 8000614:	4613      	mov	r3, r2
 8000616:	80bb      	strh	r3, [r7, #4]
	//SPIWrite(LR_RegModemConfig2,((Rf96_SpreadFactorTbl[SF_value]<<4)+(PayloadCrc_value<<2)+(SymbTimeout_value>>8)));
	SPIWrite(LR_RegModemConfig2,0xC4);  // SF=12
 8000618:	21c4      	movs	r1, #196	; 0xc4
 800061a:	201e      	movs	r0, #30
 800061c:	f001 f846 	bl	80016ac <SPIWrite>
	SPIWrite(LR_RegSymbTimeoutLsb,(uint8_t)SymbTimeout_value);
 8000620:	88bb      	ldrh	r3, [r7, #4]
 8000622:	b2db      	uxtb	r3, r3
 8000624:	4619      	mov	r1, r3
 8000626:	201f      	movs	r0, #31
 8000628:	f001 f840 	bl	80016ac <SPIWrite>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <Rf96_Preamble>:
//Устанавливаем длину преамбулы в байтах: 4+PreambLen_value
void Rf96_Preamble(uint16_t PreambLen_value)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	80fb      	strh	r3, [r7, #6]
	SPIWrite(LR_RegPreambleMsb,PreambLen_value>>8);
 800063e:	88fb      	ldrh	r3, [r7, #6]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	b29b      	uxth	r3, r3
 8000644:	b2db      	uxtb	r3, r3
 8000646:	4619      	mov	r1, r3
 8000648:	2020      	movs	r0, #32
 800064a:	f001 f82f 	bl	80016ac <SPIWrite>
	SPIWrite(LR_RegPreambleLsb,(uint8_t)PreambLen_value);
 800064e:	88fb      	ldrh	r3, [r7, #6]
 8000650:	b2db      	uxtb	r3, r3
 8000652:	4619      	mov	r1, r3
 8000654:	2021      	movs	r0, #33	; 0x21
 8000656:	f001 f829 	bl	80016ac <SPIWrite>
}
 800065a:	bf00      	nop
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}

08000662 <Rf96_PinOut_Di0_Di1_Di2_Di3>:
// Настройка вывода Di0 0 - прерывание по приему, 1 - прерывание по передаче, Di1 0- прерывание по таймауту
void Rf96_PinOut_Di0_Di1_Di2_Di3(uint8_t Di0_value, uint8_t Di1_value,uint8_t Di2_value ,uint8_t Di3_value)
{
 8000662:	b590      	push	{r4, r7, lr}
 8000664:	b083      	sub	sp, #12
 8000666:	af00      	add	r7, sp, #0
 8000668:	4604      	mov	r4, r0
 800066a:	4608      	mov	r0, r1
 800066c:	4611      	mov	r1, r2
 800066e:	461a      	mov	r2, r3
 8000670:	4623      	mov	r3, r4
 8000672:	71fb      	strb	r3, [r7, #7]
 8000674:	4603      	mov	r3, r0
 8000676:	71bb      	strb	r3, [r7, #6]
 8000678:	460b      	mov	r3, r1
 800067a:	717b      	strb	r3, [r7, #5]
 800067c:	4613      	mov	r3, r2
 800067e:	713b      	strb	r3, [r7, #4]
	SPIWrite(REG_LR_DIOMAPPING1,(Di0_value<<6)+(Di1_value<<4)+ (Di2_value<<2)+(Di3_value));
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	019b      	lsls	r3, r3, #6
 8000684:	b2da      	uxtb	r2, r3
 8000686:	79bb      	ldrb	r3, [r7, #6]
 8000688:	011b      	lsls	r3, r3, #4
 800068a:	b2db      	uxtb	r3, r3
 800068c:	4413      	add	r3, r2
 800068e:	b2da      	uxtb	r2, r3
 8000690:	797b      	ldrb	r3, [r7, #5]
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	b2db      	uxtb	r3, r3
 8000696:	4413      	add	r3, r2
 8000698:	b2da      	uxtb	r2, r3
 800069a:	793b      	ldrb	r3, [r7, #4]
 800069c:	4413      	add	r3, r2
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	4619      	mov	r1, r3
 80006a2:	2040      	movs	r0, #64	; 0x40
 80006a4:	f001 f802 	bl	80016ac <SPIWrite>
}
 80006a8:	bf00      	nop
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd90      	pop	{r4, r7, pc}

080006b0 <Rf96_irqMaskTX>:
//Снятие маски с прерывания по TX
void Rf96_irqMaskTX(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	SPIWrite(LR_RegIrqFlagsMask,0xF7);
 80006b4:	21f7      	movs	r1, #247	; 0xf7
 80006b6:	2011      	movs	r0, #17
 80006b8:	f000 fff8 	bl	80016ac <SPIWrite>
}
 80006bc:	bf00      	nop
 80006be:	bd80      	pop	{r7, pc}

080006c0 <Rf96_irqMaskRX>:
//Снятие маски с прерывания по RX
void Rf96_irqMaskRX(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	SPIWrite(LR_RegIrqFlagsMask,0x3F);
 80006c4:	213f      	movs	r1, #63	; 0x3f
 80006c6:	2011      	movs	r0, #17
 80006c8:	f000 fff0 	bl	80016ac <SPIWrite>
}
 80006cc:	bf00      	nop
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <Rf96_PayloadLength>:
//Установка числа передаваемых данных (в байтах)
void Rf96_PayloadLength(uint8_t LengthBytes_value)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegPayloadLength,LengthBytes_value);
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	4619      	mov	r1, r3
 80006de:	2022      	movs	r0, #34	; 0x22
 80006e0:	f000 ffe4 	bl	80016ac <SPIWrite>
}
 80006e4:	bf00      	nop
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <Rf96_TX_FifoAdr>:
//Установка Адресса  TX в буфере
void Rf96_TX_FifoAdr(uint8_t TX_adr_value)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegFifoTxBaseAddr,TX_adr_value);
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	4619      	mov	r1, r3
 80006fa:	200e      	movs	r0, #14
 80006fc:	f000 ffd6 	bl	80016ac <SPIWrite>
}
 8000700:	bf00      	nop
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <Rf96_RX_FifoAdr>:
//Установка Адресса  RX в буфере
void Rf96_RX_FifoAdr(uint8_t RX_adr_value)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegFifoRxBaseAddr,RX_adr_value);
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	4619      	mov	r1, r3
 8000716:	200f      	movs	r0, #15
 8000718:	f000 ffc8 	bl	80016ac <SPIWrite>
}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}

08000724 <Rf96_FIFO_point>:
// Устанавливает указатель в FIFO
void Rf96_FIFO_point(uint8_t adrPoint_value)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
	 SPIWrite(LR_RegFifoAddrPtr,adrPoint_value);
 800072e:	79fb      	ldrb	r3, [r7, #7]
 8000730:	4619      	mov	r1, r3
 8000732:	200d      	movs	r0, #13
 8000734:	f000 ffba 	bl	80016ac <SPIWrite>
}
 8000738:	bf00      	nop
 800073a:	3708      	adds	r7, #8
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}

08000740 <Rf96_RX_Continuous_mode>:
	//SPIWrite(LR_RegOpMode,0x8E);
	SPIWrite(LR_RegOpMode,0x86);                            		//High Frequency Mode
}
// Вход в режим приема (много пакетный прием)
void Rf96_RX_Continuous_mode(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
	//SPIWrite(LR_RegOpMode,0x8D);
	SPIWrite(LR_RegOpMode,0x85);                            		//High Frequency Mode
 8000744:	2185      	movs	r1, #133	; 0x85
 8000746:	2001      	movs	r0, #1
 8000748:	f000 ffb0 	bl	80016ac <SPIWrite>
}
 800074c:	bf00      	nop
 800074e:	bd80      	pop	{r7, pc}

08000750 <Rf96_TX_mode>:
// Вход в режим передачи
void Rf96_TX_mode(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
	//SPIWrite(LR_RegOpMode,0x8B);
	SPIWrite(LR_RegOpMode,0x83);                            		 //High Frequency Mode
 8000754:	2183      	movs	r1, #131	; 0x83
 8000756:	2001      	movs	r0, #1
 8000758:	f000 ffa8 	bl	80016ac <SPIWrite>
}
 800075c:	bf00      	nop
 800075e:	bd80      	pop	{r7, pc}

08000760 <Rf96_DataTX_to_FiFO>:

// Запись данных в FiFO
void Rf96_DataTX_to_FiFO(char* str, uint8_t LenghtStr)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
 8000768:	460b      	mov	r3, r1
 800076a:	70fb      	strb	r3, [r7, #3]
	BurstWrite(LR_RegFifo, (uint8_t *)str, LenghtStr);
 800076c:	78fb      	ldrb	r3, [r7, #3]
 800076e:	461a      	mov	r2, r3
 8000770:	6879      	ldr	r1, [r7, #4]
 8000772:	2000      	movs	r0, #0
 8000774:	f000 fff0 	bl	8001758 <BurstWrite>
}
 8000778:	bf00      	nop
 800077a:	3708      	adds	r7, #8
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}

08000780 <Rf96_DataRX_From_FiFO>:
//  Чтение данных RX из FIFO по последнему пришедшему пакету
void Rf96_DataRX_From_FiFO(char* str)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
	uint8_t addr;
	uint8_t packet_size;
	addr = SPIRead(LR_RegFifoRxCurrentaddr);
 8000788:	2010      	movs	r0, #16
 800078a:	f000 ff71 	bl	8001670 <SPIRead>
 800078e:	4603      	mov	r3, r0
 8000790:	73fb      	strb	r3, [r7, #15]
	SPIWrite(LR_RegFifoAddrPtr,addr);
 8000792:	7bfb      	ldrb	r3, [r7, #15]
 8000794:	4619      	mov	r1, r3
 8000796:	200d      	movs	r0, #13
 8000798:	f000 ff88 	bl	80016ac <SPIWrite>
	packet_size = SPIRead(LR_RegRxNbBytes);
 800079c:	2013      	movs	r0, #19
 800079e:	f000 ff67 	bl	8001670 <SPIRead>
 80007a2:	4603      	mov	r3, r0
 80007a4:	73bb      	strb	r3, [r7, #14]
	SPIBurstRead(LR_RegFifo, str, packet_size);
 80007a6:	7bbb      	ldrb	r3, [r7, #14]
 80007a8:	461a      	mov	r2, r3
 80007aa:	6879      	ldr	r1, [r7, #4]
 80007ac:	2000      	movs	r0, #0
 80007ae:	f000 ffa1 	bl	80016f4 <SPIBurstRead>
}
 80007b2:	bf00      	nop
 80007b4:	3710      	adds	r7, #16
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <Rf96_Lora_init>:
// Настройка Rf96
void Rf96_Lora_init(void)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	af00      	add	r7, sp, #0
	// Входим в Sleep mode
	Rf96_Sleep();
 80007be:	f7ff feb1 	bl	8000524 <Rf96_Sleep>
	// Входим в Lora мод
	Rf96_EntryLoRa();
 80007c2:	f7ff feb7 	bl	8000534 <Rf96_EntryLoRa>
	// выбираем несущую частоту
	Rf96_FreqChoose(1);
 80007c6:	2001      	movs	r0, #1
 80007c8:	f7ff febc 	bl	8000544 <Rf96_FreqChoose>
	// Выбираем выходную мощность
	Rf96_OutPower(0);
 80007cc:	2000      	movs	r0, #0
 80007ce:	f7ff fecf 	bl	8000570 <Rf96_OutPower>
	// Выбираем ограничение по току
	Rf96_OCP(0);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f7ff fee2 	bl	800059c <Rf96_OCP>
	// Выбираем LNA
	Rf96_LNA(1);
 80007d8:	2001      	movs	r0, #1
 80007da:	f7ff fef1 	bl	80005c0 <Rf96_LNA>
	// Выбираем полосу частот, Coding rate, и мод заголовка
	Rf96_bandwide_CR_HeadreMod(7,4,0);
 80007de:	2200      	movs	r2, #0
 80007e0:	2104      	movs	r1, #4
 80007e2:	2007      	movs	r0, #7
 80007e4:	f7ff fefe 	bl	80005e4 <Rf96_bandwide_CR_HeadreMod>
	// Выбираем Spreading factor, включение-выключение loadCRC,Таймаут по RX
	Rf96_SF_LoadCRC_SymbTimeout(6,1,0x0FF);
 80007e8:	22ff      	movs	r2, #255	; 0xff
 80007ea:	2101      	movs	r1, #1
 80007ec:	2006      	movs	r0, #6
 80007ee:	f7ff ff0a 	bl	8000606 <Rf96_SF_LoadCRC_SymbTimeout>
	// Устанавливаем длину преамбулы
	Rf96_Preamble(8);
 80007f2:	2008      	movs	r0, #8
 80007f4:	f7ff ff1e 	bl	8000634 <Rf96_Preamble>
	// Заходим в StandBy
	Rf96_Standby();
 80007f8:	f7ff fe8c 	bl	8000514 <Rf96_Standby>
}
 80007fc:	bf00      	nop
 80007fe:	bd80      	pop	{r7, pc}

08000800 <Rf96_Lora_TX_mode>:



// Инициализация TX
void Rf96_Lora_TX_mode(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
	//RAK811antTx();
	  // Настройка вывода Di0 на прерывание по отправке
	Rf96_PinOut_Di0_Di1_Di2_Di3(1,0,0,2);
 8000804:	2302      	movs	r3, #2
 8000806:	2200      	movs	r2, #0
 8000808:	2100      	movs	r1, #0
 800080a:	2001      	movs	r0, #1
 800080c:	f7ff ff29 	bl	8000662 <Rf96_PinOut_Di0_Di1_Di2_Di3>
      // Сброс всех флагов
	  Rf96_LoRaClearIrq();
 8000810:	f7ff fe78 	bl	8000504 <Rf96_LoRaClearIrq>
	  // Снимаем маску с прерывания по TX
	  Rf96_irqMaskTX();
 8000814:	f7ff ff4c 	bl	80006b0 <Rf96_irqMaskTX>
	  // Устанавливаем длину передаваемых данных (в байтах)
	  Rf96_PayloadLength(42);
 8000818:	202a      	movs	r0, #42	; 0x2a
 800081a:	f7ff ff59 	bl	80006d0 <Rf96_PayloadLength>
	  // Установка адреса TX в буфере FIFO
	  Rf96_TX_FifoAdr(0x80);
 800081e:	2080      	movs	r0, #128	; 0x80
 8000820:	f7ff ff64 	bl	80006ec <Rf96_TX_FifoAdr>
	  // Устанавливает указатель на адрес начала массива TX в FIFO
	  Rf96_FIFO_point(0x80);
 8000824:	2080      	movs	r0, #128	; 0x80
 8000826:	f7ff ff7d 	bl	8000724 <Rf96_FIFO_point>

}
 800082a:	bf00      	nop
 800082c:	bd80      	pop	{r7, pc}

0800082e <Rf96_Lora_RX_mode>:
// Инициализация RX
void Rf96_Lora_RX_mode(void)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	af00      	add	r7, sp, #0
	  //RAK811antRx();
	//  SPIWrite(0x5A,0x87);                            //Normal and Rx
	//  SPIWrite(LR_RegHopPeriod,0xFF);   //??????                       //RegHopPeriod NO FHSS
	  SPIWrite(LR_RegHopPeriod,0x0);   //??????
 8000832:	2100      	movs	r1, #0
 8000834:	2024      	movs	r0, #36	; 0x24
 8000836:	f000 ff39 	bl	80016ac <SPIWrite>
	  // Настройка вывода Di0 на прерывание по приему, Di1 на прерывание по таймауту
	  Rf96_PinOut_Di0_Di1_Di2_Di3(0,0,0,2);
 800083a:	2302      	movs	r3, #2
 800083c:	2200      	movs	r2, #0
 800083e:	2100      	movs	r1, #0
 8000840:	2000      	movs	r0, #0
 8000842:	f7ff ff0e 	bl	8000662 <Rf96_PinOut_Di0_Di1_Di2_Di3>
	  // Снимаем маску с прерывания по RX
	  Rf96_irqMaskRX();
 8000846:	f7ff ff3b 	bl	80006c0 <Rf96_irqMaskRX>
	  // Сброс всех флагов
	  Rf96_LoRaClearIrq();
 800084a:	f7ff fe5b 	bl	8000504 <Rf96_LoRaClearIrq>
	  // Устанавливаем длину передаваемых данных (в байтах)
	  Rf96_PayloadLength(42);
 800084e:	202a      	movs	r0, #42	; 0x2a
 8000850:	f7ff ff3e 	bl	80006d0 <Rf96_PayloadLength>
      // Установка адреса RX в буфере FIFO
	  Rf96_RX_FifoAdr(0x00);
 8000854:	2000      	movs	r0, #0
 8000856:	f7ff ff57 	bl	8000708 <Rf96_RX_FifoAdr>
	  // Устанавливает указатель на адрес начала массива RX в FIFO
	  Rf96_FIFO_point(0x00);
 800085a:	2000      	movs	r0, #0
 800085c:	f7ff ff62 	bl	8000724 <Rf96_FIFO_point>
	  // Входим в RX single мод
	//  Rf96_RX_Single_mode();
	  Rf96_RX_Continuous_mode();
 8000860:	f7ff ff6e 	bl	8000740 <Rf96_RX_Continuous_mode>

}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}

08000868 <Rf96_LoRaTxPacket>:

// Отправка пакета данных
void Rf96_LoRaTxPacket(char* Str, uint8_t LenStr)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
 8000870:	460b      	mov	r3, r1
 8000872:	70fb      	strb	r3, [r7, #3]
    // Записываем данные в буфер
    Rf96_DataTX_to_FiFO(Str,LenStr);
 8000874:	78fb      	ldrb	r3, [r7, #3]
 8000876:	4619      	mov	r1, r3
 8000878:	6878      	ldr	r0, [r7, #4]
 800087a:	f7ff ff71 	bl	8000760 <Rf96_DataTX_to_FiFO>
	// Вход в режим передачи
	Rf96_TX_mode();
 800087e:	f7ff ff67 	bl	8000750 <Rf96_TX_mode>

	// Ждем пока появится прерывание

	while(1)
	{
		if(Get_NIRQ_Di0())
 8000882:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000886:	4807      	ldr	r0, [pc, #28]	; (80008a4 <Rf96_LoRaTxPacket+0x3c>)
 8000888:	f003 f81a 	bl	80038c0 <HAL_GPIO_ReadPin>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d0f7      	beq.n	8000882 <Rf96_LoRaTxPacket+0x1a>
		{
			// Сбрасываем флаги
			Rf96_LoRaClearIrq();
 8000892:	f7ff fe37 	bl	8000504 <Rf96_LoRaClearIrq>
            // Заходим в Standby
			Rf96_Standby();
 8000896:	f7ff fe3d 	bl	8000514 <Rf96_Standby>

			break;
 800089a:	bf00      	nop
		}
	}


}
 800089c:	bf00      	nop
 800089e:	3708      	adds	r7, #8
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	40020000 	.word	0x40020000

080008a8 <Crc16>:
    0xEF1F, 0xFF3E, 0xCF5D, 0xDF7C, 0xAF9B, 0xBFBA, 0x8FD9, 0x9FF8,
    0x6E17, 0x7E36, 0x4E55, 0x5E74, 0x2E93, 0x3EB2, 0x0ED1, 0x1EF0
};
// Расчет CRC16
unsigned short Crc16(unsigned char * pcBlock, unsigned short len)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b085      	sub	sp, #20
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	460b      	mov	r3, r1
 80008b2:	807b      	strh	r3, [r7, #2]
    unsigned short crc = 0xFFFF;
 80008b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008b8:	81fb      	strh	r3, [r7, #14]

    while (len--)
 80008ba:	e012      	b.n	80008e2 <Crc16+0x3a>
        crc = (crc << 8) ^ Crc16Table[(crc >> 8) ^ *pcBlock++];
 80008bc:	89fb      	ldrh	r3, [r7, #14]
 80008be:	021b      	lsls	r3, r3, #8
 80008c0:	b21a      	sxth	r2, r3
 80008c2:	89fb      	ldrh	r3, [r7, #14]
 80008c4:	0a1b      	lsrs	r3, r3, #8
 80008c6:	b29b      	uxth	r3, r3
 80008c8:	4618      	mov	r0, r3
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	1c59      	adds	r1, r3, #1
 80008ce:	6079      	str	r1, [r7, #4]
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	4043      	eors	r3, r0
 80008d4:	4909      	ldr	r1, [pc, #36]	; (80008fc <Crc16+0x54>)
 80008d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80008da:	b21b      	sxth	r3, r3
 80008dc:	4053      	eors	r3, r2
 80008de:	b21b      	sxth	r3, r3
 80008e0:	81fb      	strh	r3, [r7, #14]
    while (len--)
 80008e2:	887b      	ldrh	r3, [r7, #2]
 80008e4:	1e5a      	subs	r2, r3, #1
 80008e6:	807a      	strh	r2, [r7, #2]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d1e7      	bne.n	80008bc <Crc16+0x14>

    return crc;
 80008ec:	89fb      	ldrh	r3, [r7, #14]
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	3714      	adds	r7, #20
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	08008b00 	.word	0x08008b00

08000900 <CommandToRadio>:

// Функция передачи по радиоканалу
void CommandToRadio(uint8_t command)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
	// Вход в режим передачи
	 Rf96_Lora_TX_mode();
 800090a:	f7ff ff79 	bl	8000800 <Rf96_Lora_TX_mode>
	// Обнуляем массив
	for(uint8_t i=0;i<RadioMaxBuff;i++)
 800090e:	2300      	movs	r3, #0
 8000910:	73fb      	strb	r3, [r7, #15]
 8000912:	e006      	b.n	8000922 <CommandToRadio+0x22>
	{
		TX_RX_Radio[i]=0;
 8000914:	7bfb      	ldrb	r3, [r7, #15]
 8000916:	4a19      	ldr	r2, [pc, #100]	; (800097c <CommandToRadio+0x7c>)
 8000918:	2100      	movs	r1, #0
 800091a:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<RadioMaxBuff;i++)
 800091c:	7bfb      	ldrb	r3, [r7, #15]
 800091e:	3301      	adds	r3, #1
 8000920:	73fb      	strb	r3, [r7, #15]
 8000922:	7bfb      	ldrb	r3, [r7, #15]
 8000924:	2b29      	cmp	r3, #41	; 0x29
 8000926:	d9f5      	bls.n	8000914 <CommandToRadio+0x14>
	}
    // Заносим команду
	TX_RX_Radio[CommIndex]=command;
 8000928:	4a14      	ldr	r2, [pc, #80]	; (800097c <CommandToRadio+0x7c>)
 800092a:	79fb      	ldrb	r3, [r7, #7]
 800092c:	7013      	strb	r3, [r2, #0]
	//Подсчет CRC16
	CRC_c=Crc16(TX_RX_Radio,RadioMaxBuff-2);
 800092e:	2128      	movs	r1, #40	; 0x28
 8000930:	4812      	ldr	r0, [pc, #72]	; (800097c <CommandToRadio+0x7c>)
 8000932:	f7ff ffb9 	bl	80008a8 <Crc16>
 8000936:	4603      	mov	r3, r0
 8000938:	461a      	mov	r2, r3
 800093a:	4b11      	ldr	r3, [pc, #68]	; (8000980 <CommandToRadio+0x80>)
 800093c:	801a      	strh	r2, [r3, #0]
	TX_RX_Radio[RadioMaxBuff-2]=(uint8_t)(CRC_c>>8);
 800093e:	4b10      	ldr	r3, [pc, #64]	; (8000980 <CommandToRadio+0x80>)
 8000940:	881b      	ldrh	r3, [r3, #0]
 8000942:	0a1b      	lsrs	r3, r3, #8
 8000944:	b29b      	uxth	r3, r3
 8000946:	b2da      	uxtb	r2, r3
 8000948:	4b0c      	ldr	r3, [pc, #48]	; (800097c <CommandToRadio+0x7c>)
 800094a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	TX_RX_Radio[RadioMaxBuff-1]=(uint8_t)CRC_c;
 800094e:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <CommandToRadio+0x80>)
 8000950:	881b      	ldrh	r3, [r3, #0]
 8000952:	b2da      	uxtb	r2, r3
 8000954:	4b09      	ldr	r3, [pc, #36]	; (800097c <CommandToRadio+0x7c>)
 8000956:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	// Установка адреса TX в буфере FIFO
	Rf96_TX_FifoAdr(0x80);
 800095a:	2080      	movs	r0, #128	; 0x80
 800095c:	f7ff fec6 	bl	80006ec <Rf96_TX_FifoAdr>
	// Устанавливает указатель на адрес начала массива TX в FIFO
	Rf96_FIFO_point(0x80);
 8000960:	2080      	movs	r0, #128	; 0x80
 8000962:	f7ff fedf 	bl	8000724 <Rf96_FIFO_point>
    // Очистка флагов
	Rf96_LoRaClearIrq();
 8000966:	f7ff fdcd 	bl	8000504 <Rf96_LoRaClearIrq>
    // Отправка посылки
	Rf96_LoRaTxPacket((char*)TX_RX_Radio,RadioMaxBuff);
 800096a:	212a      	movs	r1, #42	; 0x2a
 800096c:	4803      	ldr	r0, [pc, #12]	; (800097c <CommandToRadio+0x7c>)
 800096e:	f7ff ff7b 	bl	8000868 <Rf96_LoRaTxPacket>
}
 8000972:	bf00      	nop
 8000974:	3710      	adds	r7, #16
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000394 	.word	0x20000394
 8000980:	20000044 	.word	0x20000044

08000984 <uint32_TO_charmass>:
mass - массив, в который число будет переведено
startMass - начальный элемент массива
len - длина переводимого числа
*/
void uint32_TO_charmass(uint32_t Number, uint8_t *mass, uint16_t startMass, uint16_t len)
{
 8000984:	b480      	push	{r7}
 8000986:	b087      	sub	sp, #28
 8000988:	af00      	add	r7, sp, #0
 800098a:	60f8      	str	r0, [r7, #12]
 800098c:	60b9      	str	r1, [r7, #8]
 800098e:	4611      	mov	r1, r2
 8000990:	461a      	mov	r2, r3
 8000992:	460b      	mov	r3, r1
 8000994:	80fb      	strh	r3, [r7, #6]
 8000996:	4613      	mov	r3, r2
 8000998:	80bb      	strh	r3, [r7, #4]

	for (uint16_t i = 0; i < len; i++)
 800099a:	2300      	movs	r3, #0
 800099c:	82fb      	strh	r3, [r7, #22]
 800099e:	e01f      	b.n	80009e0 <uint32_TO_charmass+0x5c>
	{
		mass[len - 1 - i + startMass] = Number % 10 + 48;
 80009a0:	68f9      	ldr	r1, [r7, #12]
 80009a2:	4b14      	ldr	r3, [pc, #80]	; (80009f4 <uint32_TO_charmass+0x70>)
 80009a4:	fba3 2301 	umull	r2, r3, r3, r1
 80009a8:	08da      	lsrs	r2, r3, #3
 80009aa:	4613      	mov	r3, r2
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	4413      	add	r3, r2
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	1aca      	subs	r2, r1, r3
 80009b4:	b2d2      	uxtb	r2, r2
 80009b6:	88bb      	ldrh	r3, [r7, #4]
 80009b8:	1e59      	subs	r1, r3, #1
 80009ba:	8afb      	ldrh	r3, [r7, #22]
 80009bc:	1ac9      	subs	r1, r1, r3
 80009be:	88fb      	ldrh	r3, [r7, #6]
 80009c0:	440b      	add	r3, r1
 80009c2:	4619      	mov	r1, r3
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	440b      	add	r3, r1
 80009c8:	3230      	adds	r2, #48	; 0x30
 80009ca:	b2d2      	uxtb	r2, r2
 80009cc:	701a      	strb	r2, [r3, #0]
		Number = Number / 10;
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	4a08      	ldr	r2, [pc, #32]	; (80009f4 <uint32_TO_charmass+0x70>)
 80009d2:	fba2 2303 	umull	r2, r3, r2, r3
 80009d6:	08db      	lsrs	r3, r3, #3
 80009d8:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 0; i < len; i++)
 80009da:	8afb      	ldrh	r3, [r7, #22]
 80009dc:	3301      	adds	r3, #1
 80009de:	82fb      	strh	r3, [r7, #22]
 80009e0:	8afa      	ldrh	r2, [r7, #22]
 80009e2:	88bb      	ldrh	r3, [r7, #4]
 80009e4:	429a      	cmp	r2, r3
 80009e6:	d3db      	bcc.n	80009a0 <uint32_TO_charmass+0x1c>
	}
}
 80009e8:	bf00      	nop
 80009ea:	371c      	adds	r7, #28
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	cccccccd 	.word	0xcccccccd

080009f8 <SyncCKT>:


// Функция синхронизации Usartа с ЦКТ
void SyncCKT(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
	// Синхронизация
	if(readFlag==1)
 80009fc:	4b09      	ldr	r3, [pc, #36]	; (8000a24 <SyncCKT+0x2c>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d10d      	bne.n	8000a20 <SyncCKT+0x28>
	{
		readFlag=0;
 8000a04:	4b07      	ldr	r3, [pc, #28]	; (8000a24 <SyncCKT+0x2c>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	701a      	strb	r2, [r3, #0]
		HAL_Delay(1);
 8000a0a:	2001      	movs	r0, #1
 8000a0c:	f002 f886 	bl	8002b1c <HAL_Delay>
		HAL_UART_Abort(&huart5);
 8000a10:	4805      	ldr	r0, [pc, #20]	; (8000a28 <SyncCKT+0x30>)
 8000a12:	f004 ff07 	bl	8005824 <HAL_UART_Abort>
		HAL_UART_Receive_DMA(&huart5,BuffCkt, MaxBuffOfCKT);
 8000a16:	222b      	movs	r2, #43	; 0x2b
 8000a18:	4904      	ldr	r1, [pc, #16]	; (8000a2c <SyncCKT+0x34>)
 8000a1a:	4803      	ldr	r0, [pc, #12]	; (8000a28 <SyncCKT+0x30>)
 8000a1c:	f004 fe82 	bl	8005724 <HAL_UART_Receive_DMA>
	}
}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20000668 	.word	0x20000668
 8000a28:	20000444 	.word	0x20000444
 8000a2c:	200003c0 	.word	0x200003c0

08000a30 <RXCommande1>:
// Команда начала записи на SD карту
void RXCommande1(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
	///ФЛЕШКА
	if(ResolveSDWrite==0) // Если доступ к записи на SD был закрыт
 8000a34:	4b1b      	ldr	r3, [pc, #108]	; (8000aa4 <RXCommande1+0x74>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d129      	bne.n	8000a90 <RXCommande1+0x60>
	{
	///  Создание файла
		fres = f_mount(&FatFs, "", 1); //1=mount now
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	491a      	ldr	r1, [pc, #104]	; (8000aa8 <RXCommande1+0x78>)
 8000a40:	481a      	ldr	r0, [pc, #104]	; (8000aac <RXCommande1+0x7c>)
 8000a42:	f007 fb6b 	bl	800811c <f_mount>
 8000a46:	4603      	mov	r3, r0
 8000a48:	461a      	mov	r2, r3
 8000a4a:	4b19      	ldr	r3, [pc, #100]	; (8000ab0 <RXCommande1+0x80>)
 8000a4c:	701a      	strb	r2, [r3, #0]

		if (fres != FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 8000a4e:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <RXCommande1+0x80>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d005      	beq.n	8000a62 <RXCommande1+0x32>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8000a56:	2201      	movs	r2, #1
 8000a58:	2104      	movs	r1, #4
 8000a5a:	4816      	ldr	r0, [pc, #88]	; (8000ab4 <RXCommande1+0x84>)
 8000a5c:	f002 ff48 	bl	80038f0 <HAL_GPIO_WritePin>
			while(1);
 8000a60:	e7fe      	b.n	8000a60 <RXCommande1+0x30>
		}
		// Открываем или создаем новый файл
		fres = f_open(&fil, "Data.txt", FA_CREATE_ALWAYS | FA_WRITE);
 8000a62:	220a      	movs	r2, #10
 8000a64:	4914      	ldr	r1, [pc, #80]	; (8000ab8 <RXCommande1+0x88>)
 8000a66:	4815      	ldr	r0, [pc, #84]	; (8000abc <RXCommande1+0x8c>)
 8000a68:	f007 fb9e 	bl	80081a8 <f_open>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	461a      	mov	r2, r3
 8000a70:	4b0f      	ldr	r3, [pc, #60]	; (8000ab0 <RXCommande1+0x80>)
 8000a72:	701a      	strb	r2, [r3, #0]

		if(fres == FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 8000a74:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <RXCommande1+0x80>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d005      	beq.n	8000a88 <RXCommande1+0x58>

		} else
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	2104      	movs	r1, #4
 8000a80:	480c      	ldr	r0, [pc, #48]	; (8000ab4 <RXCommande1+0x84>)
 8000a82:	f002 ff35 	bl	80038f0 <HAL_GPIO_WritePin>
			while(1);
 8000a86:	e7fe      	b.n	8000a86 <RXCommande1+0x56>
		}
	    ResolveSDWrite=1; // Открываем доступ к записи на SD
 8000a88:	4b06      	ldr	r3, [pc, #24]	; (8000aa4 <RXCommande1+0x74>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	701a      	strb	r2, [r3, #0]
 8000a8e:	e002      	b.n	8000a96 <RXCommande1+0x66>

	} else ResolveSDWrite=0; // Если доступ к записи на SD был открыт, закрываем его
 8000a90:	4b04      	ldr	r3, [pc, #16]	; (8000aa4 <RXCommande1+0x74>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	701a      	strb	r2, [r3, #0]
    // Отсылаем ответ
    CommandToRadio(1);
 8000a96:	2001      	movs	r0, #1
 8000a98:	f7ff ff32 	bl	8000900 <CommandToRadio>
    // Ожидаем команду
    Rf96_Lora_RX_mode();
 8000a9c:	f7ff fec7 	bl	800082e <Rf96_Lora_RX_mode>
}
 8000aa0:	bf00      	nop
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20000046 	.word	0x20000046
 8000aa8:	08008a88 	.word	0x08008a88
 8000aac:	20000120 	.word	0x20000120
 8000ab0:	20000764 	.word	0x20000764
 8000ab4:	40020800 	.word	0x40020800
 8000ab8:	08008a8c 	.word	0x08008a8c
 8000abc:	20000768 	.word	0x20000768

08000ac0 <RXCommande2>:
// Команда управления клапаном
void RXCommande2(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
	// Подаем единицу на клапан
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aca:	4805      	ldr	r0, [pc, #20]	; (8000ae0 <RXCommande2+0x20>)
 8000acc:	f002 ff10 	bl	80038f0 <HAL_GPIO_WritePin>
	// Отсылаем ответ
    CommandToRadio(2);
 8000ad0:	2002      	movs	r0, #2
 8000ad2:	f7ff ff15 	bl	8000900 <CommandToRadio>
    // Ожидаем команду
    Rf96_Lora_RX_mode();
 8000ad6:	f7ff feaa 	bl	800082e <Rf96_Lora_RX_mode>
}
 8000ada:	bf00      	nop
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	40020400 	.word	0x40020400

08000ae4 <RXCommande3>:

// Команда включения двигателя
void RXCommande3(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	// Подаем единицу на двигатель
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000ae8:	2201      	movs	r2, #1
 8000aea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000aee:	480a      	ldr	r0, [pc, #40]	; (8000b18 <RXCommande3+0x34>)
 8000af0:	f002 fefe 	bl	80038f0 <HAL_GPIO_WritePin>
	// Ждем 5 секунд
	HAL_Delay(5000);
 8000af4:	f241 3088 	movw	r0, #5000	; 0x1388
 8000af8:	f002 f810 	bl	8002b1c <HAL_Delay>
	// Убираем единицу с двигателя
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b02:	4805      	ldr	r0, [pc, #20]	; (8000b18 <RXCommande3+0x34>)
 8000b04:	f002 fef4 	bl	80038f0 <HAL_GPIO_WritePin>
	// Отсылаем ответ
    CommandToRadio(3);
 8000b08:	2003      	movs	r0, #3
 8000b0a:	f7ff fef9 	bl	8000900 <CommandToRadio>
    // Ожидаем команду
    Rf96_Lora_RX_mode();
 8000b0e:	f7ff fe8e 	bl	800082e <Rf96_Lora_RX_mode>
}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40020400 	.word	0x40020400

08000b1c <RXCommande4>:
// Команда - запрос на отправку данных
void RXCommande4(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0

	RadioIrq=1;
 8000b20:	4b03      	ldr	r3, [pc, #12]	; (8000b30 <RXCommande4+0x14>)
 8000b22:	2201      	movs	r2, #1
 8000b24:	701a      	strb	r2, [r3, #0]

}
 8000b26:	bf00      	nop
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr
 8000b30:	20000048 	.word	0x20000048

08000b34 <CheckSD>:
// Проверка SD карты на работоспособность
void CheckSD(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
	///  Создание файла
		fres = f_mount(&FatFs, "", 1); //1=mount now
 8000b38:	2201      	movs	r2, #1
 8000b3a:	4928      	ldr	r1, [pc, #160]	; (8000bdc <CheckSD+0xa8>)
 8000b3c:	4828      	ldr	r0, [pc, #160]	; (8000be0 <CheckSD+0xac>)
 8000b3e:	f007 faed 	bl	800811c <f_mount>
 8000b42:	4603      	mov	r3, r0
 8000b44:	461a      	mov	r2, r3
 8000b46:	4b27      	ldr	r3, [pc, #156]	; (8000be4 <CheckSD+0xb0>)
 8000b48:	701a      	strb	r2, [r3, #0]

		if (fres != FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 8000b4a:	4b26      	ldr	r3, [pc, #152]	; (8000be4 <CheckSD+0xb0>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d005      	beq.n	8000b5e <CheckSD+0x2a>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000b52:	2201      	movs	r2, #1
 8000b54:	2102      	movs	r1, #2
 8000b56:	4824      	ldr	r0, [pc, #144]	; (8000be8 <CheckSD+0xb4>)
 8000b58:	f002 feca 	bl	80038f0 <HAL_GPIO_WritePin>
			while(1);
 8000b5c:	e7fe      	b.n	8000b5c <CheckSD+0x28>
		}
		// Открываем или создаем новый файл
		fres = f_open(&fil, "CheckSD.txt", FA_CREATE_ALWAYS | FA_WRITE);
 8000b5e:	220a      	movs	r2, #10
 8000b60:	4922      	ldr	r1, [pc, #136]	; (8000bec <CheckSD+0xb8>)
 8000b62:	4823      	ldr	r0, [pc, #140]	; (8000bf0 <CheckSD+0xbc>)
 8000b64:	f007 fb20 	bl	80081a8 <f_open>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	4b1d      	ldr	r3, [pc, #116]	; (8000be4 <CheckSD+0xb0>)
 8000b6e:	701a      	strb	r2, [r3, #0]

		if(fres == FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 8000b70:	4b1c      	ldr	r3, [pc, #112]	; (8000be4 <CheckSD+0xb0>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d005      	beq.n	8000b84 <CheckSD+0x50>

		} else
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000b78:	2201      	movs	r2, #1
 8000b7a:	2102      	movs	r1, #2
 8000b7c:	481a      	ldr	r0, [pc, #104]	; (8000be8 <CheckSD+0xb4>)
 8000b7e:	f002 feb7 	bl	80038f0 <HAL_GPIO_WritePin>
			while(1);
 8000b82:	e7fe      	b.n	8000b82 <CheckSD+0x4e>
		}
	    fres=f_close(&fil);
 8000b84:	481a      	ldr	r0, [pc, #104]	; (8000bf0 <CheckSD+0xbc>)
 8000b86:	f007 fec0 	bl	800890a <f_close>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <CheckSD+0xb0>)
 8000b90:	701a      	strb	r2, [r3, #0]
		if(fres == FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 8000b92:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <CheckSD+0xb0>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d005      	beq.n	8000ba6 <CheckSD+0x72>

		} else
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	2102      	movs	r1, #2
 8000b9e:	4812      	ldr	r0, [pc, #72]	; (8000be8 <CheckSD+0xb4>)
 8000ba0:	f002 fea6 	bl	80038f0 <HAL_GPIO_WritePin>
			while(1);
 8000ba4:	e7fe      	b.n	8000ba4 <CheckSD+0x70>
		}
	    fres=f_mount(NULL, "", 0);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	490c      	ldr	r1, [pc, #48]	; (8000bdc <CheckSD+0xa8>)
 8000baa:	2000      	movs	r0, #0
 8000bac:	f007 fab6 	bl	800811c <f_mount>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <CheckSD+0xb0>)
 8000bb6:	701a      	strb	r2, [r3, #0]
		if(fres == FR_OK) { // Если проблема с флешкой  выключаем 1 светодиод
 8000bb8:	4b0a      	ldr	r3, [pc, #40]	; (8000be4 <CheckSD+0xb0>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d005      	beq.n	8000bcc <CheckSD+0x98>

		} else
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	2102      	movs	r1, #2
 8000bc4:	4808      	ldr	r0, [pc, #32]	; (8000be8 <CheckSD+0xb4>)
 8000bc6:	f002 fe93 	bl	80038f0 <HAL_GPIO_WritePin>
			while(1);
 8000bca:	e7fe      	b.n	8000bca <CheckSD+0x96>
		}
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2102      	movs	r1, #2
 8000bd0:	4805      	ldr	r0, [pc, #20]	; (8000be8 <CheckSD+0xb4>)
 8000bd2:	f002 fe8d 	bl	80038f0 <HAL_GPIO_WritePin>

}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	08008a88 	.word	0x08008a88
 8000be0:	20000120 	.word	0x20000120
 8000be4:	20000764 	.word	0x20000764
 8000be8:	40020800 	.word	0x40020800
 8000bec:	08008a98 	.word	0x08008a98
 8000bf0:	20000768 	.word	0x20000768

08000bf4 <DataConv>:

// Парсер
void DataConv(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
	// Запись времени в буфер
	uint32_TO_charmass(reciveTime, SDbufWrite, 0, 8);
 8000bfa:	4b16      	ldr	r3, [pc, #88]	; (8000c54 <DataConv+0x60>)
 8000bfc:	6818      	ldr	r0, [r3, #0]
 8000bfe:	2308      	movs	r3, #8
 8000c00:	2200      	movs	r2, #0
 8000c02:	4915      	ldr	r1, [pc, #84]	; (8000c58 <DataConv+0x64>)
 8000c04:	f7ff febe 	bl	8000984 <uint32_TO_charmass>
	for(uint8_t i=0;i<38;i++)
 8000c08:	2300      	movs	r3, #0
 8000c0a:	71fb      	strb	r3, [r7, #7]
 8000c0c:	e017      	b.n	8000c3e <DataConv+0x4a>
	{
		uint32_TO_charmass(&BuffCkt[i+4], SDbufWrite, 9+i*4, 3);
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	3304      	adds	r3, #4
 8000c12:	4a12      	ldr	r2, [pc, #72]	; (8000c5c <DataConv+0x68>)
 8000c14:	4413      	add	r3, r2
 8000c16:	4618      	mov	r0, r3
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	b29b      	uxth	r3, r3
 8000c20:	3309      	adds	r3, #9
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	2303      	movs	r3, #3
 8000c26:	490c      	ldr	r1, [pc, #48]	; (8000c58 <DataConv+0x64>)
 8000c28:	f7ff feac 	bl	8000984 <uint32_TO_charmass>
		SDbufWrite[8+i*4]=',';
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	3302      	adds	r3, #2
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	4a09      	ldr	r2, [pc, #36]	; (8000c58 <DataConv+0x64>)
 8000c34:	212c      	movs	r1, #44	; 0x2c
 8000c36:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<38;i++)
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	71fb      	strb	r3, [r7, #7]
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	2b25      	cmp	r3, #37	; 0x25
 8000c42:	d9e4      	bls.n	8000c0e <DataConv+0x1a>
	}
	SDbufWrite[162]='\n';
 8000c44:	4b04      	ldr	r3, [pc, #16]	; (8000c58 <DataConv+0x64>)
 8000c46:	220a      	movs	r2, #10
 8000c48:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2

}
 8000c4c:	bf00      	nop
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000040 	.word	0x20000040
 8000c58:	20000584 	.word	0x20000584
 8000c5c:	200003c0 	.word	0x200003c0

08000c60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c66:	f001 fee7 	bl	8002a38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c6a:	f000 f919 	bl	8000ea0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c6e:	f000 fb73 	bl	8001358 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c72:	f000 fb2b 	bl	80012cc <MX_DMA_Init>
  MX_SPI1_Init();
 8000c76:	f000 f985 	bl	8000f84 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000c7a:	f000 fad3 	bl	8001224 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000c7e:	f000 fafb 	bl	8001278 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8000c82:	f000 faa5 	bl	80011d0 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 8000c86:	f005 fca3 	bl	80065d0 <MX_FATFS_Init>
  MX_SPI3_Init();
 8000c8a:	f000 f9b1 	bl	8000ff0 <MX_SPI3_Init>
  MX_UART5_Init();
 8000c8e:	f000 fa75 	bl	800117c <MX_UART5_Init>
  MX_TIM6_Init();
 8000c92:	f000 f9e3 	bl	800105c <MX_TIM6_Init>
  MX_TIM7_Init();
 8000c96:	f000 fa17 	bl	80010c8 <MX_TIM7_Init>
  MX_TIM10_Init();
 8000c9a:	f000 fa4b 	bl	8001134 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

	// Индикация включения УСИ ПРД
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2102      	movs	r1, #2
 8000ca2:	4871      	ldr	r0, [pc, #452]	; (8000e68 <main+0x208>)
 8000ca4:	f002 fe24 	bl	80038f0 <HAL_GPIO_WritePin>
	HAL_Delay(300);
 8000ca8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000cac:	f001 ff36 	bl	8002b1c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	2104      	movs	r1, #4
 8000cb4:	486c      	ldr	r0, [pc, #432]	; (8000e68 <main+0x208>)
 8000cb6:	f002 fe1b 	bl	80038f0 <HAL_GPIO_WritePin>
	HAL_Delay(300);
 8000cba:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000cbe:	f001 ff2d 	bl	8002b1c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2108      	movs	r1, #8
 8000cc6:	4868      	ldr	r0, [pc, #416]	; (8000e68 <main+0x208>)
 8000cc8:	f002 fe12 	bl	80038f0 <HAL_GPIO_WritePin>
	HAL_Delay(300);
 8000ccc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000cd0:	f001 ff24 	bl	8002b1c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	2102      	movs	r1, #2
 8000cd8:	4863      	ldr	r0, [pc, #396]	; (8000e68 <main+0x208>)
 8000cda:	f002 fe09 	bl	80038f0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8000cde:	2201      	movs	r2, #1
 8000ce0:	2104      	movs	r1, #4
 8000ce2:	4861      	ldr	r0, [pc, #388]	; (8000e68 <main+0x208>)
 8000ce4:	f002 fe04 	bl	80038f0 <HAL_GPIO_WritePin>
	//Проверка SD карты
	CheckSD();
 8000ce8:	f7ff ff24 	bl	8000b34 <CheckSD>
	// Инициализация радиоканала (sx1272)
	Rf96_Lora_init();
 8000cec:	f7ff fd65 	bl	80007ba <Rf96_Lora_init>
	// Режим приема
	Rf96_Lora_RX_mode();
 8000cf0:	f7ff fd9d 	bl	800082e <Rf96_Lora_RX_mode>
	// Запуск приема в дма с аксселерометров
	HAL_UART_Receive_DMA(&huart5, BuffCkt, MaxBuffOfCKT);
 8000cf4:	222b      	movs	r2, #43	; 0x2b
 8000cf6:	495d      	ldr	r1, [pc, #372]	; (8000e6c <main+0x20c>)
 8000cf8:	485d      	ldr	r0, [pc, #372]	; (8000e70 <main+0x210>)
 8000cfa:	f004 fd13 	bl	8005724 <HAL_UART_Receive_DMA>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2101      	movs	r1, #1
 8000d02:	4859      	ldr	r0, [pc, #356]	; (8000e68 <main+0x208>)
 8000d04:	f002 fdf4 	bl	80038f0 <HAL_GPIO_WritePin>
    // Запуск таймера с целью определения подключения ЦКТ
    HAL_TIM_Base_Start_IT(&htim10);
 8000d08:	485a      	ldr	r0, [pc, #360]	; (8000e74 <main+0x214>)
 8000d0a:	f004 fa0e 	bl	800512a <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		// Синхронизация с ЦКТ
	    SyncCKT();
 8000d0e:	f7ff fe73 	bl	80009f8 <SyncCKT>
	    // Прерывание по приему по радиоканалу
		if(Get_NIRQ_Di0())
 8000d12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d16:	4858      	ldr	r0, [pc, #352]	; (8000e78 <main+0x218>)
 8000d18:	f002 fdd2 	bl	80038c0 <HAL_GPIO_ReadPin>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d038      	beq.n	8000d94 <main+0x134>
		{
            // Достаем посылку из буфера
			Rf96_DataRX_From_FiFO((char*)TX_RX_Radio);
 8000d22:	4856      	ldr	r0, [pc, #344]	; (8000e7c <main+0x21c>)
 8000d24:	f7ff fd2c 	bl	8000780 <Rf96_DataRX_From_FiFO>
			// Считаем CRC
			CRC_c=(TX_RX_Radio[RadioMaxBuff-2]<<8)+TX_RX_Radio[RadioMaxBuff-1];
 8000d28:	4b54      	ldr	r3, [pc, #336]	; (8000e7c <main+0x21c>)
 8000d2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	021b      	lsls	r3, r3, #8
 8000d32:	b29a      	uxth	r2, r3
 8000d34:	4b51      	ldr	r3, [pc, #324]	; (8000e7c <main+0x21c>)
 8000d36:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000d3a:	b29b      	uxth	r3, r3
 8000d3c:	4413      	add	r3, r2
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	4b4f      	ldr	r3, [pc, #316]	; (8000e80 <main+0x220>)
 8000d42:	801a      	strh	r2, [r3, #0]
			// Очистка флагов
			Rf96_LoRaClearIrq();
 8000d44:	f7ff fbde 	bl	8000504 <Rf96_LoRaClearIrq>
			// Если CRC совпадает
			if(CRC_c==Crc16(TX_RX_Radio, RadioMaxBuff-2))
 8000d48:	2128      	movs	r1, #40	; 0x28
 8000d4a:	484c      	ldr	r0, [pc, #304]	; (8000e7c <main+0x21c>)
 8000d4c:	f7ff fdac 	bl	80008a8 <Crc16>
 8000d50:	4603      	mov	r3, r0
 8000d52:	461a      	mov	r2, r3
 8000d54:	4b4a      	ldr	r3, [pc, #296]	; (8000e80 <main+0x220>)
 8000d56:	881b      	ldrh	r3, [r3, #0]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d11b      	bne.n	8000d94 <main+0x134>
			{
				switch(TX_RX_Radio[CommIndex])
 8000d5c:	4b47      	ldr	r3, [pc, #284]	; (8000e7c <main+0x21c>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	3b01      	subs	r3, #1
 8000d62:	2b03      	cmp	r3, #3
 8000d64:	d816      	bhi.n	8000d94 <main+0x134>
 8000d66:	a201      	add	r2, pc, #4	; (adr r2, 8000d6c <main+0x10c>)
 8000d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d6c:	08000d7d 	.word	0x08000d7d
 8000d70:	08000d83 	.word	0x08000d83
 8000d74:	08000d89 	.word	0x08000d89
 8000d78:	08000d8f 	.word	0x08000d8f
				{
				case 1:   // Команда начала записи: Создаем файл
					RXCommande1();
 8000d7c:	f7ff fe58 	bl	8000a30 <RXCommande1>
					break;
 8000d80:	e008      	b.n	8000d94 <main+0x134>
				case 2:   // Команда открытия клапана
					RXCommande2();
 8000d82:	f7ff fe9d 	bl	8000ac0 <RXCommande2>
					break;
 8000d86:	e005      	b.n	8000d94 <main+0x134>
				case 3:   // Команда запуска двигателя
					RXCommande3();
 8000d88:	f7ff feac 	bl	8000ae4 <RXCommande3>
					break;
 8000d8c:	e002      	b.n	8000d94 <main+0x134>
				case 4:   // Команда запроса данных
					RXCommande4();
 8000d8e:	f7ff fec5 	bl	8000b1c <RXCommande4>
					break;
 8000d92:	bf00      	nop
				}
			}
		}

		if(ResolveSDWrite==1 && ReadyToWrite==1) //  Если разрешена запись на Sd карту и если есть что записывать
 8000d94:	4b3b      	ldr	r3, [pc, #236]	; (8000e84 <main+0x224>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d1b8      	bne.n	8000d0e <main+0xae>
 8000d9c:	4b3a      	ldr	r3, [pc, #232]	; (8000e88 <main+0x228>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d1b4      	bne.n	8000d0e <main+0xae>
		{
			// Запись на SD
			DataConv();
 8000da4:	f7ff ff26 	bl	8000bf4 <DataConv>
			fres = f_write(&fil, SDbufWrite, 163, &bytesWrote);
 8000da8:	4b38      	ldr	r3, [pc, #224]	; (8000e8c <main+0x22c>)
 8000daa:	22a3      	movs	r2, #163	; 0xa3
 8000dac:	4938      	ldr	r1, [pc, #224]	; (8000e90 <main+0x230>)
 8000dae:	4839      	ldr	r0, [pc, #228]	; (8000e94 <main+0x234>)
 8000db0:	f007 fbb8 	bl	8008524 <f_write>
 8000db4:	4603      	mov	r3, r0
 8000db6:	461a      	mov	r2, r3
 8000db8:	4b37      	ldr	r3, [pc, #220]	; (8000e98 <main+0x238>)
 8000dba:	701a      	strb	r2, [r3, #0]
			if (fres != FR_OK)
 8000dbc:	4b36      	ldr	r3, [pc, #216]	; (8000e98 <main+0x238>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d005      	beq.n	8000dd0 <main+0x170>
			{
				while(1)
				{
					// Выключение 1 светодиода, если какая-то проблема с записью на SD
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	2102      	movs	r1, #2
 8000dc8:	4827      	ldr	r0, [pc, #156]	; (8000e68 <main+0x208>)
 8000dca:	f002 fd91 	bl	80038f0 <HAL_GPIO_WritePin>
 8000dce:	e7f9      	b.n	8000dc4 <main+0x164>

				}
			}
			if(RadioIrq==1)  // Если пришел запрос на отправку измерений по радио
 8000dd0:	4b32      	ldr	r3, [pc, #200]	; (8000e9c <main+0x23c>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d13c      	bne.n	8000e52 <main+0x1f2>
			{
				for(uint8_t i=0;i<RadioMaxBuff-2;i++)
 8000dd8:	2300      	movs	r3, #0
 8000dda:	71fb      	strb	r3, [r7, #7]
 8000ddc:	e00a      	b.n	8000df4 <main+0x194>
				{
					TX_RX_Radio[i+1]=BuffCkt[i+4];
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	1d1a      	adds	r2, r3, #4
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	3301      	adds	r3, #1
 8000de6:	4921      	ldr	r1, [pc, #132]	; (8000e6c <main+0x20c>)
 8000de8:	5c89      	ldrb	r1, [r1, r2]
 8000dea:	4a24      	ldr	r2, [pc, #144]	; (8000e7c <main+0x21c>)
 8000dec:	54d1      	strb	r1, [r2, r3]
				for(uint8_t i=0;i<RadioMaxBuff-2;i++)
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	3301      	adds	r3, #1
 8000df2:	71fb      	strb	r3, [r7, #7]
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	2b27      	cmp	r3, #39	; 0x27
 8000df8:	d9f1      	bls.n	8000dde <main+0x17e>
				}
				// заносим в 1 элемент 4 команду
				TX_RX_Radio[0]=4;
 8000dfa:	4b20      	ldr	r3, [pc, #128]	; (8000e7c <main+0x21c>)
 8000dfc:	2204      	movs	r2, #4
 8000dfe:	701a      	strb	r2, [r3, #0]
				// Отсылаем ответ
			    Rf96_Lora_TX_mode();
 8000e00:	f7ff fcfe 	bl	8000800 <Rf96_Lora_TX_mode>
				//Подсчет CRC16
				CRC_c=Crc16(TX_RX_Radio,RadioMaxBuff-2);
 8000e04:	2128      	movs	r1, #40	; 0x28
 8000e06:	481d      	ldr	r0, [pc, #116]	; (8000e7c <main+0x21c>)
 8000e08:	f7ff fd4e 	bl	80008a8 <Crc16>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	461a      	mov	r2, r3
 8000e10:	4b1b      	ldr	r3, [pc, #108]	; (8000e80 <main+0x220>)
 8000e12:	801a      	strh	r2, [r3, #0]
				TX_RX_Radio[RadioMaxBuff-2]=(uint8_t)(CRC_c>>8);
 8000e14:	4b1a      	ldr	r3, [pc, #104]	; (8000e80 <main+0x220>)
 8000e16:	881b      	ldrh	r3, [r3, #0]
 8000e18:	0a1b      	lsrs	r3, r3, #8
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	b2da      	uxtb	r2, r3
 8000e1e:	4b17      	ldr	r3, [pc, #92]	; (8000e7c <main+0x21c>)
 8000e20:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				TX_RX_Radio[RadioMaxBuff-1]=(uint8_t)CRC_c;
 8000e24:	4b16      	ldr	r3, [pc, #88]	; (8000e80 <main+0x220>)
 8000e26:	881b      	ldrh	r3, [r3, #0]
 8000e28:	b2da      	uxtb	r2, r3
 8000e2a:	4b14      	ldr	r3, [pc, #80]	; (8000e7c <main+0x21c>)
 8000e2c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
				// Установка адреса TX в буфере FIFO
				Rf96_TX_FifoAdr(0x80);
 8000e30:	2080      	movs	r0, #128	; 0x80
 8000e32:	f7ff fc5b 	bl	80006ec <Rf96_TX_FifoAdr>
				// Устанавливает указатель на адрес начала массива TX в FIFO
				Rf96_FIFO_point(0x80);
 8000e36:	2080      	movs	r0, #128	; 0x80
 8000e38:	f7ff fc74 	bl	8000724 <Rf96_FIFO_point>
			    // Очистка флагов
				Rf96_LoRaClearIrq();
 8000e3c:	f7ff fb62 	bl	8000504 <Rf96_LoRaClearIrq>
			    // Отправка посылки
				Rf96_LoRaTxPacket((char*)TX_RX_Radio,RadioMaxBuff);
 8000e40:	212a      	movs	r1, #42	; 0x2a
 8000e42:	480e      	ldr	r0, [pc, #56]	; (8000e7c <main+0x21c>)
 8000e44:	f7ff fd10 	bl	8000868 <Rf96_LoRaTxPacket>
			    // Ожидаем команду
			    Rf96_Lora_RX_mode();
 8000e48:	f7ff fcf1 	bl	800082e <Rf96_Lora_RX_mode>
				RadioIrq=0;
 8000e4c:	4b13      	ldr	r3, [pc, #76]	; (8000e9c <main+0x23c>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]
			}
			// Синхронизация файла и sd карты
			fres = f_sync(&fil);
 8000e52:	4810      	ldr	r0, [pc, #64]	; (8000e94 <main+0x234>)
 8000e54:	f007 fcdb 	bl	800880e <f_sync>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	4b0e      	ldr	r3, [pc, #56]	; (8000e98 <main+0x238>)
 8000e5e:	701a      	strb	r2, [r3, #0]
			ReadyToWrite=0;
 8000e60:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <main+0x228>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	701a      	strb	r2, [r3, #0]
	    SyncCKT();
 8000e66:	e752      	b.n	8000d0e <main+0xae>
 8000e68:	40020800 	.word	0x40020800
 8000e6c:	200003c0 	.word	0x200003c0
 8000e70:	20000444 	.word	0x20000444
 8000e74:	20000350 	.word	0x20000350
 8000e78:	40020000 	.word	0x40020000
 8000e7c:	20000394 	.word	0x20000394
 8000e80:	20000044 	.word	0x20000044
 8000e84:	20000046 	.word	0x20000046
 8000e88:	20000047 	.word	0x20000047
 8000e8c:	20000390 	.word	0x20000390
 8000e90:	20000584 	.word	0x20000584
 8000e94:	20000768 	.word	0x20000768
 8000e98:	20000764 	.word	0x20000764
 8000e9c:	20000048 	.word	0x20000048

08000ea0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b094      	sub	sp, #80	; 0x50
 8000ea4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ea6:	f107 031c 	add.w	r3, r7, #28
 8000eaa:	2234      	movs	r2, #52	; 0x34
 8000eac:	2100      	movs	r1, #0
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f007 fdd6 	bl	8008a60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eb4:	f107 0308 	add.w	r3, r7, #8
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
 8000ec0:	60da      	str	r2, [r3, #12]
 8000ec2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	4b2c      	ldr	r3, [pc, #176]	; (8000f7c <SystemClock_Config+0xdc>)
 8000eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ecc:	4a2b      	ldr	r2, [pc, #172]	; (8000f7c <SystemClock_Config+0xdc>)
 8000ece:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ed2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ed4:	4b29      	ldr	r3, [pc, #164]	; (8000f7c <SystemClock_Config+0xdc>)
 8000ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000edc:	607b      	str	r3, [r7, #4]
 8000ede:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	603b      	str	r3, [r7, #0]
 8000ee4:	4b26      	ldr	r3, [pc, #152]	; (8000f80 <SystemClock_Config+0xe0>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a25      	ldr	r2, [pc, #148]	; (8000f80 <SystemClock_Config+0xe0>)
 8000eea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000eee:	6013      	str	r3, [r2, #0]
 8000ef0:	4b23      	ldr	r3, [pc, #140]	; (8000f80 <SystemClock_Config+0xe0>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000efc:	2302      	movs	r3, #2
 8000efe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f00:	2301      	movs	r3, #1
 8000f02:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f04:	2310      	movs	r3, #16
 8000f06:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f10:	2308      	movs	r3, #8
 8000f12:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000f14:	23b4      	movs	r3, #180	; 0xb4
 8000f16:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f20:	2302      	movs	r3, #2
 8000f22:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f24:	f107 031c 	add.w	r3, r7, #28
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f003 f805 	bl	8003f38 <HAL_RCC_OscConfig>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000f34:	f000 fb70 	bl	8001618 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f38:	f002 fcf4 	bl	8003924 <HAL_PWREx_EnableOverDrive>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000f42:	f000 fb69 	bl	8001618 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f46:	230f      	movs	r3, #15
 8000f48:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f52:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f5c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f5e:	f107 0308 	add.w	r3, r7, #8
 8000f62:	2105      	movs	r1, #5
 8000f64:	4618      	mov	r0, r3
 8000f66:	f002 fd2d 	bl	80039c4 <HAL_RCC_ClockConfig>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000f70:	f000 fb52 	bl	8001618 <Error_Handler>
  }
}
 8000f74:	bf00      	nop
 8000f76:	3750      	adds	r7, #80	; 0x50
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40023800 	.word	0x40023800
 8000f80:	40007000 	.word	0x40007000

08000f84 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f88:	4b17      	ldr	r3, [pc, #92]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000f8a:	4a18      	ldr	r2, [pc, #96]	; (8000fec <MX_SPI1_Init+0x68>)
 8000f8c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f8e:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000f90:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f94:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f96:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fa2:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fa8:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fae:	4b0e      	ldr	r3, [pc, #56]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000fb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fb4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000fb8:	2210      	movs	r2, #16
 8000fba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fbc:	4b0a      	ldr	r3, [pc, #40]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fc2:	4b09      	ldr	r3, [pc, #36]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fc8:	4b07      	ldr	r3, [pc, #28]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000fce:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000fd0:	220a      	movs	r2, #10
 8000fd2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000fd4:	4804      	ldr	r0, [pc, #16]	; (8000fe8 <MX_SPI1_Init+0x64>)
 8000fd6:	f003 fa09 	bl	80043ec <HAL_SPI_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000fe0:	f000 fb1a 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	2000066c 	.word	0x2000066c
 8000fec:	40013000 	.word	0x40013000

08000ff0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000ff4:	4b17      	ldr	r3, [pc, #92]	; (8001054 <MX_SPI3_Init+0x64>)
 8000ff6:	4a18      	ldr	r2, [pc, #96]	; (8001058 <MX_SPI3_Init+0x68>)
 8000ff8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000ffa:	4b16      	ldr	r3, [pc, #88]	; (8001054 <MX_SPI3_Init+0x64>)
 8000ffc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001000:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001002:	4b14      	ldr	r3, [pc, #80]	; (8001054 <MX_SPI3_Init+0x64>)
 8001004:	2200      	movs	r2, #0
 8001006:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001008:	4b12      	ldr	r3, [pc, #72]	; (8001054 <MX_SPI3_Init+0x64>)
 800100a:	2200      	movs	r2, #0
 800100c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800100e:	4b11      	ldr	r3, [pc, #68]	; (8001054 <MX_SPI3_Init+0x64>)
 8001010:	2200      	movs	r2, #0
 8001012:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001014:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <MX_SPI3_Init+0x64>)
 8001016:	2200      	movs	r2, #0
 8001018:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800101a:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <MX_SPI3_Init+0x64>)
 800101c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001020:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001022:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <MX_SPI3_Init+0x64>)
 8001024:	2200      	movs	r2, #0
 8001026:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001028:	4b0a      	ldr	r3, [pc, #40]	; (8001054 <MX_SPI3_Init+0x64>)
 800102a:	2200      	movs	r2, #0
 800102c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800102e:	4b09      	ldr	r3, [pc, #36]	; (8001054 <MX_SPI3_Init+0x64>)
 8001030:	2200      	movs	r2, #0
 8001032:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001034:	4b07      	ldr	r3, [pc, #28]	; (8001054 <MX_SPI3_Init+0x64>)
 8001036:	2200      	movs	r2, #0
 8001038:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800103a:	4b06      	ldr	r3, [pc, #24]	; (8001054 <MX_SPI3_Init+0x64>)
 800103c:	220a      	movs	r2, #10
 800103e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001040:	4804      	ldr	r0, [pc, #16]	; (8001054 <MX_SPI3_Init+0x64>)
 8001042:	f003 f9d3 	bl	80043ec <HAL_SPI_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800104c:	f000 fae4 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}
 8001054:	200003ec 	.word	0x200003ec
 8001058:	40003c00 	.word	0x40003c00

0800105c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001062:	463b      	mov	r3, r7
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <MX_TIM6_Init+0x64>)
 800106c:	4a15      	ldr	r2, [pc, #84]	; (80010c4 <MX_TIM6_Init+0x68>)
 800106e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9000-1;
 8001070:	4b13      	ldr	r3, [pc, #76]	; (80010c0 <MX_TIM6_Init+0x64>)
 8001072:	f242 3227 	movw	r2, #8999	; 0x2327
 8001076:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001078:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <MX_TIM6_Init+0x64>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 800107e:	4b10      	ldr	r3, [pc, #64]	; (80010c0 <MX_TIM6_Init+0x64>)
 8001080:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001084:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001086:	4b0e      	ldr	r3, [pc, #56]	; (80010c0 <MX_TIM6_Init+0x64>)
 8001088:	2280      	movs	r2, #128	; 0x80
 800108a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800108c:	480c      	ldr	r0, [pc, #48]	; (80010c0 <MX_TIM6_Init+0x64>)
 800108e:	f004 f821 	bl	80050d4 <HAL_TIM_Base_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001098:	f000 fabe 	bl	8001618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800109c:	2300      	movs	r3, #0
 800109e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80010a4:	463b      	mov	r3, r7
 80010a6:	4619      	mov	r1, r3
 80010a8:	4805      	ldr	r0, [pc, #20]	; (80010c0 <MX_TIM6_Init+0x64>)
 80010aa:	f004 fa5d 	bl	8005568 <HAL_TIMEx_MasterConfigSynchronization>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80010b4:	f000 fab0 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80010b8:	bf00      	nop
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000628 	.word	0x20000628
 80010c4:	40001000 	.word	0x40001000

080010c8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010ce:	463b      	mov	r3, r7
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80010d6:	4b15      	ldr	r3, [pc, #84]	; (800112c <MX_TIM7_Init+0x64>)
 80010d8:	4a15      	ldr	r2, [pc, #84]	; (8001130 <MX_TIM7_Init+0x68>)
 80010da:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9000-1;
 80010dc:	4b13      	ldr	r3, [pc, #76]	; (800112c <MX_TIM7_Init+0x64>)
 80010de:	f242 3227 	movw	r2, #8999	; 0x2327
 80010e2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <MX_TIM7_Init+0x64>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 80010ea:	4b10      	ldr	r3, [pc, #64]	; (800112c <MX_TIM7_Init+0x64>)
 80010ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010f0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	; (800112c <MX_TIM7_Init+0x64>)
 80010f4:	2280      	movs	r2, #128	; 0x80
 80010f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80010f8:	480c      	ldr	r0, [pc, #48]	; (800112c <MX_TIM7_Init+0x64>)
 80010fa:	f003 ffeb 	bl	80050d4 <HAL_TIM_Base_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001104:	f000 fa88 	bl	8001618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001108:	2300      	movs	r3, #0
 800110a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800110c:	2300      	movs	r3, #0
 800110e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001110:	463b      	mov	r3, r7
 8001112:	4619      	mov	r1, r3
 8001114:	4805      	ldr	r0, [pc, #20]	; (800112c <MX_TIM7_Init+0x64>)
 8001116:	f004 fa27 	bl	8005568 <HAL_TIMEx_MasterConfigSynchronization>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001120:	f000 fa7a 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000998 	.word	0x20000998
 8001130:	40001400 	.word	0x40001400

08001134 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001138:	4b0e      	ldr	r3, [pc, #56]	; (8001174 <MX_TIM10_Init+0x40>)
 800113a:	4a0f      	ldr	r2, [pc, #60]	; (8001178 <MX_TIM10_Init+0x44>)
 800113c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9000-1;
 800113e:	4b0d      	ldr	r3, [pc, #52]	; (8001174 <MX_TIM10_Init+0x40>)
 8001140:	f242 3227 	movw	r2, #8999	; 0x2327
 8001144:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001146:	4b0b      	ldr	r3, [pc, #44]	; (8001174 <MX_TIM10_Init+0x40>)
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000;
 800114c:	4b09      	ldr	r3, [pc, #36]	; (8001174 <MX_TIM10_Init+0x40>)
 800114e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001152:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001154:	4b07      	ldr	r3, [pc, #28]	; (8001174 <MX_TIM10_Init+0x40>)
 8001156:	2200      	movs	r2, #0
 8001158:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800115a:	4b06      	ldr	r3, [pc, #24]	; (8001174 <MX_TIM10_Init+0x40>)
 800115c:	2280      	movs	r2, #128	; 0x80
 800115e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001160:	4804      	ldr	r0, [pc, #16]	; (8001174 <MX_TIM10_Init+0x40>)
 8001162:	f003 ffb7 	bl	80050d4 <HAL_TIM_Base_Init>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 800116c:	f000 fa54 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001170:	bf00      	nop
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20000350 	.word	0x20000350
 8001178:	40014400 	.word	0x40014400

0800117c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001180:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <MX_UART5_Init+0x4c>)
 8001182:	4a12      	ldr	r2, [pc, #72]	; (80011cc <MX_UART5_Init+0x50>)
 8001184:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001186:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <MX_UART5_Init+0x4c>)
 8001188:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800118c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <MX_UART5_Init+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001194:	4b0c      	ldr	r3, [pc, #48]	; (80011c8 <MX_UART5_Init+0x4c>)
 8001196:	2200      	movs	r2, #0
 8001198:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800119a:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <MX_UART5_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80011a0:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <MX_UART5_Init+0x4c>)
 80011a2:	220c      	movs	r2, #12
 80011a4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011a6:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <MX_UART5_Init+0x4c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <MX_UART5_Init+0x4c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80011b2:	4805      	ldr	r0, [pc, #20]	; (80011c8 <MX_UART5_Init+0x4c>)
 80011b4:	f004 fa68 	bl	8005688 <HAL_UART_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80011be:	f000 fa2b 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000444 	.word	0x20000444
 80011cc:	40005000 	.word	0x40005000

080011d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011d6:	4a12      	ldr	r2, [pc, #72]	; (8001220 <MX_USART1_UART_Init+0x50>)
 80011d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 80011da:	4b10      	ldr	r3, [pc, #64]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011dc:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80011e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011ee:	4b0b      	ldr	r3, [pc, #44]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011f4:	4b09      	ldr	r3, [pc, #36]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011f6:	220c      	movs	r2, #12
 80011f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fa:	4b08      	ldr	r3, [pc, #32]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001200:	4b06      	ldr	r3, [pc, #24]	; (800121c <MX_USART1_UART_Init+0x4c>)
 8001202:	2200      	movs	r2, #0
 8001204:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001206:	4805      	ldr	r0, [pc, #20]	; (800121c <MX_USART1_UART_Init+0x4c>)
 8001208:	f004 fa3e 	bl	8005688 <HAL_UART_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001212:	f000 fa01 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20000544 	.word	0x20000544
 8001220:	40011000 	.word	0x40011000

08001224 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001228:	4b11      	ldr	r3, [pc, #68]	; (8001270 <MX_USART2_UART_Init+0x4c>)
 800122a:	4a12      	ldr	r2, [pc, #72]	; (8001274 <MX_USART2_UART_Init+0x50>)
 800122c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 800122e:	4b10      	ldr	r3, [pc, #64]	; (8001270 <MX_USART2_UART_Init+0x4c>)
 8001230:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001234:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001236:	4b0e      	ldr	r3, [pc, #56]	; (8001270 <MX_USART2_UART_Init+0x4c>)
 8001238:	2200      	movs	r2, #0
 800123a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800123c:	4b0c      	ldr	r3, [pc, #48]	; (8001270 <MX_USART2_UART_Init+0x4c>)
 800123e:	2200      	movs	r2, #0
 8001240:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001242:	4b0b      	ldr	r3, [pc, #44]	; (8001270 <MX_USART2_UART_Init+0x4c>)
 8001244:	2200      	movs	r2, #0
 8001246:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001248:	4b09      	ldr	r3, [pc, #36]	; (8001270 <MX_USART2_UART_Init+0x4c>)
 800124a:	220c      	movs	r2, #12
 800124c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124e:	4b08      	ldr	r3, [pc, #32]	; (8001270 <MX_USART2_UART_Init+0x4c>)
 8001250:	2200      	movs	r2, #0
 8001252:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001254:	4b06      	ldr	r3, [pc, #24]	; (8001270 <MX_USART2_UART_Init+0x4c>)
 8001256:	2200      	movs	r2, #0
 8001258:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800125a:	4805      	ldr	r0, [pc, #20]	; (8001270 <MX_USART2_UART_Init+0x4c>)
 800125c:	f004 fa14 	bl	8005688 <HAL_UART_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001266:	f000 f9d7 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200006c4 	.word	0x200006c4
 8001274:	40004400 	.word	0x40004400

08001278 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800127c:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <MX_USART3_UART_Init+0x4c>)
 800127e:	4a12      	ldr	r2, [pc, #72]	; (80012c8 <MX_USART3_UART_Init+0x50>)
 8001280:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 8001282:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <MX_USART3_UART_Init+0x4c>)
 8001284:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001288:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800128a:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <MX_USART3_UART_Init+0x4c>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <MX_USART3_UART_Init+0x4c>)
 8001292:	2200      	movs	r2, #0
 8001294:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001296:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <MX_USART3_UART_Init+0x4c>)
 8001298:	2200      	movs	r2, #0
 800129a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800129c:	4b09      	ldr	r3, [pc, #36]	; (80012c4 <MX_USART3_UART_Init+0x4c>)
 800129e:	220c      	movs	r2, #12
 80012a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012a2:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <MX_USART3_UART_Init+0x4c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012a8:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <MX_USART3_UART_Init+0x4c>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012ae:	4805      	ldr	r0, [pc, #20]	; (80012c4 <MX_USART3_UART_Init+0x4c>)
 80012b0:	f004 f9ea 	bl	8005688 <HAL_UART_Init>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80012ba:	f000 f9ad 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	200000e0 	.word	0x200000e0
 80012c8:	40004800 	.word	0x40004800

080012cc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	607b      	str	r3, [r7, #4]
 80012d6:	4b1f      	ldr	r3, [pc, #124]	; (8001354 <MX_DMA_Init+0x88>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012da:	4a1e      	ldr	r2, [pc, #120]	; (8001354 <MX_DMA_Init+0x88>)
 80012dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012e0:	6313      	str	r3, [r2, #48]	; 0x30
 80012e2:	4b1c      	ldr	r3, [pc, #112]	; (8001354 <MX_DMA_Init+0x88>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012ea:	607b      	str	r3, [r7, #4]
 80012ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	603b      	str	r3, [r7, #0]
 80012f2:	4b18      	ldr	r3, [pc, #96]	; (8001354 <MX_DMA_Init+0x88>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	4a17      	ldr	r2, [pc, #92]	; (8001354 <MX_DMA_Init+0x88>)
 80012f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012fc:	6313      	str	r3, [r2, #48]	; 0x30
 80012fe:	4b15      	ldr	r3, [pc, #84]	; (8001354 <MX_DMA_Init+0x88>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001302:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001306:	603b      	str	r3, [r7, #0]
 8001308:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800130a:	2200      	movs	r2, #0
 800130c:	2100      	movs	r1, #0
 800130e:	200b      	movs	r0, #11
 8001310:	f001 fd01 	bl	8002d16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001314:	200b      	movs	r0, #11
 8001316:	f001 fd1a 	bl	8002d4e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800131a:	2200      	movs	r2, #0
 800131c:	2100      	movs	r1, #0
 800131e:	200c      	movs	r0, #12
 8001320:	f001 fcf9 	bl	8002d16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001324:	200c      	movs	r0, #12
 8001326:	f001 fd12 	bl	8002d4e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800132a:	2200      	movs	r2, #0
 800132c:	2100      	movs	r1, #0
 800132e:	2011      	movs	r0, #17
 8001330:	f001 fcf1 	bl	8002d16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001334:	2011      	movs	r0, #17
 8001336:	f001 fd0a 	bl	8002d4e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	2100      	movs	r1, #0
 800133e:	203a      	movs	r0, #58	; 0x3a
 8001340:	f001 fce9 	bl	8002d16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001344:	203a      	movs	r0, #58	; 0x3a
 8001346:	f001 fd02 	bl	8002d4e <HAL_NVIC_EnableIRQ>

}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40023800 	.word	0x40023800

08001358 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b08a      	sub	sp, #40	; 0x28
 800135c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
 800136c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	613b      	str	r3, [r7, #16]
 8001372:	4b67      	ldr	r3, [pc, #412]	; (8001510 <MX_GPIO_Init+0x1b8>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	4a66      	ldr	r2, [pc, #408]	; (8001510 <MX_GPIO_Init+0x1b8>)
 8001378:	f043 0304 	orr.w	r3, r3, #4
 800137c:	6313      	str	r3, [r2, #48]	; 0x30
 800137e:	4b64      	ldr	r3, [pc, #400]	; (8001510 <MX_GPIO_Init+0x1b8>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f003 0304 	and.w	r3, r3, #4
 8001386:	613b      	str	r3, [r7, #16]
 8001388:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	60fb      	str	r3, [r7, #12]
 800138e:	4b60      	ldr	r3, [pc, #384]	; (8001510 <MX_GPIO_Init+0x1b8>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	4a5f      	ldr	r2, [pc, #380]	; (8001510 <MX_GPIO_Init+0x1b8>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6313      	str	r3, [r2, #48]	; 0x30
 800139a:	4b5d      	ldr	r3, [pc, #372]	; (8001510 <MX_GPIO_Init+0x1b8>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	60bb      	str	r3, [r7, #8]
 80013aa:	4b59      	ldr	r3, [pc, #356]	; (8001510 <MX_GPIO_Init+0x1b8>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	4a58      	ldr	r2, [pc, #352]	; (8001510 <MX_GPIO_Init+0x1b8>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	6313      	str	r3, [r2, #48]	; 0x30
 80013b6:	4b56      	ldr	r3, [pc, #344]	; (8001510 <MX_GPIO_Init+0x1b8>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	60bb      	str	r3, [r7, #8]
 80013c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	4b52      	ldr	r3, [pc, #328]	; (8001510 <MX_GPIO_Init+0x1b8>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	4a51      	ldr	r2, [pc, #324]	; (8001510 <MX_GPIO_Init+0x1b8>)
 80013cc:	f043 0308 	orr.w	r3, r3, #8
 80013d0:	6313      	str	r3, [r2, #48]	; 0x30
 80013d2:	4b4f      	ldr	r3, [pc, #316]	; (8001510 <MX_GPIO_Init+0x1b8>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	f003 0308 	and.w	r3, r3, #8
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 80013de:	2201      	movs	r2, #1
 80013e0:	210e      	movs	r1, #14
 80013e2:	484c      	ldr	r0, [pc, #304]	; (8001514 <MX_GPIO_Init+0x1bc>)
 80013e4:	f002 fa84 	bl	80038f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, acel3_Pin|acel3_3_Pin|SPI3_nss_Pin, GPIO_PIN_RESET);
 80013e8:	2200      	movs	r2, #0
 80013ea:	f248 0112 	movw	r1, #32786	; 0x8012
 80013ee:	484a      	ldr	r0, [pc, #296]	; (8001518 <MX_GPIO_Init+0x1c0>)
 80013f0:	f002 fa7e 	bl	80038f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|acel1_Pin|acel1_1_Pin, GPIO_PIN_RESET);
 80013f4:	2200      	movs	r2, #0
 80013f6:	f44f 71a8 	mov.w	r1, #336	; 0x150
 80013fa:	4846      	ldr	r0, [pc, #280]	; (8001514 <MX_GPIO_Init+0x1bc>)
 80013fc:	f002 fa78 	bl	80038f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|SSV_Pin|acel2_Pin|acel2_2_Pin 
 8001400:	2200      	movs	r2, #0
 8001402:	f24f 0142 	movw	r1, #61506	; 0xf042
 8001406:	4845      	ldr	r0, [pc, #276]	; (800151c <MX_GPIO_Init+0x1c4>)
 8001408:	f002 fa72 	bl	80038f0 <HAL_GPIO_WritePin>
                          |Motor_Pin|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800140c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001412:	4b43      	ldr	r3, [pc, #268]	; (8001520 <MX_GPIO_Init+0x1c8>)
 8001414:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800141a:	f107 0314 	add.w	r3, r7, #20
 800141e:	4619      	mov	r1, r3
 8001420:	483c      	ldr	r0, [pc, #240]	; (8001514 <MX_GPIO_Init+0x1bc>)
 8001422:	f002 f8bb 	bl	800359c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001426:	230e      	movs	r3, #14
 8001428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142a:	2301      	movs	r3, #1
 800142c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001432:	2303      	movs	r3, #3
 8001434:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	4619      	mov	r1, r3
 800143c:	4835      	ldr	r0, [pc, #212]	; (8001514 <MX_GPIO_Init+0x1bc>)
 800143e:	f002 f8ad 	bl	800359c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 8001442:	f240 4301 	movw	r3, #1025	; 0x401
 8001446:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001448:	2300      	movs	r3, #0
 800144a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	4619      	mov	r1, r3
 8001456:	4830      	ldr	r0, [pc, #192]	; (8001518 <MX_GPIO_Init+0x1c0>)
 8001458:	f002 f8a0 	bl	800359c <HAL_GPIO_Init>

  /*Configure GPIO pins : acel3_Pin acel3_3_Pin SPI3_nss_Pin */
  GPIO_InitStruct.Pin = acel3_Pin|acel3_3_Pin|SPI3_nss_Pin;
 800145c:	f248 0312 	movw	r3, #32786	; 0x8012
 8001460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001462:	2301      	movs	r3, #1
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	4619      	mov	r1, r3
 8001474:	4828      	ldr	r0, [pc, #160]	; (8001518 <MX_GPIO_Init+0x1c0>)
 8001476:	f002 f891 	bl	800359c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 acel1_Pin acel1_1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|acel1_Pin|acel1_1_Pin;
 800147a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800147e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001480:	2301      	movs	r3, #1
 8001482:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001484:	2300      	movs	r3, #0
 8001486:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001488:	2300      	movs	r3, #0
 800148a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800148c:	f107 0314 	add.w	r3, r7, #20
 8001490:	4619      	mov	r1, r3
 8001492:	4820      	ldr	r0, [pc, #128]	; (8001514 <MX_GPIO_Init+0x1bc>)
 8001494:	f002 f882 	bl	800359c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001498:	2302      	movs	r3, #2
 800149a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149c:	2301      	movs	r3, #1
 800149e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a0:	2301      	movs	r3, #1
 80014a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a4:	2300      	movs	r3, #0
 80014a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	4619      	mov	r1, r3
 80014ae:	481b      	ldr	r0, [pc, #108]	; (800151c <MX_GPIO_Init+0x1c4>)
 80014b0:	f002 f874 	bl	800359c <HAL_GPIO_Init>

  /*Configure GPIO pins : SSV_Pin acel2_2_Pin Motor_Pin PB6 */
  GPIO_InitStruct.Pin = SSV_Pin|acel2_2_Pin|Motor_Pin|GPIO_PIN_6;
 80014b4:	f24d 0340 	movw	r3, #53312	; 0xd040
 80014b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ba:	2301      	movs	r3, #1
 80014bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	2300      	movs	r3, #0
 80014c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	4619      	mov	r1, r3
 80014cc:	4813      	ldr	r0, [pc, #76]	; (800151c <MX_GPIO_Init+0x1c4>)
 80014ce:	f002 f865 	bl	800359c <HAL_GPIO_Init>

  /*Configure GPIO pin : acel2_Pin */
  GPIO_InitStruct.Pin = acel2_Pin;
 80014d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d8:	2301      	movs	r3, #1
 80014da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e0:	2303      	movs	r3, #3
 80014e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(acel2_GPIO_Port, &GPIO_InitStruct);
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4619      	mov	r1, r3
 80014ea:	480c      	ldr	r0, [pc, #48]	; (800151c <MX_GPIO_Init+0x1c4>)
 80014ec:	f002 f856 	bl	800359c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80014f0:	2338      	movs	r3, #56	; 0x38
 80014f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014f4:	2300      	movs	r3, #0
 80014f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f8:	2300      	movs	r3, #0
 80014fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4619      	mov	r1, r3
 8001502:	4806      	ldr	r0, [pc, #24]	; (800151c <MX_GPIO_Init+0x1c4>)
 8001504:	f002 f84a 	bl	800359c <HAL_GPIO_Init>

}
 8001508:	bf00      	nop
 800150a:	3728      	adds	r7, #40	; 0x28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40023800 	.word	0x40023800
 8001514:	40020800 	.word	0x40020800
 8001518:	40020000 	.word	0x40020000
 800151c:	40020400 	.word	0x40020400
 8001520:	10210000 	.word	0x10210000

08001524 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

// Обработчик прерываний Usartа по приему
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	if(huart==&huart5)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	4a18      	ldr	r2, [pc, #96]	; (8001590 <HAL_UART_RxCpltCallback+0x6c>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d129      	bne.n	8001588 <HAL_UART_RxCpltCallback+0x64>
	{
		// Остановка таймера, говорящая о том, что ЦКТ подключен
		HAL_TIM_Base_Stop_IT(&htim10);
 8001534:	4817      	ldr	r0, [pc, #92]	; (8001594 <HAL_UART_RxCpltCallback+0x70>)
 8001536:	f003 fe1c 	bl	8005172 <HAL_TIM_Base_Stop_IT>
		TIM10->CNT=0;
 800153a:	4b17      	ldr	r3, [pc, #92]	; (8001598 <HAL_UART_RxCpltCallback+0x74>)
 800153c:	2200      	movs	r2, #0
 800153e:	625a      	str	r2, [r3, #36]	; 0x24
        // Включение 2 светодиода, если ЦКТ подключен
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001540:	2200      	movs	r2, #0
 8001542:	2104      	movs	r1, #4
 8001544:	4815      	ldr	r0, [pc, #84]	; (800159c <HAL_UART_RxCpltCallback+0x78>)
 8001546:	f002 f9d3 	bl	80038f0 <HAL_GPIO_WritePin>
		// Если данные синхронизированы
		if(BuffCkt[0]==0x7C && BuffCkt[1]==0x6E && BuffCkt[2]==0xA1 && BuffCkt[3]==0x2C )
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <HAL_UART_RxCpltCallback+0x7c>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b7c      	cmp	r3, #124	; 0x7c
 8001550:	d114      	bne.n	800157c <HAL_UART_RxCpltCallback+0x58>
 8001552:	4b13      	ldr	r3, [pc, #76]	; (80015a0 <HAL_UART_RxCpltCallback+0x7c>)
 8001554:	785b      	ldrb	r3, [r3, #1]
 8001556:	2b6e      	cmp	r3, #110	; 0x6e
 8001558:	d110      	bne.n	800157c <HAL_UART_RxCpltCallback+0x58>
 800155a:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <HAL_UART_RxCpltCallback+0x7c>)
 800155c:	789b      	ldrb	r3, [r3, #2]
 800155e:	2ba1      	cmp	r3, #161	; 0xa1
 8001560:	d10c      	bne.n	800157c <HAL_UART_RxCpltCallback+0x58>
 8001562:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <HAL_UART_RxCpltCallback+0x7c>)
 8001564:	78db      	ldrb	r3, [r3, #3]
 8001566:	2b2c      	cmp	r3, #44	; 0x2c
 8001568:	d108      	bne.n	800157c <HAL_UART_RxCpltCallback+0x58>
		{
			// Готов к записи
			ReadyToWrite=1;
 800156a:	4b0e      	ldr	r3, [pc, #56]	; (80015a4 <HAL_UART_RxCpltCallback+0x80>)
 800156c:	2201      	movs	r2, #1
 800156e:	701a      	strb	r2, [r3, #0]
			//  Время в мс, когда пришли данные
			reciveTime = HAL_GetTick();
 8001570:	f001 fac8 	bl	8002b04 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <HAL_UART_RxCpltCallback+0x84>)
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	e002      	b.n	8001582 <HAL_UART_RxCpltCallback+0x5e>
		} else  // Если данные не синхронизированы
		{
			readFlag=1;
 800157c:	4b0b      	ldr	r3, [pc, #44]	; (80015ac <HAL_UART_RxCpltCallback+0x88>)
 800157e:	2201      	movs	r2, #1
 8001580:	701a      	strb	r2, [r3, #0]
		}
		// стартуем таймер для дальнейшей проверки на подключение ЦКТ
		HAL_TIM_Base_Start_IT(&htim10);
 8001582:	4804      	ldr	r0, [pc, #16]	; (8001594 <HAL_UART_RxCpltCallback+0x70>)
 8001584:	f003 fdd1 	bl	800512a <HAL_TIM_Base_Start_IT>
	}

}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20000444 	.word	0x20000444
 8001594:	20000350 	.word	0x20000350
 8001598:	40014400 	.word	0x40014400
 800159c:	40020800 	.word	0x40020800
 80015a0:	200003c0 	.word	0x200003c0
 80015a4:	20000047 	.word	0x20000047
 80015a8:	20000040 	.word	0x20000040
 80015ac:	20000668 	.word	0x20000668

080015b0 <HAL_UART_TxCpltCallback>:
// Обработчик прерываний Usartа по передаче
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]


}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <HAL_TIM_PeriodElapsedCallback>:
// Обработчик прерываний таймера
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
	if(htim==&htim10)  // Если на ЦКТ ничего не пришло, выключаем 2 светодиод
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4a0d      	ldr	r2, [pc, #52]	; (8001604 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d112      	bne.n	80015fa <HAL_TIM_PeriodElapsedCallback+0x36>
	{
		TIM10->CNT=0;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim10);
 80015da:	480a      	ldr	r0, [pc, #40]	; (8001604 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80015dc:	f003 fda5 	bl	800512a <HAL_TIM_Base_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 80015e0:	2201      	movs	r2, #1
 80015e2:	2104      	movs	r1, #4
 80015e4:	4809      	ldr	r0, [pc, #36]	; (800160c <HAL_TIM_PeriodElapsedCallback+0x48>)
 80015e6:	f002 f983 	bl	80038f0 <HAL_GPIO_WritePin>
		HAL_UART_Abort(&huart5);
 80015ea:	4809      	ldr	r0, [pc, #36]	; (8001610 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80015ec:	f004 f91a 	bl	8005824 <HAL_UART_Abort>
		HAL_UART_Receive_DMA(&huart5, BuffCkt, MaxBuffOfCKT);
 80015f0:	222b      	movs	r2, #43	; 0x2b
 80015f2:	4908      	ldr	r1, [pc, #32]	; (8001614 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80015f4:	4806      	ldr	r0, [pc, #24]	; (8001610 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80015f6:	f004 f895 	bl	8005724 <HAL_UART_Receive_DMA>
	}
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000350 	.word	0x20000350
 8001608:	40014400 	.word	0x40014400
 800160c:	40020800 	.word	0x40020800
 8001610:	20000444 	.word	0x20000444
 8001614:	200003c0 	.word	0x200003c0

08001618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
	...

08001628 <SPICmd8bit>:
**Input:    WrPara
**Output:   none
**note:     use for burst mode
**********************************************************/
void SPICmd8bit(uint8_t WrPara)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
	//NSS_L();
  HAL_SPI_Transmit(&hspi1,&WrPara,sizeof(WrPara),10);
 8001632:	1df9      	adds	r1, r7, #7
 8001634:	230a      	movs	r3, #10
 8001636:	2201      	movs	r2, #1
 8001638:	4803      	ldr	r0, [pc, #12]	; (8001648 <SPICmd8bit+0x20>)
 800163a:	f002 ff3b 	bl	80044b4 <HAL_SPI_Transmit>
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	2000066c 	.word	0x2000066c

0800164c <SPIRead8bit>:
**Input:    None
**Output:   result byte
**Note:     use for burst mode
**********************************************************/
uint8_t SPIRead8bit(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 uint8_t RdPara = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	71fb      	strb	r3, [r7, #7]
 //NSS_L();
 HAL_SPI_Receive(&hspi1,&RdPara,sizeof(RdPara),10);
 8001656:	1df9      	adds	r1, r7, #7
 8001658:	230a      	movs	r3, #10
 800165a:	2201      	movs	r2, #1
 800165c:	4803      	ldr	r0, [pc, #12]	; (800166c <SPIRead8bit+0x20>)
 800165e:	f003 f85d 	bl	800471c <HAL_SPI_Receive>

  return(RdPara);
 8001662:	79fb      	ldrb	r3, [r7, #7]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	2000066c 	.word	0x2000066c

08001670 <SPIRead>:
**Function: SPI Read CMD
**Input:    adr -> address for read
**Output:   None
**********************************************************/
uint8_t SPIRead(uint8_t adr)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  NSS_L();
 800167a:	2200      	movs	r2, #0
 800167c:	2140      	movs	r1, #64	; 0x40
 800167e:	480a      	ldr	r0, [pc, #40]	; (80016a8 <SPIRead+0x38>)
 8001680:	f002 f936 	bl	80038f0 <HAL_GPIO_WritePin>
  SPICmd8bit(adr);                                         //Send address first
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff ffce 	bl	8001628 <SPICmd8bit>
  tmp = SPIRead8bit();
 800168c:	f7ff ffde 	bl	800164c <SPIRead8bit>
 8001690:	4603      	mov	r3, r0
 8001692:	73fb      	strb	r3, [r7, #15]
  NSS_H();
 8001694:	2201      	movs	r2, #1
 8001696:	2140      	movs	r1, #64	; 0x40
 8001698:	4803      	ldr	r0, [pc, #12]	; (80016a8 <SPIRead+0x38>)
 800169a:	f002 f929 	bl	80038f0 <HAL_GPIO_WritePin>
  return(tmp);
 800169e:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40020400 	.word	0x40020400

080016ac <SPIWrite>:
**Function: SPI Write CMD
**Input:    uint8_t address & uint8_t data
**Output:   None
**********************************************************/
void SPIWrite(uint8_t adr, uint8_t WrPara)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	460a      	mov	r2, r1
 80016b6:	71fb      	strb	r3, [r7, #7]
 80016b8:	4613      	mov	r3, r2
 80016ba:	71bb      	strb	r3, [r7, #6]
	NSS_L();
 80016bc:	2200      	movs	r2, #0
 80016be:	2140      	movs	r1, #64	; 0x40
 80016c0:	480b      	ldr	r0, [pc, #44]	; (80016f0 <SPIWrite+0x44>)
 80016c2:	f002 f915 	bl	80038f0 <HAL_GPIO_WritePin>
	SPICmd8bit(adr|0x80);
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff ffaa 	bl	8001628 <SPICmd8bit>
	SPICmd8bit(WrPara);
 80016d4:	79bb      	ldrb	r3, [r7, #6]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff ffa6 	bl	8001628 <SPICmd8bit>
	NSS_H();
 80016dc:	2201      	movs	r2, #1
 80016de:	2140      	movs	r1, #64	; 0x40
 80016e0:	4803      	ldr	r0, [pc, #12]	; (80016f0 <SPIWrite+0x44>)
 80016e2:	f002 f905 	bl	80038f0 <HAL_GPIO_WritePin>
}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40020400 	.word	0x40020400

080016f4 <SPIBurstRead>:
**          ptr-----data buffer point for read
**          length--how many bytes for read
**Output:   None
**********************************************************/
void SPIBurstRead(uint8_t adr, uint8_t *ptr, uint8_t length)
{
 80016f4:	b590      	push	{r4, r7, lr}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	6039      	str	r1, [r7, #0]
 80016fe:	71fb      	strb	r3, [r7, #7]
 8001700:	4613      	mov	r3, r2
 8001702:	71bb      	strb	r3, [r7, #6]
  uint8_t i;
  if(length<=1)                                            //length must more than one
 8001704:	79bb      	ldrb	r3, [r7, #6]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d91f      	bls.n	800174a <SPIBurstRead+0x56>
    return;
  else
  {
	  NSS_L();
 800170a:	2200      	movs	r2, #0
 800170c:	2140      	movs	r1, #64	; 0x40
 800170e:	4811      	ldr	r0, [pc, #68]	; (8001754 <SPIBurstRead+0x60>)
 8001710:	f002 f8ee 	bl	80038f0 <HAL_GPIO_WritePin>
    SPICmd8bit(adr);
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff ff86 	bl	8001628 <SPICmd8bit>
    for(i=0;i<length;i++)
 800171c:	2300      	movs	r3, #0
 800171e:	73fb      	strb	r3, [r7, #15]
 8001720:	e009      	b.n	8001736 <SPIBurstRead+0x42>
    	ptr[i] = SPIRead8bit();
 8001722:	7bfb      	ldrb	r3, [r7, #15]
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	18d4      	adds	r4, r2, r3
 8001728:	f7ff ff90 	bl	800164c <SPIRead8bit>
 800172c:	4603      	mov	r3, r0
 800172e:	7023      	strb	r3, [r4, #0]
    for(i=0;i<length;i++)
 8001730:	7bfb      	ldrb	r3, [r7, #15]
 8001732:	3301      	adds	r3, #1
 8001734:	73fb      	strb	r3, [r7, #15]
 8001736:	7bfa      	ldrb	r2, [r7, #15]
 8001738:	79bb      	ldrb	r3, [r7, #6]
 800173a:	429a      	cmp	r2, r3
 800173c:	d3f1      	bcc.n	8001722 <SPIBurstRead+0x2e>
      NSS_H();
 800173e:	2201      	movs	r2, #1
 8001740:	2140      	movs	r1, #64	; 0x40
 8001742:	4804      	ldr	r0, [pc, #16]	; (8001754 <SPIBurstRead+0x60>)
 8001744:	f002 f8d4 	bl	80038f0 <HAL_GPIO_WritePin>
 8001748:	e000      	b.n	800174c <SPIBurstRead+0x58>
    return;
 800174a:	bf00      	nop
  }
}
 800174c:	3714      	adds	r7, #20
 800174e:	46bd      	mov	sp, r7
 8001750:	bd90      	pop	{r4, r7, pc}
 8001752:	bf00      	nop
 8001754:	40020400 	.word	0x40020400

08001758 <BurstWrite>:
**          ptr-----data buffer point for write
**          length--how many bytes for write
**Output:   none
**********************************************************/
void BurstWrite(uint8_t adr, const uint8_t *ptr, uint8_t length)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	6039      	str	r1, [r7, #0]
 8001762:	71fb      	strb	r3, [r7, #7]
 8001764:	4613      	mov	r3, r2
 8001766:	71bb      	strb	r3, [r7, #6]
  uint8_t i;

  if(length<=1)
 8001768:	79bb      	ldrb	r3, [r7, #6]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d922      	bls.n	80017b4 <BurstWrite+0x5c>
    return;
  else
  {
	  NSS_L();
 800176e:	2200      	movs	r2, #0
 8001770:	2140      	movs	r1, #64	; 0x40
 8001772:	4812      	ldr	r0, [pc, #72]	; (80017bc <BurstWrite+0x64>)
 8001774:	f002 f8bc 	bl	80038f0 <HAL_GPIO_WritePin>
    SPICmd8bit(adr|0x80);
 8001778:	79fb      	ldrb	r3, [r7, #7]
 800177a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800177e:	b2db      	uxtb	r3, r3
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff ff51 	bl	8001628 <SPICmd8bit>
    for(i=0;i<length;i++)
 8001786:	2300      	movs	r3, #0
 8001788:	73fb      	strb	r3, [r7, #15]
 800178a:	e009      	b.n	80017a0 <BurstWrite+0x48>
		SPICmd8bit(ptr[i]);
 800178c:	7bfb      	ldrb	r3, [r7, #15]
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	4413      	add	r3, r2
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff ff47 	bl	8001628 <SPICmd8bit>
    for(i=0;i<length;i++)
 800179a:	7bfb      	ldrb	r3, [r7, #15]
 800179c:	3301      	adds	r3, #1
 800179e:	73fb      	strb	r3, [r7, #15]
 80017a0:	7bfa      	ldrb	r2, [r7, #15]
 80017a2:	79bb      	ldrb	r3, [r7, #6]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d3f1      	bcc.n	800178c <BurstWrite+0x34>
    NSS_H();
 80017a8:	2201      	movs	r2, #1
 80017aa:	2140      	movs	r1, #64	; 0x40
 80017ac:	4803      	ldr	r0, [pc, #12]	; (80017bc <BurstWrite+0x64>)
 80017ae:	f002 f89f 	bl	80038f0 <HAL_GPIO_WritePin>
 80017b2:	e000      	b.n	80017b6 <BurstWrite+0x5e>
    return;
 80017b4:	bf00      	nop
  }
}
 80017b6:	3710      	adds	r7, #16
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40020400 	.word	0x40020400

080017c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	4b10      	ldr	r3, [pc, #64]	; (800180c <HAL_MspInit+0x4c>)
 80017cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ce:	4a0f      	ldr	r2, [pc, #60]	; (800180c <HAL_MspInit+0x4c>)
 80017d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017d4:	6453      	str	r3, [r2, #68]	; 0x44
 80017d6:	4b0d      	ldr	r3, [pc, #52]	; (800180c <HAL_MspInit+0x4c>)
 80017d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017de:	607b      	str	r3, [r7, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	603b      	str	r3, [r7, #0]
 80017e6:	4b09      	ldr	r3, [pc, #36]	; (800180c <HAL_MspInit+0x4c>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ea:	4a08      	ldr	r2, [pc, #32]	; (800180c <HAL_MspInit+0x4c>)
 80017ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f0:	6413      	str	r3, [r2, #64]	; 0x40
 80017f2:	4b06      	ldr	r3, [pc, #24]	; (800180c <HAL_MspInit+0x4c>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017fa:	603b      	str	r3, [r7, #0]
 80017fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	40023800 	.word	0x40023800

08001810 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08c      	sub	sp, #48	; 0x30
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001818:	f107 031c 	add.w	r3, r7, #28
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a4e      	ldr	r2, [pc, #312]	; (8001968 <HAL_SPI_MspInit+0x158>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d12c      	bne.n	800188c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	61bb      	str	r3, [r7, #24]
 8001836:	4b4d      	ldr	r3, [pc, #308]	; (800196c <HAL_SPI_MspInit+0x15c>)
 8001838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800183a:	4a4c      	ldr	r2, [pc, #304]	; (800196c <HAL_SPI_MspInit+0x15c>)
 800183c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001840:	6453      	str	r3, [r2, #68]	; 0x44
 8001842:	4b4a      	ldr	r3, [pc, #296]	; (800196c <HAL_SPI_MspInit+0x15c>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001846:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800184a:	61bb      	str	r3, [r7, #24]
 800184c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
 8001852:	4b46      	ldr	r3, [pc, #280]	; (800196c <HAL_SPI_MspInit+0x15c>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	4a45      	ldr	r2, [pc, #276]	; (800196c <HAL_SPI_MspInit+0x15c>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	6313      	str	r3, [r2, #48]	; 0x30
 800185e:	4b43      	ldr	r3, [pc, #268]	; (800196c <HAL_SPI_MspInit+0x15c>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800186a:	23e0      	movs	r3, #224	; 0xe0
 800186c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186e:	2302      	movs	r3, #2
 8001870:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001876:	2303      	movs	r3, #3
 8001878:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800187a:	2305      	movs	r3, #5
 800187c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800187e:	f107 031c 	add.w	r3, r7, #28
 8001882:	4619      	mov	r1, r3
 8001884:	483a      	ldr	r0, [pc, #232]	; (8001970 <HAL_SPI_MspInit+0x160>)
 8001886:	f001 fe89 	bl	800359c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800188a:	e068      	b.n	800195e <HAL_SPI_MspInit+0x14e>
  else if(hspi->Instance==SPI3)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a38      	ldr	r2, [pc, #224]	; (8001974 <HAL_SPI_MspInit+0x164>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d163      	bne.n	800195e <HAL_SPI_MspInit+0x14e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	613b      	str	r3, [r7, #16]
 800189a:	4b34      	ldr	r3, [pc, #208]	; (800196c <HAL_SPI_MspInit+0x15c>)
 800189c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189e:	4a33      	ldr	r2, [pc, #204]	; (800196c <HAL_SPI_MspInit+0x15c>)
 80018a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018a4:	6413      	str	r3, [r2, #64]	; 0x40
 80018a6:	4b31      	ldr	r3, [pc, #196]	; (800196c <HAL_SPI_MspInit+0x15c>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80018ae:	613b      	str	r3, [r7, #16]
 80018b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	4b2d      	ldr	r3, [pc, #180]	; (800196c <HAL_SPI_MspInit+0x15c>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	4a2c      	ldr	r2, [pc, #176]	; (800196c <HAL_SPI_MspInit+0x15c>)
 80018bc:	f043 0302 	orr.w	r3, r3, #2
 80018c0:	6313      	str	r3, [r2, #48]	; 0x30
 80018c2:	4b2a      	ldr	r3, [pc, #168]	; (800196c <HAL_SPI_MspInit+0x15c>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	4b26      	ldr	r3, [pc, #152]	; (800196c <HAL_SPI_MspInit+0x15c>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	4a25      	ldr	r2, [pc, #148]	; (800196c <HAL_SPI_MspInit+0x15c>)
 80018d8:	f043 0304 	orr.w	r3, r3, #4
 80018dc:	6313      	str	r3, [r2, #48]	; 0x30
 80018de:	4b23      	ldr	r3, [pc, #140]	; (800196c <HAL_SPI_MspInit+0x15c>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	f003 0304 	and.w	r3, r3, #4
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018ea:	2301      	movs	r3, #1
 80018ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ee:	2302      	movs	r3, #2
 80018f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018f2:	2301      	movs	r3, #1
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f6:	2303      	movs	r3, #3
 80018f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80018fa:	2307      	movs	r3, #7
 80018fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fe:	f107 031c 	add.w	r3, r7, #28
 8001902:	4619      	mov	r1, r3
 8001904:	481c      	ldr	r0, [pc, #112]	; (8001978 <HAL_SPI_MspInit+0x168>)
 8001906:	f001 fe49 	bl	800359c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800190a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800190e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001910:	2302      	movs	r3, #2
 8001912:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001918:	2303      	movs	r3, #3
 800191a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800191c:	2306      	movs	r3, #6
 800191e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001920:	f107 031c 	add.w	r3, r7, #28
 8001924:	4619      	mov	r1, r3
 8001926:	4815      	ldr	r0, [pc, #84]	; (800197c <HAL_SPI_MspInit+0x16c>)
 8001928:	f001 fe38 	bl	800359c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800192c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001932:	2302      	movs	r3, #2
 8001934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001936:	2301      	movs	r3, #1
 8001938:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193a:	2303      	movs	r3, #3
 800193c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800193e:	2306      	movs	r3, #6
 8001940:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001942:	f107 031c 	add.w	r3, r7, #28
 8001946:	4619      	mov	r1, r3
 8001948:	480c      	ldr	r0, [pc, #48]	; (800197c <HAL_SPI_MspInit+0x16c>)
 800194a:	f001 fe27 	bl	800359c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800194e:	2200      	movs	r2, #0
 8001950:	2100      	movs	r1, #0
 8001952:	2033      	movs	r0, #51	; 0x33
 8001954:	f001 f9df 	bl	8002d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001958:	2033      	movs	r0, #51	; 0x33
 800195a:	f001 f9f8 	bl	8002d4e <HAL_NVIC_EnableIRQ>
}
 800195e:	bf00      	nop
 8001960:	3730      	adds	r7, #48	; 0x30
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40013000 	.word	0x40013000
 800196c:	40023800 	.word	0x40023800
 8001970:	40020000 	.word	0x40020000
 8001974:	40003c00 	.word	0x40003c00
 8001978:	40020400 	.word	0x40020400
 800197c:	40020800 	.word	0x40020800

08001980 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a2a      	ldr	r2, [pc, #168]	; (8001a38 <HAL_TIM_Base_MspInit+0xb8>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d116      	bne.n	80019c0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
 8001996:	4b29      	ldr	r3, [pc, #164]	; (8001a3c <HAL_TIM_Base_MspInit+0xbc>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	4a28      	ldr	r2, [pc, #160]	; (8001a3c <HAL_TIM_Base_MspInit+0xbc>)
 800199c:	f043 0310 	orr.w	r3, r3, #16
 80019a0:	6413      	str	r3, [r2, #64]	; 0x40
 80019a2:	4b26      	ldr	r3, [pc, #152]	; (8001a3c <HAL_TIM_Base_MspInit+0xbc>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	f003 0310 	and.w	r3, r3, #16
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2100      	movs	r1, #0
 80019b2:	2036      	movs	r0, #54	; 0x36
 80019b4:	f001 f9af 	bl	8002d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80019b8:	2036      	movs	r0, #54	; 0x36
 80019ba:	f001 f9c8 	bl	8002d4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80019be:	e036      	b.n	8001a2e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM7)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a1e      	ldr	r2, [pc, #120]	; (8001a40 <HAL_TIM_Base_MspInit+0xc0>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d116      	bne.n	80019f8 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80019ca:	2300      	movs	r3, #0
 80019cc:	613b      	str	r3, [r7, #16]
 80019ce:	4b1b      	ldr	r3, [pc, #108]	; (8001a3c <HAL_TIM_Base_MspInit+0xbc>)
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d2:	4a1a      	ldr	r2, [pc, #104]	; (8001a3c <HAL_TIM_Base_MspInit+0xbc>)
 80019d4:	f043 0320 	orr.w	r3, r3, #32
 80019d8:	6413      	str	r3, [r2, #64]	; 0x40
 80019da:	4b18      	ldr	r3, [pc, #96]	; (8001a3c <HAL_TIM_Base_MspInit+0xbc>)
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	f003 0320 	and.w	r3, r3, #32
 80019e2:	613b      	str	r3, [r7, #16]
 80019e4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80019e6:	2200      	movs	r2, #0
 80019e8:	2100      	movs	r1, #0
 80019ea:	2037      	movs	r0, #55	; 0x37
 80019ec:	f001 f993 	bl	8002d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80019f0:	2037      	movs	r0, #55	; 0x37
 80019f2:	f001 f9ac 	bl	8002d4e <HAL_NVIC_EnableIRQ>
}
 80019f6:	e01a      	b.n	8001a2e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a11      	ldr	r2, [pc, #68]	; (8001a44 <HAL_TIM_Base_MspInit+0xc4>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d115      	bne.n	8001a2e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	4b0d      	ldr	r3, [pc, #52]	; (8001a3c <HAL_TIM_Base_MspInit+0xbc>)
 8001a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0a:	4a0c      	ldr	r2, [pc, #48]	; (8001a3c <HAL_TIM_Base_MspInit+0xbc>)
 8001a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a10:	6453      	str	r3, [r2, #68]	; 0x44
 8001a12:	4b0a      	ldr	r3, [pc, #40]	; (8001a3c <HAL_TIM_Base_MspInit+0xbc>)
 8001a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	2100      	movs	r1, #0
 8001a22:	2019      	movs	r0, #25
 8001a24:	f001 f977 	bl	8002d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001a28:	2019      	movs	r0, #25
 8001a2a:	f001 f990 	bl	8002d4e <HAL_NVIC_EnableIRQ>
}
 8001a2e:	bf00      	nop
 8001a30:	3718      	adds	r7, #24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40001000 	.word	0x40001000
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40001400 	.word	0x40001400
 8001a44:	40014400 	.word	0x40014400

08001a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b092      	sub	sp, #72	; 0x48
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a87      	ldr	r2, [pc, #540]	; (8001c84 <HAL_UART_MspInit+0x23c>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	f040 8083 	bne.w	8001b72 <HAL_UART_MspInit+0x12a>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	633b      	str	r3, [r7, #48]	; 0x30
 8001a70:	4b85      	ldr	r3, [pc, #532]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a74:	4a84      	ldr	r2, [pc, #528]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001a76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001a7a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a7c:	4b82      	ldr	r3, [pc, #520]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a84:	633b      	str	r3, [r7, #48]	; 0x30
 8001a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a88:	2300      	movs	r3, #0
 8001a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a8c:	4b7e      	ldr	r3, [pc, #504]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a90:	4a7d      	ldr	r2, [pc, #500]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001a92:	f043 0304 	orr.w	r3, r3, #4
 8001a96:	6313      	str	r3, [r2, #48]	; 0x30
 8001a98:	4b7b      	ldr	r3, [pc, #492]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9c:	f003 0304 	and.w	r3, r3, #4
 8001aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62bb      	str	r3, [r7, #40]	; 0x28
 8001aa8:	4b77      	ldr	r3, [pc, #476]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aac:	4a76      	ldr	r2, [pc, #472]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001aae:	f043 0308 	orr.w	r3, r3, #8
 8001ab2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab4:	4b74      	ldr	r3, [pc, #464]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab8:	f003 0308 	and.w	r3, r3, #8
 8001abc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aca:	2301      	movs	r3, #1
 8001acc:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001ad2:	2308      	movs	r3, #8
 8001ad4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ad6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ada:	4619      	mov	r1, r3
 8001adc:	486b      	ldr	r0, [pc, #428]	; (8001c8c <HAL_UART_MspInit+0x244>)
 8001ade:	f001 fd5d 	bl	800359c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ae2:	2304      	movs	r3, #4
 8001ae4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aea:	2301      	movs	r3, #1
 8001aec:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aee:	2303      	movs	r3, #3
 8001af0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001af2:	2308      	movs	r3, #8
 8001af4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001af6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001afa:	4619      	mov	r1, r3
 8001afc:	4864      	ldr	r0, [pc, #400]	; (8001c90 <HAL_UART_MspInit+0x248>)
 8001afe:	f001 fd4d 	bl	800359c <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8001b02:	4b64      	ldr	r3, [pc, #400]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b04:	4a64      	ldr	r2, [pc, #400]	; (8001c98 <HAL_UART_MspInit+0x250>)
 8001b06:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8001b08:	4b62      	ldr	r3, [pc, #392]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b0a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b0e:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b10:	4b60      	ldr	r3, [pc, #384]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b16:	4b5f      	ldr	r3, [pc, #380]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b1c:	4b5d      	ldr	r3, [pc, #372]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b22:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b24:	4b5b      	ldr	r3, [pc, #364]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b2a:	4b5a      	ldr	r3, [pc, #360]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8001b30:	4b58      	ldr	r3, [pc, #352]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b36:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b38:	4b56      	ldr	r3, [pc, #344]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b3e:	4b55      	ldr	r3, [pc, #340]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8001b44:	4853      	ldr	r0, [pc, #332]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b46:	f001 f91d 	bl	8002d84 <HAL_DMA_Init>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8001b50:	f7ff fd62 	bl	8001618 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	4a4f      	ldr	r2, [pc, #316]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b58:	635a      	str	r2, [r3, #52]	; 0x34
 8001b5a:	4a4e      	ldr	r2, [pc, #312]	; (8001c94 <HAL_UART_MspInit+0x24c>)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8001b60:	2200      	movs	r2, #0
 8001b62:	2100      	movs	r1, #0
 8001b64:	2035      	movs	r0, #53	; 0x35
 8001b66:	f001 f8d6 	bl	8002d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001b6a:	2035      	movs	r0, #53	; 0x35
 8001b6c:	f001 f8ef 	bl	8002d4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b70:	e18e      	b.n	8001e90 <HAL_UART_MspInit+0x448>
  else if(huart->Instance==USART1)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a49      	ldr	r2, [pc, #292]	; (8001c9c <HAL_UART_MspInit+0x254>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	f040 8099 	bne.w	8001cb0 <HAL_UART_MspInit+0x268>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	627b      	str	r3, [r7, #36]	; 0x24
 8001b82:	4b41      	ldr	r3, [pc, #260]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	4a40      	ldr	r2, [pc, #256]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001b88:	f043 0310 	orr.w	r3, r3, #16
 8001b8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b8e:	4b3e      	ldr	r3, [pc, #248]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b92:	f003 0310 	and.w	r3, r3, #16
 8001b96:	627b      	str	r3, [r7, #36]	; 0x24
 8001b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	623b      	str	r3, [r7, #32]
 8001b9e:	4b3a      	ldr	r3, [pc, #232]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	4a39      	ldr	r2, [pc, #228]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001ba4:	f043 0301 	orr.w	r3, r3, #1
 8001ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8001baa:	4b37      	ldr	r3, [pc, #220]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	623b      	str	r3, [r7, #32]
 8001bb4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61fb      	str	r3, [r7, #28]
 8001bba:	4b33      	ldr	r3, [pc, #204]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4a32      	ldr	r2, [pc, #200]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001bc0:	f043 0302 	orr.w	r3, r3, #2
 8001bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc6:	4b30      	ldr	r3, [pc, #192]	; (8001c88 <HAL_UART_MspInit+0x240>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	61fb      	str	r3, [r7, #28]
 8001bd0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001bd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bd6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be0:	2303      	movs	r3, #3
 8001be2:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001be4:	2307      	movs	r3, #7
 8001be6:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001bec:	4619      	mov	r1, r3
 8001bee:	482c      	ldr	r0, [pc, #176]	; (8001ca0 <HAL_UART_MspInit+0x258>)
 8001bf0:	f001 fcd4 	bl	800359c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bf4:	2380      	movs	r3, #128	; 0x80
 8001bf6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c00:	2303      	movs	r3, #3
 8001c02:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c04:	2307      	movs	r3, #7
 8001c06:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c08:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4825      	ldr	r0, [pc, #148]	; (8001ca4 <HAL_UART_MspInit+0x25c>)
 8001c10:	f001 fcc4 	bl	800359c <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001c14:	4b24      	ldr	r3, [pc, #144]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c16:	4a25      	ldr	r2, [pc, #148]	; (8001cac <HAL_UART_MspInit+0x264>)
 8001c18:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001c1a:	4b23      	ldr	r3, [pc, #140]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c1c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c20:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c22:	4b21      	ldr	r3, [pc, #132]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c28:	4b1f      	ldr	r3, [pc, #124]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c2e:	4b1e      	ldr	r3, [pc, #120]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c34:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c36:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001c42:	4b19      	ldr	r3, [pc, #100]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c48:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001c56:	4814      	ldr	r0, [pc, #80]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c58:	f001 f894 	bl	8002d84 <HAL_DMA_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <HAL_UART_MspInit+0x21e>
      Error_Handler();
 8001c62:	f7ff fcd9 	bl	8001618 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a0f      	ldr	r2, [pc, #60]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c6a:	635a      	str	r2, [r3, #52]	; 0x34
 8001c6c:	4a0e      	ldr	r2, [pc, #56]	; (8001ca8 <HAL_UART_MspInit+0x260>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c72:	2200      	movs	r2, #0
 8001c74:	2100      	movs	r1, #0
 8001c76:	2025      	movs	r0, #37	; 0x25
 8001c78:	f001 f84d 	bl	8002d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c7c:	2025      	movs	r0, #37	; 0x25
 8001c7e:	f001 f866 	bl	8002d4e <HAL_NVIC_EnableIRQ>
}
 8001c82:	e105      	b.n	8001e90 <HAL_UART_MspInit+0x448>
 8001c84:	40005000 	.word	0x40005000
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40020800 	.word	0x40020800
 8001c90:	40020c00 	.word	0x40020c00
 8001c94:	20000704 	.word	0x20000704
 8001c98:	40026010 	.word	0x40026010
 8001c9c:	40011000 	.word	0x40011000
 8001ca0:	40020000 	.word	0x40020000
 8001ca4:	40020400 	.word	0x40020400
 8001ca8:	20000484 	.word	0x20000484
 8001cac:	40026440 	.word	0x40026440
  else if(huart->Instance==USART2)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a78      	ldr	r2, [pc, #480]	; (8001e98 <HAL_UART_MspInit+0x450>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d162      	bne.n	8001d80 <HAL_UART_MspInit+0x338>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61bb      	str	r3, [r7, #24]
 8001cbe:	4b77      	ldr	r3, [pc, #476]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	4a76      	ldr	r2, [pc, #472]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001cc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cca:	4b74      	ldr	r3, [pc, #464]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd2:	61bb      	str	r3, [r7, #24]
 8001cd4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	617b      	str	r3, [r7, #20]
 8001cda:	4b70      	ldr	r3, [pc, #448]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	4a6f      	ldr	r2, [pc, #444]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce6:	4b6d      	ldr	r3, [pc, #436]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	617b      	str	r3, [r7, #20]
 8001cf0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001cf2:	230c      	movs	r3, #12
 8001cf4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d02:	2307      	movs	r3, #7
 8001d04:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d06:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4864      	ldr	r0, [pc, #400]	; (8001ea0 <HAL_UART_MspInit+0x458>)
 8001d0e:	f001 fc45 	bl	800359c <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001d12:	4b64      	ldr	r3, [pc, #400]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d14:	4a64      	ldr	r2, [pc, #400]	; (8001ea8 <HAL_UART_MspInit+0x460>)
 8001d16:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001d18:	4b62      	ldr	r3, [pc, #392]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d1a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d1e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d20:	4b60      	ldr	r3, [pc, #384]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d22:	2240      	movs	r2, #64	; 0x40
 8001d24:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d26:	4b5f      	ldr	r3, [pc, #380]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d2c:	4b5d      	ldr	r3, [pc, #372]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d2e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d32:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d34:	4b5b      	ldr	r3, [pc, #364]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d3a:	4b5a      	ldr	r3, [pc, #360]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001d40:	4b58      	ldr	r3, [pc, #352]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d46:	4b57      	ldr	r3, [pc, #348]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d4c:	4b55      	ldr	r3, [pc, #340]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001d52:	4854      	ldr	r0, [pc, #336]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d54:	f001 f816 	bl	8002d84 <HAL_DMA_Init>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <HAL_UART_MspInit+0x31a>
      Error_Handler();
 8001d5e:	f7ff fc5b 	bl	8001618 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a4f      	ldr	r2, [pc, #316]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d66:	631a      	str	r2, [r3, #48]	; 0x30
 8001d68:	4a4e      	ldr	r2, [pc, #312]	; (8001ea4 <HAL_UART_MspInit+0x45c>)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d6e:	2200      	movs	r2, #0
 8001d70:	2100      	movs	r1, #0
 8001d72:	2026      	movs	r0, #38	; 0x26
 8001d74:	f000 ffcf 	bl	8002d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d78:	2026      	movs	r0, #38	; 0x26
 8001d7a:	f000 ffe8 	bl	8002d4e <HAL_NVIC_EnableIRQ>
}
 8001d7e:	e087      	b.n	8001e90 <HAL_UART_MspInit+0x448>
  else if(huart->Instance==USART3)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a49      	ldr	r2, [pc, #292]	; (8001eac <HAL_UART_MspInit+0x464>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	f040 8082 	bne.w	8001e90 <HAL_UART_MspInit+0x448>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	4b42      	ldr	r3, [pc, #264]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d94:	4a41      	ldr	r2, [pc, #260]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001d96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d9a:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9c:	4b3f      	ldr	r3, [pc, #252]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001da4:	613b      	str	r3, [r7, #16]
 8001da6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001da8:	2300      	movs	r3, #0
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	4b3b      	ldr	r3, [pc, #236]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db0:	4a3a      	ldr	r2, [pc, #232]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001db2:	f043 0304 	orr.w	r3, r3, #4
 8001db6:	6313      	str	r3, [r2, #48]	; 0x30
 8001db8:	4b38      	ldr	r3, [pc, #224]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60bb      	str	r3, [r7, #8]
 8001dc8:	4b34      	ldr	r3, [pc, #208]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dcc:	4a33      	ldr	r2, [pc, #204]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001dce:	f043 0302 	orr.w	r3, r3, #2
 8001dd2:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd4:	4b31      	ldr	r3, [pc, #196]	; (8001e9c <HAL_UART_MspInit+0x454>)
 8001dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd8:	f003 0302 	and.w	r3, r3, #2
 8001ddc:	60bb      	str	r3, [r7, #8]
 8001dde:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001de0:	2320      	movs	r3, #32
 8001de2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	2302      	movs	r3, #2
 8001de6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dec:	2303      	movs	r3, #3
 8001dee:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001df0:	2307      	movs	r3, #7
 8001df2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001df8:	4619      	mov	r1, r3
 8001dfa:	482d      	ldr	r0, [pc, #180]	; (8001eb0 <HAL_UART_MspInit+0x468>)
 8001dfc:	f001 fbce 	bl	800359c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e04:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e06:	2302      	movs	r3, #2
 8001e08:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e12:	2307      	movs	r3, #7
 8001e14:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e16:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4825      	ldr	r0, [pc, #148]	; (8001eb4 <HAL_UART_MspInit+0x46c>)
 8001e1e:	f001 fbbd 	bl	800359c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001e22:	4b25      	ldr	r3, [pc, #148]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e24:	4a25      	ldr	r2, [pc, #148]	; (8001ebc <HAL_UART_MspInit+0x474>)
 8001e26:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001e28:	4b23      	ldr	r3, [pc, #140]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e2e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e30:	4b21      	ldr	r3, [pc, #132]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e36:	4b20      	ldr	r3, [pc, #128]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e3c:	4b1e      	ldr	r3, [pc, #120]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e42:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e44:	4b1c      	ldr	r3, [pc, #112]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e4a:	4b1b      	ldr	r3, [pc, #108]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8001e50:	4b19      	ldr	r3, [pc, #100]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e56:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e58:	4b17      	ldr	r3, [pc, #92]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e5e:	4b16      	ldr	r3, [pc, #88]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001e64:	4814      	ldr	r0, [pc, #80]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e66:	f000 ff8d 	bl	8002d84 <HAL_DMA_Init>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <HAL_UART_MspInit+0x42c>
      Error_Handler();
 8001e70:	f7ff fbd2 	bl	8001618 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a10      	ldr	r2, [pc, #64]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e78:	635a      	str	r2, [r3, #52]	; 0x34
 8001e7a:	4a0f      	ldr	r2, [pc, #60]	; (8001eb8 <HAL_UART_MspInit+0x470>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001e80:	2200      	movs	r2, #0
 8001e82:	2100      	movs	r1, #0
 8001e84:	2027      	movs	r0, #39	; 0x27
 8001e86:	f000 ff46 	bl	8002d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001e8a:	2027      	movs	r0, #39	; 0x27
 8001e8c:	f000 ff5f 	bl	8002d4e <HAL_NVIC_EnableIRQ>
}
 8001e90:	bf00      	nop
 8001e92:	3748      	adds	r7, #72	; 0x48
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40004400 	.word	0x40004400
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020000 	.word	0x40020000
 8001ea4:	200004e4 	.word	0x200004e4
 8001ea8:	400260a0 	.word	0x400260a0
 8001eac:	40004800 	.word	0x40004800
 8001eb0:	40020800 	.word	0x40020800
 8001eb4:	40020400 	.word	0x40020400
 8001eb8:	20000080 	.word	0x20000080
 8001ebc:	40026028 	.word	0x40026028

08001ec0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ec4:	bf00      	nop
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed2:	e7fe      	b.n	8001ed2 <HardFault_Handler+0x4>

08001ed4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ed8:	e7fe      	b.n	8001ed8 <MemManage_Handler+0x4>

08001eda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ede:	e7fe      	b.n	8001ede <BusFault_Handler+0x4>

08001ee0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ee4:	e7fe      	b.n	8001ee4 <UsageFault_Handler+0x4>

08001ee6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f14:	f000 fde2 	bl	8002adc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8001f20:	4802      	ldr	r0, [pc, #8]	; (8001f2c <DMA1_Stream0_IRQHandler+0x10>)
 8001f22:	f001 f8c7 	bl	80030b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000704 	.word	0x20000704

08001f30 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001f34:	4802      	ldr	r0, [pc, #8]	; (8001f40 <DMA1_Stream1_IRQHandler+0x10>)
 8001f36:	f001 f8bd 	bl	80030b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20000080 	.word	0x20000080

08001f44 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001f48:	4802      	ldr	r0, [pc, #8]	; (8001f54 <DMA1_Stream6_IRQHandler+0x10>)
 8001f4a:	f001 f8b3 	bl	80030b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	200004e4 	.word	0x200004e4

08001f58 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001f5c:	4802      	ldr	r0, [pc, #8]	; (8001f68 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f5e:	f003 f933 	bl	80051c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000350 	.word	0x20000350

08001f6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f70:	4802      	ldr	r0, [pc, #8]	; (8001f7c <USART1_IRQHandler+0x10>)
 8001f72:	f003 fcd9 	bl	8005928 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000544 	.word	0x20000544

08001f80 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f84:	4802      	ldr	r0, [pc, #8]	; (8001f90 <USART2_IRQHandler+0x10>)
 8001f86:	f003 fccf 	bl	8005928 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	200006c4 	.word	0x200006c4

08001f94 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001f98:	4802      	ldr	r0, [pc, #8]	; (8001fa4 <USART3_IRQHandler+0x10>)
 8001f9a:	f003 fcc5 	bl	8005928 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	200000e0 	.word	0x200000e0

08001fa8 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8001fac:	4802      	ldr	r0, [pc, #8]	; (8001fb8 <SPI3_IRQHandler+0x10>)
 8001fae:	f002 fe61 	bl	8004c74 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	200003ec 	.word	0x200003ec

08001fbc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001fc0:	4802      	ldr	r0, [pc, #8]	; (8001fcc <UART5_IRQHandler+0x10>)
 8001fc2:	f003 fcb1 	bl	8005928 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000444 	.word	0x20000444

08001fd0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001fd4:	4802      	ldr	r0, [pc, #8]	; (8001fe0 <TIM6_DAC_IRQHandler+0x10>)
 8001fd6:	f003 f8f7 	bl	80051c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	20000628 	.word	0x20000628

08001fe4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001fe8:	4802      	ldr	r0, [pc, #8]	; (8001ff4 <TIM7_IRQHandler+0x10>)
 8001fea:	f003 f8ed 	bl	80051c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20000998 	.word	0x20000998

08001ff8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001ffc:	4802      	ldr	r0, [pc, #8]	; (8002008 <DMA2_Stream2_IRQHandler+0x10>)
 8001ffe:	f001 f859 	bl	80030b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20000484 	.word	0x20000484

0800200c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002010:	4b08      	ldr	r3, [pc, #32]	; (8002034 <SystemInit+0x28>)
 8002012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002016:	4a07      	ldr	r2, [pc, #28]	; (8002034 <SystemInit+0x28>)
 8002018:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800201c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002020:	4b04      	ldr	r3, [pc, #16]	; (8002034 <SystemInit+0x28>)
 8002022:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002026:	609a      	str	r2, [r3, #8]
#endif
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8002040:	f000 fd60 	bl	8002b04 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	4b04      	ldr	r3, [pc, #16]	; (8002058 <SPI_Timer_On+0x20>)
 8002048:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 800204a:	4a04      	ldr	r2, [pc, #16]	; (800205c <SPI_Timer_On+0x24>)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6013      	str	r3, [r2, #0]
}
 8002050:	bf00      	nop
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	200009d8 	.word	0x200009d8
 800205c:	200009dc 	.word	0x200009dc

08002060 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8002064:	f000 fd4e 	bl	8002b04 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	4b06      	ldr	r3, [pc, #24]	; (8002084 <SPI_Timer_Status+0x24>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	1ad2      	subs	r2, r2, r3
 8002070:	4b05      	ldr	r3, [pc, #20]	; (8002088 <SPI_Timer_Status+0x28>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	429a      	cmp	r2, r3
 8002076:	bf34      	ite	cc
 8002078:	2301      	movcc	r3, #1
 800207a:	2300      	movcs	r3, #0
 800207c:	b2db      	uxtb	r3, r3
}
 800207e:	4618      	mov	r0, r3
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	200009d8 	.word	0x200009d8
 8002088:	200009dc 	.word	0x200009dc

0800208c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af02      	add	r7, sp, #8
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;

    HAL_SPI_TransmitReceive(&hspi3, &dat, &rxDat, 1, 50);
 8002096:	f107 020f 	add.w	r2, r7, #15
 800209a:	1df9      	adds	r1, r7, #7
 800209c:	2332      	movs	r3, #50	; 0x32
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	2301      	movs	r3, #1
 80020a2:	4804      	ldr	r0, [pc, #16]	; (80020b4 <xchg_spi+0x28>)
 80020a4:	f002 fc43 	bl	800492e <HAL_SPI_TransmitReceive>
    return rxDat;
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	200003ec 	.word	0x200003ec

080020b8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80020b8:	b590      	push	{r4, r7, lr}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80020c2:	2300      	movs	r3, #0
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	e00a      	b.n	80020de <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	18d4      	adds	r4, r2, r3
 80020ce:	20ff      	movs	r0, #255	; 0xff
 80020d0:	f7ff ffdc 	bl	800208c <xchg_spi>
 80020d4:	4603      	mov	r3, r0
 80020d6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	3301      	adds	r3, #1
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d3f0      	bcc.n	80020c8 <rcvr_spi_multi+0x10>
	}
}
 80020e6:	bf00      	nop
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd90      	pop	{r4, r7, pc}

080020ee <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b084      	sub	sp, #16
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
 80020f6:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 80020f8:	2300      	movs	r3, #0
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	e009      	b.n	8002112 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	4413      	add	r3, r2
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff ffc0 	bl	800208c <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	3301      	adds	r3, #1
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	429a      	cmp	r2, r3
 8002118:	d3f1      	bcc.n	80020fe <xmit_spi_multi+0x10>
	}
}
 800211a:	bf00      	nop
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b086      	sub	sp, #24
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800212a:	f000 fceb 	bl	8002b04 <HAL_GetTick>
 800212e:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8002134:	20ff      	movs	r0, #255	; 0xff
 8002136:	f7ff ffa9 	bl	800208c <xchg_spi>
 800213a:	4603      	mov	r3, r0
 800213c:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800213e:	7bfb      	ldrb	r3, [r7, #15]
 8002140:	2bff      	cmp	r3, #255	; 0xff
 8002142:	d007      	beq.n	8002154 <wait_ready+0x32>
 8002144:	f000 fcde 	bl	8002b04 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	429a      	cmp	r2, r3
 8002152:	d8ef      	bhi.n	8002134 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8002154:	7bfb      	ldrb	r3, [r7, #15]
 8002156:	2bff      	cmp	r3, #255	; 0xff
 8002158:	bf0c      	ite	eq
 800215a:	2301      	moveq	r3, #1
 800215c:	2300      	movne	r3, #0
 800215e:	b2db      	uxtb	r3, r3
}
 8002160:	4618      	mov	r0, r3
 8002162:	3718      	adds	r7, #24
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800216c:	2201      	movs	r2, #1
 800216e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002172:	4804      	ldr	r0, [pc, #16]	; (8002184 <despiselect+0x1c>)
 8002174:	f001 fbbc 	bl	80038f0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8002178:	20ff      	movs	r0, #255	; 0xff
 800217a:	f7ff ff87 	bl	800208c <xchg_spi>

}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40020000 	.word	0x40020000

08002188 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800218c:	2200      	movs	r2, #0
 800218e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002192:	480a      	ldr	r0, [pc, #40]	; (80021bc <spiselect+0x34>)
 8002194:	f001 fbac 	bl	80038f0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8002198:	20ff      	movs	r0, #255	; 0xff
 800219a:	f7ff ff77 	bl	800208c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800219e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021a2:	f7ff ffbe 	bl	8002122 <wait_ready>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <spiselect+0x28>
 80021ac:	2301      	movs	r3, #1
 80021ae:	e002      	b.n	80021b6 <spiselect+0x2e>

	despiselect();
 80021b0:	f7ff ffda 	bl	8002168 <despiselect>
	return 0;	/* Timeout */
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40020000 	.word	0x40020000

080021c0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80021ca:	20c8      	movs	r0, #200	; 0xc8
 80021cc:	f7ff ff34 	bl	8002038 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80021d0:	20ff      	movs	r0, #255	; 0xff
 80021d2:	f7ff ff5b 	bl	800208c <xchg_spi>
 80021d6:	4603      	mov	r3, r0
 80021d8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80021da:	7bfb      	ldrb	r3, [r7, #15]
 80021dc:	2bff      	cmp	r3, #255	; 0xff
 80021de:	d104      	bne.n	80021ea <rcvr_datablock+0x2a>
 80021e0:	f7ff ff3e 	bl	8002060 <SPI_Timer_Status>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1f2      	bne.n	80021d0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
 80021ec:	2bfe      	cmp	r3, #254	; 0xfe
 80021ee:	d001      	beq.n	80021f4 <rcvr_datablock+0x34>
 80021f0:	2300      	movs	r3, #0
 80021f2:	e00a      	b.n	800220a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80021f4:	6839      	ldr	r1, [r7, #0]
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7ff ff5e 	bl	80020b8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80021fc:	20ff      	movs	r0, #255	; 0xff
 80021fe:	f7ff ff45 	bl	800208c <xchg_spi>
 8002202:	20ff      	movs	r0, #255	; 0xff
 8002204:	f7ff ff42 	bl	800208c <xchg_spi>

	return 1;						/* Function succeeded */
 8002208:	2301      	movs	r3, #1
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8002212:	b580      	push	{r7, lr}
 8002214:	b084      	sub	sp, #16
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
 800221a:	460b      	mov	r3, r1
 800221c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800221e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002222:	f7ff ff7e 	bl	8002122 <wait_ready>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d101      	bne.n	8002230 <xmit_datablock+0x1e>
 800222c:	2300      	movs	r3, #0
 800222e:	e01e      	b.n	800226e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8002230:	78fb      	ldrb	r3, [r7, #3]
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff ff2a 	bl	800208c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8002238:	78fb      	ldrb	r3, [r7, #3]
 800223a:	2bfd      	cmp	r3, #253	; 0xfd
 800223c:	d016      	beq.n	800226c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800223e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f7ff ff53 	bl	80020ee <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8002248:	20ff      	movs	r0, #255	; 0xff
 800224a:	f7ff ff1f 	bl	800208c <xchg_spi>
 800224e:	20ff      	movs	r0, #255	; 0xff
 8002250:	f7ff ff1c 	bl	800208c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8002254:	20ff      	movs	r0, #255	; 0xff
 8002256:	f7ff ff19 	bl	800208c <xchg_spi>
 800225a:	4603      	mov	r3, r0
 800225c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	f003 031f 	and.w	r3, r3, #31
 8002264:	2b05      	cmp	r3, #5
 8002266:	d001      	beq.n	800226c <xmit_datablock+0x5a>
 8002268:	2300      	movs	r3, #0
 800226a:	e000      	b.n	800226e <xmit_datablock+0x5c>
	}
	return 1;
 800226c:	2301      	movs	r3, #1
}
 800226e:	4618      	mov	r0, r3
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b084      	sub	sp, #16
 800227a:	af00      	add	r7, sp, #0
 800227c:	4603      	mov	r3, r0
 800227e:	6039      	str	r1, [r7, #0]
 8002280:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8002282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002286:	2b00      	cmp	r3, #0
 8002288:	da0e      	bge.n	80022a8 <send_cmd+0x32>
		cmd &= 0x7F;
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002290:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8002292:	2100      	movs	r1, #0
 8002294:	2037      	movs	r0, #55	; 0x37
 8002296:	f7ff ffee 	bl	8002276 <send_cmd>
 800229a:	4603      	mov	r3, r0
 800229c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800229e:	7bbb      	ldrb	r3, [r7, #14]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d901      	bls.n	80022a8 <send_cmd+0x32>
 80022a4:	7bbb      	ldrb	r3, [r7, #14]
 80022a6:	e051      	b.n	800234c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	2b0c      	cmp	r3, #12
 80022ac:	d008      	beq.n	80022c0 <send_cmd+0x4a>
		despiselect();
 80022ae:	f7ff ff5b 	bl	8002168 <despiselect>
		if (!spiselect()) return 0xFF;
 80022b2:	f7ff ff69 	bl	8002188 <spiselect>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d101      	bne.n	80022c0 <send_cmd+0x4a>
 80022bc:	23ff      	movs	r3, #255	; 0xff
 80022be:	e045      	b.n	800234c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff fedf 	bl	800208c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	0e1b      	lsrs	r3, r3, #24
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7ff fed9 	bl	800208c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	0c1b      	lsrs	r3, r3, #16
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff fed3 	bl	800208c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	0a1b      	lsrs	r3, r3, #8
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff fecd 	bl	800208c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff fec8 	bl	800208c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80022fc:	2301      	movs	r3, #1
 80022fe:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <send_cmd+0x94>
 8002306:	2395      	movs	r3, #149	; 0x95
 8002308:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	2b08      	cmp	r3, #8
 800230e:	d101      	bne.n	8002314 <send_cmd+0x9e>
 8002310:	2387      	movs	r3, #135	; 0x87
 8002312:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8002314:	7bfb      	ldrb	r3, [r7, #15]
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff feb8 	bl	800208c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800231c:	79fb      	ldrb	r3, [r7, #7]
 800231e:	2b0c      	cmp	r3, #12
 8002320:	d102      	bne.n	8002328 <send_cmd+0xb2>
 8002322:	20ff      	movs	r0, #255	; 0xff
 8002324:	f7ff feb2 	bl	800208c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8002328:	230a      	movs	r3, #10
 800232a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800232c:	20ff      	movs	r0, #255	; 0xff
 800232e:	f7ff fead 	bl	800208c <xchg_spi>
 8002332:	4603      	mov	r3, r0
 8002334:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8002336:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800233a:	2b00      	cmp	r3, #0
 800233c:	da05      	bge.n	800234a <send_cmd+0xd4>
 800233e:	7bfb      	ldrb	r3, [r7, #15]
 8002340:	3b01      	subs	r3, #1
 8002342:	73fb      	strb	r3, [r7, #15]
 8002344:	7bfb      	ldrb	r3, [r7, #15]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1f0      	bne.n	800232c <send_cmd+0xb6>

	return res;							/* Return received response */
 800234a:	7bbb      	ldrb	r3, [r7, #14]
}
 800234c:	4618      	mov	r0, r3
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8002354:	b590      	push	{r4, r7, lr}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <USER_SPI_initialize+0x14>
 8002364:	2301      	movs	r3, #1
 8002366:	e0cb      	b.n	8002500 <USER_SPI_initialize+0x1ac>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8002368:	4b67      	ldr	r3, [pc, #412]	; (8002508 <USER_SPI_initialize+0x1b4>)
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	b2db      	uxtb	r3, r3
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <USER_SPI_initialize+0x2a>
 8002376:	4b64      	ldr	r3, [pc, #400]	; (8002508 <USER_SPI_initialize+0x1b4>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	b2db      	uxtb	r3, r3
 800237c:	e0c0      	b.n	8002500 <USER_SPI_initialize+0x1ac>

	FCLK_SLOW();
 800237e:	4b63      	ldr	r3, [pc, #396]	; (800250c <USER_SPI_initialize+0x1b8>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002386:	621a      	str	r2, [r3, #32]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8002388:	230a      	movs	r3, #10
 800238a:	73fb      	strb	r3, [r7, #15]
 800238c:	e005      	b.n	800239a <USER_SPI_initialize+0x46>
 800238e:	20ff      	movs	r0, #255	; 0xff
 8002390:	f7ff fe7c 	bl	800208c <xchg_spi>
 8002394:	7bfb      	ldrb	r3, [r7, #15]
 8002396:	3b01      	subs	r3, #1
 8002398:	73fb      	strb	r3, [r7, #15]
 800239a:	7bfb      	ldrb	r3, [r7, #15]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d1f6      	bne.n	800238e <USER_SPI_initialize+0x3a>

	ty = 0;
 80023a0:	2300      	movs	r3, #0
 80023a2:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80023a4:	2100      	movs	r1, #0
 80023a6:	2000      	movs	r0, #0
 80023a8:	f7ff ff65 	bl	8002276 <send_cmd>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	f040 808b 	bne.w	80024ca <USER_SPI_initialize+0x176>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80023b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023b8:	f7ff fe3e 	bl	8002038 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80023bc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80023c0:	2008      	movs	r0, #8
 80023c2:	f7ff ff58 	bl	8002276 <send_cmd>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d151      	bne.n	8002470 <USER_SPI_initialize+0x11c>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80023cc:	2300      	movs	r3, #0
 80023ce:	73fb      	strb	r3, [r7, #15]
 80023d0:	e00d      	b.n	80023ee <USER_SPI_initialize+0x9a>
 80023d2:	7bfc      	ldrb	r4, [r7, #15]
 80023d4:	20ff      	movs	r0, #255	; 0xff
 80023d6:	f7ff fe59 	bl	800208c <xchg_spi>
 80023da:	4603      	mov	r3, r0
 80023dc:	461a      	mov	r2, r3
 80023de:	f107 0310 	add.w	r3, r7, #16
 80023e2:	4423      	add	r3, r4
 80023e4:	f803 2c08 	strb.w	r2, [r3, #-8]
 80023e8:	7bfb      	ldrb	r3, [r7, #15]
 80023ea:	3301      	adds	r3, #1
 80023ec:	73fb      	strb	r3, [r7, #15]
 80023ee:	7bfb      	ldrb	r3, [r7, #15]
 80023f0:	2b03      	cmp	r3, #3
 80023f2:	d9ee      	bls.n	80023d2 <USER_SPI_initialize+0x7e>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80023f4:	7abb      	ldrb	r3, [r7, #10]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d167      	bne.n	80024ca <USER_SPI_initialize+0x176>
 80023fa:	7afb      	ldrb	r3, [r7, #11]
 80023fc:	2baa      	cmp	r3, #170	; 0xaa
 80023fe:	d164      	bne.n	80024ca <USER_SPI_initialize+0x176>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8002400:	bf00      	nop
 8002402:	f7ff fe2d 	bl	8002060 <SPI_Timer_Status>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d007      	beq.n	800241c <USER_SPI_initialize+0xc8>
 800240c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002410:	20a9      	movs	r0, #169	; 0xa9
 8002412:	f7ff ff30 	bl	8002276 <send_cmd>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1f2      	bne.n	8002402 <USER_SPI_initialize+0xae>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800241c:	f7ff fe20 	bl	8002060 <SPI_Timer_Status>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d051      	beq.n	80024ca <USER_SPI_initialize+0x176>
 8002426:	2100      	movs	r1, #0
 8002428:	203a      	movs	r0, #58	; 0x3a
 800242a:	f7ff ff24 	bl	8002276 <send_cmd>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d14a      	bne.n	80024ca <USER_SPI_initialize+0x176>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8002434:	2300      	movs	r3, #0
 8002436:	73fb      	strb	r3, [r7, #15]
 8002438:	e00d      	b.n	8002456 <USER_SPI_initialize+0x102>
 800243a:	7bfc      	ldrb	r4, [r7, #15]
 800243c:	20ff      	movs	r0, #255	; 0xff
 800243e:	f7ff fe25 	bl	800208c <xchg_spi>
 8002442:	4603      	mov	r3, r0
 8002444:	461a      	mov	r2, r3
 8002446:	f107 0310 	add.w	r3, r7, #16
 800244a:	4423      	add	r3, r4
 800244c:	f803 2c08 	strb.w	r2, [r3, #-8]
 8002450:	7bfb      	ldrb	r3, [r7, #15]
 8002452:	3301      	adds	r3, #1
 8002454:	73fb      	strb	r3, [r7, #15]
 8002456:	7bfb      	ldrb	r3, [r7, #15]
 8002458:	2b03      	cmp	r3, #3
 800245a:	d9ee      	bls.n	800243a <USER_SPI_initialize+0xe6>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800245c:	7a3b      	ldrb	r3, [r7, #8]
 800245e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <USER_SPI_initialize+0x116>
 8002466:	230c      	movs	r3, #12
 8002468:	e000      	b.n	800246c <USER_SPI_initialize+0x118>
 800246a:	2304      	movs	r3, #4
 800246c:	737b      	strb	r3, [r7, #13]
 800246e:	e02c      	b.n	80024ca <USER_SPI_initialize+0x176>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8002470:	2100      	movs	r1, #0
 8002472:	20a9      	movs	r0, #169	; 0xa9
 8002474:	f7ff feff 	bl	8002276 <send_cmd>
 8002478:	4603      	mov	r3, r0
 800247a:	2b01      	cmp	r3, #1
 800247c:	d804      	bhi.n	8002488 <USER_SPI_initialize+0x134>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800247e:	2302      	movs	r3, #2
 8002480:	737b      	strb	r3, [r7, #13]
 8002482:	23a9      	movs	r3, #169	; 0xa9
 8002484:	73bb      	strb	r3, [r7, #14]
 8002486:	e003      	b.n	8002490 <USER_SPI_initialize+0x13c>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8002488:	2301      	movs	r3, #1
 800248a:	737b      	strb	r3, [r7, #13]
 800248c:	2301      	movs	r3, #1
 800248e:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8002490:	bf00      	nop
 8002492:	f7ff fde5 	bl	8002060 <SPI_Timer_Status>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d007      	beq.n	80024ac <USER_SPI_initialize+0x158>
 800249c:	7bbb      	ldrb	r3, [r7, #14]
 800249e:	2100      	movs	r1, #0
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff fee8 	bl	8002276 <send_cmd>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1f2      	bne.n	8002492 <USER_SPI_initialize+0x13e>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80024ac:	f7ff fdd8 	bl	8002060 <SPI_Timer_Status>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d007      	beq.n	80024c6 <USER_SPI_initialize+0x172>
 80024b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024ba:	2010      	movs	r0, #16
 80024bc:	f7ff fedb 	bl	8002276 <send_cmd>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <USER_SPI_initialize+0x176>
				ty = 0;
 80024c6:	2300      	movs	r3, #0
 80024c8:	737b      	strb	r3, [r7, #13]
		}
	} 
	CardType = ty;	/* Card type */
 80024ca:	4a11      	ldr	r2, [pc, #68]	; (8002510 <USER_SPI_initialize+0x1bc>)
 80024cc:	7b7b      	ldrb	r3, [r7, #13]
 80024ce:	7013      	strb	r3, [r2, #0]
	despiselect();
 80024d0:	f7ff fe4a 	bl	8002168 <despiselect>

	if (ty) {			/* OK */
 80024d4:	7b7b      	ldrb	r3, [r7, #13]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00c      	beq.n	80024f4 <USER_SPI_initialize+0x1a0>
		FCLK_FAST();			/* Set fast clock */
 80024da:	4b0c      	ldr	r3, [pc, #48]	; (800250c <USER_SPI_initialize+0x1b8>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2210      	movs	r2, #16
 80024e0:	621a      	str	r2, [r3, #32]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80024e2:	4b09      	ldr	r3, [pc, #36]	; (8002508 <USER_SPI_initialize+0x1b4>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	f023 0301 	bic.w	r3, r3, #1
 80024ec:	b2da      	uxtb	r2, r3
 80024ee:	4b06      	ldr	r3, [pc, #24]	; (8002508 <USER_SPI_initialize+0x1b4>)
 80024f0:	701a      	strb	r2, [r3, #0]
 80024f2:	e002      	b.n	80024fa <USER_SPI_initialize+0x1a6>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80024f4:	4b04      	ldr	r3, [pc, #16]	; (8002508 <USER_SPI_initialize+0x1b4>)
 80024f6:	2201      	movs	r2, #1
 80024f8:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80024fa:	4b03      	ldr	r3, [pc, #12]	; (8002508 <USER_SPI_initialize+0x1b4>)
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	b2db      	uxtb	r3, r3
}
 8002500:	4618      	mov	r0, r3
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	bd90      	pop	{r4, r7, pc}
 8002508:	20000004 	.word	0x20000004
 800250c:	200003ec 	.word	0x200003ec
 8002510:	20000049 	.word	0x20000049

08002514 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <USER_SPI_status+0x14>
 8002524:	2301      	movs	r3, #1
 8002526:	e002      	b.n	800252e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8002528:	4b04      	ldr	r3, [pc, #16]	; (800253c <USER_SPI_status+0x28>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	b2db      	uxtb	r3, r3
}
 800252e:	4618      	mov	r0, r3
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	20000004 	.word	0x20000004

08002540 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	60b9      	str	r1, [r7, #8]
 8002548:	607a      	str	r2, [r7, #4]
 800254a:	603b      	str	r3, [r7, #0]
 800254c:	4603      	mov	r3, r0
 800254e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d102      	bne.n	800255c <USER_SPI_read+0x1c>
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d101      	bne.n	8002560 <USER_SPI_read+0x20>
 800255c:	2304      	movs	r3, #4
 800255e:	e04d      	b.n	80025fc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8002560:	4b28      	ldr	r3, [pc, #160]	; (8002604 <USER_SPI_read+0xc4>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	b2db      	uxtb	r3, r3
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <USER_SPI_read+0x32>
 800256e:	2303      	movs	r3, #3
 8002570:	e044      	b.n	80025fc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8002572:	4b25      	ldr	r3, [pc, #148]	; (8002608 <USER_SPI_read+0xc8>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	f003 0308 	and.w	r3, r3, #8
 800257a:	2b00      	cmp	r3, #0
 800257c:	d102      	bne.n	8002584 <USER_SPI_read+0x44>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	025b      	lsls	r3, r3, #9
 8002582:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d111      	bne.n	80025ae <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	2011      	movs	r0, #17
 800258e:	f7ff fe72 	bl	8002276 <send_cmd>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d129      	bne.n	80025ec <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8002598:	f44f 7100 	mov.w	r1, #512	; 0x200
 800259c:	68b8      	ldr	r0, [r7, #8]
 800259e:	f7ff fe0f 	bl	80021c0 <rcvr_datablock>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d021      	beq.n	80025ec <USER_SPI_read+0xac>
			count = 0;
 80025a8:	2300      	movs	r3, #0
 80025aa:	603b      	str	r3, [r7, #0]
 80025ac:	e01e      	b.n	80025ec <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	2012      	movs	r0, #18
 80025b2:	f7ff fe60 	bl	8002276 <send_cmd>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d117      	bne.n	80025ec <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80025bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025c0:	68b8      	ldr	r0, [r7, #8]
 80025c2:	f7ff fdfd 	bl	80021c0 <rcvr_datablock>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00a      	beq.n	80025e2 <USER_SPI_read+0xa2>
				buff += 512;
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80025d2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	3b01      	subs	r3, #1
 80025d8:	603b      	str	r3, [r7, #0]
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1ed      	bne.n	80025bc <USER_SPI_read+0x7c>
 80025e0:	e000      	b.n	80025e4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80025e2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80025e4:	2100      	movs	r1, #0
 80025e6:	200c      	movs	r0, #12
 80025e8:	f7ff fe45 	bl	8002276 <send_cmd>
		}
	}
	despiselect();
 80025ec:	f7ff fdbc 	bl	8002168 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	bf14      	ite	ne
 80025f6:	2301      	movne	r3, #1
 80025f8:	2300      	moveq	r3, #0
 80025fa:	b2db      	uxtb	r3, r3
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	20000004 	.word	0x20000004
 8002608:	20000049 	.word	0x20000049

0800260c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	607a      	str	r2, [r7, #4]
 8002616:	603b      	str	r3, [r7, #0]
 8002618:	4603      	mov	r3, r0
 800261a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800261c:	7bfb      	ldrb	r3, [r7, #15]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d102      	bne.n	8002628 <USER_SPI_write+0x1c>
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d101      	bne.n	800262c <USER_SPI_write+0x20>
 8002628:	2304      	movs	r3, #4
 800262a:	e063      	b.n	80026f4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800262c:	4b33      	ldr	r3, [pc, #204]	; (80026fc <USER_SPI_write+0xf0>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	b2db      	uxtb	r3, r3
 8002632:	f003 0301 	and.w	r3, r3, #1
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <USER_SPI_write+0x32>
 800263a:	2303      	movs	r3, #3
 800263c:	e05a      	b.n	80026f4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800263e:	4b2f      	ldr	r3, [pc, #188]	; (80026fc <USER_SPI_write+0xf0>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	b2db      	uxtb	r3, r3
 8002644:	f003 0304 	and.w	r3, r3, #4
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <USER_SPI_write+0x44>
 800264c:	2302      	movs	r3, #2
 800264e:	e051      	b.n	80026f4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8002650:	4b2b      	ldr	r3, [pc, #172]	; (8002700 <USER_SPI_write+0xf4>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	f003 0308 	and.w	r3, r3, #8
 8002658:	2b00      	cmp	r3, #0
 800265a:	d102      	bne.n	8002662 <USER_SPI_write+0x56>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	025b      	lsls	r3, r3, #9
 8002660:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d110      	bne.n	800268a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8002668:	6879      	ldr	r1, [r7, #4]
 800266a:	2018      	movs	r0, #24
 800266c:	f7ff fe03 	bl	8002276 <send_cmd>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d136      	bne.n	80026e4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8002676:	21fe      	movs	r1, #254	; 0xfe
 8002678:	68b8      	ldr	r0, [r7, #8]
 800267a:	f7ff fdca 	bl	8002212 <xmit_datablock>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d02f      	beq.n	80026e4 <USER_SPI_write+0xd8>
			count = 0;
 8002684:	2300      	movs	r3, #0
 8002686:	603b      	str	r3, [r7, #0]
 8002688:	e02c      	b.n	80026e4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800268a:	4b1d      	ldr	r3, [pc, #116]	; (8002700 <USER_SPI_write+0xf4>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	f003 0306 	and.w	r3, r3, #6
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <USER_SPI_write+0x92>
 8002696:	6839      	ldr	r1, [r7, #0]
 8002698:	2097      	movs	r0, #151	; 0x97
 800269a:	f7ff fdec 	bl	8002276 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	2019      	movs	r0, #25
 80026a2:	f7ff fde8 	bl	8002276 <send_cmd>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d11b      	bne.n	80026e4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80026ac:	21fc      	movs	r1, #252	; 0xfc
 80026ae:	68b8      	ldr	r0, [r7, #8]
 80026b0:	f7ff fdaf 	bl	8002212 <xmit_datablock>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00a      	beq.n	80026d0 <USER_SPI_write+0xc4>
				buff += 512;
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80026c0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	3b01      	subs	r3, #1
 80026c6:	603b      	str	r3, [r7, #0]
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1ee      	bne.n	80026ac <USER_SPI_write+0xa0>
 80026ce:	e000      	b.n	80026d2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80026d0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80026d2:	21fd      	movs	r1, #253	; 0xfd
 80026d4:	2000      	movs	r0, #0
 80026d6:	f7ff fd9c 	bl	8002212 <xmit_datablock>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <USER_SPI_write+0xd8>
 80026e0:	2301      	movs	r3, #1
 80026e2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80026e4:	f7ff fd40 	bl	8002168 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	bf14      	ite	ne
 80026ee:	2301      	movne	r3, #1
 80026f0:	2300      	moveq	r3, #0
 80026f2:	b2db      	uxtb	r3, r3
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	20000004 	.word	0x20000004
 8002700:	20000049 	.word	0x20000049

08002704 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b08c      	sub	sp, #48	; 0x30
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	603a      	str	r2, [r7, #0]
 800270e:	71fb      	strb	r3, [r7, #7]
 8002710:	460b      	mov	r3, r1
 8002712:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <USER_SPI_ioctl+0x1a>
 800271a:	2304      	movs	r3, #4
 800271c:	e15a      	b.n	80029d4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800271e:	4baf      	ldr	r3, [pc, #700]	; (80029dc <USER_SPI_ioctl+0x2d8>)
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	b2db      	uxtb	r3, r3
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <USER_SPI_ioctl+0x2c>
 800272c:	2303      	movs	r3, #3
 800272e:	e151      	b.n	80029d4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8002736:	79bb      	ldrb	r3, [r7, #6]
 8002738:	2b04      	cmp	r3, #4
 800273a:	f200 8136 	bhi.w	80029aa <USER_SPI_ioctl+0x2a6>
 800273e:	a201      	add	r2, pc, #4	; (adr r2, 8002744 <USER_SPI_ioctl+0x40>)
 8002740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002744:	08002759 	.word	0x08002759
 8002748:	0800276d 	.word	0x0800276d
 800274c:	080029ab 	.word	0x080029ab
 8002750:	08002819 	.word	0x08002819
 8002754:	0800290f 	.word	0x0800290f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8002758:	f7ff fd16 	bl	8002188 <spiselect>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	f000 8127 	beq.w	80029b2 <USER_SPI_ioctl+0x2ae>
 8002764:	2300      	movs	r3, #0
 8002766:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800276a:	e122      	b.n	80029b2 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800276c:	2100      	movs	r1, #0
 800276e:	2009      	movs	r0, #9
 8002770:	f7ff fd81 	bl	8002276 <send_cmd>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	f040 811d 	bne.w	80029b6 <USER_SPI_ioctl+0x2b2>
 800277c:	f107 030c 	add.w	r3, r7, #12
 8002780:	2110      	movs	r1, #16
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff fd1c 	bl	80021c0 <rcvr_datablock>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	f000 8113 	beq.w	80029b6 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8002790:	7b3b      	ldrb	r3, [r7, #12]
 8002792:	099b      	lsrs	r3, r3, #6
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b01      	cmp	r3, #1
 8002798:	d111      	bne.n	80027be <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800279a:	7d7b      	ldrb	r3, [r7, #21]
 800279c:	461a      	mov	r2, r3
 800279e:	7d3b      	ldrb	r3, [r7, #20]
 80027a0:	021b      	lsls	r3, r3, #8
 80027a2:	4413      	add	r3, r2
 80027a4:	461a      	mov	r2, r3
 80027a6:	7cfb      	ldrb	r3, [r7, #19]
 80027a8:	041b      	lsls	r3, r3, #16
 80027aa:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80027ae:	4413      	add	r3, r2
 80027b0:	3301      	adds	r3, #1
 80027b2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	029a      	lsls	r2, r3, #10
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	e028      	b.n	8002810 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80027be:	7c7b      	ldrb	r3, [r7, #17]
 80027c0:	f003 030f 	and.w	r3, r3, #15
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	7dbb      	ldrb	r3, [r7, #22]
 80027c8:	09db      	lsrs	r3, r3, #7
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	4413      	add	r3, r2
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	7d7b      	ldrb	r3, [r7, #21]
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	f003 0306 	and.w	r3, r3, #6
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	4413      	add	r3, r2
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	3302      	adds	r3, #2
 80027e2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80027e6:	7d3b      	ldrb	r3, [r7, #20]
 80027e8:	099b      	lsrs	r3, r3, #6
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	461a      	mov	r2, r3
 80027ee:	7cfb      	ldrb	r3, [r7, #19]
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	441a      	add	r2, r3
 80027f4:	7cbb      	ldrb	r3, [r7, #18]
 80027f6:	029b      	lsls	r3, r3, #10
 80027f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80027fc:	4413      	add	r3, r2
 80027fe:	3301      	adds	r3, #1
 8002800:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8002802:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002806:	3b09      	subs	r3, #9
 8002808:	69fa      	ldr	r2, [r7, #28]
 800280a:	409a      	lsls	r2, r3
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8002810:	2300      	movs	r3, #0
 8002812:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8002816:	e0ce      	b.n	80029b6 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8002818:	4b71      	ldr	r3, [pc, #452]	; (80029e0 <USER_SPI_ioctl+0x2dc>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	d031      	beq.n	8002888 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8002824:	2100      	movs	r1, #0
 8002826:	208d      	movs	r0, #141	; 0x8d
 8002828:	f7ff fd25 	bl	8002276 <send_cmd>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	f040 80c3 	bne.w	80029ba <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8002834:	20ff      	movs	r0, #255	; 0xff
 8002836:	f7ff fc29 	bl	800208c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800283a:	f107 030c 	add.w	r3, r7, #12
 800283e:	2110      	movs	r1, #16
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff fcbd 	bl	80021c0 <rcvr_datablock>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	f000 80b6 	beq.w	80029ba <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800284e:	2330      	movs	r3, #48	; 0x30
 8002850:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002854:	e007      	b.n	8002866 <USER_SPI_ioctl+0x162>
 8002856:	20ff      	movs	r0, #255	; 0xff
 8002858:	f7ff fc18 	bl	800208c <xchg_spi>
 800285c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002860:	3b01      	subs	r3, #1
 8002862:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002866:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1f3      	bne.n	8002856 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800286e:	7dbb      	ldrb	r3, [r7, #22]
 8002870:	091b      	lsrs	r3, r3, #4
 8002872:	b2db      	uxtb	r3, r3
 8002874:	461a      	mov	r2, r3
 8002876:	2310      	movs	r3, #16
 8002878:	fa03 f202 	lsl.w	r2, r3, r2
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8002880:	2300      	movs	r3, #0
 8002882:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8002886:	e098      	b.n	80029ba <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8002888:	2100      	movs	r1, #0
 800288a:	2009      	movs	r0, #9
 800288c:	f7ff fcf3 	bl	8002276 <send_cmd>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	f040 8091 	bne.w	80029ba <USER_SPI_ioctl+0x2b6>
 8002898:	f107 030c 	add.w	r3, r7, #12
 800289c:	2110      	movs	r1, #16
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff fc8e 	bl	80021c0 <rcvr_datablock>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 8087 	beq.w	80029ba <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80028ac:	4b4c      	ldr	r3, [pc, #304]	; (80029e0 <USER_SPI_ioctl+0x2dc>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d012      	beq.n	80028de <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80028b8:	7dbb      	ldrb	r3, [r7, #22]
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80028c0:	7dfa      	ldrb	r2, [r7, #23]
 80028c2:	09d2      	lsrs	r2, r2, #7
 80028c4:	b2d2      	uxtb	r2, r2
 80028c6:	4413      	add	r3, r2
 80028c8:	1c5a      	adds	r2, r3, #1
 80028ca:	7e7b      	ldrb	r3, [r7, #25]
 80028cc:	099b      	lsrs	r3, r3, #6
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	3b01      	subs	r3, #1
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	461a      	mov	r2, r3
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	e013      	b.n	8002906 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80028de:	7dbb      	ldrb	r3, [r7, #22]
 80028e0:	109b      	asrs	r3, r3, #2
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	f003 031f 	and.w	r3, r3, #31
 80028e8:	3301      	adds	r3, #1
 80028ea:	7dfa      	ldrb	r2, [r7, #23]
 80028ec:	00d2      	lsls	r2, r2, #3
 80028ee:	f002 0218 	and.w	r2, r2, #24
 80028f2:	7df9      	ldrb	r1, [r7, #23]
 80028f4:	0949      	lsrs	r1, r1, #5
 80028f6:	b2c9      	uxtb	r1, r1
 80028f8:	440a      	add	r2, r1
 80028fa:	3201      	adds	r2, #1
 80028fc:	fb02 f303 	mul.w	r3, r2, r3
 8002900:	461a      	mov	r2, r3
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8002906:	2300      	movs	r3, #0
 8002908:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800290c:	e055      	b.n	80029ba <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800290e:	4b34      	ldr	r3, [pc, #208]	; (80029e0 <USER_SPI_ioctl+0x2dc>)
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	f003 0306 	and.w	r3, r3, #6
 8002916:	2b00      	cmp	r3, #0
 8002918:	d051      	beq.n	80029be <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800291a:	f107 020c 	add.w	r2, r7, #12
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	210b      	movs	r1, #11
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff feee 	bl	8002704 <USER_SPI_ioctl>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d149      	bne.n	80029c2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800292e:	7b3b      	ldrb	r3, [r7, #12]
 8002930:	099b      	lsrs	r3, r3, #6
 8002932:	b2db      	uxtb	r3, r3
 8002934:	2b00      	cmp	r3, #0
 8002936:	d104      	bne.n	8002942 <USER_SPI_ioctl+0x23e>
 8002938:	7dbb      	ldrb	r3, [r7, #22]
 800293a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800293e:	2b00      	cmp	r3, #0
 8002940:	d041      	beq.n	80029c6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	623b      	str	r3, [r7, #32]
 8002946:	6a3b      	ldr	r3, [r7, #32]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	62bb      	str	r3, [r7, #40]	; 0x28
 800294c:	6a3b      	ldr	r3, [r7, #32]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8002952:	4b23      	ldr	r3, [pc, #140]	; (80029e0 <USER_SPI_ioctl+0x2dc>)
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	f003 0308 	and.w	r3, r3, #8
 800295a:	2b00      	cmp	r3, #0
 800295c:	d105      	bne.n	800296a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800295e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002960:	025b      	lsls	r3, r3, #9
 8002962:	62bb      	str	r3, [r7, #40]	; 0x28
 8002964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002966:	025b      	lsls	r3, r3, #9
 8002968:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800296a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800296c:	2020      	movs	r0, #32
 800296e:	f7ff fc82 	bl	8002276 <send_cmd>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d128      	bne.n	80029ca <USER_SPI_ioctl+0x2c6>
 8002978:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800297a:	2021      	movs	r0, #33	; 0x21
 800297c:	f7ff fc7b 	bl	8002276 <send_cmd>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d121      	bne.n	80029ca <USER_SPI_ioctl+0x2c6>
 8002986:	2100      	movs	r1, #0
 8002988:	2026      	movs	r0, #38	; 0x26
 800298a:	f7ff fc74 	bl	8002276 <send_cmd>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d11a      	bne.n	80029ca <USER_SPI_ioctl+0x2c6>
 8002994:	f247 5030 	movw	r0, #30000	; 0x7530
 8002998:	f7ff fbc3 	bl	8002122 <wait_ready>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d013      	beq.n	80029ca <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80029a2:	2300      	movs	r3, #0
 80029a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80029a8:	e00f      	b.n	80029ca <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80029aa:	2304      	movs	r3, #4
 80029ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80029b0:	e00c      	b.n	80029cc <USER_SPI_ioctl+0x2c8>
		break;
 80029b2:	bf00      	nop
 80029b4:	e00a      	b.n	80029cc <USER_SPI_ioctl+0x2c8>
		break;
 80029b6:	bf00      	nop
 80029b8:	e008      	b.n	80029cc <USER_SPI_ioctl+0x2c8>
		break;
 80029ba:	bf00      	nop
 80029bc:	e006      	b.n	80029cc <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80029be:	bf00      	nop
 80029c0:	e004      	b.n	80029cc <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80029c2:	bf00      	nop
 80029c4:	e002      	b.n	80029cc <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80029c6:	bf00      	nop
 80029c8:	e000      	b.n	80029cc <USER_SPI_ioctl+0x2c8>
		break;
 80029ca:	bf00      	nop
	}

	despiselect();
 80029cc:	f7ff fbcc 	bl	8002168 <despiselect>

	return res;
 80029d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3730      	adds	r7, #48	; 0x30
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	20000004 	.word	0x20000004
 80029e0:	20000049 	.word	0x20000049

080029e4 <Reset_Handler>:
 80029e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a1c <LoopFillZerobss+0x14>
 80029e8:	2100      	movs	r1, #0
 80029ea:	e003      	b.n	80029f4 <LoopCopyDataInit>

080029ec <CopyDataInit>:
 80029ec:	4b0c      	ldr	r3, [pc, #48]	; (8002a20 <LoopFillZerobss+0x18>)
 80029ee:	585b      	ldr	r3, [r3, r1]
 80029f0:	5043      	str	r3, [r0, r1]
 80029f2:	3104      	adds	r1, #4

080029f4 <LoopCopyDataInit>:
 80029f4:	480b      	ldr	r0, [pc, #44]	; (8002a24 <LoopFillZerobss+0x1c>)
 80029f6:	4b0c      	ldr	r3, [pc, #48]	; (8002a28 <LoopFillZerobss+0x20>)
 80029f8:	1842      	adds	r2, r0, r1
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d3f6      	bcc.n	80029ec <CopyDataInit>
 80029fe:	4a0b      	ldr	r2, [pc, #44]	; (8002a2c <LoopFillZerobss+0x24>)
 8002a00:	e002      	b.n	8002a08 <LoopFillZerobss>

08002a02 <FillZerobss>:
 8002a02:	2300      	movs	r3, #0
 8002a04:	f842 3b04 	str.w	r3, [r2], #4

08002a08 <LoopFillZerobss>:
 8002a08:	4b09      	ldr	r3, [pc, #36]	; (8002a30 <LoopFillZerobss+0x28>)
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d3f9      	bcc.n	8002a02 <FillZerobss>
 8002a0e:	f7ff fafd 	bl	800200c <SystemInit>
 8002a12:	f006 f801 	bl	8008a18 <__libc_init_array>
 8002a16:	f7fe f923 	bl	8000c60 <main>
 8002a1a:	4770      	bx	lr
 8002a1c:	20020000 	.word	0x20020000
 8002a20:	08008db0 	.word	0x08008db0
 8002a24:	20000000 	.word	0x20000000
 8002a28:	20000024 	.word	0x20000024
 8002a2c:	20000024 	.word	0x20000024
 8002a30:	20000e4c 	.word	0x20000e4c

08002a34 <ADC_IRQHandler>:
 8002a34:	e7fe      	b.n	8002a34 <ADC_IRQHandler>
	...

08002a38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a3c:	4b0e      	ldr	r3, [pc, #56]	; (8002a78 <HAL_Init+0x40>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a0d      	ldr	r2, [pc, #52]	; (8002a78 <HAL_Init+0x40>)
 8002a42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a48:	4b0b      	ldr	r3, [pc, #44]	; (8002a78 <HAL_Init+0x40>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a0a      	ldr	r2, [pc, #40]	; (8002a78 <HAL_Init+0x40>)
 8002a4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a54:	4b08      	ldr	r3, [pc, #32]	; (8002a78 <HAL_Init+0x40>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a07      	ldr	r2, [pc, #28]	; (8002a78 <HAL_Init+0x40>)
 8002a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a60:	2003      	movs	r0, #3
 8002a62:	f000 f94d 	bl	8002d00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a66:	2000      	movs	r0, #0
 8002a68:	f000 f808 	bl	8002a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a6c:	f7fe fea8 	bl	80017c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	40023c00 	.word	0x40023c00

08002a7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a84:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <HAL_InitTick+0x54>)
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	4b12      	ldr	r3, [pc, #72]	; (8002ad4 <HAL_InitTick+0x58>)
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a92:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f000 f965 	bl	8002d6a <HAL_SYSTICK_Config>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e00e      	b.n	8002ac8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2b0f      	cmp	r3, #15
 8002aae:	d80a      	bhi.n	8002ac6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ab8:	f000 f92d 	bl	8002d16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002abc:	4a06      	ldr	r2, [pc, #24]	; (8002ad8 <HAL_InitTick+0x5c>)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	e000      	b.n	8002ac8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3708      	adds	r7, #8
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20000000 	.word	0x20000000
 8002ad4:	2000000c 	.word	0x2000000c
 8002ad8:	20000008 	.word	0x20000008

08002adc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae0:	4b06      	ldr	r3, [pc, #24]	; (8002afc <HAL_IncTick+0x20>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <HAL_IncTick+0x24>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4413      	add	r3, r2
 8002aec:	4a04      	ldr	r2, [pc, #16]	; (8002b00 <HAL_IncTick+0x24>)
 8002aee:	6013      	str	r3, [r2, #0]
}
 8002af0:	bf00      	nop
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	2000000c 	.word	0x2000000c
 8002b00:	200009e0 	.word	0x200009e0

08002b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  return uwTick;
 8002b08:	4b03      	ldr	r3, [pc, #12]	; (8002b18 <HAL_GetTick+0x14>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	200009e0 	.word	0x200009e0

08002b1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b24:	f7ff ffee 	bl	8002b04 <HAL_GetTick>
 8002b28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b34:	d005      	beq.n	8002b42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b36:	4b09      	ldr	r3, [pc, #36]	; (8002b5c <HAL_Delay+0x40>)
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	4413      	add	r3, r2
 8002b40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b42:	bf00      	nop
 8002b44:	f7ff ffde 	bl	8002b04 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d8f7      	bhi.n	8002b44 <HAL_Delay+0x28>
  {
  }
}
 8002b54:	bf00      	nop
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	2000000c 	.word	0x2000000c

08002b60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f003 0307 	and.w	r3, r3, #7
 8002b6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b70:	4b0c      	ldr	r3, [pc, #48]	; (8002ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b76:	68ba      	ldr	r2, [r7, #8]
 8002b78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b92:	4a04      	ldr	r2, [pc, #16]	; (8002ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	60d3      	str	r3, [r2, #12]
}
 8002b98:	bf00      	nop
 8002b9a:	3714      	adds	r7, #20
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr
 8002ba4:	e000ed00 	.word	0xe000ed00

08002ba8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bac:	4b04      	ldr	r3, [pc, #16]	; (8002bc0 <__NVIC_GetPriorityGrouping+0x18>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	0a1b      	lsrs	r3, r3, #8
 8002bb2:	f003 0307 	and.w	r3, r3, #7
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	e000ed00 	.word	0xe000ed00

08002bc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	db0b      	blt.n	8002bee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bd6:	79fb      	ldrb	r3, [r7, #7]
 8002bd8:	f003 021f 	and.w	r2, r3, #31
 8002bdc:	4907      	ldr	r1, [pc, #28]	; (8002bfc <__NVIC_EnableIRQ+0x38>)
 8002bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be2:	095b      	lsrs	r3, r3, #5
 8002be4:	2001      	movs	r0, #1
 8002be6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bee:	bf00      	nop
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	e000e100 	.word	0xe000e100

08002c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4603      	mov	r3, r0
 8002c08:	6039      	str	r1, [r7, #0]
 8002c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	db0a      	blt.n	8002c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	490c      	ldr	r1, [pc, #48]	; (8002c4c <__NVIC_SetPriority+0x4c>)
 8002c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1e:	0112      	lsls	r2, r2, #4
 8002c20:	b2d2      	uxtb	r2, r2
 8002c22:	440b      	add	r3, r1
 8002c24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c28:	e00a      	b.n	8002c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	b2da      	uxtb	r2, r3
 8002c2e:	4908      	ldr	r1, [pc, #32]	; (8002c50 <__NVIC_SetPriority+0x50>)
 8002c30:	79fb      	ldrb	r3, [r7, #7]
 8002c32:	f003 030f 	and.w	r3, r3, #15
 8002c36:	3b04      	subs	r3, #4
 8002c38:	0112      	lsls	r2, r2, #4
 8002c3a:	b2d2      	uxtb	r2, r2
 8002c3c:	440b      	add	r3, r1
 8002c3e:	761a      	strb	r2, [r3, #24]
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	e000e100 	.word	0xe000e100
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b089      	sub	sp, #36	; 0x24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	f1c3 0307 	rsb	r3, r3, #7
 8002c6e:	2b04      	cmp	r3, #4
 8002c70:	bf28      	it	cs
 8002c72:	2304      	movcs	r3, #4
 8002c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	3304      	adds	r3, #4
 8002c7a:	2b06      	cmp	r3, #6
 8002c7c:	d902      	bls.n	8002c84 <NVIC_EncodePriority+0x30>
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	3b03      	subs	r3, #3
 8002c82:	e000      	b.n	8002c86 <NVIC_EncodePriority+0x32>
 8002c84:	2300      	movs	r3, #0
 8002c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	43da      	mvns	r2, r3
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	401a      	ands	r2, r3
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c9c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca6:	43d9      	mvns	r1, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cac:	4313      	orrs	r3, r2
         );
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3724      	adds	r7, #36	; 0x24
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
	...

08002cbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ccc:	d301      	bcc.n	8002cd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e00f      	b.n	8002cf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cd2:	4a0a      	ldr	r2, [pc, #40]	; (8002cfc <SysTick_Config+0x40>)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cda:	210f      	movs	r1, #15
 8002cdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ce0:	f7ff ff8e 	bl	8002c00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ce4:	4b05      	ldr	r3, [pc, #20]	; (8002cfc <SysTick_Config+0x40>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cea:	4b04      	ldr	r3, [pc, #16]	; (8002cfc <SysTick_Config+0x40>)
 8002cec:	2207      	movs	r2, #7
 8002cee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	e000e010 	.word	0xe000e010

08002d00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f7ff ff29 	bl	8002b60 <__NVIC_SetPriorityGrouping>
}
 8002d0e:	bf00      	nop
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b086      	sub	sp, #24
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	60b9      	str	r1, [r7, #8]
 8002d20:	607a      	str	r2, [r7, #4]
 8002d22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d28:	f7ff ff3e 	bl	8002ba8 <__NVIC_GetPriorityGrouping>
 8002d2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	68b9      	ldr	r1, [r7, #8]
 8002d32:	6978      	ldr	r0, [r7, #20]
 8002d34:	f7ff ff8e 	bl	8002c54 <NVIC_EncodePriority>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d3e:	4611      	mov	r1, r2
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff ff5d 	bl	8002c00 <__NVIC_SetPriority>
}
 8002d46:	bf00      	nop
 8002d48:	3718      	adds	r7, #24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d4e:	b580      	push	{r7, lr}
 8002d50:	b082      	sub	sp, #8
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	4603      	mov	r3, r0
 8002d56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff31 	bl	8002bc4 <__NVIC_EnableIRQ>
}
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7ff ffa2 	bl	8002cbc <SysTick_Config>
 8002d78:	4603      	mov	r3, r0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
	...

08002d84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d90:	f7ff feb8 	bl	8002b04 <HAL_GetTick>
 8002d94:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e099      	b.n	8002ed4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2202      	movs	r2, #2
 8002dac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0201 	bic.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dc0:	e00f      	b.n	8002de2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dc2:	f7ff fe9f 	bl	8002b04 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b05      	cmp	r3, #5
 8002dce:	d908      	bls.n	8002de2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2203      	movs	r2, #3
 8002dda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e078      	b.n	8002ed4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d1e8      	bne.n	8002dc2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002df8:	697a      	ldr	r2, [r7, #20]
 8002dfa:	4b38      	ldr	r3, [pc, #224]	; (8002edc <HAL_DMA_Init+0x158>)
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	699b      	ldr	r3, [r3, #24]
 8002e20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e2e:	697a      	ldr	r2, [r7, #20]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e38:	2b04      	cmp	r3, #4
 8002e3a:	d107      	bne.n	8002e4c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e44:	4313      	orrs	r3, r2
 8002e46:	697a      	ldr	r2, [r7, #20]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	f023 0307 	bic.w	r3, r3, #7
 8002e62:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e68:	697a      	ldr	r2, [r7, #20]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e72:	2b04      	cmp	r3, #4
 8002e74:	d117      	bne.n	8002ea6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00e      	beq.n	8002ea6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f000 fb0d 	bl	80034a8 <DMA_CheckFifoParam>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d008      	beq.n	8002ea6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2240      	movs	r2, #64	; 0x40
 8002e98:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e016      	b.n	8002ed4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	697a      	ldr	r2, [r7, #20]
 8002eac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 fac4 	bl	800343c <DMA_CalcBaseAndBitshift>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ebc:	223f      	movs	r2, #63	; 0x3f
 8002ebe:	409a      	lsls	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2201      	movs	r2, #1
 8002ece:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3718      	adds	r7, #24
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	f010803f 	.word	0xf010803f

08002ee0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	60b9      	str	r1, [r7, #8]
 8002eea:	607a      	str	r2, [r7, #4]
 8002eec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ef6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d101      	bne.n	8002f06 <HAL_DMA_Start_IT+0x26>
 8002f02:	2302      	movs	r3, #2
 8002f04:	e040      	b.n	8002f88 <HAL_DMA_Start_IT+0xa8>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d12f      	bne.n	8002f7a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2202      	movs	r2, #2
 8002f1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	68b9      	ldr	r1, [r7, #8]
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f000 fa56 	bl	80033e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f38:	223f      	movs	r2, #63	; 0x3f
 8002f3a:	409a      	lsls	r2, r3
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f042 0216 	orr.w	r2, r2, #22
 8002f4e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d007      	beq.n	8002f68 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f042 0208 	orr.w	r2, r2, #8
 8002f66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f042 0201 	orr.w	r2, r2, #1
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	e005      	b.n	8002f86 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f82:	2302      	movs	r3, #2
 8002f84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3718      	adds	r7, #24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f9c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f9e:	f7ff fdb1 	bl	8002b04 <HAL_GetTick>
 8002fa2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d008      	beq.n	8002fc2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2280      	movs	r2, #128	; 0x80
 8002fb4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e052      	b.n	8003068 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 0216 	bic.w	r2, r2, #22
 8002fd0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	695a      	ldr	r2, [r3, #20]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fe0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d103      	bne.n	8002ff2 <HAL_DMA_Abort+0x62>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d007      	beq.n	8003002 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f022 0208 	bic.w	r2, r2, #8
 8003000:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f022 0201 	bic.w	r2, r2, #1
 8003010:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003012:	e013      	b.n	800303c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003014:	f7ff fd76 	bl	8002b04 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b05      	cmp	r3, #5
 8003020:	d90c      	bls.n	800303c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2220      	movs	r2, #32
 8003026:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2203      	movs	r2, #3
 8003034:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e015      	b.n	8003068 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1e4      	bne.n	8003014 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800304e:	223f      	movs	r2, #63	; 0x3f
 8003050:	409a      	lsls	r2, r3
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d004      	beq.n	800308e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2280      	movs	r2, #128	; 0x80
 8003088:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e00c      	b.n	80030a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2205      	movs	r2, #5
 8003092:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0201 	bic.w	r2, r2, #1
 80030a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr

080030b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80030bc:	2300      	movs	r3, #0
 80030be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80030c0:	4b92      	ldr	r3, [pc, #584]	; (800330c <HAL_DMA_IRQHandler+0x258>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a92      	ldr	r2, [pc, #584]	; (8003310 <HAL_DMA_IRQHandler+0x25c>)
 80030c6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ca:	0a9b      	lsrs	r3, r3, #10
 80030cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030de:	2208      	movs	r2, #8
 80030e0:	409a      	lsls	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	4013      	ands	r3, r2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d01a      	beq.n	8003120 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0304 	and.w	r3, r3, #4
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d013      	beq.n	8003120 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f022 0204 	bic.w	r2, r2, #4
 8003106:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800310c:	2208      	movs	r2, #8
 800310e:	409a      	lsls	r2, r3
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003118:	f043 0201 	orr.w	r2, r3, #1
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003124:	2201      	movs	r2, #1
 8003126:	409a      	lsls	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	4013      	ands	r3, r2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d012      	beq.n	8003156 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00b      	beq.n	8003156 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003142:	2201      	movs	r2, #1
 8003144:	409a      	lsls	r2, r3
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314e:	f043 0202 	orr.w	r2, r3, #2
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800315a:	2204      	movs	r2, #4
 800315c:	409a      	lsls	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	4013      	ands	r3, r2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d012      	beq.n	800318c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00b      	beq.n	800318c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003178:	2204      	movs	r2, #4
 800317a:	409a      	lsls	r2, r3
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003184:	f043 0204 	orr.w	r2, r3, #4
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003190:	2210      	movs	r2, #16
 8003192:	409a      	lsls	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	4013      	ands	r3, r2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d043      	beq.n	8003224 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d03c      	beq.n	8003224 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ae:	2210      	movs	r2, #16
 80031b0:	409a      	lsls	r2, r3
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d018      	beq.n	80031f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d108      	bne.n	80031e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d024      	beq.n	8003224 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	4798      	blx	r3
 80031e2:	e01f      	b.n	8003224 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d01b      	beq.n	8003224 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	4798      	blx	r3
 80031f4:	e016      	b.n	8003224 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003200:	2b00      	cmp	r3, #0
 8003202:	d107      	bne.n	8003214 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f022 0208 	bic.w	r2, r2, #8
 8003212:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003228:	2220      	movs	r2, #32
 800322a:	409a      	lsls	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	4013      	ands	r3, r2
 8003230:	2b00      	cmp	r3, #0
 8003232:	f000 808e 	beq.w	8003352 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0310 	and.w	r3, r3, #16
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 8086 	beq.w	8003352 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800324a:	2220      	movs	r2, #32
 800324c:	409a      	lsls	r2, r3
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b05      	cmp	r3, #5
 800325c:	d136      	bne.n	80032cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f022 0216 	bic.w	r2, r2, #22
 800326c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	695a      	ldr	r2, [r3, #20]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800327c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003282:	2b00      	cmp	r3, #0
 8003284:	d103      	bne.n	800328e <HAL_DMA_IRQHandler+0x1da>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800328a:	2b00      	cmp	r3, #0
 800328c:	d007      	beq.n	800329e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f022 0208 	bic.w	r2, r2, #8
 800329c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a2:	223f      	movs	r2, #63	; 0x3f
 80032a4:	409a      	lsls	r2, r3
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d07d      	beq.n	80033be <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	4798      	blx	r3
        }
        return;
 80032ca:	e078      	b.n	80033be <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d01c      	beq.n	8003314 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d108      	bne.n	80032fa <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d030      	beq.n	8003352 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	4798      	blx	r3
 80032f8:	e02b      	b.n	8003352 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d027      	beq.n	8003352 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	4798      	blx	r3
 800330a:	e022      	b.n	8003352 <HAL_DMA_IRQHandler+0x29e>
 800330c:	20000000 	.word	0x20000000
 8003310:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10f      	bne.n	8003342 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f022 0210 	bic.w	r2, r2, #16
 8003330:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003346:	2b00      	cmp	r3, #0
 8003348:	d003      	beq.n	8003352 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003356:	2b00      	cmp	r3, #0
 8003358:	d032      	beq.n	80033c0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d022      	beq.n	80033ac <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2205      	movs	r2, #5
 800336a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 0201 	bic.w	r2, r2, #1
 800337c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	3301      	adds	r3, #1
 8003382:	60bb      	str	r3, [r7, #8]
 8003384:	697a      	ldr	r2, [r7, #20]
 8003386:	429a      	cmp	r2, r3
 8003388:	d307      	bcc.n	800339a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b00      	cmp	r3, #0
 8003396:	d1f2      	bne.n	800337e <HAL_DMA_IRQHandler+0x2ca>
 8003398:	e000      	b.n	800339c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800339a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d005      	beq.n	80033c0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	4798      	blx	r3
 80033bc:	e000      	b.n	80033c0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80033be:	bf00      	nop
    }
  }
}
 80033c0:	3718      	adds	r7, #24
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop

080033c8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b085      	sub	sp, #20
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
 80033ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80033fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	2b40      	cmp	r3, #64	; 0x40
 800340c:	d108      	bne.n	8003420 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68ba      	ldr	r2, [r7, #8]
 800341c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800341e:	e007      	b.n	8003430 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	60da      	str	r2, [r3, #12]
}
 8003430:	bf00      	nop
 8003432:	3714      	adds	r7, #20
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	b2db      	uxtb	r3, r3
 800344a:	3b10      	subs	r3, #16
 800344c:	4a14      	ldr	r2, [pc, #80]	; (80034a0 <DMA_CalcBaseAndBitshift+0x64>)
 800344e:	fba2 2303 	umull	r2, r3, r2, r3
 8003452:	091b      	lsrs	r3, r3, #4
 8003454:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003456:	4a13      	ldr	r2, [pc, #76]	; (80034a4 <DMA_CalcBaseAndBitshift+0x68>)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	4413      	add	r3, r2
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	461a      	mov	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2b03      	cmp	r3, #3
 8003468:	d909      	bls.n	800347e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003472:	f023 0303 	bic.w	r3, r3, #3
 8003476:	1d1a      	adds	r2, r3, #4
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	659a      	str	r2, [r3, #88]	; 0x58
 800347c:	e007      	b.n	800348e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003486:	f023 0303 	bic.w	r3, r3, #3
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003492:	4618      	mov	r0, r3
 8003494:	3714      	adds	r7, #20
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	aaaaaaab 	.word	0xaaaaaaab
 80034a4:	08008d18 	.word	0x08008d18

080034a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034b0:	2300      	movs	r3, #0
 80034b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d11f      	bne.n	8003502 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	2b03      	cmp	r3, #3
 80034c6:	d855      	bhi.n	8003574 <DMA_CheckFifoParam+0xcc>
 80034c8:	a201      	add	r2, pc, #4	; (adr r2, 80034d0 <DMA_CheckFifoParam+0x28>)
 80034ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ce:	bf00      	nop
 80034d0:	080034e1 	.word	0x080034e1
 80034d4:	080034f3 	.word	0x080034f3
 80034d8:	080034e1 	.word	0x080034e1
 80034dc:	08003575 	.word	0x08003575
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d045      	beq.n	8003578 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034f0:	e042      	b.n	8003578 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034fa:	d13f      	bne.n	800357c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003500:	e03c      	b.n	800357c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	699b      	ldr	r3, [r3, #24]
 8003506:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800350a:	d121      	bne.n	8003550 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	2b03      	cmp	r3, #3
 8003510:	d836      	bhi.n	8003580 <DMA_CheckFifoParam+0xd8>
 8003512:	a201      	add	r2, pc, #4	; (adr r2, 8003518 <DMA_CheckFifoParam+0x70>)
 8003514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003518:	08003529 	.word	0x08003529
 800351c:	0800352f 	.word	0x0800352f
 8003520:	08003529 	.word	0x08003529
 8003524:	08003541 	.word	0x08003541
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	73fb      	strb	r3, [r7, #15]
      break;
 800352c:	e02f      	b.n	800358e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003532:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d024      	beq.n	8003584 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800353e:	e021      	b.n	8003584 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003544:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003548:	d11e      	bne.n	8003588 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800354e:	e01b      	b.n	8003588 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	2b02      	cmp	r3, #2
 8003554:	d902      	bls.n	800355c <DMA_CheckFifoParam+0xb4>
 8003556:	2b03      	cmp	r3, #3
 8003558:	d003      	beq.n	8003562 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800355a:	e018      	b.n	800358e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	73fb      	strb	r3, [r7, #15]
      break;
 8003560:	e015      	b.n	800358e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003566:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00e      	beq.n	800358c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	73fb      	strb	r3, [r7, #15]
      break;
 8003572:	e00b      	b.n	800358c <DMA_CheckFifoParam+0xe4>
      break;
 8003574:	bf00      	nop
 8003576:	e00a      	b.n	800358e <DMA_CheckFifoParam+0xe6>
      break;
 8003578:	bf00      	nop
 800357a:	e008      	b.n	800358e <DMA_CheckFifoParam+0xe6>
      break;
 800357c:	bf00      	nop
 800357e:	e006      	b.n	800358e <DMA_CheckFifoParam+0xe6>
      break;
 8003580:	bf00      	nop
 8003582:	e004      	b.n	800358e <DMA_CheckFifoParam+0xe6>
      break;
 8003584:	bf00      	nop
 8003586:	e002      	b.n	800358e <DMA_CheckFifoParam+0xe6>
      break;   
 8003588:	bf00      	nop
 800358a:	e000      	b.n	800358e <DMA_CheckFifoParam+0xe6>
      break;
 800358c:	bf00      	nop
    }
  } 
  
  return status; 
 800358e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003590:	4618      	mov	r0, r3
 8003592:	3714      	adds	r7, #20
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800359c:	b480      	push	{r7}
 800359e:	b089      	sub	sp, #36	; 0x24
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80035a6:	2300      	movs	r3, #0
 80035a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035aa:	2300      	movs	r3, #0
 80035ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035b2:	2300      	movs	r3, #0
 80035b4:	61fb      	str	r3, [r7, #28]
 80035b6:	e165      	b.n	8003884 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035b8:	2201      	movs	r2, #1
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	697a      	ldr	r2, [r7, #20]
 80035c8:	4013      	ands	r3, r2
 80035ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	f040 8154 	bne.w	800387e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d00b      	beq.n	80035f6 <HAL_GPIO_Init+0x5a>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d007      	beq.n	80035f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035ea:	2b11      	cmp	r3, #17
 80035ec:	d003      	beq.n	80035f6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	2b12      	cmp	r3, #18
 80035f4:	d130      	bne.n	8003658 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	2203      	movs	r2, #3
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	43db      	mvns	r3, r3
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	4013      	ands	r3, r2
 800360c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	68da      	ldr	r2, [r3, #12]
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	69ba      	ldr	r2, [r7, #24]
 800361c:	4313      	orrs	r3, r2
 800361e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800362c:	2201      	movs	r2, #1
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	091b      	lsrs	r3, r3, #4
 8003642:	f003 0201 	and.w	r2, r3, #1
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4313      	orrs	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	2203      	movs	r2, #3
 8003664:	fa02 f303 	lsl.w	r3, r2, r3
 8003668:	43db      	mvns	r3, r3
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	4013      	ands	r3, r2
 800366e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	4313      	orrs	r3, r2
 8003680:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	2b02      	cmp	r3, #2
 800368e:	d003      	beq.n	8003698 <HAL_GPIO_Init+0xfc>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	2b12      	cmp	r3, #18
 8003696:	d123      	bne.n	80036e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	08da      	lsrs	r2, r3, #3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	3208      	adds	r2, #8
 80036a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	f003 0307 	and.w	r3, r3, #7
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	220f      	movs	r2, #15
 80036b0:	fa02 f303 	lsl.w	r3, r2, r3
 80036b4:	43db      	mvns	r3, r3
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	4013      	ands	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	691a      	ldr	r2, [r3, #16]
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f003 0307 	and.w	r3, r3, #7
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	fa02 f303 	lsl.w	r3, r2, r3
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	08da      	lsrs	r2, r3, #3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	3208      	adds	r2, #8
 80036da:	69b9      	ldr	r1, [r7, #24]
 80036dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	2203      	movs	r2, #3
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	43db      	mvns	r3, r3
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	4013      	ands	r3, r2
 80036f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f003 0203 	and.w	r2, r3, #3
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	fa02 f303 	lsl.w	r3, r2, r3
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	4313      	orrs	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 80ae 	beq.w	800387e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003722:	2300      	movs	r3, #0
 8003724:	60fb      	str	r3, [r7, #12]
 8003726:	4b5c      	ldr	r3, [pc, #368]	; (8003898 <HAL_GPIO_Init+0x2fc>)
 8003728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800372a:	4a5b      	ldr	r2, [pc, #364]	; (8003898 <HAL_GPIO_Init+0x2fc>)
 800372c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003730:	6453      	str	r3, [r2, #68]	; 0x44
 8003732:	4b59      	ldr	r3, [pc, #356]	; (8003898 <HAL_GPIO_Init+0x2fc>)
 8003734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003736:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800373a:	60fb      	str	r3, [r7, #12]
 800373c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800373e:	4a57      	ldr	r2, [pc, #348]	; (800389c <HAL_GPIO_Init+0x300>)
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	089b      	lsrs	r3, r3, #2
 8003744:	3302      	adds	r3, #2
 8003746:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800374a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	f003 0303 	and.w	r3, r3, #3
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	220f      	movs	r2, #15
 8003756:	fa02 f303 	lsl.w	r3, r2, r3
 800375a:	43db      	mvns	r3, r3
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4013      	ands	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a4e      	ldr	r2, [pc, #312]	; (80038a0 <HAL_GPIO_Init+0x304>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d025      	beq.n	80037b6 <HAL_GPIO_Init+0x21a>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a4d      	ldr	r2, [pc, #308]	; (80038a4 <HAL_GPIO_Init+0x308>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d01f      	beq.n	80037b2 <HAL_GPIO_Init+0x216>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a4c      	ldr	r2, [pc, #304]	; (80038a8 <HAL_GPIO_Init+0x30c>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d019      	beq.n	80037ae <HAL_GPIO_Init+0x212>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a4b      	ldr	r2, [pc, #300]	; (80038ac <HAL_GPIO_Init+0x310>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d013      	beq.n	80037aa <HAL_GPIO_Init+0x20e>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a4a      	ldr	r2, [pc, #296]	; (80038b0 <HAL_GPIO_Init+0x314>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d00d      	beq.n	80037a6 <HAL_GPIO_Init+0x20a>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a49      	ldr	r2, [pc, #292]	; (80038b4 <HAL_GPIO_Init+0x318>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d007      	beq.n	80037a2 <HAL_GPIO_Init+0x206>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a48      	ldr	r2, [pc, #288]	; (80038b8 <HAL_GPIO_Init+0x31c>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d101      	bne.n	800379e <HAL_GPIO_Init+0x202>
 800379a:	2306      	movs	r3, #6
 800379c:	e00c      	b.n	80037b8 <HAL_GPIO_Init+0x21c>
 800379e:	2307      	movs	r3, #7
 80037a0:	e00a      	b.n	80037b8 <HAL_GPIO_Init+0x21c>
 80037a2:	2305      	movs	r3, #5
 80037a4:	e008      	b.n	80037b8 <HAL_GPIO_Init+0x21c>
 80037a6:	2304      	movs	r3, #4
 80037a8:	e006      	b.n	80037b8 <HAL_GPIO_Init+0x21c>
 80037aa:	2303      	movs	r3, #3
 80037ac:	e004      	b.n	80037b8 <HAL_GPIO_Init+0x21c>
 80037ae:	2302      	movs	r3, #2
 80037b0:	e002      	b.n	80037b8 <HAL_GPIO_Init+0x21c>
 80037b2:	2301      	movs	r3, #1
 80037b4:	e000      	b.n	80037b8 <HAL_GPIO_Init+0x21c>
 80037b6:	2300      	movs	r3, #0
 80037b8:	69fa      	ldr	r2, [r7, #28]
 80037ba:	f002 0203 	and.w	r2, r2, #3
 80037be:	0092      	lsls	r2, r2, #2
 80037c0:	4093      	lsls	r3, r2
 80037c2:	69ba      	ldr	r2, [r7, #24]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037c8:	4934      	ldr	r1, [pc, #208]	; (800389c <HAL_GPIO_Init+0x300>)
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	089b      	lsrs	r3, r3, #2
 80037ce:	3302      	adds	r3, #2
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037d6:	4b39      	ldr	r3, [pc, #228]	; (80038bc <HAL_GPIO_Init+0x320>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	43db      	mvns	r3, r3
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	4013      	ands	r3, r2
 80037e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037fa:	4a30      	ldr	r2, [pc, #192]	; (80038bc <HAL_GPIO_Init+0x320>)
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003800:	4b2e      	ldr	r3, [pc, #184]	; (80038bc <HAL_GPIO_Init+0x320>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	43db      	mvns	r3, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d003      	beq.n	8003824 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	4313      	orrs	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003824:	4a25      	ldr	r2, [pc, #148]	; (80038bc <HAL_GPIO_Init+0x320>)
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800382a:	4b24      	ldr	r3, [pc, #144]	; (80038bc <HAL_GPIO_Init+0x320>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	43db      	mvns	r3, r3
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	4013      	ands	r3, r2
 8003838:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	4313      	orrs	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800384e:	4a1b      	ldr	r2, [pc, #108]	; (80038bc <HAL_GPIO_Init+0x320>)
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003854:	4b19      	ldr	r3, [pc, #100]	; (80038bc <HAL_GPIO_Init+0x320>)
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	43db      	mvns	r3, r3
 800385e:	69ba      	ldr	r2, [r7, #24]
 8003860:	4013      	ands	r3, r2
 8003862:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d003      	beq.n	8003878 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003870:	69ba      	ldr	r2, [r7, #24]
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	4313      	orrs	r3, r2
 8003876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003878:	4a10      	ldr	r2, [pc, #64]	; (80038bc <HAL_GPIO_Init+0x320>)
 800387a:	69bb      	ldr	r3, [r7, #24]
 800387c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	3301      	adds	r3, #1
 8003882:	61fb      	str	r3, [r7, #28]
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	2b0f      	cmp	r3, #15
 8003888:	f67f ae96 	bls.w	80035b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800388c:	bf00      	nop
 800388e:	3724      	adds	r7, #36	; 0x24
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	40023800 	.word	0x40023800
 800389c:	40013800 	.word	0x40013800
 80038a0:	40020000 	.word	0x40020000
 80038a4:	40020400 	.word	0x40020400
 80038a8:	40020800 	.word	0x40020800
 80038ac:	40020c00 	.word	0x40020c00
 80038b0:	40021000 	.word	0x40021000
 80038b4:	40021400 	.word	0x40021400
 80038b8:	40021800 	.word	0x40021800
 80038bc:	40013c00 	.word	0x40013c00

080038c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	460b      	mov	r3, r1
 80038ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	691a      	ldr	r2, [r3, #16]
 80038d0:	887b      	ldrh	r3, [r7, #2]
 80038d2:	4013      	ands	r3, r2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d002      	beq.n	80038de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80038d8:	2301      	movs	r3, #1
 80038da:	73fb      	strb	r3, [r7, #15]
 80038dc:	e001      	b.n	80038e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80038de:	2300      	movs	r3, #0
 80038e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80038e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3714      	adds	r7, #20
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	460b      	mov	r3, r1
 80038fa:	807b      	strh	r3, [r7, #2]
 80038fc:	4613      	mov	r3, r2
 80038fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003900:	787b      	ldrb	r3, [r7, #1]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d003      	beq.n	800390e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003906:	887a      	ldrh	r2, [r7, #2]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800390c:	e003      	b.n	8003916 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800390e:	887b      	ldrh	r3, [r7, #2]
 8003910:	041a      	lsls	r2, r3, #16
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	619a      	str	r2, [r3, #24]
}
 8003916:	bf00      	nop
 8003918:	370c      	adds	r7, #12
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
	...

08003924 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800392a:	2300      	movs	r3, #0
 800392c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800392e:	2300      	movs	r3, #0
 8003930:	603b      	str	r3, [r7, #0]
 8003932:	4b20      	ldr	r3, [pc, #128]	; (80039b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003936:	4a1f      	ldr	r2, [pc, #124]	; (80039b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800393c:	6413      	str	r3, [r2, #64]	; 0x40
 800393e:	4b1d      	ldr	r3, [pc, #116]	; (80039b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003946:	603b      	str	r3, [r7, #0]
 8003948:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800394a:	4b1b      	ldr	r3, [pc, #108]	; (80039b8 <HAL_PWREx_EnableOverDrive+0x94>)
 800394c:	2201      	movs	r2, #1
 800394e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003950:	f7ff f8d8 	bl	8002b04 <HAL_GetTick>
 8003954:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003956:	e009      	b.n	800396c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003958:	f7ff f8d4 	bl	8002b04 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003966:	d901      	bls.n	800396c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e01f      	b.n	80039ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800396c:	4b13      	ldr	r3, [pc, #76]	; (80039bc <HAL_PWREx_EnableOverDrive+0x98>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003974:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003978:	d1ee      	bne.n	8003958 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800397a:	4b11      	ldr	r3, [pc, #68]	; (80039c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800397c:	2201      	movs	r2, #1
 800397e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003980:	f7ff f8c0 	bl	8002b04 <HAL_GetTick>
 8003984:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003986:	e009      	b.n	800399c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003988:	f7ff f8bc 	bl	8002b04 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003996:	d901      	bls.n	800399c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e007      	b.n	80039ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800399c:	4b07      	ldr	r3, [pc, #28]	; (80039bc <HAL_PWREx_EnableOverDrive+0x98>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80039a8:	d1ee      	bne.n	8003988 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3708      	adds	r7, #8
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40023800 	.word	0x40023800
 80039b8:	420e0040 	.word	0x420e0040
 80039bc:	40007000 	.word	0x40007000
 80039c0:	420e0044 	.word	0x420e0044

080039c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d101      	bne.n	80039d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e0cc      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039d8:	4b68      	ldr	r3, [pc, #416]	; (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 030f 	and.w	r3, r3, #15
 80039e0:	683a      	ldr	r2, [r7, #0]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d90c      	bls.n	8003a00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e6:	4b65      	ldr	r3, [pc, #404]	; (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	b2d2      	uxtb	r2, r2
 80039ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ee:	4b63      	ldr	r3, [pc, #396]	; (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 030f 	and.w	r3, r3, #15
 80039f6:	683a      	ldr	r2, [r7, #0]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d001      	beq.n	8003a00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e0b8      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d020      	beq.n	8003a4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d005      	beq.n	8003a24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a18:	4b59      	ldr	r3, [pc, #356]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	4a58      	ldr	r2, [pc, #352]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0308 	and.w	r3, r3, #8
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d005      	beq.n	8003a3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a30:	4b53      	ldr	r3, [pc, #332]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	4a52      	ldr	r2, [pc, #328]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a3c:	4b50      	ldr	r3, [pc, #320]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	494d      	ldr	r1, [pc, #308]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d044      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d107      	bne.n	8003a72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a62:	4b47      	ldr	r3, [pc, #284]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d119      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e07f      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d003      	beq.n	8003a82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a7e:	2b03      	cmp	r3, #3
 8003a80:	d107      	bne.n	8003a92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a82:	4b3f      	ldr	r3, [pc, #252]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d109      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e06f      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a92:	4b3b      	ldr	r3, [pc, #236]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e067      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003aa2:	4b37      	ldr	r3, [pc, #220]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f023 0203 	bic.w	r2, r3, #3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	4934      	ldr	r1, [pc, #208]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ab4:	f7ff f826 	bl	8002b04 <HAL_GetTick>
 8003ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aba:	e00a      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003abc:	f7ff f822 	bl	8002b04 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e04f      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad2:	4b2b      	ldr	r3, [pc, #172]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 020c 	and.w	r2, r3, #12
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d1eb      	bne.n	8003abc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ae4:	4b25      	ldr	r3, [pc, #148]	; (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 030f 	and.w	r3, r3, #15
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d20c      	bcs.n	8003b0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003af2:	4b22      	ldr	r3, [pc, #136]	; (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 8003af4:	683a      	ldr	r2, [r7, #0]
 8003af6:	b2d2      	uxtb	r2, r2
 8003af8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003afa:	4b20      	ldr	r3, [pc, #128]	; (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 030f 	and.w	r3, r3, #15
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d001      	beq.n	8003b0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e032      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d008      	beq.n	8003b2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b18:	4b19      	ldr	r3, [pc, #100]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	4916      	ldr	r1, [pc, #88]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0308 	and.w	r3, r3, #8
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d009      	beq.n	8003b4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b36:	4b12      	ldr	r3, [pc, #72]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	00db      	lsls	r3, r3, #3
 8003b44:	490e      	ldr	r1, [pc, #56]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b4a:	f000 f855 	bl	8003bf8 <HAL_RCC_GetSysClockFreq>
 8003b4e:	4601      	mov	r1, r0
 8003b50:	4b0b      	ldr	r3, [pc, #44]	; (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	091b      	lsrs	r3, r3, #4
 8003b56:	f003 030f 	and.w	r3, r3, #15
 8003b5a:	4a0a      	ldr	r2, [pc, #40]	; (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 8003b5c:	5cd3      	ldrb	r3, [r2, r3]
 8003b5e:	fa21 f303 	lsr.w	r3, r1, r3
 8003b62:	4a09      	ldr	r2, [pc, #36]	; (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b66:	4b09      	ldr	r3, [pc, #36]	; (8003b8c <HAL_RCC_ClockConfig+0x1c8>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7fe ff86 	bl	8002a7c <HAL_InitTick>

  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3710      	adds	r7, #16
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	40023c00 	.word	0x40023c00
 8003b80:	40023800 	.word	0x40023800
 8003b84:	08008d00 	.word	0x08008d00
 8003b88:	20000000 	.word	0x20000000
 8003b8c:	20000008 	.word	0x20000008

08003b90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b90:	b480      	push	{r7}
 8003b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b94:	4b03      	ldr	r3, [pc, #12]	; (8003ba4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b96:	681b      	ldr	r3, [r3, #0]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	20000000 	.word	0x20000000

08003ba8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003bac:	f7ff fff0 	bl	8003b90 <HAL_RCC_GetHCLKFreq>
 8003bb0:	4601      	mov	r1, r0
 8003bb2:	4b05      	ldr	r3, [pc, #20]	; (8003bc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	0a9b      	lsrs	r3, r3, #10
 8003bb8:	f003 0307 	and.w	r3, r3, #7
 8003bbc:	4a03      	ldr	r2, [pc, #12]	; (8003bcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bbe:	5cd3      	ldrb	r3, [r2, r3]
 8003bc0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	40023800 	.word	0x40023800
 8003bcc:	08008d10 	.word	0x08008d10

08003bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003bd4:	f7ff ffdc 	bl	8003b90 <HAL_RCC_GetHCLKFreq>
 8003bd8:	4601      	mov	r1, r0
 8003bda:	4b05      	ldr	r3, [pc, #20]	; (8003bf0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	0b5b      	lsrs	r3, r3, #13
 8003be0:	f003 0307 	and.w	r3, r3, #7
 8003be4:	4a03      	ldr	r2, [pc, #12]	; (8003bf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003be6:	5cd3      	ldrb	r3, [r2, r3]
 8003be8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40023800 	.word	0x40023800
 8003bf4:	08008d10 	.word	0x08008d10

08003bf8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bfa:	b087      	sub	sp, #28
 8003bfc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8003c06:	2300      	movs	r3, #0
 8003c08:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c12:	4bc6      	ldr	r3, [pc, #792]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x334>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 030c 	and.w	r3, r3, #12
 8003c1a:	2b0c      	cmp	r3, #12
 8003c1c:	f200 817e 	bhi.w	8003f1c <HAL_RCC_GetSysClockFreq+0x324>
 8003c20:	a201      	add	r2, pc, #4	; (adr r2, 8003c28 <HAL_RCC_GetSysClockFreq+0x30>)
 8003c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c26:	bf00      	nop
 8003c28:	08003c5d 	.word	0x08003c5d
 8003c2c:	08003f1d 	.word	0x08003f1d
 8003c30:	08003f1d 	.word	0x08003f1d
 8003c34:	08003f1d 	.word	0x08003f1d
 8003c38:	08003c63 	.word	0x08003c63
 8003c3c:	08003f1d 	.word	0x08003f1d
 8003c40:	08003f1d 	.word	0x08003f1d
 8003c44:	08003f1d 	.word	0x08003f1d
 8003c48:	08003c69 	.word	0x08003c69
 8003c4c:	08003f1d 	.word	0x08003f1d
 8003c50:	08003f1d 	.word	0x08003f1d
 8003c54:	08003f1d 	.word	0x08003f1d
 8003c58:	08003dc5 	.word	0x08003dc5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c5c:	4bb4      	ldr	r3, [pc, #720]	; (8003f30 <HAL_RCC_GetSysClockFreq+0x338>)
 8003c5e:	613b      	str	r3, [r7, #16]
       break;
 8003c60:	e15f      	b.n	8003f22 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c62:	4bb4      	ldr	r3, [pc, #720]	; (8003f34 <HAL_RCC_GetSysClockFreq+0x33c>)
 8003c64:	613b      	str	r3, [r7, #16]
      break;
 8003c66:	e15c      	b.n	8003f22 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c68:	4bb0      	ldr	r3, [pc, #704]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x334>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c70:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c72:	4bae      	ldr	r3, [pc, #696]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x334>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d04a      	beq.n	8003d14 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c7e:	4bab      	ldr	r3, [pc, #684]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x334>)
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	099b      	lsrs	r3, r3, #6
 8003c84:	f04f 0400 	mov.w	r4, #0
 8003c88:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c8c:	f04f 0200 	mov.w	r2, #0
 8003c90:	ea03 0501 	and.w	r5, r3, r1
 8003c94:	ea04 0602 	and.w	r6, r4, r2
 8003c98:	4629      	mov	r1, r5
 8003c9a:	4632      	mov	r2, r6
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	f04f 0400 	mov.w	r4, #0
 8003ca4:	0154      	lsls	r4, r2, #5
 8003ca6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003caa:	014b      	lsls	r3, r1, #5
 8003cac:	4619      	mov	r1, r3
 8003cae:	4622      	mov	r2, r4
 8003cb0:	1b49      	subs	r1, r1, r5
 8003cb2:	eb62 0206 	sbc.w	r2, r2, r6
 8003cb6:	f04f 0300 	mov.w	r3, #0
 8003cba:	f04f 0400 	mov.w	r4, #0
 8003cbe:	0194      	lsls	r4, r2, #6
 8003cc0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003cc4:	018b      	lsls	r3, r1, #6
 8003cc6:	1a5b      	subs	r3, r3, r1
 8003cc8:	eb64 0402 	sbc.w	r4, r4, r2
 8003ccc:	f04f 0100 	mov.w	r1, #0
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	00e2      	lsls	r2, r4, #3
 8003cd6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003cda:	00d9      	lsls	r1, r3, #3
 8003cdc:	460b      	mov	r3, r1
 8003cde:	4614      	mov	r4, r2
 8003ce0:	195b      	adds	r3, r3, r5
 8003ce2:	eb44 0406 	adc.w	r4, r4, r6
 8003ce6:	f04f 0100 	mov.w	r1, #0
 8003cea:	f04f 0200 	mov.w	r2, #0
 8003cee:	0262      	lsls	r2, r4, #9
 8003cf0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003cf4:	0259      	lsls	r1, r3, #9
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4614      	mov	r4, r2
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	4621      	mov	r1, r4
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f04f 0400 	mov.w	r4, #0
 8003d04:	461a      	mov	r2, r3
 8003d06:	4623      	mov	r3, r4
 8003d08:	f7fc fa7c 	bl	8000204 <__aeabi_uldivmod>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	460c      	mov	r4, r1
 8003d10:	617b      	str	r3, [r7, #20]
 8003d12:	e049      	b.n	8003da8 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d14:	4b85      	ldr	r3, [pc, #532]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x334>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	099b      	lsrs	r3, r3, #6
 8003d1a:	f04f 0400 	mov.w	r4, #0
 8003d1e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d22:	f04f 0200 	mov.w	r2, #0
 8003d26:	ea03 0501 	and.w	r5, r3, r1
 8003d2a:	ea04 0602 	and.w	r6, r4, r2
 8003d2e:	4629      	mov	r1, r5
 8003d30:	4632      	mov	r2, r6
 8003d32:	f04f 0300 	mov.w	r3, #0
 8003d36:	f04f 0400 	mov.w	r4, #0
 8003d3a:	0154      	lsls	r4, r2, #5
 8003d3c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003d40:	014b      	lsls	r3, r1, #5
 8003d42:	4619      	mov	r1, r3
 8003d44:	4622      	mov	r2, r4
 8003d46:	1b49      	subs	r1, r1, r5
 8003d48:	eb62 0206 	sbc.w	r2, r2, r6
 8003d4c:	f04f 0300 	mov.w	r3, #0
 8003d50:	f04f 0400 	mov.w	r4, #0
 8003d54:	0194      	lsls	r4, r2, #6
 8003d56:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003d5a:	018b      	lsls	r3, r1, #6
 8003d5c:	1a5b      	subs	r3, r3, r1
 8003d5e:	eb64 0402 	sbc.w	r4, r4, r2
 8003d62:	f04f 0100 	mov.w	r1, #0
 8003d66:	f04f 0200 	mov.w	r2, #0
 8003d6a:	00e2      	lsls	r2, r4, #3
 8003d6c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003d70:	00d9      	lsls	r1, r3, #3
 8003d72:	460b      	mov	r3, r1
 8003d74:	4614      	mov	r4, r2
 8003d76:	195b      	adds	r3, r3, r5
 8003d78:	eb44 0406 	adc.w	r4, r4, r6
 8003d7c:	f04f 0100 	mov.w	r1, #0
 8003d80:	f04f 0200 	mov.w	r2, #0
 8003d84:	02a2      	lsls	r2, r4, #10
 8003d86:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003d8a:	0299      	lsls	r1, r3, #10
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	4614      	mov	r4, r2
 8003d90:	4618      	mov	r0, r3
 8003d92:	4621      	mov	r1, r4
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f04f 0400 	mov.w	r4, #0
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	4623      	mov	r3, r4
 8003d9e:	f7fc fa31 	bl	8000204 <__aeabi_uldivmod>
 8003da2:	4603      	mov	r3, r0
 8003da4:	460c      	mov	r4, r1
 8003da6:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003da8:	4b60      	ldr	r3, [pc, #384]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x334>)
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	0c1b      	lsrs	r3, r3, #16
 8003dae:	f003 0303 	and.w	r3, r3, #3
 8003db2:	3301      	adds	r3, #1
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dc0:	613b      	str	r3, [r7, #16]
      break;
 8003dc2:	e0ae      	b.n	8003f22 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003dc4:	4b59      	ldr	r3, [pc, #356]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x334>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003dcc:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dce:	4b57      	ldr	r3, [pc, #348]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x334>)
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d04a      	beq.n	8003e70 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dda:	4b54      	ldr	r3, [pc, #336]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x334>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	099b      	lsrs	r3, r3, #6
 8003de0:	f04f 0400 	mov.w	r4, #0
 8003de4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003de8:	f04f 0200 	mov.w	r2, #0
 8003dec:	ea03 0501 	and.w	r5, r3, r1
 8003df0:	ea04 0602 	and.w	r6, r4, r2
 8003df4:	4629      	mov	r1, r5
 8003df6:	4632      	mov	r2, r6
 8003df8:	f04f 0300 	mov.w	r3, #0
 8003dfc:	f04f 0400 	mov.w	r4, #0
 8003e00:	0154      	lsls	r4, r2, #5
 8003e02:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003e06:	014b      	lsls	r3, r1, #5
 8003e08:	4619      	mov	r1, r3
 8003e0a:	4622      	mov	r2, r4
 8003e0c:	1b49      	subs	r1, r1, r5
 8003e0e:	eb62 0206 	sbc.w	r2, r2, r6
 8003e12:	f04f 0300 	mov.w	r3, #0
 8003e16:	f04f 0400 	mov.w	r4, #0
 8003e1a:	0194      	lsls	r4, r2, #6
 8003e1c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003e20:	018b      	lsls	r3, r1, #6
 8003e22:	1a5b      	subs	r3, r3, r1
 8003e24:	eb64 0402 	sbc.w	r4, r4, r2
 8003e28:	f04f 0100 	mov.w	r1, #0
 8003e2c:	f04f 0200 	mov.w	r2, #0
 8003e30:	00e2      	lsls	r2, r4, #3
 8003e32:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003e36:	00d9      	lsls	r1, r3, #3
 8003e38:	460b      	mov	r3, r1
 8003e3a:	4614      	mov	r4, r2
 8003e3c:	195b      	adds	r3, r3, r5
 8003e3e:	eb44 0406 	adc.w	r4, r4, r6
 8003e42:	f04f 0100 	mov.w	r1, #0
 8003e46:	f04f 0200 	mov.w	r2, #0
 8003e4a:	0262      	lsls	r2, r4, #9
 8003e4c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003e50:	0259      	lsls	r1, r3, #9
 8003e52:	460b      	mov	r3, r1
 8003e54:	4614      	mov	r4, r2
 8003e56:	4618      	mov	r0, r3
 8003e58:	4621      	mov	r1, r4
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f04f 0400 	mov.w	r4, #0
 8003e60:	461a      	mov	r2, r3
 8003e62:	4623      	mov	r3, r4
 8003e64:	f7fc f9ce 	bl	8000204 <__aeabi_uldivmod>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	460c      	mov	r4, r1
 8003e6c:	617b      	str	r3, [r7, #20]
 8003e6e:	e049      	b.n	8003f04 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e70:	4b2e      	ldr	r3, [pc, #184]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x334>)
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	099b      	lsrs	r3, r3, #6
 8003e76:	f04f 0400 	mov.w	r4, #0
 8003e7a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	ea03 0501 	and.w	r5, r3, r1
 8003e86:	ea04 0602 	and.w	r6, r4, r2
 8003e8a:	4629      	mov	r1, r5
 8003e8c:	4632      	mov	r2, r6
 8003e8e:	f04f 0300 	mov.w	r3, #0
 8003e92:	f04f 0400 	mov.w	r4, #0
 8003e96:	0154      	lsls	r4, r2, #5
 8003e98:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003e9c:	014b      	lsls	r3, r1, #5
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	4622      	mov	r2, r4
 8003ea2:	1b49      	subs	r1, r1, r5
 8003ea4:	eb62 0206 	sbc.w	r2, r2, r6
 8003ea8:	f04f 0300 	mov.w	r3, #0
 8003eac:	f04f 0400 	mov.w	r4, #0
 8003eb0:	0194      	lsls	r4, r2, #6
 8003eb2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003eb6:	018b      	lsls	r3, r1, #6
 8003eb8:	1a5b      	subs	r3, r3, r1
 8003eba:	eb64 0402 	sbc.w	r4, r4, r2
 8003ebe:	f04f 0100 	mov.w	r1, #0
 8003ec2:	f04f 0200 	mov.w	r2, #0
 8003ec6:	00e2      	lsls	r2, r4, #3
 8003ec8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003ecc:	00d9      	lsls	r1, r3, #3
 8003ece:	460b      	mov	r3, r1
 8003ed0:	4614      	mov	r4, r2
 8003ed2:	195b      	adds	r3, r3, r5
 8003ed4:	eb44 0406 	adc.w	r4, r4, r6
 8003ed8:	f04f 0100 	mov.w	r1, #0
 8003edc:	f04f 0200 	mov.w	r2, #0
 8003ee0:	02a2      	lsls	r2, r4, #10
 8003ee2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003ee6:	0299      	lsls	r1, r3, #10
 8003ee8:	460b      	mov	r3, r1
 8003eea:	4614      	mov	r4, r2
 8003eec:	4618      	mov	r0, r3
 8003eee:	4621      	mov	r1, r4
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f04f 0400 	mov.w	r4, #0
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	4623      	mov	r3, r4
 8003efa:	f7fc f983 	bl	8000204 <__aeabi_uldivmod>
 8003efe:	4603      	mov	r3, r0
 8003f00:	460c      	mov	r4, r1
 8003f02:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003f04:	4b09      	ldr	r3, [pc, #36]	; (8003f2c <HAL_RCC_GetSysClockFreq+0x334>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	0f1b      	lsrs	r3, r3, #28
 8003f0a:	f003 0307 	and.w	r3, r3, #7
 8003f0e:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8003f10:	697a      	ldr	r2, [r7, #20]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f18:	613b      	str	r3, [r7, #16]
      break;
 8003f1a:	e002      	b.n	8003f22 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f1c:	4b04      	ldr	r3, [pc, #16]	; (8003f30 <HAL_RCC_GetSysClockFreq+0x338>)
 8003f1e:	613b      	str	r3, [r7, #16]
      break;
 8003f20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f22:	693b      	ldr	r3, [r7, #16]
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	371c      	adds	r7, #28
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	00f42400 	.word	0x00f42400
 8003f34:	007a1200 	.word	0x007a1200

08003f38 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 8083 	beq.w	8004058 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003f52:	4b95      	ldr	r3, [pc, #596]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f003 030c 	and.w	r3, r3, #12
 8003f5a:	2b04      	cmp	r3, #4
 8003f5c:	d019      	beq.n	8003f92 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f5e:	4b92      	ldr	r3, [pc, #584]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003f66:	2b08      	cmp	r3, #8
 8003f68:	d106      	bne.n	8003f78 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f6a:	4b8f      	ldr	r3, [pc, #572]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f76:	d00c      	beq.n	8003f92 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f78:	4b8b      	ldr	r3, [pc, #556]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f80:	2b0c      	cmp	r3, #12
 8003f82:	d112      	bne.n	8003faa <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f84:	4b88      	ldr	r3, [pc, #544]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f90:	d10b      	bne.n	8003faa <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f92:	4b85      	ldr	r3, [pc, #532]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d05b      	beq.n	8004056 <HAL_RCC_OscConfig+0x11e>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d157      	bne.n	8004056 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e216      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fb2:	d106      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x8a>
 8003fb4:	4b7c      	ldr	r3, [pc, #496]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a7b      	ldr	r2, [pc, #492]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003fba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fbe:	6013      	str	r3, [r2, #0]
 8003fc0:	e01d      	b.n	8003ffe <HAL_RCC_OscConfig+0xc6>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fca:	d10c      	bne.n	8003fe6 <HAL_RCC_OscConfig+0xae>
 8003fcc:	4b76      	ldr	r3, [pc, #472]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a75      	ldr	r2, [pc, #468]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003fd2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fd6:	6013      	str	r3, [r2, #0]
 8003fd8:	4b73      	ldr	r3, [pc, #460]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a72      	ldr	r2, [pc, #456]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003fde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fe2:	6013      	str	r3, [r2, #0]
 8003fe4:	e00b      	b.n	8003ffe <HAL_RCC_OscConfig+0xc6>
 8003fe6:	4b70      	ldr	r3, [pc, #448]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a6f      	ldr	r2, [pc, #444]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003fec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ff0:	6013      	str	r3, [r2, #0]
 8003ff2:	4b6d      	ldr	r3, [pc, #436]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a6c      	ldr	r2, [pc, #432]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8003ff8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ffc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d013      	beq.n	800402e <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004006:	f7fe fd7d 	bl	8002b04 <HAL_GetTick>
 800400a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400c:	e008      	b.n	8004020 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800400e:	f7fe fd79 	bl	8002b04 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	2b64      	cmp	r3, #100	; 0x64
 800401a:	d901      	bls.n	8004020 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e1db      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004020:	4b61      	ldr	r3, [pc, #388]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d0f0      	beq.n	800400e <HAL_RCC_OscConfig+0xd6>
 800402c:	e014      	b.n	8004058 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800402e:	f7fe fd69 	bl	8002b04 <HAL_GetTick>
 8004032:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004034:	e008      	b.n	8004048 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004036:	f7fe fd65 	bl	8002b04 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b64      	cmp	r3, #100	; 0x64
 8004042:	d901      	bls.n	8004048 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e1c7      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004048:	4b57      	ldr	r3, [pc, #348]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1f0      	bne.n	8004036 <HAL_RCC_OscConfig+0xfe>
 8004054:	e000      	b.n	8004058 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004056:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d06f      	beq.n	8004144 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004064:	4b50      	ldr	r3, [pc, #320]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f003 030c 	and.w	r3, r3, #12
 800406c:	2b00      	cmp	r3, #0
 800406e:	d017      	beq.n	80040a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004070:	4b4d      	ldr	r3, [pc, #308]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004078:	2b08      	cmp	r3, #8
 800407a:	d105      	bne.n	8004088 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800407c:	4b4a      	ldr	r3, [pc, #296]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d00b      	beq.n	80040a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004088:	4b47      	ldr	r3, [pc, #284]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004090:	2b0c      	cmp	r3, #12
 8004092:	d11c      	bne.n	80040ce <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004094:	4b44      	ldr	r3, [pc, #272]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d116      	bne.n	80040ce <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040a0:	4b41      	ldr	r3, [pc, #260]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d005      	beq.n	80040b8 <HAL_RCC_OscConfig+0x180>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d001      	beq.n	80040b8 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e18f      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040b8:	4b3b      	ldr	r3, [pc, #236]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	00db      	lsls	r3, r3, #3
 80040c6:	4938      	ldr	r1, [pc, #224]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040cc:	e03a      	b.n	8004144 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d020      	beq.n	8004118 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040d6:	4b35      	ldr	r3, [pc, #212]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 80040d8:	2201      	movs	r2, #1
 80040da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040dc:	f7fe fd12 	bl	8002b04 <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040e4:	f7fe fd0e 	bl	8002b04 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e170      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040f6:	4b2c      	ldr	r3, [pc, #176]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0f0      	beq.n	80040e4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004102:	4b29      	ldr	r3, [pc, #164]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	00db      	lsls	r3, r3, #3
 8004110:	4925      	ldr	r1, [pc, #148]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 8004112:	4313      	orrs	r3, r2
 8004114:	600b      	str	r3, [r1, #0]
 8004116:	e015      	b.n	8004144 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004118:	4b24      	ldr	r3, [pc, #144]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 800411a:	2200      	movs	r2, #0
 800411c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800411e:	f7fe fcf1 	bl	8002b04 <HAL_GetTick>
 8004122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004124:	e008      	b.n	8004138 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004126:	f7fe fced 	bl	8002b04 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d901      	bls.n	8004138 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e14f      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004138:	4b1b      	ldr	r3, [pc, #108]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d1f0      	bne.n	8004126 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0308 	and.w	r3, r3, #8
 800414c:	2b00      	cmp	r3, #0
 800414e:	d037      	beq.n	80041c0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	695b      	ldr	r3, [r3, #20]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d016      	beq.n	8004186 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004158:	4b15      	ldr	r3, [pc, #84]	; (80041b0 <HAL_RCC_OscConfig+0x278>)
 800415a:	2201      	movs	r2, #1
 800415c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800415e:	f7fe fcd1 	bl	8002b04 <HAL_GetTick>
 8004162:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004164:	e008      	b.n	8004178 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004166:	f7fe fccd 	bl	8002b04 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b02      	cmp	r3, #2
 8004172:	d901      	bls.n	8004178 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e12f      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004178:	4b0b      	ldr	r3, [pc, #44]	; (80041a8 <HAL_RCC_OscConfig+0x270>)
 800417a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d0f0      	beq.n	8004166 <HAL_RCC_OscConfig+0x22e>
 8004184:	e01c      	b.n	80041c0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004186:	4b0a      	ldr	r3, [pc, #40]	; (80041b0 <HAL_RCC_OscConfig+0x278>)
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800418c:	f7fe fcba 	bl	8002b04 <HAL_GetTick>
 8004190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004192:	e00f      	b.n	80041b4 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004194:	f7fe fcb6 	bl	8002b04 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d908      	bls.n	80041b4 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e118      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
 80041a6:	bf00      	nop
 80041a8:	40023800 	.word	0x40023800
 80041ac:	42470000 	.word	0x42470000
 80041b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041b4:	4b8a      	ldr	r3, [pc, #552]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 80041b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1e9      	bne.n	8004194 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0304 	and.w	r3, r3, #4
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	f000 8097 	beq.w	80042fc <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041ce:	2300      	movs	r3, #0
 80041d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041d2:	4b83      	ldr	r3, [pc, #524]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 80041d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10f      	bne.n	80041fe <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041de:	2300      	movs	r3, #0
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	4b7f      	ldr	r3, [pc, #508]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 80041e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e6:	4a7e      	ldr	r2, [pc, #504]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 80041e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041ec:	6413      	str	r3, [r2, #64]	; 0x40
 80041ee:	4b7c      	ldr	r3, [pc, #496]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 80041f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80041fa:	2301      	movs	r3, #1
 80041fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041fe:	4b79      	ldr	r3, [pc, #484]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004206:	2b00      	cmp	r3, #0
 8004208:	d118      	bne.n	800423c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800420a:	4b76      	ldr	r3, [pc, #472]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a75      	ldr	r2, [pc, #468]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 8004210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004214:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004216:	f7fe fc75 	bl	8002b04 <HAL_GetTick>
 800421a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421c:	e008      	b.n	8004230 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800421e:	f7fe fc71 	bl	8002b04 <HAL_GetTick>
 8004222:	4602      	mov	r2, r0
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	2b02      	cmp	r3, #2
 800422a:	d901      	bls.n	8004230 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e0d3      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004230:	4b6c      	ldr	r3, [pc, #432]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004238:	2b00      	cmp	r3, #0
 800423a:	d0f0      	beq.n	800421e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d106      	bne.n	8004252 <HAL_RCC_OscConfig+0x31a>
 8004244:	4b66      	ldr	r3, [pc, #408]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 8004246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004248:	4a65      	ldr	r2, [pc, #404]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 800424a:	f043 0301 	orr.w	r3, r3, #1
 800424e:	6713      	str	r3, [r2, #112]	; 0x70
 8004250:	e01c      	b.n	800428c <HAL_RCC_OscConfig+0x354>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	2b05      	cmp	r3, #5
 8004258:	d10c      	bne.n	8004274 <HAL_RCC_OscConfig+0x33c>
 800425a:	4b61      	ldr	r3, [pc, #388]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 800425c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800425e:	4a60      	ldr	r2, [pc, #384]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 8004260:	f043 0304 	orr.w	r3, r3, #4
 8004264:	6713      	str	r3, [r2, #112]	; 0x70
 8004266:	4b5e      	ldr	r3, [pc, #376]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 8004268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800426a:	4a5d      	ldr	r2, [pc, #372]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 800426c:	f043 0301 	orr.w	r3, r3, #1
 8004270:	6713      	str	r3, [r2, #112]	; 0x70
 8004272:	e00b      	b.n	800428c <HAL_RCC_OscConfig+0x354>
 8004274:	4b5a      	ldr	r3, [pc, #360]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 8004276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004278:	4a59      	ldr	r2, [pc, #356]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 800427a:	f023 0301 	bic.w	r3, r3, #1
 800427e:	6713      	str	r3, [r2, #112]	; 0x70
 8004280:	4b57      	ldr	r3, [pc, #348]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 8004282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004284:	4a56      	ldr	r2, [pc, #344]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 8004286:	f023 0304 	bic.w	r3, r3, #4
 800428a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d015      	beq.n	80042c0 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004294:	f7fe fc36 	bl	8002b04 <HAL_GetTick>
 8004298:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800429a:	e00a      	b.n	80042b2 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800429c:	f7fe fc32 	bl	8002b04 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e092      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042b2:	4b4b      	ldr	r3, [pc, #300]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 80042b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d0ee      	beq.n	800429c <HAL_RCC_OscConfig+0x364>
 80042be:	e014      	b.n	80042ea <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c0:	f7fe fc20 	bl	8002b04 <HAL_GetTick>
 80042c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042c6:	e00a      	b.n	80042de <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042c8:	f7fe fc1c 	bl	8002b04 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d901      	bls.n	80042de <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e07c      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042de:	4b40      	ldr	r3, [pc, #256]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 80042e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e2:	f003 0302 	and.w	r3, r3, #2
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1ee      	bne.n	80042c8 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042ea:	7dfb      	ldrb	r3, [r7, #23]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d105      	bne.n	80042fc <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042f0:	4b3b      	ldr	r3, [pc, #236]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 80042f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f4:	4a3a      	ldr	r2, [pc, #232]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 80042f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	699b      	ldr	r3, [r3, #24]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d068      	beq.n	80043d6 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004304:	4b36      	ldr	r3, [pc, #216]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f003 030c 	and.w	r3, r3, #12
 800430c:	2b08      	cmp	r3, #8
 800430e:	d060      	beq.n	80043d2 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	2b02      	cmp	r3, #2
 8004316:	d145      	bne.n	80043a4 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004318:	4b33      	ldr	r3, [pc, #204]	; (80043e8 <HAL_RCC_OscConfig+0x4b0>)
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431e:	f7fe fbf1 	bl	8002b04 <HAL_GetTick>
 8004322:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004324:	e008      	b.n	8004338 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004326:	f7fe fbed 	bl	8002b04 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b02      	cmp	r3, #2
 8004332:	d901      	bls.n	8004338 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e04f      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004338:	4b29      	ldr	r3, [pc, #164]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f0      	bne.n	8004326 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	69da      	ldr	r2, [r3, #28]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a1b      	ldr	r3, [r3, #32]
 800434c:	431a      	orrs	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004352:	019b      	lsls	r3, r3, #6
 8004354:	431a      	orrs	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800435a:	085b      	lsrs	r3, r3, #1
 800435c:	3b01      	subs	r3, #1
 800435e:	041b      	lsls	r3, r3, #16
 8004360:	431a      	orrs	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004366:	061b      	lsls	r3, r3, #24
 8004368:	431a      	orrs	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800436e:	071b      	lsls	r3, r3, #28
 8004370:	491b      	ldr	r1, [pc, #108]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 8004372:	4313      	orrs	r3, r2
 8004374:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004376:	4b1c      	ldr	r3, [pc, #112]	; (80043e8 <HAL_RCC_OscConfig+0x4b0>)
 8004378:	2201      	movs	r2, #1
 800437a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437c:	f7fe fbc2 	bl	8002b04 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004384:	f7fe fbbe 	bl	8002b04 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e020      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004396:	4b12      	ldr	r3, [pc, #72]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d0f0      	beq.n	8004384 <HAL_RCC_OscConfig+0x44c>
 80043a2:	e018      	b.n	80043d6 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043a4:	4b10      	ldr	r3, [pc, #64]	; (80043e8 <HAL_RCC_OscConfig+0x4b0>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043aa:	f7fe fbab 	bl	8002b04 <HAL_GetTick>
 80043ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043b0:	e008      	b.n	80043c4 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043b2:	f7fe fba7 	bl	8002b04 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d901      	bls.n	80043c4 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e009      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043c4:	4b06      	ldr	r3, [pc, #24]	; (80043e0 <HAL_RCC_OscConfig+0x4a8>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d1f0      	bne.n	80043b2 <HAL_RCC_OscConfig+0x47a>
 80043d0:	e001      	b.n	80043d6 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e000      	b.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3718      	adds	r7, #24
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	40023800 	.word	0x40023800
 80043e4:	40007000 	.word	0x40007000
 80043e8:	42470060 	.word	0x42470060

080043ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e056      	b.n	80044ac <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800440a:	b2db      	uxtb	r3, r3
 800440c:	2b00      	cmp	r3, #0
 800440e:	d106      	bne.n	800441e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f7fd f9f9 	bl	8001810 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2202      	movs	r2, #2
 8004422:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004434:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685a      	ldr	r2, [r3, #4]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	431a      	orrs	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	431a      	orrs	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	431a      	orrs	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	431a      	orrs	r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	699b      	ldr	r3, [r3, #24]
 8004456:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800445a:	431a      	orrs	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	69db      	ldr	r3, [r3, #28]
 8004460:	431a      	orrs	r2, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	ea42 0103 	orr.w	r1, r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	430a      	orrs	r2, r1
 8004474:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	0c1b      	lsrs	r3, r3, #16
 800447c:	f003 0104 	and.w	r1, r3, #4
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	430a      	orrs	r2, r1
 800448a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	69da      	ldr	r2, [r3, #28]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800449a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80044aa:	2300      	movs	r3, #0
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3708      	adds	r7, #8
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b088      	sub	sp, #32
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	603b      	str	r3, [r7, #0]
 80044c0:	4613      	mov	r3, r2
 80044c2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80044c4:	2300      	movs	r3, #0
 80044c6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d101      	bne.n	80044d6 <HAL_SPI_Transmit+0x22>
 80044d2:	2302      	movs	r3, #2
 80044d4:	e11e      	b.n	8004714 <HAL_SPI_Transmit+0x260>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2201      	movs	r2, #1
 80044da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044de:	f7fe fb11 	bl	8002b04 <HAL_GetTick>
 80044e2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80044e4:	88fb      	ldrh	r3, [r7, #6]
 80044e6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d002      	beq.n	80044fa <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80044f4:	2302      	movs	r3, #2
 80044f6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80044f8:	e103      	b.n	8004702 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d002      	beq.n	8004506 <HAL_SPI_Transmit+0x52>
 8004500:	88fb      	ldrh	r3, [r7, #6]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d102      	bne.n	800450c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	77fb      	strb	r3, [r7, #31]
    goto error;
 800450a:	e0fa      	b.n	8004702 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2203      	movs	r2, #3
 8004510:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	68ba      	ldr	r2, [r7, #8]
 800451e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	88fa      	ldrh	r2, [r7, #6]
 8004524:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	88fa      	ldrh	r2, [r7, #6]
 800452a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2200      	movs	r2, #0
 8004536:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004552:	d107      	bne.n	8004564 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004562:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456e:	2b40      	cmp	r3, #64	; 0x40
 8004570:	d007      	beq.n	8004582 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004580:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800458a:	d14b      	bne.n	8004624 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d002      	beq.n	800459a <HAL_SPI_Transmit+0xe6>
 8004594:	8afb      	ldrh	r3, [r7, #22]
 8004596:	2b01      	cmp	r3, #1
 8004598:	d13e      	bne.n	8004618 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459e:	881a      	ldrh	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045aa:	1c9a      	adds	r2, r3, #2
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	3b01      	subs	r3, #1
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80045be:	e02b      	b.n	8004618 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d112      	bne.n	80045f4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d2:	881a      	ldrh	r2, [r3, #0]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045de:	1c9a      	adds	r2, r3, #2
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	3b01      	subs	r3, #1
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	86da      	strh	r2, [r3, #54]	; 0x36
 80045f2:	e011      	b.n	8004618 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045f4:	f7fe fa86 	bl	8002b04 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	429a      	cmp	r2, r3
 8004602:	d803      	bhi.n	800460c <HAL_SPI_Transmit+0x158>
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800460a:	d102      	bne.n	8004612 <HAL_SPI_Transmit+0x15e>
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d102      	bne.n	8004618 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004616:	e074      	b.n	8004702 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800461c:	b29b      	uxth	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1ce      	bne.n	80045c0 <HAL_SPI_Transmit+0x10c>
 8004622:	e04c      	b.n	80046be <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d002      	beq.n	8004632 <HAL_SPI_Transmit+0x17e>
 800462c:	8afb      	ldrh	r3, [r7, #22]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d140      	bne.n	80046b4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	330c      	adds	r3, #12
 800463c:	7812      	ldrb	r2, [r2, #0]
 800463e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004644:	1c5a      	adds	r2, r3, #1
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800464e:	b29b      	uxth	r3, r3
 8004650:	3b01      	subs	r3, #1
 8004652:	b29a      	uxth	r2, r3
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004658:	e02c      	b.n	80046b4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b02      	cmp	r3, #2
 8004666:	d113      	bne.n	8004690 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	330c      	adds	r3, #12
 8004672:	7812      	ldrb	r2, [r2, #0]
 8004674:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467a:	1c5a      	adds	r2, r3, #1
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004684:	b29b      	uxth	r3, r3
 8004686:	3b01      	subs	r3, #1
 8004688:	b29a      	uxth	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	86da      	strh	r2, [r3, #54]	; 0x36
 800468e:	e011      	b.n	80046b4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004690:	f7fe fa38 	bl	8002b04 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	683a      	ldr	r2, [r7, #0]
 800469c:	429a      	cmp	r2, r3
 800469e:	d803      	bhi.n	80046a8 <HAL_SPI_Transmit+0x1f4>
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046a6:	d102      	bne.n	80046ae <HAL_SPI_Transmit+0x1fa>
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d102      	bne.n	80046b4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80046b2:	e026      	b.n	8004702 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d1cd      	bne.n	800465a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046be:	69ba      	ldr	r2, [r7, #24]
 80046c0:	6839      	ldr	r1, [r7, #0]
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f000 fcc4 	bl	8005050 <SPI_EndRxTxTransaction>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d002      	beq.n	80046d4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2220      	movs	r2, #32
 80046d2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d10a      	bne.n	80046f2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046dc:	2300      	movs	r3, #0
 80046de:	613b      	str	r3, [r7, #16]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	613b      	str	r3, [r7, #16]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	613b      	str	r3, [r7, #16]
 80046f0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d002      	beq.n	8004700 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	77fb      	strb	r3, [r7, #31]
 80046fe:	e000      	b.n	8004702 <HAL_SPI_Transmit+0x24e>
  }

error:
 8004700:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004712:	7ffb      	ldrb	r3, [r7, #31]
}
 8004714:	4618      	mov	r0, r3
 8004716:	3720      	adds	r7, #32
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b088      	sub	sp, #32
 8004720:	af02      	add	r7, sp, #8
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	603b      	str	r3, [r7, #0]
 8004728:	4613      	mov	r3, r2
 800472a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800472c:	2300      	movs	r3, #0
 800472e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004738:	d112      	bne.n	8004760 <HAL_SPI_Receive+0x44>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d10e      	bne.n	8004760 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2204      	movs	r2, #4
 8004746:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800474a:	88fa      	ldrh	r2, [r7, #6]
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	9300      	str	r3, [sp, #0]
 8004750:	4613      	mov	r3, r2
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	68b9      	ldr	r1, [r7, #8]
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f000 f8e9 	bl	800492e <HAL_SPI_TransmitReceive>
 800475c:	4603      	mov	r3, r0
 800475e:	e0e2      	b.n	8004926 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004766:	2b01      	cmp	r3, #1
 8004768:	d101      	bne.n	800476e <HAL_SPI_Receive+0x52>
 800476a:	2302      	movs	r3, #2
 800476c:	e0db      	b.n	8004926 <HAL_SPI_Receive+0x20a>
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004776:	f7fe f9c5 	bl	8002b04 <HAL_GetTick>
 800477a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b01      	cmp	r3, #1
 8004786:	d002      	beq.n	800478e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004788:	2302      	movs	r3, #2
 800478a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800478c:	e0c2      	b.n	8004914 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d002      	beq.n	800479a <HAL_SPI_Receive+0x7e>
 8004794:	88fb      	ldrh	r3, [r7, #6]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d102      	bne.n	80047a0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800479e:	e0b9      	b.n	8004914 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2204      	movs	r2, #4
 80047a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	68ba      	ldr	r2, [r7, #8]
 80047b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	88fa      	ldrh	r2, [r7, #6]
 80047b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	88fa      	ldrh	r2, [r7, #6]
 80047be:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2200      	movs	r2, #0
 80047ca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2200      	movs	r2, #0
 80047d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047e6:	d107      	bne.n	80047f8 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80047f6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004802:	2b40      	cmp	r3, #64	; 0x40
 8004804:	d007      	beq.n	8004816 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004814:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d162      	bne.n	80048e4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800481e:	e02e      	b.n	800487e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	2b01      	cmp	r3, #1
 800482c:	d115      	bne.n	800485a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f103 020c 	add.w	r2, r3, #12
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800483a:	7812      	ldrb	r2, [r2, #0]
 800483c:	b2d2      	uxtb	r2, r2
 800483e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004844:	1c5a      	adds	r2, r3, #1
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800484e:	b29b      	uxth	r3, r3
 8004850:	3b01      	subs	r3, #1
 8004852:	b29a      	uxth	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004858:	e011      	b.n	800487e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800485a:	f7fe f953 	bl	8002b04 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	683a      	ldr	r2, [r7, #0]
 8004866:	429a      	cmp	r2, r3
 8004868:	d803      	bhi.n	8004872 <HAL_SPI_Receive+0x156>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004870:	d102      	bne.n	8004878 <HAL_SPI_Receive+0x15c>
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d102      	bne.n	800487e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8004878:	2303      	movs	r3, #3
 800487a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800487c:	e04a      	b.n	8004914 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004882:	b29b      	uxth	r3, r3
 8004884:	2b00      	cmp	r3, #0
 8004886:	d1cb      	bne.n	8004820 <HAL_SPI_Receive+0x104>
 8004888:	e031      	b.n	80048ee <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	2b01      	cmp	r3, #1
 8004896:	d113      	bne.n	80048c0 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68da      	ldr	r2, [r3, #12]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a2:	b292      	uxth	r2, r2
 80048a4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048aa:	1c9a      	adds	r2, r3, #2
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	3b01      	subs	r3, #1
 80048b8:	b29a      	uxth	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80048be:	e011      	b.n	80048e4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048c0:	f7fe f920 	bl	8002b04 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d803      	bhi.n	80048d8 <HAL_SPI_Receive+0x1bc>
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048d6:	d102      	bne.n	80048de <HAL_SPI_Receive+0x1c2>
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d102      	bne.n	80048e4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80048e2:	e017      	b.n	8004914 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1cd      	bne.n	800488a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	6839      	ldr	r1, [r7, #0]
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	f000 fb46 	bl	8004f84 <SPI_EndRxTransaction>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d002      	beq.n	8004904 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2220      	movs	r2, #32
 8004902:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004908:	2b00      	cmp	r3, #0
 800490a:	d002      	beq.n	8004912 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	75fb      	strb	r3, [r7, #23]
 8004910:	e000      	b.n	8004914 <HAL_SPI_Receive+0x1f8>
  }

error :
 8004912:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004924:	7dfb      	ldrb	r3, [r7, #23]
}
 8004926:	4618      	mov	r0, r3
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}

0800492e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800492e:	b580      	push	{r7, lr}
 8004930:	b08c      	sub	sp, #48	; 0x30
 8004932:	af00      	add	r7, sp, #0
 8004934:	60f8      	str	r0, [r7, #12]
 8004936:	60b9      	str	r1, [r7, #8]
 8004938:	607a      	str	r2, [r7, #4]
 800493a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800493c:	2301      	movs	r3, #1
 800493e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004940:	2300      	movs	r3, #0
 8004942:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800494c:	2b01      	cmp	r3, #1
 800494e:	d101      	bne.n	8004954 <HAL_SPI_TransmitReceive+0x26>
 8004950:	2302      	movs	r3, #2
 8004952:	e18a      	b.n	8004c6a <HAL_SPI_TransmitReceive+0x33c>
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800495c:	f7fe f8d2 	bl	8002b04 <HAL_GetTick>
 8004960:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004968:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004972:	887b      	ldrh	r3, [r7, #2]
 8004974:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004976:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800497a:	2b01      	cmp	r3, #1
 800497c:	d00f      	beq.n	800499e <HAL_SPI_TransmitReceive+0x70>
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004984:	d107      	bne.n	8004996 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d103      	bne.n	8004996 <HAL_SPI_TransmitReceive+0x68>
 800498e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004992:	2b04      	cmp	r3, #4
 8004994:	d003      	beq.n	800499e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004996:	2302      	movs	r3, #2
 8004998:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800499c:	e15b      	b.n	8004c56 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d005      	beq.n	80049b0 <HAL_SPI_TransmitReceive+0x82>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d002      	beq.n	80049b0 <HAL_SPI_TransmitReceive+0x82>
 80049aa:	887b      	ldrh	r3, [r7, #2]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d103      	bne.n	80049b8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80049b6:	e14e      	b.n	8004c56 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	2b04      	cmp	r3, #4
 80049c2:	d003      	beq.n	80049cc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2205      	movs	r2, #5
 80049c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	887a      	ldrh	r2, [r7, #2]
 80049dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	887a      	ldrh	r2, [r7, #2]
 80049e2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	68ba      	ldr	r2, [r7, #8]
 80049e8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	887a      	ldrh	r2, [r7, #2]
 80049ee:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	887a      	ldrh	r2, [r7, #2]
 80049f4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2200      	movs	r2, #0
 8004a00:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a0c:	2b40      	cmp	r3, #64	; 0x40
 8004a0e:	d007      	beq.n	8004a20 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a1e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a28:	d178      	bne.n	8004b1c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d002      	beq.n	8004a38 <HAL_SPI_TransmitReceive+0x10a>
 8004a32:	8b7b      	ldrh	r3, [r7, #26]
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d166      	bne.n	8004b06 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3c:	881a      	ldrh	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a48:	1c9a      	adds	r2, r3, #2
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	3b01      	subs	r3, #1
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a5c:	e053      	b.n	8004b06 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f003 0302 	and.w	r3, r3, #2
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d11b      	bne.n	8004aa4 <HAL_SPI_TransmitReceive+0x176>
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d016      	beq.n	8004aa4 <HAL_SPI_TransmitReceive+0x176>
 8004a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d113      	bne.n	8004aa4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a80:	881a      	ldrh	r2, [r3, #0]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a8c:	1c9a      	adds	r2, r3, #2
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	b29a      	uxth	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f003 0301 	and.w	r3, r3, #1
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d119      	bne.n	8004ae6 <HAL_SPI_TransmitReceive+0x1b8>
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d014      	beq.n	8004ae6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac6:	b292      	uxth	r2, r2
 8004ac8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ace:	1c9a      	adds	r2, r3, #2
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004ae6:	f7fe f80d 	bl	8002b04 <HAL_GetTick>
 8004aea:	4602      	mov	r2, r0
 8004aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d807      	bhi.n	8004b06 <HAL_SPI_TransmitReceive+0x1d8>
 8004af6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004af8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004afc:	d003      	beq.n	8004b06 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004b04:	e0a7      	b.n	8004c56 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1a6      	bne.n	8004a5e <HAL_SPI_TransmitReceive+0x130>
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1a1      	bne.n	8004a5e <HAL_SPI_TransmitReceive+0x130>
 8004b1a:	e07c      	b.n	8004c16 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d002      	beq.n	8004b2a <HAL_SPI_TransmitReceive+0x1fc>
 8004b24:	8b7b      	ldrh	r3, [r7, #26]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d16b      	bne.n	8004c02 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	330c      	adds	r3, #12
 8004b34:	7812      	ldrb	r2, [r2, #0]
 8004b36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3c:	1c5a      	adds	r2, r3, #1
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b50:	e057      	b.n	8004c02 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f003 0302 	and.w	r3, r3, #2
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d11c      	bne.n	8004b9a <HAL_SPI_TransmitReceive+0x26c>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d017      	beq.n	8004b9a <HAL_SPI_TransmitReceive+0x26c>
 8004b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d114      	bne.n	8004b9a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	330c      	adds	r3, #12
 8004b7a:	7812      	ldrb	r2, [r2, #0]
 8004b7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b82:	1c5a      	adds	r2, r3, #1
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	b29a      	uxth	r2, r3
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b96:	2300      	movs	r3, #0
 8004b98:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d119      	bne.n	8004bdc <HAL_SPI_TransmitReceive+0x2ae>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d014      	beq.n	8004bdc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68da      	ldr	r2, [r3, #12]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bbc:	b2d2      	uxtb	r2, r2
 8004bbe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc4:	1c5a      	adds	r2, r3, #1
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	b29a      	uxth	r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004bdc:	f7fd ff92 	bl	8002b04 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d803      	bhi.n	8004bf4 <HAL_SPI_TransmitReceive+0x2c6>
 8004bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bf2:	d102      	bne.n	8004bfa <HAL_SPI_TransmitReceive+0x2cc>
 8004bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d103      	bne.n	8004c02 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004c00:	e029      	b.n	8004c56 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1a2      	bne.n	8004b52 <HAL_SPI_TransmitReceive+0x224>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d19d      	bne.n	8004b52 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c18:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004c1a:	68f8      	ldr	r0, [r7, #12]
 8004c1c:	f000 fa18 	bl	8005050 <SPI_EndRxTxTransaction>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d006      	beq.n	8004c34 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004c32:	e010      	b.n	8004c56 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10b      	bne.n	8004c54 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	617b      	str	r3, [r7, #20]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	617b      	str	r3, [r7, #20]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	617b      	str	r3, [r7, #20]
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	e000      	b.n	8004c56 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004c54:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004c66:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3730      	adds	r7, #48	; 0x30
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
	...

08004c74 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b088      	sub	sp, #32
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	099b      	lsrs	r3, r3, #6
 8004c90:	f003 0301 	and.w	r3, r3, #1
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10f      	bne.n	8004cb8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00a      	beq.n	8004cb8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	099b      	lsrs	r3, r3, #6
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d004      	beq.n	8004cb8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	4798      	blx	r3
    return;
 8004cb6:	e0d8      	b.n	8004e6a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	085b      	lsrs	r3, r3, #1
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00a      	beq.n	8004cda <HAL_SPI_IRQHandler+0x66>
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	09db      	lsrs	r3, r3, #7
 8004cc8:	f003 0301 	and.w	r3, r3, #1
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d004      	beq.n	8004cda <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	4798      	blx	r3
    return;
 8004cd8:	e0c7      	b.n	8004e6a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	095b      	lsrs	r3, r3, #5
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d10c      	bne.n	8004d00 <HAL_SPI_IRQHandler+0x8c>
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	099b      	lsrs	r3, r3, #6
 8004cea:	f003 0301 	and.w	r3, r3, #1
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d106      	bne.n	8004d00 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	0a1b      	lsrs	r3, r3, #8
 8004cf6:	f003 0301 	and.w	r3, r3, #1
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	f000 80b5 	beq.w	8004e6a <HAL_SPI_IRQHandler+0x1f6>
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	095b      	lsrs	r3, r3, #5
 8004d04:	f003 0301 	and.w	r3, r3, #1
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 80ae 	beq.w	8004e6a <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004d0e:	69bb      	ldr	r3, [r7, #24]
 8004d10:	099b      	lsrs	r3, r3, #6
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d023      	beq.n	8004d62 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	2b03      	cmp	r3, #3
 8004d24:	d011      	beq.n	8004d4a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d2a:	f043 0204 	orr.w	r2, r3, #4
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d32:	2300      	movs	r3, #0
 8004d34:	617b      	str	r3, [r7, #20]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	617b      	str	r3, [r7, #20]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	617b      	str	r3, [r7, #20]
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	e00b      	b.n	8004d62 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	613b      	str	r3, [r7, #16]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	613b      	str	r3, [r7, #16]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	613b      	str	r3, [r7, #16]
 8004d5e:	693b      	ldr	r3, [r7, #16]
        return;
 8004d60:	e083      	b.n	8004e6a <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	095b      	lsrs	r3, r3, #5
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d014      	beq.n	8004d98 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d72:	f043 0201 	orr.w	r2, r3, #1
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	60fb      	str	r3, [r7, #12]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	60fb      	str	r3, [r7, #12]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d94:	601a      	str	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	0a1b      	lsrs	r3, r3, #8
 8004d9c:	f003 0301 	and.w	r3, r3, #1
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00c      	beq.n	8004dbe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004da8:	f043 0208 	orr.w	r2, r3, #8
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004db0:	2300      	movs	r3, #0
 8004db2:	60bb      	str	r3, [r7, #8]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	60bb      	str	r3, [r7, #8]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d050      	beq.n	8004e68 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	685a      	ldr	r2, [r3, #4]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004dd4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	f003 0302 	and.w	r3, r3, #2
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d104      	bne.n	8004df2 <HAL_SPI_IRQHandler+0x17e>
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d034      	beq.n	8004e5c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	685a      	ldr	r2, [r3, #4]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f022 0203 	bic.w	r2, r2, #3
 8004e00:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d011      	beq.n	8004e2e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e0e:	4a18      	ldr	r2, [pc, #96]	; (8004e70 <HAL_SPI_IRQHandler+0x1fc>)
 8004e10:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e16:	4618      	mov	r0, r3
 8004e18:	f7fe f92a 	bl	8003070 <HAL_DMA_Abort_IT>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d005      	beq.n	8004e2e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e26:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d016      	beq.n	8004e64 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e3a:	4a0d      	ldr	r2, [pc, #52]	; (8004e70 <HAL_SPI_IRQHandler+0x1fc>)
 8004e3c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e42:	4618      	mov	r0, r3
 8004e44:	f7fe f914 	bl	8003070 <HAL_DMA_Abort_IT>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00a      	beq.n	8004e64 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e52:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004e5a:	e003      	b.n	8004e64 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 f809 	bl	8004e74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004e62:	e000      	b.n	8004e66 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004e64:	bf00      	nop
    return;
 8004e66:	bf00      	nop
 8004e68:	bf00      	nop
  }
}
 8004e6a:	3720      	adds	r7, #32
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	08004e89 	.word	0x08004e89

08004e74 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e94:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004ea2:	68f8      	ldr	r0, [r7, #12]
 8004ea4:	f7ff ffe6 	bl	8004e74 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ea8:	bf00      	nop
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	603b      	str	r3, [r7, #0]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ec0:	e04c      	b.n	8004f5c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ec8:	d048      	beq.n	8004f5c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004eca:	f7fd fe1b 	bl	8002b04 <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d902      	bls.n	8004ee0 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d13d      	bne.n	8004f5c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004eee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ef8:	d111      	bne.n	8004f1e <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f02:	d004      	beq.n	8004f0e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f0c:	d107      	bne.n	8004f1e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f1c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f26:	d10f      	bne.n	8004f48 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f36:	601a      	str	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f46:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e00f      	b.n	8004f7c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689a      	ldr	r2, [r3, #8]
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	4013      	ands	r3, r2
 8004f66:	68ba      	ldr	r2, [r7, #8]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	bf0c      	ite	eq
 8004f6c:	2301      	moveq	r3, #1
 8004f6e:	2300      	movne	r3, #0
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	461a      	mov	r2, r3
 8004f74:	79fb      	ldrb	r3, [r7, #7]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d1a3      	bne.n	8004ec2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b086      	sub	sp, #24
 8004f88:	af02      	add	r7, sp, #8
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	60b9      	str	r1, [r7, #8]
 8004f8e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f98:	d111      	bne.n	8004fbe <SPI_EndRxTransaction+0x3a>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fa2:	d004      	beq.n	8004fae <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fac:	d107      	bne.n	8004fbe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fbc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fc6:	d12a      	bne.n	800501e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fd0:	d012      	beq.n	8004ff8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	9300      	str	r3, [sp, #0]
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	2180      	movs	r1, #128	; 0x80
 8004fdc:	68f8      	ldr	r0, [r7, #12]
 8004fde:	f7ff ff67 	bl	8004eb0 <SPI_WaitFlagStateUntilTimeout>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d02d      	beq.n	8005044 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fec:	f043 0220 	orr.w	r2, r3, #32
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	e026      	b.n	8005046 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	9300      	str	r3, [sp, #0]
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	2200      	movs	r2, #0
 8005000:	2101      	movs	r1, #1
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f7ff ff54 	bl	8004eb0 <SPI_WaitFlagStateUntilTimeout>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d01a      	beq.n	8005044 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005012:	f043 0220 	orr.w	r2, r3, #32
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e013      	b.n	8005046 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	9300      	str	r3, [sp, #0]
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	2200      	movs	r2, #0
 8005026:	2101      	movs	r1, #1
 8005028:	68f8      	ldr	r0, [r7, #12]
 800502a:	f7ff ff41 	bl	8004eb0 <SPI_WaitFlagStateUntilTimeout>
 800502e:	4603      	mov	r3, r0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d007      	beq.n	8005044 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005038:	f043 0220 	orr.w	r2, r3, #32
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e000      	b.n	8005046 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
	...

08005050 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b088      	sub	sp, #32
 8005054:	af02      	add	r7, sp, #8
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800505c:	4b1b      	ldr	r3, [pc, #108]	; (80050cc <SPI_EndRxTxTransaction+0x7c>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a1b      	ldr	r2, [pc, #108]	; (80050d0 <SPI_EndRxTxTransaction+0x80>)
 8005062:	fba2 2303 	umull	r2, r3, r2, r3
 8005066:	0d5b      	lsrs	r3, r3, #21
 8005068:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800506c:	fb02 f303 	mul.w	r3, r2, r3
 8005070:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800507a:	d112      	bne.n	80050a2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	9300      	str	r3, [sp, #0]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2200      	movs	r2, #0
 8005084:	2180      	movs	r1, #128	; 0x80
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f7ff ff12 	bl	8004eb0 <SPI_WaitFlagStateUntilTimeout>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d016      	beq.n	80050c0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005096:	f043 0220 	orr.w	r2, r3, #32
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e00f      	b.n	80050c2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d00a      	beq.n	80050be <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	3b01      	subs	r3, #1
 80050ac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050b8:	2b80      	cmp	r3, #128	; 0x80
 80050ba:	d0f2      	beq.n	80050a2 <SPI_EndRxTxTransaction+0x52>
 80050bc:	e000      	b.n	80050c0 <SPI_EndRxTxTransaction+0x70>
        break;
 80050be:	bf00      	nop
  }

  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3718      	adds	r7, #24
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	20000000 	.word	0x20000000
 80050d0:	165e9f81 	.word	0x165e9f81

080050d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e01d      	b.n	8005122 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d106      	bne.n	8005100 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7fc fc40 	bl	8001980 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2202      	movs	r2, #2
 8005104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	3304      	adds	r3, #4
 8005110:	4619      	mov	r1, r3
 8005112:	4610      	mov	r0, r2
 8005114:	f000 f988 	bl	8005428 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800512a:	b480      	push	{r7}
 800512c:	b085      	sub	sp, #20
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68da      	ldr	r2, [r3, #12]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f042 0201 	orr.w	r2, r2, #1
 8005140:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	f003 0307 	and.w	r3, r3, #7
 800514c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2b06      	cmp	r3, #6
 8005152:	d007      	beq.n	8005164 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f042 0201 	orr.w	r2, r2, #1
 8005162:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005172:	b480      	push	{r7}
 8005174:	b083      	sub	sp, #12
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	68da      	ldr	r2, [r3, #12]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f022 0201 	bic.w	r2, r2, #1
 8005188:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6a1a      	ldr	r2, [r3, #32]
 8005190:	f241 1311 	movw	r3, #4369	; 0x1111
 8005194:	4013      	ands	r3, r2
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10f      	bne.n	80051ba <HAL_TIM_Base_Stop_IT+0x48>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	6a1a      	ldr	r2, [r3, #32]
 80051a0:	f240 4344 	movw	r3, #1092	; 0x444
 80051a4:	4013      	ands	r3, r2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d107      	bne.n	80051ba <HAL_TIM_Base_Stop_IT+0x48>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0201 	bic.w	r2, r2, #1
 80051b8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	f003 0302 	and.w	r3, r3, #2
 80051da:	2b02      	cmp	r3, #2
 80051dc:	d122      	bne.n	8005224 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	f003 0302 	and.w	r3, r3, #2
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d11b      	bne.n	8005224 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f06f 0202 	mvn.w	r2, #2
 80051f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2201      	movs	r2, #1
 80051fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	699b      	ldr	r3, [r3, #24]
 8005202:	f003 0303 	and.w	r3, r3, #3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d003      	beq.n	8005212 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 f8ee 	bl	80053ec <HAL_TIM_IC_CaptureCallback>
 8005210:	e005      	b.n	800521e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f8e0 	bl	80053d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f000 f8f1 	bl	8005400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	f003 0304 	and.w	r3, r3, #4
 800522e:	2b04      	cmp	r3, #4
 8005230:	d122      	bne.n	8005278 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f003 0304 	and.w	r3, r3, #4
 800523c:	2b04      	cmp	r3, #4
 800523e:	d11b      	bne.n	8005278 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f06f 0204 	mvn.w	r2, #4
 8005248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2202      	movs	r2, #2
 800524e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	699b      	ldr	r3, [r3, #24]
 8005256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f8c4 	bl	80053ec <HAL_TIM_IC_CaptureCallback>
 8005264:	e005      	b.n	8005272 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f8b6 	bl	80053d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f000 f8c7 	bl	8005400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	f003 0308 	and.w	r3, r3, #8
 8005282:	2b08      	cmp	r3, #8
 8005284:	d122      	bne.n	80052cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	f003 0308 	and.w	r3, r3, #8
 8005290:	2b08      	cmp	r3, #8
 8005292:	d11b      	bne.n	80052cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f06f 0208 	mvn.w	r2, #8
 800529c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2204      	movs	r2, #4
 80052a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	69db      	ldr	r3, [r3, #28]
 80052aa:	f003 0303 	and.w	r3, r3, #3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d003      	beq.n	80052ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 f89a 	bl	80053ec <HAL_TIM_IC_CaptureCallback>
 80052b8:	e005      	b.n	80052c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 f88c 	bl	80053d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 f89d 	bl	8005400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	f003 0310 	and.w	r3, r3, #16
 80052d6:	2b10      	cmp	r3, #16
 80052d8:	d122      	bne.n	8005320 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	f003 0310 	and.w	r3, r3, #16
 80052e4:	2b10      	cmp	r3, #16
 80052e6:	d11b      	bne.n	8005320 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f06f 0210 	mvn.w	r2, #16
 80052f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2208      	movs	r2, #8
 80052f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	69db      	ldr	r3, [r3, #28]
 80052fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005302:	2b00      	cmp	r3, #0
 8005304:	d003      	beq.n	800530e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 f870 	bl	80053ec <HAL_TIM_IC_CaptureCallback>
 800530c:	e005      	b.n	800531a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 f862 	bl	80053d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f000 f873 	bl	8005400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b01      	cmp	r3, #1
 800532c:	d10e      	bne.n	800534c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	f003 0301 	and.w	r3, r3, #1
 8005338:	2b01      	cmp	r3, #1
 800533a:	d107      	bne.n	800534c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f06f 0201 	mvn.w	r2, #1
 8005344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f7fc f93c 	bl	80015c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005356:	2b80      	cmp	r3, #128	; 0x80
 8005358:	d10e      	bne.n	8005378 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005364:	2b80      	cmp	r3, #128	; 0x80
 8005366:	d107      	bne.n	8005378 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 f97e 	bl	8005674 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005382:	2b40      	cmp	r3, #64	; 0x40
 8005384:	d10e      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005390:	2b40      	cmp	r3, #64	; 0x40
 8005392:	d107      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800539c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 f838 	bl	8005414 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	f003 0320 	and.w	r3, r3, #32
 80053ae:	2b20      	cmp	r3, #32
 80053b0:	d10e      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f003 0320 	and.w	r3, r3, #32
 80053bc:	2b20      	cmp	r3, #32
 80053be:	d107      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f06f 0220 	mvn.w	r2, #32
 80053c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 f948 	bl	8005660 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053d0:	bf00      	nop
 80053d2:	3708      	adds	r7, #8
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005428:	b480      	push	{r7}
 800542a:	b085      	sub	sp, #20
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a40      	ldr	r2, [pc, #256]	; (800553c <TIM_Base_SetConfig+0x114>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d013      	beq.n	8005468 <TIM_Base_SetConfig+0x40>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005446:	d00f      	beq.n	8005468 <TIM_Base_SetConfig+0x40>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a3d      	ldr	r2, [pc, #244]	; (8005540 <TIM_Base_SetConfig+0x118>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d00b      	beq.n	8005468 <TIM_Base_SetConfig+0x40>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a3c      	ldr	r2, [pc, #240]	; (8005544 <TIM_Base_SetConfig+0x11c>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d007      	beq.n	8005468 <TIM_Base_SetConfig+0x40>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a3b      	ldr	r2, [pc, #236]	; (8005548 <TIM_Base_SetConfig+0x120>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d003      	beq.n	8005468 <TIM_Base_SetConfig+0x40>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a3a      	ldr	r2, [pc, #232]	; (800554c <TIM_Base_SetConfig+0x124>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d108      	bne.n	800547a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800546e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	4313      	orrs	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	4a2f      	ldr	r2, [pc, #188]	; (800553c <TIM_Base_SetConfig+0x114>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d02b      	beq.n	80054da <TIM_Base_SetConfig+0xb2>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005488:	d027      	beq.n	80054da <TIM_Base_SetConfig+0xb2>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4a2c      	ldr	r2, [pc, #176]	; (8005540 <TIM_Base_SetConfig+0x118>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d023      	beq.n	80054da <TIM_Base_SetConfig+0xb2>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a2b      	ldr	r2, [pc, #172]	; (8005544 <TIM_Base_SetConfig+0x11c>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d01f      	beq.n	80054da <TIM_Base_SetConfig+0xb2>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a2a      	ldr	r2, [pc, #168]	; (8005548 <TIM_Base_SetConfig+0x120>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d01b      	beq.n	80054da <TIM_Base_SetConfig+0xb2>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a29      	ldr	r2, [pc, #164]	; (800554c <TIM_Base_SetConfig+0x124>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d017      	beq.n	80054da <TIM_Base_SetConfig+0xb2>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a28      	ldr	r2, [pc, #160]	; (8005550 <TIM_Base_SetConfig+0x128>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d013      	beq.n	80054da <TIM_Base_SetConfig+0xb2>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a27      	ldr	r2, [pc, #156]	; (8005554 <TIM_Base_SetConfig+0x12c>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d00f      	beq.n	80054da <TIM_Base_SetConfig+0xb2>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a26      	ldr	r2, [pc, #152]	; (8005558 <TIM_Base_SetConfig+0x130>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d00b      	beq.n	80054da <TIM_Base_SetConfig+0xb2>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a25      	ldr	r2, [pc, #148]	; (800555c <TIM_Base_SetConfig+0x134>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d007      	beq.n	80054da <TIM_Base_SetConfig+0xb2>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a24      	ldr	r2, [pc, #144]	; (8005560 <TIM_Base_SetConfig+0x138>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d003      	beq.n	80054da <TIM_Base_SetConfig+0xb2>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4a23      	ldr	r2, [pc, #140]	; (8005564 <TIM_Base_SetConfig+0x13c>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d108      	bne.n	80054ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	689a      	ldr	r2, [r3, #8]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a0a      	ldr	r2, [pc, #40]	; (800553c <TIM_Base_SetConfig+0x114>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d003      	beq.n	8005520 <TIM_Base_SetConfig+0xf8>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a0c      	ldr	r2, [pc, #48]	; (800554c <TIM_Base_SetConfig+0x124>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d103      	bne.n	8005528 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	691a      	ldr	r2, [r3, #16]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	615a      	str	r2, [r3, #20]
}
 800552e:	bf00      	nop
 8005530:	3714      	adds	r7, #20
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	40010000 	.word	0x40010000
 8005540:	40000400 	.word	0x40000400
 8005544:	40000800 	.word	0x40000800
 8005548:	40000c00 	.word	0x40000c00
 800554c:	40010400 	.word	0x40010400
 8005550:	40014000 	.word	0x40014000
 8005554:	40014400 	.word	0x40014400
 8005558:	40014800 	.word	0x40014800
 800555c:	40001800 	.word	0x40001800
 8005560:	40001c00 	.word	0x40001c00
 8005564:	40002000 	.word	0x40002000

08005568 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005578:	2b01      	cmp	r3, #1
 800557a:	d101      	bne.n	8005580 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800557c:	2302      	movs	r3, #2
 800557e:	e05a      	b.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2202      	movs	r2, #2
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68fa      	ldr	r2, [r7, #12]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a21      	ldr	r2, [pc, #132]	; (8005644 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d022      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055cc:	d01d      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a1d      	ldr	r2, [pc, #116]	; (8005648 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d018      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a1b      	ldr	r2, [pc, #108]	; (800564c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d013      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a1a      	ldr	r2, [pc, #104]	; (8005650 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d00e      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a18      	ldr	r2, [pc, #96]	; (8005654 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d009      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a17      	ldr	r2, [pc, #92]	; (8005658 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d004      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a15      	ldr	r2, [pc, #84]	; (800565c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d10c      	bne.n	8005624 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005610:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	68ba      	ldr	r2, [r7, #8]
 8005618:	4313      	orrs	r3, r2
 800561a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3714      	adds	r7, #20
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	40010000 	.word	0x40010000
 8005648:	40000400 	.word	0x40000400
 800564c:	40000800 	.word	0x40000800
 8005650:	40000c00 	.word	0x40000c00
 8005654:	40010400 	.word	0x40010400
 8005658:	40014000 	.word	0x40014000
 800565c:	40001800 	.word	0x40001800

08005660 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005668:	bf00      	nop
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800567c:	bf00      	nop
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d101      	bne.n	800569a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e03f      	b.n	800571a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d106      	bne.n	80056b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2200      	movs	r2, #0
 80056aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f7fc f9ca 	bl	8001a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2224      	movs	r2, #36	; 0x24
 80056b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68da      	ldr	r2, [r3, #12]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 fc03 	bl	8005ed8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	691a      	ldr	r2, [r3, #16]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	695a      	ldr	r2, [r3, #20]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68da      	ldr	r2, [r3, #12]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005700:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2220      	movs	r2, #32
 800570c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2220      	movs	r2, #32
 8005714:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3708      	adds	r7, #8
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
	...

08005724 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b086      	sub	sp, #24
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	4613      	mov	r3, r2
 8005730:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b20      	cmp	r3, #32
 800573c:	d166      	bne.n	800580c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d002      	beq.n	800574a <HAL_UART_Receive_DMA+0x26>
 8005744:	88fb      	ldrh	r3, [r7, #6]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e05f      	b.n	800580e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005754:	2b01      	cmp	r3, #1
 8005756:	d101      	bne.n	800575c <HAL_UART_Receive_DMA+0x38>
 8005758:	2302      	movs	r3, #2
 800575a:	e058      	b.n	800580e <HAL_UART_Receive_DMA+0xea>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005764:	68ba      	ldr	r2, [r7, #8]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	88fa      	ldrh	r2, [r7, #6]
 800576e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2222      	movs	r2, #34	; 0x22
 800577a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005782:	4a25      	ldr	r2, [pc, #148]	; (8005818 <HAL_UART_Receive_DMA+0xf4>)
 8005784:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800578a:	4a24      	ldr	r2, [pc, #144]	; (800581c <HAL_UART_Receive_DMA+0xf8>)
 800578c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005792:	4a23      	ldr	r2, [pc, #140]	; (8005820 <HAL_UART_Receive_DMA+0xfc>)
 8005794:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800579a:	2200      	movs	r2, #0
 800579c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800579e:	f107 0308 	add.w	r3, r7, #8
 80057a2:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	3304      	adds	r3, #4
 80057ae:	4619      	mov	r1, r3
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	88fb      	ldrh	r3, [r7, #6]
 80057b6:	f7fd fb93 	bl	8002ee0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80057ba:	2300      	movs	r3, #0
 80057bc:	613b      	str	r3, [r7, #16]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	613b      	str	r3, [r7, #16]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	613b      	str	r3, [r7, #16]
 80057ce:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057e6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	695a      	ldr	r2, [r3, #20]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f042 0201 	orr.w	r2, r2, #1
 80057f6:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	695a      	ldr	r2, [r3, #20]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005806:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005808:	2300      	movs	r3, #0
 800580a:	e000      	b.n	800580e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800580c:	2302      	movs	r3, #2
  }
}
 800580e:	4618      	mov	r0, r3
 8005810:	3718      	adds	r7, #24
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	08005b51 	.word	0x08005b51
 800581c:	08005bb9 	.word	0x08005bb9
 8005820:	08005bd5 	.word	0x08005bd5

08005824 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68da      	ldr	r2, [r3, #12]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 800583a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	695a      	ldr	r2, [r3, #20]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f022 0201 	bic.w	r2, r2, #1
 800584a:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005856:	2b80      	cmp	r3, #128	; 0x80
 8005858:	d124      	bne.n	80058a4 <HAL_UART_Abort+0x80>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	695a      	ldr	r2, [r3, #20]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005868:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800586e:	2b00      	cmp	r3, #0
 8005870:	d018      	beq.n	80058a4 <HAL_UART_Abort+0x80>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005876:	2200      	movs	r2, #0
 8005878:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800587e:	4618      	mov	r0, r3
 8005880:	f7fd fb86 	bl	8002f90 <HAL_DMA_Abort>
 8005884:	4603      	mov	r3, r0
 8005886:	2b00      	cmp	r3, #0
 8005888:	d00c      	beq.n	80058a4 <HAL_UART_Abort+0x80>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800588e:	4618      	mov	r0, r3
 8005890:	f7fd fd9a 	bl	80033c8 <HAL_DMA_GetError>
 8005894:	4603      	mov	r3, r0
 8005896:	2b20      	cmp	r3, #32
 8005898:	d104      	bne.n	80058a4 <HAL_UART_Abort+0x80>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2210      	movs	r2, #16
 800589e:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e03d      	b.n	8005920 <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ae:	2b40      	cmp	r3, #64	; 0x40
 80058b0:	d124      	bne.n	80058fc <HAL_UART_Abort+0xd8>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	695a      	ldr	r2, [r3, #20]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058c0:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d018      	beq.n	80058fc <HAL_UART_Abort+0xd8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058ce:	2200      	movs	r2, #0
 80058d0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7fd fb5a 	bl	8002f90 <HAL_DMA_Abort>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00c      	beq.n	80058fc <HAL_UART_Abort+0xd8>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7fd fd6e 	bl	80033c8 <HAL_DMA_GetError>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b20      	cmp	r3, #32
 80058f0:	d104      	bne.n	80058fc <HAL_UART_Abort+0xd8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2210      	movs	r2, #16
 80058f6:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e011      	b.n	8005920 <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2220      	movs	r2, #32
 8005912:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  huart->gState = HAL_UART_STATE_READY;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2220      	movs	r2, #32
 800591a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3708      	adds	r7, #8
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b088      	sub	sp, #32
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	695b      	ldr	r3, [r3, #20]
 8005946:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005948:	2300      	movs	r3, #0
 800594a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800594c:	2300      	movs	r3, #0
 800594e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	f003 030f 	and.w	r3, r3, #15
 8005956:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d10d      	bne.n	800597a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	f003 0320 	and.w	r3, r3, #32
 8005964:	2b00      	cmp	r3, #0
 8005966:	d008      	beq.n	800597a <HAL_UART_IRQHandler+0x52>
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	f003 0320 	and.w	r3, r3, #32
 800596e:	2b00      	cmp	r3, #0
 8005970:	d003      	beq.n	800597a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 fa2e 	bl	8005dd4 <UART_Receive_IT>
      return;
 8005978:	e0d1      	b.n	8005b1e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	2b00      	cmp	r3, #0
 800597e:	f000 80b0 	beq.w	8005ae2 <HAL_UART_IRQHandler+0x1ba>
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	2b00      	cmp	r3, #0
 800598a:	d105      	bne.n	8005998 <HAL_UART_IRQHandler+0x70>
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005992:	2b00      	cmp	r3, #0
 8005994:	f000 80a5 	beq.w	8005ae2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	f003 0301 	and.w	r3, r3, #1
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00a      	beq.n	80059b8 <HAL_UART_IRQHandler+0x90>
 80059a2:	69bb      	ldr	r3, [r7, #24]
 80059a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d005      	beq.n	80059b8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059b0:	f043 0201 	orr.w	r2, r3, #1
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	f003 0304 	and.w	r3, r3, #4
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d00a      	beq.n	80059d8 <HAL_UART_IRQHandler+0xb0>
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d005      	beq.n	80059d8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059d0:	f043 0202 	orr.w	r2, r3, #2
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00a      	beq.n	80059f8 <HAL_UART_IRQHandler+0xd0>
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	f003 0301 	and.w	r3, r3, #1
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d005      	beq.n	80059f8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059f0:	f043 0204 	orr.w	r2, r3, #4
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	f003 0308 	and.w	r3, r3, #8
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00f      	beq.n	8005a22 <HAL_UART_IRQHandler+0xfa>
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	f003 0320 	and.w	r3, r3, #32
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d104      	bne.n	8005a16 <HAL_UART_IRQHandler+0xee>
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	f003 0301 	and.w	r3, r3, #1
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d005      	beq.n	8005a22 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a1a:	f043 0208 	orr.w	r2, r3, #8
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d078      	beq.n	8005b1c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a2a:	69fb      	ldr	r3, [r7, #28]
 8005a2c:	f003 0320 	and.w	r3, r3, #32
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d007      	beq.n	8005a44 <HAL_UART_IRQHandler+0x11c>
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	f003 0320 	and.w	r3, r3, #32
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d002      	beq.n	8005a44 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 f9c8 	bl	8005dd4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a4e:	2b40      	cmp	r3, #64	; 0x40
 8005a50:	bf0c      	ite	eq
 8005a52:	2301      	moveq	r3, #1
 8005a54:	2300      	movne	r3, #0
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a5e:	f003 0308 	and.w	r3, r3, #8
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d102      	bne.n	8005a6c <HAL_UART_IRQHandler+0x144>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d031      	beq.n	8005ad0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f000 f911 	bl	8005c94 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	695b      	ldr	r3, [r3, #20]
 8005a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a7c:	2b40      	cmp	r3, #64	; 0x40
 8005a7e:	d123      	bne.n	8005ac8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	695a      	ldr	r2, [r3, #20]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a8e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d013      	beq.n	8005ac0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a9c:	4a21      	ldr	r2, [pc, #132]	; (8005b24 <HAL_UART_IRQHandler+0x1fc>)
 8005a9e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7fd fae3 	bl	8003070 <HAL_DMA_Abort_IT>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d016      	beq.n	8005ade <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005aba:	4610      	mov	r0, r2
 8005abc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005abe:	e00e      	b.n	8005ade <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f000 f83b 	bl	8005b3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac6:	e00a      	b.n	8005ade <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 f837 	bl	8005b3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ace:	e006      	b.n	8005ade <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 f833 	bl	8005b3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005adc:	e01e      	b.n	8005b1c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ade:	bf00      	nop
    return;
 8005ae0:	e01c      	b.n	8005b1c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d008      	beq.n	8005afe <HAL_UART_IRQHandler+0x1d6>
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 f8fe 	bl	8005cf8 <UART_Transmit_IT>
    return;
 8005afc:	e00f      	b.n	8005b1e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005afe:	69fb      	ldr	r3, [r7, #28]
 8005b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00a      	beq.n	8005b1e <HAL_UART_IRQHandler+0x1f6>
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d005      	beq.n	8005b1e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f000 f946 	bl	8005da4 <UART_EndTransmit_IT>
    return;
 8005b18:	bf00      	nop
 8005b1a:	e000      	b.n	8005b1e <HAL_UART_IRQHandler+0x1f6>
    return;
 8005b1c:	bf00      	nop
  }
}
 8005b1e:	3720      	adds	r7, #32
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	08005cd1 	.word	0x08005cd1

08005b28 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d11e      	bne.n	8005baa <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68da      	ldr	r2, [r3, #12]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b80:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	695a      	ldr	r2, [r3, #20]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f022 0201 	bic.w	r2, r2, #1
 8005b90:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	695a      	ldr	r2, [r3, #20]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ba0:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2220      	movs	r2, #32
 8005ba6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f7fb fcba 	bl	8001524 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bb0:	bf00      	nop
 8005bb2:	3710      	adds	r7, #16
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f7ff ffae 	bl	8005b28 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bcc:	bf00      	nop
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bf0:	2b80      	cmp	r3, #128	; 0x80
 8005bf2:	bf0c      	ite	eq
 8005bf4:	2301      	moveq	r3, #1
 8005bf6:	2300      	movne	r3, #0
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	2b21      	cmp	r3, #33	; 0x21
 8005c06:	d108      	bne.n	8005c1a <UART_DMAError+0x46>
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d005      	beq.n	8005c1a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	2200      	movs	r2, #0
 8005c12:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005c14:	68b8      	ldr	r0, [r7, #8]
 8005c16:	f000 f827 	bl	8005c68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	695b      	ldr	r3, [r3, #20]
 8005c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c24:	2b40      	cmp	r3, #64	; 0x40
 8005c26:	bf0c      	ite	eq
 8005c28:	2301      	moveq	r3, #1
 8005c2a:	2300      	movne	r3, #0
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	2b22      	cmp	r3, #34	; 0x22
 8005c3a:	d108      	bne.n	8005c4e <UART_DMAError+0x7a>
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d005      	beq.n	8005c4e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	2200      	movs	r2, #0
 8005c46:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005c48:	68b8      	ldr	r0, [r7, #8]
 8005c4a:	f000 f823 	bl	8005c94 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c52:	f043 0210 	orr.w	r2, r3, #16
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c5a:	68b8      	ldr	r0, [r7, #8]
 8005c5c:	f7ff ff6e 	bl	8005b3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c60:	bf00      	nop
 8005c62:	3710      	adds	r7, #16
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}

08005c68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68da      	ldr	r2, [r3, #12]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005c7e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2220      	movs	r2, #32
 8005c84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68da      	ldr	r2, [r3, #12]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005caa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	695a      	ldr	r2, [r3, #20]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0201 	bic.w	r2, r2, #1
 8005cba:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2220      	movs	r2, #32
 8005cc0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005cc4:	bf00      	nop
 8005cc6:	370c      	adds	r7, #12
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cdc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005cea:	68f8      	ldr	r0, [r7, #12]
 8005cec:	f7ff ff26 	bl	8005b3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cf0:	bf00      	nop
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b085      	sub	sp, #20
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	2b21      	cmp	r3, #33	; 0x21
 8005d0a:	d144      	bne.n	8005d96 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d14:	d11a      	bne.n	8005d4c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	881b      	ldrh	r3, [r3, #0]
 8005d20:	461a      	mov	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d2a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	691b      	ldr	r3, [r3, #16]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d105      	bne.n	8005d40 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6a1b      	ldr	r3, [r3, #32]
 8005d38:	1c9a      	adds	r2, r3, #2
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	621a      	str	r2, [r3, #32]
 8005d3e:	e00e      	b.n	8005d5e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6a1b      	ldr	r3, [r3, #32]
 8005d44:	1c5a      	adds	r2, r3, #1
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	621a      	str	r2, [r3, #32]
 8005d4a:	e008      	b.n	8005d5e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a1b      	ldr	r3, [r3, #32]
 8005d50:	1c59      	adds	r1, r3, #1
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	6211      	str	r1, [r2, #32]
 8005d56:	781a      	ldrb	r2, [r3, #0]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	3b01      	subs	r3, #1
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	687a      	ldr	r2, [r7, #4]
 8005d6a:	4619      	mov	r1, r3
 8005d6c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d10f      	bne.n	8005d92 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68da      	ldr	r2, [r3, #12]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d80:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	68da      	ldr	r2, [r3, #12]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d90:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d92:	2300      	movs	r3, #0
 8005d94:	e000      	b.n	8005d98 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005d96:	2302      	movs	r3, #2
  }
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3714      	adds	r7, #20
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68da      	ldr	r2, [r3, #12]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2220      	movs	r2, #32
 8005dc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f7fb fbf3 	bl	80015b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005dca:	2300      	movs	r3, #0
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3708      	adds	r7, #8
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	2b22      	cmp	r3, #34	; 0x22
 8005de6:	d171      	bne.n	8005ecc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005df0:	d123      	bne.n	8005e3a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d10e      	bne.n	8005e1e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	b29b      	uxth	r3, r3
 8005e08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e0c:	b29a      	uxth	r2, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e16:	1c9a      	adds	r2, r3, #2
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	629a      	str	r2, [r3, #40]	; 0x28
 8005e1c:	e029      	b.n	8005e72 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e32:	1c5a      	adds	r2, r3, #1
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	629a      	str	r2, [r3, #40]	; 0x28
 8005e38:	e01b      	b.n	8005e72 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d10a      	bne.n	8005e58 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	6858      	ldr	r0, [r3, #4]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e4c:	1c59      	adds	r1, r3, #1
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	6291      	str	r1, [r2, #40]	; 0x28
 8005e52:	b2c2      	uxtb	r2, r0
 8005e54:	701a      	strb	r2, [r3, #0]
 8005e56:	e00c      	b.n	8005e72 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	b2da      	uxtb	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e64:	1c58      	adds	r0, r3, #1
 8005e66:	6879      	ldr	r1, [r7, #4]
 8005e68:	6288      	str	r0, [r1, #40]	; 0x28
 8005e6a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005e6e:	b2d2      	uxtb	r2, r2
 8005e70:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	3b01      	subs	r3, #1
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	687a      	ldr	r2, [r7, #4]
 8005e7e:	4619      	mov	r1, r3
 8005e80:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d120      	bne.n	8005ec8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68da      	ldr	r2, [r3, #12]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 0220 	bic.w	r2, r2, #32
 8005e94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68da      	ldr	r2, [r3, #12]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ea4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	695a      	ldr	r2, [r3, #20]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f022 0201 	bic.w	r2, r2, #1
 8005eb4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2220      	movs	r2, #32
 8005eba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f7fb fb30 	bl	8001524 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	e002      	b.n	8005ece <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	e000      	b.n	8005ece <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005ecc:	2302      	movs	r3, #2
  }
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3710      	adds	r7, #16
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
	...

08005ed8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005edc:	b085      	sub	sp, #20
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	691b      	ldr	r3, [r3, #16]
 8005ee8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	68da      	ldr	r2, [r3, #12]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	430a      	orrs	r2, r1
 8005ef6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	689a      	ldr	r2, [r3, #8]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	691b      	ldr	r3, [r3, #16]
 8005f00:	431a      	orrs	r2, r3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	695b      	ldr	r3, [r3, #20]
 8005f06:	431a      	orrs	r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	69db      	ldr	r3, [r3, #28]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005f1a:	f023 030c 	bic.w	r3, r3, #12
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	6812      	ldr	r2, [r2, #0]
 8005f22:	68f9      	ldr	r1, [r7, #12]
 8005f24:	430b      	orrs	r3, r1
 8005f26:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	699a      	ldr	r2, [r3, #24]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	430a      	orrs	r2, r1
 8005f3c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	69db      	ldr	r3, [r3, #28]
 8005f42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f46:	f040 818b 	bne.w	8006260 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4ac1      	ldr	r2, [pc, #772]	; (8006254 <UART_SetConfig+0x37c>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d005      	beq.n	8005f60 <UART_SetConfig+0x88>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4abf      	ldr	r2, [pc, #764]	; (8006258 <UART_SetConfig+0x380>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	f040 80bd 	bne.w	80060da <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f60:	f7fd fe36 	bl	8003bd0 <HAL_RCC_GetPCLK2Freq>
 8005f64:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	461d      	mov	r5, r3
 8005f6a:	f04f 0600 	mov.w	r6, #0
 8005f6e:	46a8      	mov	r8, r5
 8005f70:	46b1      	mov	r9, r6
 8005f72:	eb18 0308 	adds.w	r3, r8, r8
 8005f76:	eb49 0409 	adc.w	r4, r9, r9
 8005f7a:	4698      	mov	r8, r3
 8005f7c:	46a1      	mov	r9, r4
 8005f7e:	eb18 0805 	adds.w	r8, r8, r5
 8005f82:	eb49 0906 	adc.w	r9, r9, r6
 8005f86:	f04f 0100 	mov.w	r1, #0
 8005f8a:	f04f 0200 	mov.w	r2, #0
 8005f8e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005f92:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005f96:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005f9a:	4688      	mov	r8, r1
 8005f9c:	4691      	mov	r9, r2
 8005f9e:	eb18 0005 	adds.w	r0, r8, r5
 8005fa2:	eb49 0106 	adc.w	r1, r9, r6
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	461d      	mov	r5, r3
 8005fac:	f04f 0600 	mov.w	r6, #0
 8005fb0:	196b      	adds	r3, r5, r5
 8005fb2:	eb46 0406 	adc.w	r4, r6, r6
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	4623      	mov	r3, r4
 8005fba:	f7fa f923 	bl	8000204 <__aeabi_uldivmod>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	460c      	mov	r4, r1
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	4ba5      	ldr	r3, [pc, #660]	; (800625c <UART_SetConfig+0x384>)
 8005fc6:	fba3 2302 	umull	r2, r3, r3, r2
 8005fca:	095b      	lsrs	r3, r3, #5
 8005fcc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	461d      	mov	r5, r3
 8005fd4:	f04f 0600 	mov.w	r6, #0
 8005fd8:	46a9      	mov	r9, r5
 8005fda:	46b2      	mov	sl, r6
 8005fdc:	eb19 0309 	adds.w	r3, r9, r9
 8005fe0:	eb4a 040a 	adc.w	r4, sl, sl
 8005fe4:	4699      	mov	r9, r3
 8005fe6:	46a2      	mov	sl, r4
 8005fe8:	eb19 0905 	adds.w	r9, r9, r5
 8005fec:	eb4a 0a06 	adc.w	sl, sl, r6
 8005ff0:	f04f 0100 	mov.w	r1, #0
 8005ff4:	f04f 0200 	mov.w	r2, #0
 8005ff8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ffc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006000:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006004:	4689      	mov	r9, r1
 8006006:	4692      	mov	sl, r2
 8006008:	eb19 0005 	adds.w	r0, r9, r5
 800600c:	eb4a 0106 	adc.w	r1, sl, r6
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	461d      	mov	r5, r3
 8006016:	f04f 0600 	mov.w	r6, #0
 800601a:	196b      	adds	r3, r5, r5
 800601c:	eb46 0406 	adc.w	r4, r6, r6
 8006020:	461a      	mov	r2, r3
 8006022:	4623      	mov	r3, r4
 8006024:	f7fa f8ee 	bl	8000204 <__aeabi_uldivmod>
 8006028:	4603      	mov	r3, r0
 800602a:	460c      	mov	r4, r1
 800602c:	461a      	mov	r2, r3
 800602e:	4b8b      	ldr	r3, [pc, #556]	; (800625c <UART_SetConfig+0x384>)
 8006030:	fba3 1302 	umull	r1, r3, r3, r2
 8006034:	095b      	lsrs	r3, r3, #5
 8006036:	2164      	movs	r1, #100	; 0x64
 8006038:	fb01 f303 	mul.w	r3, r1, r3
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	00db      	lsls	r3, r3, #3
 8006040:	3332      	adds	r3, #50	; 0x32
 8006042:	4a86      	ldr	r2, [pc, #536]	; (800625c <UART_SetConfig+0x384>)
 8006044:	fba2 2303 	umull	r2, r3, r2, r3
 8006048:	095b      	lsrs	r3, r3, #5
 800604a:	005b      	lsls	r3, r3, #1
 800604c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006050:	4498      	add	r8, r3
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	461d      	mov	r5, r3
 8006056:	f04f 0600 	mov.w	r6, #0
 800605a:	46a9      	mov	r9, r5
 800605c:	46b2      	mov	sl, r6
 800605e:	eb19 0309 	adds.w	r3, r9, r9
 8006062:	eb4a 040a 	adc.w	r4, sl, sl
 8006066:	4699      	mov	r9, r3
 8006068:	46a2      	mov	sl, r4
 800606a:	eb19 0905 	adds.w	r9, r9, r5
 800606e:	eb4a 0a06 	adc.w	sl, sl, r6
 8006072:	f04f 0100 	mov.w	r1, #0
 8006076:	f04f 0200 	mov.w	r2, #0
 800607a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800607e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006082:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006086:	4689      	mov	r9, r1
 8006088:	4692      	mov	sl, r2
 800608a:	eb19 0005 	adds.w	r0, r9, r5
 800608e:	eb4a 0106 	adc.w	r1, sl, r6
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	461d      	mov	r5, r3
 8006098:	f04f 0600 	mov.w	r6, #0
 800609c:	196b      	adds	r3, r5, r5
 800609e:	eb46 0406 	adc.w	r4, r6, r6
 80060a2:	461a      	mov	r2, r3
 80060a4:	4623      	mov	r3, r4
 80060a6:	f7fa f8ad 	bl	8000204 <__aeabi_uldivmod>
 80060aa:	4603      	mov	r3, r0
 80060ac:	460c      	mov	r4, r1
 80060ae:	461a      	mov	r2, r3
 80060b0:	4b6a      	ldr	r3, [pc, #424]	; (800625c <UART_SetConfig+0x384>)
 80060b2:	fba3 1302 	umull	r1, r3, r3, r2
 80060b6:	095b      	lsrs	r3, r3, #5
 80060b8:	2164      	movs	r1, #100	; 0x64
 80060ba:	fb01 f303 	mul.w	r3, r1, r3
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	00db      	lsls	r3, r3, #3
 80060c2:	3332      	adds	r3, #50	; 0x32
 80060c4:	4a65      	ldr	r2, [pc, #404]	; (800625c <UART_SetConfig+0x384>)
 80060c6:	fba2 2303 	umull	r2, r3, r2, r3
 80060ca:	095b      	lsrs	r3, r3, #5
 80060cc:	f003 0207 	and.w	r2, r3, #7
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4442      	add	r2, r8
 80060d6:	609a      	str	r2, [r3, #8]
 80060d8:	e26f      	b.n	80065ba <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80060da:	f7fd fd65 	bl	8003ba8 <HAL_RCC_GetPCLK1Freq>
 80060de:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	461d      	mov	r5, r3
 80060e4:	f04f 0600 	mov.w	r6, #0
 80060e8:	46a8      	mov	r8, r5
 80060ea:	46b1      	mov	r9, r6
 80060ec:	eb18 0308 	adds.w	r3, r8, r8
 80060f0:	eb49 0409 	adc.w	r4, r9, r9
 80060f4:	4698      	mov	r8, r3
 80060f6:	46a1      	mov	r9, r4
 80060f8:	eb18 0805 	adds.w	r8, r8, r5
 80060fc:	eb49 0906 	adc.w	r9, r9, r6
 8006100:	f04f 0100 	mov.w	r1, #0
 8006104:	f04f 0200 	mov.w	r2, #0
 8006108:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800610c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006110:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006114:	4688      	mov	r8, r1
 8006116:	4691      	mov	r9, r2
 8006118:	eb18 0005 	adds.w	r0, r8, r5
 800611c:	eb49 0106 	adc.w	r1, r9, r6
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	461d      	mov	r5, r3
 8006126:	f04f 0600 	mov.w	r6, #0
 800612a:	196b      	adds	r3, r5, r5
 800612c:	eb46 0406 	adc.w	r4, r6, r6
 8006130:	461a      	mov	r2, r3
 8006132:	4623      	mov	r3, r4
 8006134:	f7fa f866 	bl	8000204 <__aeabi_uldivmod>
 8006138:	4603      	mov	r3, r0
 800613a:	460c      	mov	r4, r1
 800613c:	461a      	mov	r2, r3
 800613e:	4b47      	ldr	r3, [pc, #284]	; (800625c <UART_SetConfig+0x384>)
 8006140:	fba3 2302 	umull	r2, r3, r3, r2
 8006144:	095b      	lsrs	r3, r3, #5
 8006146:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	461d      	mov	r5, r3
 800614e:	f04f 0600 	mov.w	r6, #0
 8006152:	46a9      	mov	r9, r5
 8006154:	46b2      	mov	sl, r6
 8006156:	eb19 0309 	adds.w	r3, r9, r9
 800615a:	eb4a 040a 	adc.w	r4, sl, sl
 800615e:	4699      	mov	r9, r3
 8006160:	46a2      	mov	sl, r4
 8006162:	eb19 0905 	adds.w	r9, r9, r5
 8006166:	eb4a 0a06 	adc.w	sl, sl, r6
 800616a:	f04f 0100 	mov.w	r1, #0
 800616e:	f04f 0200 	mov.w	r2, #0
 8006172:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006176:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800617a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800617e:	4689      	mov	r9, r1
 8006180:	4692      	mov	sl, r2
 8006182:	eb19 0005 	adds.w	r0, r9, r5
 8006186:	eb4a 0106 	adc.w	r1, sl, r6
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	461d      	mov	r5, r3
 8006190:	f04f 0600 	mov.w	r6, #0
 8006194:	196b      	adds	r3, r5, r5
 8006196:	eb46 0406 	adc.w	r4, r6, r6
 800619a:	461a      	mov	r2, r3
 800619c:	4623      	mov	r3, r4
 800619e:	f7fa f831 	bl	8000204 <__aeabi_uldivmod>
 80061a2:	4603      	mov	r3, r0
 80061a4:	460c      	mov	r4, r1
 80061a6:	461a      	mov	r2, r3
 80061a8:	4b2c      	ldr	r3, [pc, #176]	; (800625c <UART_SetConfig+0x384>)
 80061aa:	fba3 1302 	umull	r1, r3, r3, r2
 80061ae:	095b      	lsrs	r3, r3, #5
 80061b0:	2164      	movs	r1, #100	; 0x64
 80061b2:	fb01 f303 	mul.w	r3, r1, r3
 80061b6:	1ad3      	subs	r3, r2, r3
 80061b8:	00db      	lsls	r3, r3, #3
 80061ba:	3332      	adds	r3, #50	; 0x32
 80061bc:	4a27      	ldr	r2, [pc, #156]	; (800625c <UART_SetConfig+0x384>)
 80061be:	fba2 2303 	umull	r2, r3, r2, r3
 80061c2:	095b      	lsrs	r3, r3, #5
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80061ca:	4498      	add	r8, r3
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	461d      	mov	r5, r3
 80061d0:	f04f 0600 	mov.w	r6, #0
 80061d4:	46a9      	mov	r9, r5
 80061d6:	46b2      	mov	sl, r6
 80061d8:	eb19 0309 	adds.w	r3, r9, r9
 80061dc:	eb4a 040a 	adc.w	r4, sl, sl
 80061e0:	4699      	mov	r9, r3
 80061e2:	46a2      	mov	sl, r4
 80061e4:	eb19 0905 	adds.w	r9, r9, r5
 80061e8:	eb4a 0a06 	adc.w	sl, sl, r6
 80061ec:	f04f 0100 	mov.w	r1, #0
 80061f0:	f04f 0200 	mov.w	r2, #0
 80061f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061f8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80061fc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006200:	4689      	mov	r9, r1
 8006202:	4692      	mov	sl, r2
 8006204:	eb19 0005 	adds.w	r0, r9, r5
 8006208:	eb4a 0106 	adc.w	r1, sl, r6
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	461d      	mov	r5, r3
 8006212:	f04f 0600 	mov.w	r6, #0
 8006216:	196b      	adds	r3, r5, r5
 8006218:	eb46 0406 	adc.w	r4, r6, r6
 800621c:	461a      	mov	r2, r3
 800621e:	4623      	mov	r3, r4
 8006220:	f7f9 fff0 	bl	8000204 <__aeabi_uldivmod>
 8006224:	4603      	mov	r3, r0
 8006226:	460c      	mov	r4, r1
 8006228:	461a      	mov	r2, r3
 800622a:	4b0c      	ldr	r3, [pc, #48]	; (800625c <UART_SetConfig+0x384>)
 800622c:	fba3 1302 	umull	r1, r3, r3, r2
 8006230:	095b      	lsrs	r3, r3, #5
 8006232:	2164      	movs	r1, #100	; 0x64
 8006234:	fb01 f303 	mul.w	r3, r1, r3
 8006238:	1ad3      	subs	r3, r2, r3
 800623a:	00db      	lsls	r3, r3, #3
 800623c:	3332      	adds	r3, #50	; 0x32
 800623e:	4a07      	ldr	r2, [pc, #28]	; (800625c <UART_SetConfig+0x384>)
 8006240:	fba2 2303 	umull	r2, r3, r2, r3
 8006244:	095b      	lsrs	r3, r3, #5
 8006246:	f003 0207 	and.w	r2, r3, #7
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4442      	add	r2, r8
 8006250:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006252:	e1b2      	b.n	80065ba <UART_SetConfig+0x6e2>
 8006254:	40011000 	.word	0x40011000
 8006258:	40011400 	.word	0x40011400
 800625c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4ad7      	ldr	r2, [pc, #860]	; (80065c4 <UART_SetConfig+0x6ec>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d005      	beq.n	8006276 <UART_SetConfig+0x39e>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4ad6      	ldr	r2, [pc, #856]	; (80065c8 <UART_SetConfig+0x6f0>)
 8006270:	4293      	cmp	r3, r2
 8006272:	f040 80d1 	bne.w	8006418 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006276:	f7fd fcab 	bl	8003bd0 <HAL_RCC_GetPCLK2Freq>
 800627a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	469a      	mov	sl, r3
 8006280:	f04f 0b00 	mov.w	fp, #0
 8006284:	46d0      	mov	r8, sl
 8006286:	46d9      	mov	r9, fp
 8006288:	eb18 0308 	adds.w	r3, r8, r8
 800628c:	eb49 0409 	adc.w	r4, r9, r9
 8006290:	4698      	mov	r8, r3
 8006292:	46a1      	mov	r9, r4
 8006294:	eb18 080a 	adds.w	r8, r8, sl
 8006298:	eb49 090b 	adc.w	r9, r9, fp
 800629c:	f04f 0100 	mov.w	r1, #0
 80062a0:	f04f 0200 	mov.w	r2, #0
 80062a4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80062a8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80062ac:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80062b0:	4688      	mov	r8, r1
 80062b2:	4691      	mov	r9, r2
 80062b4:	eb1a 0508 	adds.w	r5, sl, r8
 80062b8:	eb4b 0609 	adc.w	r6, fp, r9
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	4619      	mov	r1, r3
 80062c2:	f04f 0200 	mov.w	r2, #0
 80062c6:	f04f 0300 	mov.w	r3, #0
 80062ca:	f04f 0400 	mov.w	r4, #0
 80062ce:	0094      	lsls	r4, r2, #2
 80062d0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80062d4:	008b      	lsls	r3, r1, #2
 80062d6:	461a      	mov	r2, r3
 80062d8:	4623      	mov	r3, r4
 80062da:	4628      	mov	r0, r5
 80062dc:	4631      	mov	r1, r6
 80062de:	f7f9 ff91 	bl	8000204 <__aeabi_uldivmod>
 80062e2:	4603      	mov	r3, r0
 80062e4:	460c      	mov	r4, r1
 80062e6:	461a      	mov	r2, r3
 80062e8:	4bb8      	ldr	r3, [pc, #736]	; (80065cc <UART_SetConfig+0x6f4>)
 80062ea:	fba3 2302 	umull	r2, r3, r3, r2
 80062ee:	095b      	lsrs	r3, r3, #5
 80062f0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	469b      	mov	fp, r3
 80062f8:	f04f 0c00 	mov.w	ip, #0
 80062fc:	46d9      	mov	r9, fp
 80062fe:	46e2      	mov	sl, ip
 8006300:	eb19 0309 	adds.w	r3, r9, r9
 8006304:	eb4a 040a 	adc.w	r4, sl, sl
 8006308:	4699      	mov	r9, r3
 800630a:	46a2      	mov	sl, r4
 800630c:	eb19 090b 	adds.w	r9, r9, fp
 8006310:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006314:	f04f 0100 	mov.w	r1, #0
 8006318:	f04f 0200 	mov.w	r2, #0
 800631c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006320:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006324:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006328:	4689      	mov	r9, r1
 800632a:	4692      	mov	sl, r2
 800632c:	eb1b 0509 	adds.w	r5, fp, r9
 8006330:	eb4c 060a 	adc.w	r6, ip, sl
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	4619      	mov	r1, r3
 800633a:	f04f 0200 	mov.w	r2, #0
 800633e:	f04f 0300 	mov.w	r3, #0
 8006342:	f04f 0400 	mov.w	r4, #0
 8006346:	0094      	lsls	r4, r2, #2
 8006348:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800634c:	008b      	lsls	r3, r1, #2
 800634e:	461a      	mov	r2, r3
 8006350:	4623      	mov	r3, r4
 8006352:	4628      	mov	r0, r5
 8006354:	4631      	mov	r1, r6
 8006356:	f7f9 ff55 	bl	8000204 <__aeabi_uldivmod>
 800635a:	4603      	mov	r3, r0
 800635c:	460c      	mov	r4, r1
 800635e:	461a      	mov	r2, r3
 8006360:	4b9a      	ldr	r3, [pc, #616]	; (80065cc <UART_SetConfig+0x6f4>)
 8006362:	fba3 1302 	umull	r1, r3, r3, r2
 8006366:	095b      	lsrs	r3, r3, #5
 8006368:	2164      	movs	r1, #100	; 0x64
 800636a:	fb01 f303 	mul.w	r3, r1, r3
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	011b      	lsls	r3, r3, #4
 8006372:	3332      	adds	r3, #50	; 0x32
 8006374:	4a95      	ldr	r2, [pc, #596]	; (80065cc <UART_SetConfig+0x6f4>)
 8006376:	fba2 2303 	umull	r2, r3, r2, r3
 800637a:	095b      	lsrs	r3, r3, #5
 800637c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006380:	4498      	add	r8, r3
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	469b      	mov	fp, r3
 8006386:	f04f 0c00 	mov.w	ip, #0
 800638a:	46d9      	mov	r9, fp
 800638c:	46e2      	mov	sl, ip
 800638e:	eb19 0309 	adds.w	r3, r9, r9
 8006392:	eb4a 040a 	adc.w	r4, sl, sl
 8006396:	4699      	mov	r9, r3
 8006398:	46a2      	mov	sl, r4
 800639a:	eb19 090b 	adds.w	r9, r9, fp
 800639e:	eb4a 0a0c 	adc.w	sl, sl, ip
 80063a2:	f04f 0100 	mov.w	r1, #0
 80063a6:	f04f 0200 	mov.w	r2, #0
 80063aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80063b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80063b6:	4689      	mov	r9, r1
 80063b8:	4692      	mov	sl, r2
 80063ba:	eb1b 0509 	adds.w	r5, fp, r9
 80063be:	eb4c 060a 	adc.w	r6, ip, sl
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	4619      	mov	r1, r3
 80063c8:	f04f 0200 	mov.w	r2, #0
 80063cc:	f04f 0300 	mov.w	r3, #0
 80063d0:	f04f 0400 	mov.w	r4, #0
 80063d4:	0094      	lsls	r4, r2, #2
 80063d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80063da:	008b      	lsls	r3, r1, #2
 80063dc:	461a      	mov	r2, r3
 80063de:	4623      	mov	r3, r4
 80063e0:	4628      	mov	r0, r5
 80063e2:	4631      	mov	r1, r6
 80063e4:	f7f9 ff0e 	bl	8000204 <__aeabi_uldivmod>
 80063e8:	4603      	mov	r3, r0
 80063ea:	460c      	mov	r4, r1
 80063ec:	461a      	mov	r2, r3
 80063ee:	4b77      	ldr	r3, [pc, #476]	; (80065cc <UART_SetConfig+0x6f4>)
 80063f0:	fba3 1302 	umull	r1, r3, r3, r2
 80063f4:	095b      	lsrs	r3, r3, #5
 80063f6:	2164      	movs	r1, #100	; 0x64
 80063f8:	fb01 f303 	mul.w	r3, r1, r3
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	011b      	lsls	r3, r3, #4
 8006400:	3332      	adds	r3, #50	; 0x32
 8006402:	4a72      	ldr	r2, [pc, #456]	; (80065cc <UART_SetConfig+0x6f4>)
 8006404:	fba2 2303 	umull	r2, r3, r2, r3
 8006408:	095b      	lsrs	r3, r3, #5
 800640a:	f003 020f 	and.w	r2, r3, #15
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4442      	add	r2, r8
 8006414:	609a      	str	r2, [r3, #8]
 8006416:	e0d0      	b.n	80065ba <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006418:	f7fd fbc6 	bl	8003ba8 <HAL_RCC_GetPCLK1Freq>
 800641c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	469a      	mov	sl, r3
 8006422:	f04f 0b00 	mov.w	fp, #0
 8006426:	46d0      	mov	r8, sl
 8006428:	46d9      	mov	r9, fp
 800642a:	eb18 0308 	adds.w	r3, r8, r8
 800642e:	eb49 0409 	adc.w	r4, r9, r9
 8006432:	4698      	mov	r8, r3
 8006434:	46a1      	mov	r9, r4
 8006436:	eb18 080a 	adds.w	r8, r8, sl
 800643a:	eb49 090b 	adc.w	r9, r9, fp
 800643e:	f04f 0100 	mov.w	r1, #0
 8006442:	f04f 0200 	mov.w	r2, #0
 8006446:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800644a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800644e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006452:	4688      	mov	r8, r1
 8006454:	4691      	mov	r9, r2
 8006456:	eb1a 0508 	adds.w	r5, sl, r8
 800645a:	eb4b 0609 	adc.w	r6, fp, r9
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	4619      	mov	r1, r3
 8006464:	f04f 0200 	mov.w	r2, #0
 8006468:	f04f 0300 	mov.w	r3, #0
 800646c:	f04f 0400 	mov.w	r4, #0
 8006470:	0094      	lsls	r4, r2, #2
 8006472:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006476:	008b      	lsls	r3, r1, #2
 8006478:	461a      	mov	r2, r3
 800647a:	4623      	mov	r3, r4
 800647c:	4628      	mov	r0, r5
 800647e:	4631      	mov	r1, r6
 8006480:	f7f9 fec0 	bl	8000204 <__aeabi_uldivmod>
 8006484:	4603      	mov	r3, r0
 8006486:	460c      	mov	r4, r1
 8006488:	461a      	mov	r2, r3
 800648a:	4b50      	ldr	r3, [pc, #320]	; (80065cc <UART_SetConfig+0x6f4>)
 800648c:	fba3 2302 	umull	r2, r3, r3, r2
 8006490:	095b      	lsrs	r3, r3, #5
 8006492:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	469b      	mov	fp, r3
 800649a:	f04f 0c00 	mov.w	ip, #0
 800649e:	46d9      	mov	r9, fp
 80064a0:	46e2      	mov	sl, ip
 80064a2:	eb19 0309 	adds.w	r3, r9, r9
 80064a6:	eb4a 040a 	adc.w	r4, sl, sl
 80064aa:	4699      	mov	r9, r3
 80064ac:	46a2      	mov	sl, r4
 80064ae:	eb19 090b 	adds.w	r9, r9, fp
 80064b2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80064b6:	f04f 0100 	mov.w	r1, #0
 80064ba:	f04f 0200 	mov.w	r2, #0
 80064be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064c2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80064c6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80064ca:	4689      	mov	r9, r1
 80064cc:	4692      	mov	sl, r2
 80064ce:	eb1b 0509 	adds.w	r5, fp, r9
 80064d2:	eb4c 060a 	adc.w	r6, ip, sl
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	4619      	mov	r1, r3
 80064dc:	f04f 0200 	mov.w	r2, #0
 80064e0:	f04f 0300 	mov.w	r3, #0
 80064e4:	f04f 0400 	mov.w	r4, #0
 80064e8:	0094      	lsls	r4, r2, #2
 80064ea:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80064ee:	008b      	lsls	r3, r1, #2
 80064f0:	461a      	mov	r2, r3
 80064f2:	4623      	mov	r3, r4
 80064f4:	4628      	mov	r0, r5
 80064f6:	4631      	mov	r1, r6
 80064f8:	f7f9 fe84 	bl	8000204 <__aeabi_uldivmod>
 80064fc:	4603      	mov	r3, r0
 80064fe:	460c      	mov	r4, r1
 8006500:	461a      	mov	r2, r3
 8006502:	4b32      	ldr	r3, [pc, #200]	; (80065cc <UART_SetConfig+0x6f4>)
 8006504:	fba3 1302 	umull	r1, r3, r3, r2
 8006508:	095b      	lsrs	r3, r3, #5
 800650a:	2164      	movs	r1, #100	; 0x64
 800650c:	fb01 f303 	mul.w	r3, r1, r3
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	011b      	lsls	r3, r3, #4
 8006514:	3332      	adds	r3, #50	; 0x32
 8006516:	4a2d      	ldr	r2, [pc, #180]	; (80065cc <UART_SetConfig+0x6f4>)
 8006518:	fba2 2303 	umull	r2, r3, r2, r3
 800651c:	095b      	lsrs	r3, r3, #5
 800651e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006522:	4498      	add	r8, r3
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	469b      	mov	fp, r3
 8006528:	f04f 0c00 	mov.w	ip, #0
 800652c:	46d9      	mov	r9, fp
 800652e:	46e2      	mov	sl, ip
 8006530:	eb19 0309 	adds.w	r3, r9, r9
 8006534:	eb4a 040a 	adc.w	r4, sl, sl
 8006538:	4699      	mov	r9, r3
 800653a:	46a2      	mov	sl, r4
 800653c:	eb19 090b 	adds.w	r9, r9, fp
 8006540:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006544:	f04f 0100 	mov.w	r1, #0
 8006548:	f04f 0200 	mov.w	r2, #0
 800654c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006550:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006554:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006558:	4689      	mov	r9, r1
 800655a:	4692      	mov	sl, r2
 800655c:	eb1b 0509 	adds.w	r5, fp, r9
 8006560:	eb4c 060a 	adc.w	r6, ip, sl
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	4619      	mov	r1, r3
 800656a:	f04f 0200 	mov.w	r2, #0
 800656e:	f04f 0300 	mov.w	r3, #0
 8006572:	f04f 0400 	mov.w	r4, #0
 8006576:	0094      	lsls	r4, r2, #2
 8006578:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800657c:	008b      	lsls	r3, r1, #2
 800657e:	461a      	mov	r2, r3
 8006580:	4623      	mov	r3, r4
 8006582:	4628      	mov	r0, r5
 8006584:	4631      	mov	r1, r6
 8006586:	f7f9 fe3d 	bl	8000204 <__aeabi_uldivmod>
 800658a:	4603      	mov	r3, r0
 800658c:	460c      	mov	r4, r1
 800658e:	461a      	mov	r2, r3
 8006590:	4b0e      	ldr	r3, [pc, #56]	; (80065cc <UART_SetConfig+0x6f4>)
 8006592:	fba3 1302 	umull	r1, r3, r3, r2
 8006596:	095b      	lsrs	r3, r3, #5
 8006598:	2164      	movs	r1, #100	; 0x64
 800659a:	fb01 f303 	mul.w	r3, r1, r3
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	011b      	lsls	r3, r3, #4
 80065a2:	3332      	adds	r3, #50	; 0x32
 80065a4:	4a09      	ldr	r2, [pc, #36]	; (80065cc <UART_SetConfig+0x6f4>)
 80065a6:	fba2 2303 	umull	r2, r3, r2, r3
 80065aa:	095b      	lsrs	r3, r3, #5
 80065ac:	f003 020f 	and.w	r2, r3, #15
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4442      	add	r2, r8
 80065b6:	609a      	str	r2, [r3, #8]
}
 80065b8:	e7ff      	b.n	80065ba <UART_SetConfig+0x6e2>
 80065ba:	bf00      	nop
 80065bc:	3714      	adds	r7, #20
 80065be:	46bd      	mov	sp, r7
 80065c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065c4:	40011000 	.word	0x40011000
 80065c8:	40011400 	.word	0x40011400
 80065cc:	51eb851f 	.word	0x51eb851f

080065d0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80065d4:	4904      	ldr	r1, [pc, #16]	; (80065e8 <MX_FATFS_Init+0x18>)
 80065d6:	4805      	ldr	r0, [pc, #20]	; (80065ec <MX_FATFS_Init+0x1c>)
 80065d8:	f002 fa0e 	bl	80089f8 <FATFS_LinkDriver>
 80065dc:	4603      	mov	r3, r0
 80065de:	461a      	mov	r2, r3
 80065e0:	4b03      	ldr	r3, [pc, #12]	; (80065f0 <MX_FATFS_Init+0x20>)
 80065e2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 80065e4:	bf00      	nop
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	200009e4 	.word	0x200009e4
 80065ec:	20000010 	.word	0x20000010
 80065f0:	200009e8 	.word	0x200009e8

080065f4 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80065f4:	b480      	push	{r7}
 80065f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80065f8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr

08006604 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b082      	sub	sp, #8
 8006608:	af00      	add	r7, sp, #0
 800660a:	4603      	mov	r3, r0
 800660c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800660e:	79fb      	ldrb	r3, [r7, #7]
 8006610:	4618      	mov	r0, r3
 8006612:	f7fb fe9f 	bl	8002354 <USER_SPI_initialize>
 8006616:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006618:	4618      	mov	r0, r3
 800661a:	3708      	adds	r7, #8
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b082      	sub	sp, #8
 8006624:	af00      	add	r7, sp, #0
 8006626:	4603      	mov	r3, r0
 8006628:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 800662a:	79fb      	ldrb	r3, [r7, #7]
 800662c:	4618      	mov	r0, r3
 800662e:	f7fb ff71 	bl	8002514 <USER_SPI_status>
 8006632:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006634:	4618      	mov	r0, r3
 8006636:	3708      	adds	r7, #8
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	60b9      	str	r1, [r7, #8]
 8006644:	607a      	str	r2, [r7, #4]
 8006646:	603b      	str	r3, [r7, #0]
 8006648:	4603      	mov	r3, r0
 800664a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 800664c:	7bf8      	ldrb	r0, [r7, #15]
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	68b9      	ldr	r1, [r7, #8]
 8006654:	f7fb ff74 	bl	8002540 <USER_SPI_read>
 8006658:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800665a:	4618      	mov	r0, r3
 800665c:	3710      	adds	r7, #16
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}

08006662 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 8006662:	b580      	push	{r7, lr}
 8006664:	b084      	sub	sp, #16
 8006666:	af00      	add	r7, sp, #0
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
 800666c:	603b      	str	r3, [r7, #0]
 800666e:	4603      	mov	r3, r0
 8006670:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */


    return USER_SPI_write(pdrv, buff, sector, count);
 8006672:	7bf8      	ldrb	r0, [r7, #15]
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	68b9      	ldr	r1, [r7, #8]
 800667a:	f7fb ffc7 	bl	800260c <USER_SPI_write>
 800667e:	4603      	mov	r3, r0

  /* USER CODE END WRITE */
}
 8006680:	4618      	mov	r0, r3
 8006682:	3710      	adds	r7, #16
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af00      	add	r7, sp, #0
 800668e:	4603      	mov	r3, r0
 8006690:	603a      	str	r2, [r7, #0]
 8006692:	71fb      	strb	r3, [r7, #7]
 8006694:	460b      	mov	r3, r1
 8006696:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8006698:	79b9      	ldrb	r1, [r7, #6]
 800669a:	79fb      	ldrb	r3, [r7, #7]
 800669c:	683a      	ldr	r2, [r7, #0]
 800669e:	4618      	mov	r0, r3
 80066a0:	f7fc f830 	bl	8002704 <USER_SPI_ioctl>
 80066a4:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3708      	adds	r7, #8
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
	...

080066b0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b084      	sub	sp, #16
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	4603      	mov	r3, r0
 80066b8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80066ba:	79fb      	ldrb	r3, [r7, #7]
 80066bc:	4a08      	ldr	r2, [pc, #32]	; (80066e0 <disk_status+0x30>)
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	4413      	add	r3, r2
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	79fa      	ldrb	r2, [r7, #7]
 80066c8:	4905      	ldr	r1, [pc, #20]	; (80066e0 <disk_status+0x30>)
 80066ca:	440a      	add	r2, r1
 80066cc:	7a12      	ldrb	r2, [r2, #8]
 80066ce:	4610      	mov	r0, r2
 80066d0:	4798      	blx	r3
 80066d2:	4603      	mov	r3, r0
 80066d4:	73fb      	strb	r3, [r7, #15]
  return stat;
 80066d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3710      	adds	r7, #16
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	20000074 	.word	0x20000074

080066e4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	4603      	mov	r3, r0
 80066ec:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80066ee:	2300      	movs	r3, #0
 80066f0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80066f2:	79fb      	ldrb	r3, [r7, #7]
 80066f4:	4a0d      	ldr	r2, [pc, #52]	; (800672c <disk_initialize+0x48>)
 80066f6:	5cd3      	ldrb	r3, [r2, r3]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d111      	bne.n	8006720 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80066fc:	79fb      	ldrb	r3, [r7, #7]
 80066fe:	4a0b      	ldr	r2, [pc, #44]	; (800672c <disk_initialize+0x48>)
 8006700:	2101      	movs	r1, #1
 8006702:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006704:	79fb      	ldrb	r3, [r7, #7]
 8006706:	4a09      	ldr	r2, [pc, #36]	; (800672c <disk_initialize+0x48>)
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	4413      	add	r3, r2
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	79fa      	ldrb	r2, [r7, #7]
 8006712:	4906      	ldr	r1, [pc, #24]	; (800672c <disk_initialize+0x48>)
 8006714:	440a      	add	r2, r1
 8006716:	7a12      	ldrb	r2, [r2, #8]
 8006718:	4610      	mov	r0, r2
 800671a:	4798      	blx	r3
 800671c:	4603      	mov	r3, r0
 800671e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006720:	7bfb      	ldrb	r3, [r7, #15]
}
 8006722:	4618      	mov	r0, r3
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	20000074 	.word	0x20000074

08006730 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006730:	b590      	push	{r4, r7, lr}
 8006732:	b087      	sub	sp, #28
 8006734:	af00      	add	r7, sp, #0
 8006736:	60b9      	str	r1, [r7, #8]
 8006738:	607a      	str	r2, [r7, #4]
 800673a:	603b      	str	r3, [r7, #0]
 800673c:	4603      	mov	r3, r0
 800673e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006740:	7bfb      	ldrb	r3, [r7, #15]
 8006742:	4a0a      	ldr	r2, [pc, #40]	; (800676c <disk_read+0x3c>)
 8006744:	009b      	lsls	r3, r3, #2
 8006746:	4413      	add	r3, r2
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	689c      	ldr	r4, [r3, #8]
 800674c:	7bfb      	ldrb	r3, [r7, #15]
 800674e:	4a07      	ldr	r2, [pc, #28]	; (800676c <disk_read+0x3c>)
 8006750:	4413      	add	r3, r2
 8006752:	7a18      	ldrb	r0, [r3, #8]
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	68b9      	ldr	r1, [r7, #8]
 800675a:	47a0      	blx	r4
 800675c:	4603      	mov	r3, r0
 800675e:	75fb      	strb	r3, [r7, #23]
  return res;
 8006760:	7dfb      	ldrb	r3, [r7, #23]
}
 8006762:	4618      	mov	r0, r3
 8006764:	371c      	adds	r7, #28
 8006766:	46bd      	mov	sp, r7
 8006768:	bd90      	pop	{r4, r7, pc}
 800676a:	bf00      	nop
 800676c:	20000074 	.word	0x20000074

08006770 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006770:	b590      	push	{r4, r7, lr}
 8006772:	b087      	sub	sp, #28
 8006774:	af00      	add	r7, sp, #0
 8006776:	60b9      	str	r1, [r7, #8]
 8006778:	607a      	str	r2, [r7, #4]
 800677a:	603b      	str	r3, [r7, #0]
 800677c:	4603      	mov	r3, r0
 800677e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006780:	7bfb      	ldrb	r3, [r7, #15]
 8006782:	4a0a      	ldr	r2, [pc, #40]	; (80067ac <disk_write+0x3c>)
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	4413      	add	r3, r2
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	68dc      	ldr	r4, [r3, #12]
 800678c:	7bfb      	ldrb	r3, [r7, #15]
 800678e:	4a07      	ldr	r2, [pc, #28]	; (80067ac <disk_write+0x3c>)
 8006790:	4413      	add	r3, r2
 8006792:	7a18      	ldrb	r0, [r3, #8]
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	687a      	ldr	r2, [r7, #4]
 8006798:	68b9      	ldr	r1, [r7, #8]
 800679a:	47a0      	blx	r4
 800679c:	4603      	mov	r3, r0
 800679e:	75fb      	strb	r3, [r7, #23]
  return res;
 80067a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	371c      	adds	r7, #28
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd90      	pop	{r4, r7, pc}
 80067aa:	bf00      	nop
 80067ac:	20000074 	.word	0x20000074

080067b0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b084      	sub	sp, #16
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	4603      	mov	r3, r0
 80067b8:	603a      	str	r2, [r7, #0]
 80067ba:	71fb      	strb	r3, [r7, #7]
 80067bc:	460b      	mov	r3, r1
 80067be:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80067c0:	79fb      	ldrb	r3, [r7, #7]
 80067c2:	4a09      	ldr	r2, [pc, #36]	; (80067e8 <disk_ioctl+0x38>)
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	4413      	add	r3, r2
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	79fa      	ldrb	r2, [r7, #7]
 80067ce:	4906      	ldr	r1, [pc, #24]	; (80067e8 <disk_ioctl+0x38>)
 80067d0:	440a      	add	r2, r1
 80067d2:	7a10      	ldrb	r0, [r2, #8]
 80067d4:	79b9      	ldrb	r1, [r7, #6]
 80067d6:	683a      	ldr	r2, [r7, #0]
 80067d8:	4798      	blx	r3
 80067da:	4603      	mov	r3, r0
 80067dc:	73fb      	strb	r3, [r7, #15]
  return res;
 80067de:	7bfb      	ldrb	r3, [r7, #15]
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3710      	adds	r7, #16
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	20000074 	.word	0x20000074

080067ec <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80067ec:	b480      	push	{r7}
 80067ee:	b085      	sub	sp, #20
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	3301      	adds	r3, #1
 80067f8:	781b      	ldrb	r3, [r3, #0]
 80067fa:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80067fc:	89fb      	ldrh	r3, [r7, #14]
 80067fe:	021b      	lsls	r3, r3, #8
 8006800:	b21a      	sxth	r2, r3
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	b21b      	sxth	r3, r3
 8006808:	4313      	orrs	r3, r2
 800680a:	b21b      	sxth	r3, r3
 800680c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800680e:	89fb      	ldrh	r3, [r7, #14]
}
 8006810:	4618      	mov	r0, r3
 8006812:	3714      	adds	r7, #20
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr

0800681c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	3303      	adds	r3, #3
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	021b      	lsls	r3, r3, #8
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	3202      	adds	r2, #2
 8006834:	7812      	ldrb	r2, [r2, #0]
 8006836:	4313      	orrs	r3, r2
 8006838:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	021b      	lsls	r3, r3, #8
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	3201      	adds	r2, #1
 8006842:	7812      	ldrb	r2, [r2, #0]
 8006844:	4313      	orrs	r3, r2
 8006846:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	021b      	lsls	r3, r3, #8
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	7812      	ldrb	r2, [r2, #0]
 8006850:	4313      	orrs	r3, r2
 8006852:	60fb      	str	r3, [r7, #12]
	return rv;
 8006854:	68fb      	ldr	r3, [r7, #12]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3714      	adds	r7, #20
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr

08006862 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006862:	b480      	push	{r7}
 8006864:	b083      	sub	sp, #12
 8006866:	af00      	add	r7, sp, #0
 8006868:	6078      	str	r0, [r7, #4]
 800686a:	460b      	mov	r3, r1
 800686c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	1c5a      	adds	r2, r3, #1
 8006872:	607a      	str	r2, [r7, #4]
 8006874:	887a      	ldrh	r2, [r7, #2]
 8006876:	b2d2      	uxtb	r2, r2
 8006878:	701a      	strb	r2, [r3, #0]
 800687a:	887b      	ldrh	r3, [r7, #2]
 800687c:	0a1b      	lsrs	r3, r3, #8
 800687e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	1c5a      	adds	r2, r3, #1
 8006884:	607a      	str	r2, [r7, #4]
 8006886:	887a      	ldrh	r2, [r7, #2]
 8006888:	b2d2      	uxtb	r2, r2
 800688a:	701a      	strb	r2, [r3, #0]
}
 800688c:	bf00      	nop
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	1c5a      	adds	r2, r3, #1
 80068a6:	607a      	str	r2, [r7, #4]
 80068a8:	683a      	ldr	r2, [r7, #0]
 80068aa:	b2d2      	uxtb	r2, r2
 80068ac:	701a      	strb	r2, [r3, #0]
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	0a1b      	lsrs	r3, r3, #8
 80068b2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	1c5a      	adds	r2, r3, #1
 80068b8:	607a      	str	r2, [r7, #4]
 80068ba:	683a      	ldr	r2, [r7, #0]
 80068bc:	b2d2      	uxtb	r2, r2
 80068be:	701a      	strb	r2, [r3, #0]
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	0a1b      	lsrs	r3, r3, #8
 80068c4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	1c5a      	adds	r2, r3, #1
 80068ca:	607a      	str	r2, [r7, #4]
 80068cc:	683a      	ldr	r2, [r7, #0]
 80068ce:	b2d2      	uxtb	r2, r2
 80068d0:	701a      	strb	r2, [r3, #0]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	0a1b      	lsrs	r3, r3, #8
 80068d6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	1c5a      	adds	r2, r3, #1
 80068dc:	607a      	str	r2, [r7, #4]
 80068de:	683a      	ldr	r2, [r7, #0]
 80068e0:	b2d2      	uxtb	r2, r2
 80068e2:	701a      	strb	r2, [r3, #0]
}
 80068e4:	bf00      	nop
 80068e6:	370c      	adds	r7, #12
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00d      	beq.n	8006926 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800690a:	693a      	ldr	r2, [r7, #16]
 800690c:	1c53      	adds	r3, r2, #1
 800690e:	613b      	str	r3, [r7, #16]
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	1c59      	adds	r1, r3, #1
 8006914:	6179      	str	r1, [r7, #20]
 8006916:	7812      	ldrb	r2, [r2, #0]
 8006918:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	3b01      	subs	r3, #1
 800691e:	607b      	str	r3, [r7, #4]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d1f1      	bne.n	800690a <mem_cpy+0x1a>
	}
}
 8006926:	bf00      	nop
 8006928:	371c      	adds	r7, #28
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr

08006932 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006932:	b480      	push	{r7}
 8006934:	b087      	sub	sp, #28
 8006936:	af00      	add	r7, sp, #0
 8006938:	60f8      	str	r0, [r7, #12]
 800693a:	60b9      	str	r1, [r7, #8]
 800693c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	1c5a      	adds	r2, r3, #1
 8006946:	617a      	str	r2, [r7, #20]
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	b2d2      	uxtb	r2, r2
 800694c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	3b01      	subs	r3, #1
 8006952:	607b      	str	r3, [r7, #4]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d1f3      	bne.n	8006942 <mem_set+0x10>
}
 800695a:	bf00      	nop
 800695c:	371c      	adds	r7, #28
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr

08006966 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006966:	b480      	push	{r7}
 8006968:	b089      	sub	sp, #36	; 0x24
 800696a:	af00      	add	r7, sp, #0
 800696c:	60f8      	str	r0, [r7, #12]
 800696e:	60b9      	str	r1, [r7, #8]
 8006970:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	61fb      	str	r3, [r7, #28]
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800697a:	2300      	movs	r3, #0
 800697c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	1c5a      	adds	r2, r3, #1
 8006982:	61fa      	str	r2, [r7, #28]
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	4619      	mov	r1, r3
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	1c5a      	adds	r2, r3, #1
 800698c:	61ba      	str	r2, [r7, #24]
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	1acb      	subs	r3, r1, r3
 8006992:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	3b01      	subs	r3, #1
 8006998:	607b      	str	r3, [r7, #4]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d002      	beq.n	80069a6 <mem_cmp+0x40>
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d0eb      	beq.n	800697e <mem_cmp+0x18>

	return r;
 80069a6:	697b      	ldr	r3, [r7, #20]
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3724      	adds	r7, #36	; 0x24
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80069be:	e002      	b.n	80069c6 <chk_chr+0x12>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	3301      	adds	r3, #1
 80069c4:	607b      	str	r3, [r7, #4]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d005      	beq.n	80069da <chk_chr+0x26>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	461a      	mov	r2, r3
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d1f2      	bne.n	80069c0 <chk_chr+0xc>
	return *str;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	781b      	ldrb	r3, [r3, #0]
}
 80069de:	4618      	mov	r0, r3
 80069e0:	370c      	adds	r7, #12
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr
	...

080069ec <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b085      	sub	sp, #20
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80069f6:	2300      	movs	r3, #0
 80069f8:	60bb      	str	r3, [r7, #8]
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	60fb      	str	r3, [r7, #12]
 80069fe:	e029      	b.n	8006a54 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006a00:	4a27      	ldr	r2, [pc, #156]	; (8006aa0 <chk_lock+0xb4>)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	011b      	lsls	r3, r3, #4
 8006a06:	4413      	add	r3, r2
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d01d      	beq.n	8006a4a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006a0e:	4a24      	ldr	r2, [pc, #144]	; (8006aa0 <chk_lock+0xb4>)
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	011b      	lsls	r3, r3, #4
 8006a14:	4413      	add	r3, r2
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d116      	bne.n	8006a4e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006a20:	4a1f      	ldr	r2, [pc, #124]	; (8006aa0 <chk_lock+0xb4>)
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	011b      	lsls	r3, r3, #4
 8006a26:	4413      	add	r3, r2
 8006a28:	3304      	adds	r3, #4
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d10c      	bne.n	8006a4e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006a34:	4a1a      	ldr	r2, [pc, #104]	; (8006aa0 <chk_lock+0xb4>)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	011b      	lsls	r3, r3, #4
 8006a3a:	4413      	add	r3, r2
 8006a3c:	3308      	adds	r3, #8
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d102      	bne.n	8006a4e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006a48:	e007      	b.n	8006a5a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	3301      	adds	r3, #1
 8006a52:	60fb      	str	r3, [r7, #12]
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d9d2      	bls.n	8006a00 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2b02      	cmp	r3, #2
 8006a5e:	d109      	bne.n	8006a74 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d102      	bne.n	8006a6c <chk_lock+0x80>
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d101      	bne.n	8006a70 <chk_lock+0x84>
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	e010      	b.n	8006a92 <chk_lock+0xa6>
 8006a70:	2312      	movs	r3, #18
 8006a72:	e00e      	b.n	8006a92 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d108      	bne.n	8006a8c <chk_lock+0xa0>
 8006a7a:	4a09      	ldr	r2, [pc, #36]	; (8006aa0 <chk_lock+0xb4>)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	011b      	lsls	r3, r3, #4
 8006a80:	4413      	add	r3, r2
 8006a82:	330c      	adds	r3, #12
 8006a84:	881b      	ldrh	r3, [r3, #0]
 8006a86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a8a:	d101      	bne.n	8006a90 <chk_lock+0xa4>
 8006a8c:	2310      	movs	r3, #16
 8006a8e:	e000      	b.n	8006a92 <chk_lock+0xa6>
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3714      	adds	r7, #20
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	20000054 	.word	0x20000054

08006aa4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	607b      	str	r3, [r7, #4]
 8006aae:	e002      	b.n	8006ab6 <enq_lock+0x12>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	607b      	str	r3, [r7, #4]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d806      	bhi.n	8006aca <enq_lock+0x26>
 8006abc:	4a09      	ldr	r2, [pc, #36]	; (8006ae4 <enq_lock+0x40>)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	011b      	lsls	r3, r3, #4
 8006ac2:	4413      	add	r3, r2
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d1f2      	bne.n	8006ab0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	bf14      	ite	ne
 8006ad0:	2301      	movne	r3, #1
 8006ad2:	2300      	moveq	r3, #0
 8006ad4:	b2db      	uxtb	r3, r3
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	370c      	adds	r7, #12
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	20000054 	.word	0x20000054

08006ae8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b085      	sub	sp, #20
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006af2:	2300      	movs	r3, #0
 8006af4:	60fb      	str	r3, [r7, #12]
 8006af6:	e01f      	b.n	8006b38 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006af8:	4a41      	ldr	r2, [pc, #260]	; (8006c00 <inc_lock+0x118>)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	011b      	lsls	r3, r3, #4
 8006afe:	4413      	add	r3, r2
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d113      	bne.n	8006b32 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006b0a:	4a3d      	ldr	r2, [pc, #244]	; (8006c00 <inc_lock+0x118>)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	011b      	lsls	r3, r3, #4
 8006b10:	4413      	add	r3, r2
 8006b12:	3304      	adds	r3, #4
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d109      	bne.n	8006b32 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006b1e:	4a38      	ldr	r2, [pc, #224]	; (8006c00 <inc_lock+0x118>)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	011b      	lsls	r3, r3, #4
 8006b24:	4413      	add	r3, r2
 8006b26:	3308      	adds	r3, #8
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d006      	beq.n	8006b40 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	3301      	adds	r3, #1
 8006b36:	60fb      	str	r3, [r7, #12]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d9dc      	bls.n	8006af8 <inc_lock+0x10>
 8006b3e:	e000      	b.n	8006b42 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006b40:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d132      	bne.n	8006bae <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	60fb      	str	r3, [r7, #12]
 8006b4c:	e002      	b.n	8006b54 <inc_lock+0x6c>
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	3301      	adds	r3, #1
 8006b52:	60fb      	str	r3, [r7, #12]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d806      	bhi.n	8006b68 <inc_lock+0x80>
 8006b5a:	4a29      	ldr	r2, [pc, #164]	; (8006c00 <inc_lock+0x118>)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	011b      	lsls	r3, r3, #4
 8006b60:	4413      	add	r3, r2
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d1f2      	bne.n	8006b4e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d101      	bne.n	8006b72 <inc_lock+0x8a>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	e040      	b.n	8006bf4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	4922      	ldr	r1, [pc, #136]	; (8006c00 <inc_lock+0x118>)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	011b      	lsls	r3, r3, #4
 8006b7c:	440b      	add	r3, r1
 8006b7e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	689a      	ldr	r2, [r3, #8]
 8006b84:	491e      	ldr	r1, [pc, #120]	; (8006c00 <inc_lock+0x118>)
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	011b      	lsls	r3, r3, #4
 8006b8a:	440b      	add	r3, r1
 8006b8c:	3304      	adds	r3, #4
 8006b8e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	695a      	ldr	r2, [r3, #20]
 8006b94:	491a      	ldr	r1, [pc, #104]	; (8006c00 <inc_lock+0x118>)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	011b      	lsls	r3, r3, #4
 8006b9a:	440b      	add	r3, r1
 8006b9c:	3308      	adds	r3, #8
 8006b9e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006ba0:	4a17      	ldr	r2, [pc, #92]	; (8006c00 <inc_lock+0x118>)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	011b      	lsls	r3, r3, #4
 8006ba6:	4413      	add	r3, r2
 8006ba8:	330c      	adds	r3, #12
 8006baa:	2200      	movs	r2, #0
 8006bac:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d009      	beq.n	8006bc8 <inc_lock+0xe0>
 8006bb4:	4a12      	ldr	r2, [pc, #72]	; (8006c00 <inc_lock+0x118>)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	011b      	lsls	r3, r3, #4
 8006bba:	4413      	add	r3, r2
 8006bbc:	330c      	adds	r3, #12
 8006bbe:	881b      	ldrh	r3, [r3, #0]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d001      	beq.n	8006bc8 <inc_lock+0xe0>
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	e015      	b.n	8006bf4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d108      	bne.n	8006be0 <inc_lock+0xf8>
 8006bce:	4a0c      	ldr	r2, [pc, #48]	; (8006c00 <inc_lock+0x118>)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	011b      	lsls	r3, r3, #4
 8006bd4:	4413      	add	r3, r2
 8006bd6:	330c      	adds	r3, #12
 8006bd8:	881b      	ldrh	r3, [r3, #0]
 8006bda:	3301      	adds	r3, #1
 8006bdc:	b29a      	uxth	r2, r3
 8006bde:	e001      	b.n	8006be4 <inc_lock+0xfc>
 8006be0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006be4:	4906      	ldr	r1, [pc, #24]	; (8006c00 <inc_lock+0x118>)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	011b      	lsls	r3, r3, #4
 8006bea:	440b      	add	r3, r1
 8006bec:	330c      	adds	r3, #12
 8006bee:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	3301      	adds	r3, #1
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3714      	adds	r7, #20
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr
 8006c00:	20000054 	.word	0x20000054

08006c04 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b085      	sub	sp, #20
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	607b      	str	r3, [r7, #4]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d825      	bhi.n	8006c64 <dec_lock+0x60>
		n = Files[i].ctr;
 8006c18:	4a17      	ldr	r2, [pc, #92]	; (8006c78 <dec_lock+0x74>)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	011b      	lsls	r3, r3, #4
 8006c1e:	4413      	add	r3, r2
 8006c20:	330c      	adds	r3, #12
 8006c22:	881b      	ldrh	r3, [r3, #0]
 8006c24:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006c26:	89fb      	ldrh	r3, [r7, #14]
 8006c28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c2c:	d101      	bne.n	8006c32 <dec_lock+0x2e>
 8006c2e:	2300      	movs	r3, #0
 8006c30:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006c32:	89fb      	ldrh	r3, [r7, #14]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d002      	beq.n	8006c3e <dec_lock+0x3a>
 8006c38:	89fb      	ldrh	r3, [r7, #14]
 8006c3a:	3b01      	subs	r3, #1
 8006c3c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8006c3e:	4a0e      	ldr	r2, [pc, #56]	; (8006c78 <dec_lock+0x74>)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	011b      	lsls	r3, r3, #4
 8006c44:	4413      	add	r3, r2
 8006c46:	330c      	adds	r3, #12
 8006c48:	89fa      	ldrh	r2, [r7, #14]
 8006c4a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006c4c:	89fb      	ldrh	r3, [r7, #14]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d105      	bne.n	8006c5e <dec_lock+0x5a>
 8006c52:	4a09      	ldr	r2, [pc, #36]	; (8006c78 <dec_lock+0x74>)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	011b      	lsls	r3, r3, #4
 8006c58:	4413      	add	r3, r2
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	737b      	strb	r3, [r7, #13]
 8006c62:	e001      	b.n	8006c68 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006c64:	2302      	movs	r3, #2
 8006c66:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006c68:	7b7b      	ldrb	r3, [r7, #13]
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3714      	adds	r7, #20
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop
 8006c78:	20000054 	.word	0x20000054

08006c7c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b085      	sub	sp, #20
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006c84:	2300      	movs	r3, #0
 8006c86:	60fb      	str	r3, [r7, #12]
 8006c88:	e010      	b.n	8006cac <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006c8a:	4a0d      	ldr	r2, [pc, #52]	; (8006cc0 <clear_lock+0x44>)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	011b      	lsls	r3, r3, #4
 8006c90:	4413      	add	r3, r2
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d105      	bne.n	8006ca6 <clear_lock+0x2a>
 8006c9a:	4a09      	ldr	r2, [pc, #36]	; (8006cc0 <clear_lock+0x44>)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	011b      	lsls	r3, r3, #4
 8006ca0:	4413      	add	r3, r2
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	3301      	adds	r3, #1
 8006caa:	60fb      	str	r3, [r7, #12]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	d9eb      	bls.n	8006c8a <clear_lock+0xe>
	}
}
 8006cb2:	bf00      	nop
 8006cb4:	3714      	adds	r7, #20
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop
 8006cc0:	20000054 	.word	0x20000054

08006cc4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b086      	sub	sp, #24
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	78db      	ldrb	r3, [r3, #3]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d034      	beq.n	8006d42 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cdc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	7858      	ldrb	r0, [r3, #1]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006ce8:	2301      	movs	r3, #1
 8006cea:	697a      	ldr	r2, [r7, #20]
 8006cec:	f7ff fd40 	bl	8006770 <disk_write>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d002      	beq.n	8006cfc <sync_window+0x38>
			res = FR_DISK_ERR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	73fb      	strb	r3, [r7, #15]
 8006cfa:	e022      	b.n	8006d42 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a1b      	ldr	r3, [r3, #32]
 8006d06:	697a      	ldr	r2, [r7, #20]
 8006d08:	1ad2      	subs	r2, r2, r3
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	699b      	ldr	r3, [r3, #24]
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d217      	bcs.n	8006d42 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	789b      	ldrb	r3, [r3, #2]
 8006d16:	613b      	str	r3, [r7, #16]
 8006d18:	e010      	b.n	8006d3c <sync_window+0x78>
					wsect += fs->fsize;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	697a      	ldr	r2, [r7, #20]
 8006d20:	4413      	add	r3, r2
 8006d22:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	7858      	ldrb	r0, [r3, #1]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006d2e:	2301      	movs	r3, #1
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	f7ff fd1d 	bl	8006770 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	3b01      	subs	r3, #1
 8006d3a:	613b      	str	r3, [r7, #16]
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d8eb      	bhi.n	8006d1a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3718      	adds	r7, #24
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b084      	sub	sp, #16
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006d56:	2300      	movs	r3, #0
 8006d58:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d5e:	683a      	ldr	r2, [r7, #0]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d01b      	beq.n	8006d9c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f7ff ffad 	bl	8006cc4 <sync_window>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006d6e:	7bfb      	ldrb	r3, [r7, #15]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d113      	bne.n	8006d9c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	7858      	ldrb	r0, [r3, #1]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006d7e:	2301      	movs	r3, #1
 8006d80:	683a      	ldr	r2, [r7, #0]
 8006d82:	f7ff fcd5 	bl	8006730 <disk_read>
 8006d86:	4603      	mov	r3, r0
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d004      	beq.n	8006d96 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006d8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006d90:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	683a      	ldr	r2, [r7, #0]
 8006d9a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8006d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
	...

08006da8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f7ff ff87 	bl	8006cc4 <sync_window>
 8006db6:	4603      	mov	r3, r0
 8006db8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006dba:	7bfb      	ldrb	r3, [r7, #15]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d158      	bne.n	8006e72 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	2b03      	cmp	r3, #3
 8006dc6:	d148      	bne.n	8006e5a <sync_fs+0xb2>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	791b      	ldrb	r3, [r3, #4]
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d144      	bne.n	8006e5a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	3330      	adds	r3, #48	; 0x30
 8006dd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006dd8:	2100      	movs	r1, #0
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f7ff fda9 	bl	8006932 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	3330      	adds	r3, #48	; 0x30
 8006de4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006de8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8006dec:	4618      	mov	r0, r3
 8006dee:	f7ff fd38 	bl	8006862 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	3330      	adds	r3, #48	; 0x30
 8006df6:	4921      	ldr	r1, [pc, #132]	; (8006e7c <sync_fs+0xd4>)
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f7ff fd4d 	bl	8006898 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	3330      	adds	r3, #48	; 0x30
 8006e02:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006e06:	491e      	ldr	r1, [pc, #120]	; (8006e80 <sync_fs+0xd8>)
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f7ff fd45 	bl	8006898 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	3330      	adds	r3, #48	; 0x30
 8006e12:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	691b      	ldr	r3, [r3, #16]
 8006e1a:	4619      	mov	r1, r3
 8006e1c:	4610      	mov	r0, r2
 8006e1e:	f7ff fd3b 	bl	8006898 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	3330      	adds	r3, #48	; 0x30
 8006e26:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	4619      	mov	r1, r3
 8006e30:	4610      	mov	r0, r2
 8006e32:	f7ff fd31 	bl	8006898 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	69db      	ldr	r3, [r3, #28]
 8006e3a:	1c5a      	adds	r2, r3, #1
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	7858      	ldrb	r0, [r3, #1]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e4e:	2301      	movs	r3, #1
 8006e50:	f7ff fc8e 	bl	8006770 <disk_write>
			fs->fsi_flag = 0;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	785b      	ldrb	r3, [r3, #1]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	2100      	movs	r1, #0
 8006e62:	4618      	mov	r0, r3
 8006e64:	f7ff fca4 	bl	80067b0 <disk_ioctl>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d001      	beq.n	8006e72 <sync_fs+0xca>
 8006e6e:	2301      	movs	r3, #1
 8006e70:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	41615252 	.word	0x41615252
 8006e80:	61417272 	.word	0x61417272

08006e84 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	3b02      	subs	r3, #2
 8006e92:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	695b      	ldr	r3, [r3, #20]
 8006e98:	3b02      	subs	r3, #2
 8006e9a:	683a      	ldr	r2, [r7, #0]
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d301      	bcc.n	8006ea4 <clust2sect+0x20>
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	e008      	b.n	8006eb6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	895b      	ldrh	r3, [r3, #10]
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	fb03 f202 	mul.w	r2, r3, r2
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb4:	4413      	add	r3, r2
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	370c      	adds	r7, #12
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr

08006ec2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006ec2:	b580      	push	{r7, lr}
 8006ec4:	b086      	sub	sp, #24
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
 8006eca:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d904      	bls.n	8006ee2 <get_fat+0x20>
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	695b      	ldr	r3, [r3, #20]
 8006edc:	683a      	ldr	r2, [r7, #0]
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d302      	bcc.n	8006ee8 <get_fat+0x26>
		val = 1;	/* Internal error */
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	617b      	str	r3, [r7, #20]
 8006ee6:	e08c      	b.n	8007002 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006ee8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006eec:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d045      	beq.n	8006f82 <get_fat+0xc0>
 8006ef6:	2b03      	cmp	r3, #3
 8006ef8:	d05d      	beq.n	8006fb6 <get_fat+0xf4>
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d177      	bne.n	8006fee <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	60fb      	str	r3, [r7, #12]
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	085b      	lsrs	r3, r3, #1
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	4413      	add	r3, r2
 8006f0a:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	6a1a      	ldr	r2, [r3, #32]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	0a5b      	lsrs	r3, r3, #9
 8006f14:	4413      	add	r3, r2
 8006f16:	4619      	mov	r1, r3
 8006f18:	6938      	ldr	r0, [r7, #16]
 8006f1a:	f7ff ff17 	bl	8006d4c <move_window>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d167      	bne.n	8006ff4 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	1c5a      	adds	r2, r3, #1
 8006f28:	60fa      	str	r2, [r7, #12]
 8006f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f2e:	693a      	ldr	r2, [r7, #16]
 8006f30:	4413      	add	r3, r2
 8006f32:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006f36:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	6a1a      	ldr	r2, [r3, #32]
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	0a5b      	lsrs	r3, r3, #9
 8006f40:	4413      	add	r3, r2
 8006f42:	4619      	mov	r1, r3
 8006f44:	6938      	ldr	r0, [r7, #16]
 8006f46:	f7ff ff01 	bl	8006d4c <move_window>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d153      	bne.n	8006ff8 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f56:	693a      	ldr	r2, [r7, #16]
 8006f58:	4413      	add	r3, r2
 8006f5a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006f5e:	021b      	lsls	r3, r3, #8
 8006f60:	461a      	mov	r2, r3
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	4313      	orrs	r3, r2
 8006f66:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	f003 0301 	and.w	r3, r3, #1
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d002      	beq.n	8006f78 <get_fat+0xb6>
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	091b      	lsrs	r3, r3, #4
 8006f76:	e002      	b.n	8006f7e <get_fat+0xbc>
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f7e:	617b      	str	r3, [r7, #20]
			break;
 8006f80:	e03f      	b.n	8007002 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	6a1a      	ldr	r2, [r3, #32]
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	0a1b      	lsrs	r3, r3, #8
 8006f8a:	4413      	add	r3, r2
 8006f8c:	4619      	mov	r1, r3
 8006f8e:	6938      	ldr	r0, [r7, #16]
 8006f90:	f7ff fedc 	bl	8006d4c <move_window>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d130      	bne.n	8006ffc <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	005b      	lsls	r3, r3, #1
 8006fa4:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8006fa8:	4413      	add	r3, r2
 8006faa:	4618      	mov	r0, r3
 8006fac:	f7ff fc1e 	bl	80067ec <ld_word>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	617b      	str	r3, [r7, #20]
			break;
 8006fb4:	e025      	b.n	8007002 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	6a1a      	ldr	r2, [r3, #32]
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	09db      	lsrs	r3, r3, #7
 8006fbe:	4413      	add	r3, r2
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	6938      	ldr	r0, [r7, #16]
 8006fc4:	f7ff fec2 	bl	8006d4c <move_window>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d118      	bne.n	8007000 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	009b      	lsls	r3, r3, #2
 8006fd8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006fdc:	4413      	add	r3, r2
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f7ff fc1c 	bl	800681c <ld_dword>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006fea:	617b      	str	r3, [r7, #20]
			break;
 8006fec:	e009      	b.n	8007002 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006fee:	2301      	movs	r3, #1
 8006ff0:	617b      	str	r3, [r7, #20]
 8006ff2:	e006      	b.n	8007002 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006ff4:	bf00      	nop
 8006ff6:	e004      	b.n	8007002 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006ff8:	bf00      	nop
 8006ffa:	e002      	b.n	8007002 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006ffc:	bf00      	nop
 8006ffe:	e000      	b.n	8007002 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007000:	bf00      	nop
		}
	}

	return val;
 8007002:	697b      	ldr	r3, [r7, #20]
}
 8007004:	4618      	mov	r0, r3
 8007006:	3718      	adds	r7, #24
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800700c:	b590      	push	{r4, r7, lr}
 800700e:	b089      	sub	sp, #36	; 0x24
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007018:	2302      	movs	r3, #2
 800701a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	2b01      	cmp	r3, #1
 8007020:	f240 80d6 	bls.w	80071d0 <put_fat+0x1c4>
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	695b      	ldr	r3, [r3, #20]
 8007028:	68ba      	ldr	r2, [r7, #8]
 800702a:	429a      	cmp	r2, r3
 800702c:	f080 80d0 	bcs.w	80071d0 <put_fat+0x1c4>
		switch (fs->fs_type) {
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	781b      	ldrb	r3, [r3, #0]
 8007034:	2b02      	cmp	r3, #2
 8007036:	d073      	beq.n	8007120 <put_fat+0x114>
 8007038:	2b03      	cmp	r3, #3
 800703a:	f000 8091 	beq.w	8007160 <put_fat+0x154>
 800703e:	2b01      	cmp	r3, #1
 8007040:	f040 80c6 	bne.w	80071d0 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	61bb      	str	r3, [r7, #24]
 8007048:	69bb      	ldr	r3, [r7, #24]
 800704a:	085b      	lsrs	r3, r3, #1
 800704c:	69ba      	ldr	r2, [r7, #24]
 800704e:	4413      	add	r3, r2
 8007050:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	6a1a      	ldr	r2, [r3, #32]
 8007056:	69bb      	ldr	r3, [r7, #24]
 8007058:	0a5b      	lsrs	r3, r3, #9
 800705a:	4413      	add	r3, r2
 800705c:	4619      	mov	r1, r3
 800705e:	68f8      	ldr	r0, [r7, #12]
 8007060:	f7ff fe74 	bl	8006d4c <move_window>
 8007064:	4603      	mov	r3, r0
 8007066:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007068:	7ffb      	ldrb	r3, [r7, #31]
 800706a:	2b00      	cmp	r3, #0
 800706c:	f040 80a9 	bne.w	80071c2 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	1c59      	adds	r1, r3, #1
 800707a:	61b9      	str	r1, [r7, #24]
 800707c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007080:	4413      	add	r3, r2
 8007082:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	f003 0301 	and.w	r3, r3, #1
 800708a:	2b00      	cmp	r3, #0
 800708c:	d00d      	beq.n	80070aa <put_fat+0x9e>
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	b25b      	sxtb	r3, r3
 8007094:	f003 030f 	and.w	r3, r3, #15
 8007098:	b25a      	sxtb	r2, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	b2db      	uxtb	r3, r3
 800709e:	011b      	lsls	r3, r3, #4
 80070a0:	b25b      	sxtb	r3, r3
 80070a2:	4313      	orrs	r3, r2
 80070a4:	b25b      	sxtb	r3, r3
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	e001      	b.n	80070ae <put_fat+0xa2>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	697a      	ldr	r2, [r7, #20]
 80070b0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2201      	movs	r2, #1
 80070b6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6a1a      	ldr	r2, [r3, #32]
 80070bc:	69bb      	ldr	r3, [r7, #24]
 80070be:	0a5b      	lsrs	r3, r3, #9
 80070c0:	4413      	add	r3, r2
 80070c2:	4619      	mov	r1, r3
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f7ff fe41 	bl	8006d4c <move_window>
 80070ca:	4603      	mov	r3, r0
 80070cc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80070ce:	7ffb      	ldrb	r3, [r7, #31]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d178      	bne.n	80071c6 <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070e0:	4413      	add	r3, r2
 80070e2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	f003 0301 	and.w	r3, r3, #1
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d003      	beq.n	80070f6 <put_fat+0xea>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	091b      	lsrs	r3, r3, #4
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	e00e      	b.n	8007114 <put_fat+0x108>
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	781b      	ldrb	r3, [r3, #0]
 80070fa:	b25b      	sxtb	r3, r3
 80070fc:	f023 030f 	bic.w	r3, r3, #15
 8007100:	b25a      	sxtb	r2, r3
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	0a1b      	lsrs	r3, r3, #8
 8007106:	b25b      	sxtb	r3, r3
 8007108:	f003 030f 	and.w	r3, r3, #15
 800710c:	b25b      	sxtb	r3, r3
 800710e:	4313      	orrs	r3, r2
 8007110:	b25b      	sxtb	r3, r3
 8007112:	b2db      	uxtb	r3, r3
 8007114:	697a      	ldr	r2, [r7, #20]
 8007116:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2201      	movs	r2, #1
 800711c:	70da      	strb	r2, [r3, #3]
			break;
 800711e:	e057      	b.n	80071d0 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6a1a      	ldr	r2, [r3, #32]
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	0a1b      	lsrs	r3, r3, #8
 8007128:	4413      	add	r3, r2
 800712a:	4619      	mov	r1, r3
 800712c:	68f8      	ldr	r0, [r7, #12]
 800712e:	f7ff fe0d 	bl	8006d4c <move_window>
 8007132:	4603      	mov	r3, r0
 8007134:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007136:	7ffb      	ldrb	r3, [r7, #31]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d146      	bne.n	80071ca <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	005b      	lsls	r3, r3, #1
 8007146:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800714a:	4413      	add	r3, r2
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	b292      	uxth	r2, r2
 8007150:	4611      	mov	r1, r2
 8007152:	4618      	mov	r0, r3
 8007154:	f7ff fb85 	bl	8006862 <st_word>
			fs->wflag = 1;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2201      	movs	r2, #1
 800715c:	70da      	strb	r2, [r3, #3]
			break;
 800715e:	e037      	b.n	80071d0 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6a1a      	ldr	r2, [r3, #32]
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	09db      	lsrs	r3, r3, #7
 8007168:	4413      	add	r3, r2
 800716a:	4619      	mov	r1, r3
 800716c:	68f8      	ldr	r0, [r7, #12]
 800716e:	f7ff fded 	bl	8006d4c <move_window>
 8007172:	4603      	mov	r3, r0
 8007174:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007176:	7ffb      	ldrb	r3, [r7, #31]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d128      	bne.n	80071ce <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007190:	4413      	add	r3, r2
 8007192:	4618      	mov	r0, r3
 8007194:	f7ff fb42 	bl	800681c <ld_dword>
 8007198:	4603      	mov	r3, r0
 800719a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800719e:	4323      	orrs	r3, r4
 80071a0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80071b0:	4413      	add	r3, r2
 80071b2:	6879      	ldr	r1, [r7, #4]
 80071b4:	4618      	mov	r0, r3
 80071b6:	f7ff fb6f 	bl	8006898 <st_dword>
			fs->wflag = 1;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2201      	movs	r2, #1
 80071be:	70da      	strb	r2, [r3, #3]
			break;
 80071c0:	e006      	b.n	80071d0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80071c2:	bf00      	nop
 80071c4:	e004      	b.n	80071d0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80071c6:	bf00      	nop
 80071c8:	e002      	b.n	80071d0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80071ca:	bf00      	nop
 80071cc:	e000      	b.n	80071d0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 80071ce:	bf00      	nop
		}
	}
	return res;
 80071d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3724      	adds	r7, #36	; 0x24
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd90      	pop	{r4, r7, pc}

080071da <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80071da:	b580      	push	{r7, lr}
 80071dc:	b088      	sub	sp, #32
 80071de:	af00      	add	r7, sp, #0
 80071e0:	60f8      	str	r0, [r7, #12]
 80071e2:	60b9      	str	r1, [r7, #8]
 80071e4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80071e6:	2300      	movs	r3, #0
 80071e8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d904      	bls.n	8007200 <remove_chain+0x26>
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	695b      	ldr	r3, [r3, #20]
 80071fa:	68ba      	ldr	r2, [r7, #8]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d301      	bcc.n	8007204 <remove_chain+0x2a>
 8007200:	2302      	movs	r3, #2
 8007202:	e04b      	b.n	800729c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d00c      	beq.n	8007224 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800720a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800720e:	6879      	ldr	r1, [r7, #4]
 8007210:	69b8      	ldr	r0, [r7, #24]
 8007212:	f7ff fefb 	bl	800700c <put_fat>
 8007216:	4603      	mov	r3, r0
 8007218:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800721a:	7ffb      	ldrb	r3, [r7, #31]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d001      	beq.n	8007224 <remove_chain+0x4a>
 8007220:	7ffb      	ldrb	r3, [r7, #31]
 8007222:	e03b      	b.n	800729c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007224:	68b9      	ldr	r1, [r7, #8]
 8007226:	68f8      	ldr	r0, [r7, #12]
 8007228:	f7ff fe4b 	bl	8006ec2 <get_fat>
 800722c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d031      	beq.n	8007298 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d101      	bne.n	800723e <remove_chain+0x64>
 800723a:	2302      	movs	r3, #2
 800723c:	e02e      	b.n	800729c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007244:	d101      	bne.n	800724a <remove_chain+0x70>
 8007246:	2301      	movs	r3, #1
 8007248:	e028      	b.n	800729c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800724a:	2200      	movs	r2, #0
 800724c:	68b9      	ldr	r1, [r7, #8]
 800724e:	69b8      	ldr	r0, [r7, #24]
 8007250:	f7ff fedc 	bl	800700c <put_fat>
 8007254:	4603      	mov	r3, r0
 8007256:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007258:	7ffb      	ldrb	r3, [r7, #31]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d001      	beq.n	8007262 <remove_chain+0x88>
 800725e:	7ffb      	ldrb	r3, [r7, #31]
 8007260:	e01c      	b.n	800729c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	691a      	ldr	r2, [r3, #16]
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	695b      	ldr	r3, [r3, #20]
 800726a:	3b02      	subs	r3, #2
 800726c:	429a      	cmp	r2, r3
 800726e:	d20b      	bcs.n	8007288 <remove_chain+0xae>
			fs->free_clst++;
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	691b      	ldr	r3, [r3, #16]
 8007274:	1c5a      	adds	r2, r3, #1
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800727a:	69bb      	ldr	r3, [r7, #24]
 800727c:	791b      	ldrb	r3, [r3, #4]
 800727e:	f043 0301 	orr.w	r3, r3, #1
 8007282:	b2da      	uxtb	r2, r3
 8007284:	69bb      	ldr	r3, [r7, #24]
 8007286:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	695b      	ldr	r3, [r3, #20]
 8007290:	68ba      	ldr	r2, [r7, #8]
 8007292:	429a      	cmp	r2, r3
 8007294:	d3c6      	bcc.n	8007224 <remove_chain+0x4a>
 8007296:	e000      	b.n	800729a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007298:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800729a:	2300      	movs	r3, #0
}
 800729c:	4618      	mov	r0, r3
 800729e:	3720      	adds	r7, #32
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}

080072a4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b088      	sub	sp, #32
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d10d      	bne.n	80072d6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80072c0:	69bb      	ldr	r3, [r7, #24]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d004      	beq.n	80072d0 <create_chain+0x2c>
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	695b      	ldr	r3, [r3, #20]
 80072ca:	69ba      	ldr	r2, [r7, #24]
 80072cc:	429a      	cmp	r2, r3
 80072ce:	d31b      	bcc.n	8007308 <create_chain+0x64>
 80072d0:	2301      	movs	r3, #1
 80072d2:	61bb      	str	r3, [r7, #24]
 80072d4:	e018      	b.n	8007308 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80072d6:	6839      	ldr	r1, [r7, #0]
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f7ff fdf2 	bl	8006ec2 <get_fat>
 80072de:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d801      	bhi.n	80072ea <create_chain+0x46>
 80072e6:	2301      	movs	r3, #1
 80072e8:	e070      	b.n	80073cc <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80072f0:	d101      	bne.n	80072f6 <create_chain+0x52>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	e06a      	b.n	80073cc <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	695b      	ldr	r3, [r3, #20]
 80072fa:	68fa      	ldr	r2, [r7, #12]
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d201      	bcs.n	8007304 <create_chain+0x60>
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	e063      	b.n	80073cc <create_chain+0x128>
		scl = clst;
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007308:	69bb      	ldr	r3, [r7, #24]
 800730a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800730c:	69fb      	ldr	r3, [r7, #28]
 800730e:	3301      	adds	r3, #1
 8007310:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	69fa      	ldr	r2, [r7, #28]
 8007318:	429a      	cmp	r2, r3
 800731a:	d307      	bcc.n	800732c <create_chain+0x88>
				ncl = 2;
 800731c:	2302      	movs	r3, #2
 800731e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007320:	69fa      	ldr	r2, [r7, #28]
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	429a      	cmp	r2, r3
 8007326:	d901      	bls.n	800732c <create_chain+0x88>
 8007328:	2300      	movs	r3, #0
 800732a:	e04f      	b.n	80073cc <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800732c:	69f9      	ldr	r1, [r7, #28]
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f7ff fdc7 	bl	8006ec2 <get_fat>
 8007334:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d00e      	beq.n	800735a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2b01      	cmp	r3, #1
 8007340:	d003      	beq.n	800734a <create_chain+0xa6>
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007348:	d101      	bne.n	800734e <create_chain+0xaa>
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	e03e      	b.n	80073cc <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800734e:	69fa      	ldr	r2, [r7, #28]
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	429a      	cmp	r2, r3
 8007354:	d1da      	bne.n	800730c <create_chain+0x68>
 8007356:	2300      	movs	r3, #0
 8007358:	e038      	b.n	80073cc <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800735a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800735c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007360:	69f9      	ldr	r1, [r7, #28]
 8007362:	6938      	ldr	r0, [r7, #16]
 8007364:	f7ff fe52 	bl	800700c <put_fat>
 8007368:	4603      	mov	r3, r0
 800736a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800736c:	7dfb      	ldrb	r3, [r7, #23]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d109      	bne.n	8007386 <create_chain+0xe2>
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d006      	beq.n	8007386 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007378:	69fa      	ldr	r2, [r7, #28]
 800737a:	6839      	ldr	r1, [r7, #0]
 800737c:	6938      	ldr	r0, [r7, #16]
 800737e:	f7ff fe45 	bl	800700c <put_fat>
 8007382:	4603      	mov	r3, r0
 8007384:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007386:	7dfb      	ldrb	r3, [r7, #23]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d116      	bne.n	80073ba <create_chain+0x116>
		fs->last_clst = ncl;
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	69fa      	ldr	r2, [r7, #28]
 8007390:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	691a      	ldr	r2, [r3, #16]
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	695b      	ldr	r3, [r3, #20]
 800739a:	3b02      	subs	r3, #2
 800739c:	429a      	cmp	r2, r3
 800739e:	d804      	bhi.n	80073aa <create_chain+0x106>
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	691b      	ldr	r3, [r3, #16]
 80073a4:	1e5a      	subs	r2, r3, #1
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	791b      	ldrb	r3, [r3, #4]
 80073ae:	f043 0301 	orr.w	r3, r3, #1
 80073b2:	b2da      	uxtb	r2, r3
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	711a      	strb	r2, [r3, #4]
 80073b8:	e007      	b.n	80073ca <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80073ba:	7dfb      	ldrb	r3, [r7, #23]
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d102      	bne.n	80073c6 <create_chain+0x122>
 80073c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073c4:	e000      	b.n	80073c8 <create_chain+0x124>
 80073c6:	2301      	movs	r3, #1
 80073c8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80073ca:	69fb      	ldr	r3, [r7, #28]
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3720      	adds	r7, #32
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b087      	sub	sp, #28
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e8:	3304      	adds	r3, #4
 80073ea:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	0a5b      	lsrs	r3, r3, #9
 80073f0:	68fa      	ldr	r2, [r7, #12]
 80073f2:	8952      	ldrh	r2, [r2, #10]
 80073f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80073f8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	1d1a      	adds	r2, r3, #4
 80073fe:	613a      	str	r2, [r7, #16]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d101      	bne.n	800740e <clmt_clust+0x3a>
 800740a:	2300      	movs	r3, #0
 800740c:	e010      	b.n	8007430 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800740e:	697a      	ldr	r2, [r7, #20]
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	429a      	cmp	r2, r3
 8007414:	d307      	bcc.n	8007426 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8007416:	697a      	ldr	r2, [r7, #20]
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	1ad3      	subs	r3, r2, r3
 800741c:	617b      	str	r3, [r7, #20]
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	3304      	adds	r3, #4
 8007422:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007424:	e7e9      	b.n	80073fa <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8007426:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	4413      	add	r3, r2
}
 8007430:	4618      	mov	r0, r3
 8007432:	371c      	adds	r7, #28
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr

0800743c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b086      	sub	sp, #24
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007452:	d204      	bcs.n	800745e <dir_sdi+0x22>
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	f003 031f 	and.w	r3, r3, #31
 800745a:	2b00      	cmp	r3, #0
 800745c:	d001      	beq.n	8007462 <dir_sdi+0x26>
		return FR_INT_ERR;
 800745e:	2302      	movs	r3, #2
 8007460:	e063      	b.n	800752a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	683a      	ldr	r2, [r7, #0]
 8007466:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d106      	bne.n	8007482 <dir_sdi+0x46>
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	2b02      	cmp	r3, #2
 800747a:	d902      	bls.n	8007482 <dir_sdi+0x46>
		clst = fs->dirbase;
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007480:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d10c      	bne.n	80074a2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	095b      	lsrs	r3, r3, #5
 800748c:	693a      	ldr	r2, [r7, #16]
 800748e:	8912      	ldrh	r2, [r2, #8]
 8007490:	4293      	cmp	r3, r2
 8007492:	d301      	bcc.n	8007498 <dir_sdi+0x5c>
 8007494:	2302      	movs	r3, #2
 8007496:	e048      	b.n	800752a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	61da      	str	r2, [r3, #28]
 80074a0:	e029      	b.n	80074f6 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	895b      	ldrh	r3, [r3, #10]
 80074a6:	025b      	lsls	r3, r3, #9
 80074a8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80074aa:	e019      	b.n	80074e0 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6979      	ldr	r1, [r7, #20]
 80074b0:	4618      	mov	r0, r3
 80074b2:	f7ff fd06 	bl	8006ec2 <get_fat>
 80074b6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074be:	d101      	bne.n	80074c4 <dir_sdi+0x88>
 80074c0:	2301      	movs	r3, #1
 80074c2:	e032      	b.n	800752a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d904      	bls.n	80074d4 <dir_sdi+0x98>
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	695b      	ldr	r3, [r3, #20]
 80074ce:	697a      	ldr	r2, [r7, #20]
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d301      	bcc.n	80074d8 <dir_sdi+0x9c>
 80074d4:	2302      	movs	r3, #2
 80074d6:	e028      	b.n	800752a <dir_sdi+0xee>
			ofs -= csz;
 80074d8:	683a      	ldr	r2, [r7, #0]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	1ad3      	subs	r3, r2, r3
 80074de:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80074e0:	683a      	ldr	r2, [r7, #0]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d2e1      	bcs.n	80074ac <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80074e8:	6979      	ldr	r1, [r7, #20]
 80074ea:	6938      	ldr	r0, [r7, #16]
 80074ec:	f7ff fcca 	bl	8006e84 <clust2sect>
 80074f0:	4602      	mov	r2, r0
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	697a      	ldr	r2, [r7, #20]
 80074fa:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	69db      	ldr	r3, [r3, #28]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d101      	bne.n	8007508 <dir_sdi+0xcc>
 8007504:	2302      	movs	r3, #2
 8007506:	e010      	b.n	800752a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	69da      	ldr	r2, [r3, #28]
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	0a5b      	lsrs	r3, r3, #9
 8007510:	441a      	add	r2, r3
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007522:	441a      	add	r2, r3
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	3718      	adds	r7, #24
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}

08007532 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007532:	b580      	push	{r7, lr}
 8007534:	b086      	sub	sp, #24
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
 800753a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	695b      	ldr	r3, [r3, #20]
 8007546:	3320      	adds	r3, #32
 8007548:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	69db      	ldr	r3, [r3, #28]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d003      	beq.n	800755a <dir_next+0x28>
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007558:	d301      	bcc.n	800755e <dir_next+0x2c>
 800755a:	2304      	movs	r3, #4
 800755c:	e0aa      	b.n	80076b4 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007564:	2b00      	cmp	r3, #0
 8007566:	f040 8098 	bne.w	800769a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	69db      	ldr	r3, [r3, #28]
 800756e:	1c5a      	adds	r2, r3, #1
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	699b      	ldr	r3, [r3, #24]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d10b      	bne.n	8007594 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	095b      	lsrs	r3, r3, #5
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	8912      	ldrh	r2, [r2, #8]
 8007584:	4293      	cmp	r3, r2
 8007586:	f0c0 8088 	bcc.w	800769a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	61da      	str	r2, [r3, #28]
 8007590:	2304      	movs	r3, #4
 8007592:	e08f      	b.n	80076b4 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	0a5b      	lsrs	r3, r3, #9
 8007598:	68fa      	ldr	r2, [r7, #12]
 800759a:	8952      	ldrh	r2, [r2, #10]
 800759c:	3a01      	subs	r2, #1
 800759e:	4013      	ands	r3, r2
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d17a      	bne.n	800769a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	4619      	mov	r1, r3
 80075ac:	4610      	mov	r0, r2
 80075ae:	f7ff fc88 	bl	8006ec2 <get_fat>
 80075b2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d801      	bhi.n	80075be <dir_next+0x8c>
 80075ba:	2302      	movs	r3, #2
 80075bc:	e07a      	b.n	80076b4 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075c4:	d101      	bne.n	80075ca <dir_next+0x98>
 80075c6:	2301      	movs	r3, #1
 80075c8:	e074      	b.n	80076b4 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	695b      	ldr	r3, [r3, #20]
 80075ce:	697a      	ldr	r2, [r7, #20]
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d358      	bcc.n	8007686 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d104      	bne.n	80075e4 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	61da      	str	r2, [r3, #28]
 80075e0:	2304      	movs	r3, #4
 80075e2:	e067      	b.n	80076b4 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	699b      	ldr	r3, [r3, #24]
 80075ea:	4619      	mov	r1, r3
 80075ec:	4610      	mov	r0, r2
 80075ee:	f7ff fe59 	bl	80072a4 <create_chain>
 80075f2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d101      	bne.n	80075fe <dir_next+0xcc>
 80075fa:	2307      	movs	r3, #7
 80075fc:	e05a      	b.n	80076b4 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	2b01      	cmp	r3, #1
 8007602:	d101      	bne.n	8007608 <dir_next+0xd6>
 8007604:	2302      	movs	r3, #2
 8007606:	e055      	b.n	80076b4 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800760e:	d101      	bne.n	8007614 <dir_next+0xe2>
 8007610:	2301      	movs	r3, #1
 8007612:	e04f      	b.n	80076b4 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007614:	68f8      	ldr	r0, [r7, #12]
 8007616:	f7ff fb55 	bl	8006cc4 <sync_window>
 800761a:	4603      	mov	r3, r0
 800761c:	2b00      	cmp	r3, #0
 800761e:	d001      	beq.n	8007624 <dir_next+0xf2>
 8007620:	2301      	movs	r3, #1
 8007622:	e047      	b.n	80076b4 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	3330      	adds	r3, #48	; 0x30
 8007628:	f44f 7200 	mov.w	r2, #512	; 0x200
 800762c:	2100      	movs	r1, #0
 800762e:	4618      	mov	r0, r3
 8007630:	f7ff f97f 	bl	8006932 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007634:	2300      	movs	r3, #0
 8007636:	613b      	str	r3, [r7, #16]
 8007638:	6979      	ldr	r1, [r7, #20]
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f7ff fc22 	bl	8006e84 <clust2sect>
 8007640:	4602      	mov	r2, r0
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	62da      	str	r2, [r3, #44]	; 0x2c
 8007646:	e012      	b.n	800766e <dir_next+0x13c>
						fs->wflag = 1;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2201      	movs	r2, #1
 800764c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800764e:	68f8      	ldr	r0, [r7, #12]
 8007650:	f7ff fb38 	bl	8006cc4 <sync_window>
 8007654:	4603      	mov	r3, r0
 8007656:	2b00      	cmp	r3, #0
 8007658:	d001      	beq.n	800765e <dir_next+0x12c>
 800765a:	2301      	movs	r3, #1
 800765c:	e02a      	b.n	80076b4 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	3301      	adds	r3, #1
 8007662:	613b      	str	r3, [r7, #16]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007668:	1c5a      	adds	r2, r3, #1
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	62da      	str	r2, [r3, #44]	; 0x2c
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	895b      	ldrh	r3, [r3, #10]
 8007672:	461a      	mov	r2, r3
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	4293      	cmp	r3, r2
 8007678:	d3e6      	bcc.n	8007648 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	1ad2      	subs	r2, r2, r3
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	697a      	ldr	r2, [r7, #20]
 800768a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800768c:	6979      	ldr	r1, [r7, #20]
 800768e:	68f8      	ldr	r0, [r7, #12]
 8007690:	f7ff fbf8 	bl	8006e84 <clust2sect>
 8007694:	4602      	mov	r2, r0
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076ac:	441a      	add	r2, r3
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80076b2:	2300      	movs	r3, #0
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3718      	adds	r7, #24
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b086      	sub	sp, #24
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
 80076c4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80076cc:	2100      	movs	r1, #0
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f7ff feb4 	bl	800743c <dir_sdi>
 80076d4:	4603      	mov	r3, r0
 80076d6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80076d8:	7dfb      	ldrb	r3, [r7, #23]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d12b      	bne.n	8007736 <dir_alloc+0x7a>
		n = 0;
 80076de:	2300      	movs	r3, #0
 80076e0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	69db      	ldr	r3, [r3, #28]
 80076e6:	4619      	mov	r1, r3
 80076e8:	68f8      	ldr	r0, [r7, #12]
 80076ea:	f7ff fb2f 	bl	8006d4c <move_window>
 80076ee:	4603      	mov	r3, r0
 80076f0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80076f2:	7dfb      	ldrb	r3, [r7, #23]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d11d      	bne.n	8007734 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6a1b      	ldr	r3, [r3, #32]
 80076fc:	781b      	ldrb	r3, [r3, #0]
 80076fe:	2be5      	cmp	r3, #229	; 0xe5
 8007700:	d004      	beq.n	800770c <dir_alloc+0x50>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a1b      	ldr	r3, [r3, #32]
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d107      	bne.n	800771c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	3301      	adds	r3, #1
 8007710:	613b      	str	r3, [r7, #16]
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	429a      	cmp	r2, r3
 8007718:	d102      	bne.n	8007720 <dir_alloc+0x64>
 800771a:	e00c      	b.n	8007736 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800771c:	2300      	movs	r3, #0
 800771e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007720:	2101      	movs	r1, #1
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f7ff ff05 	bl	8007532 <dir_next>
 8007728:	4603      	mov	r3, r0
 800772a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800772c:	7dfb      	ldrb	r3, [r7, #23]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d0d7      	beq.n	80076e2 <dir_alloc+0x26>
 8007732:	e000      	b.n	8007736 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007734:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007736:	7dfb      	ldrb	r3, [r7, #23]
 8007738:	2b04      	cmp	r3, #4
 800773a:	d101      	bne.n	8007740 <dir_alloc+0x84>
 800773c:	2307      	movs	r3, #7
 800773e:	75fb      	strb	r3, [r7, #23]
	return res;
 8007740:	7dfb      	ldrb	r3, [r7, #23]
}
 8007742:	4618      	mov	r0, r3
 8007744:	3718      	adds	r7, #24
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}

0800774a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800774a:	b580      	push	{r7, lr}
 800774c:	b084      	sub	sp, #16
 800774e:	af00      	add	r7, sp, #0
 8007750:	6078      	str	r0, [r7, #4]
 8007752:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	331a      	adds	r3, #26
 8007758:	4618      	mov	r0, r3
 800775a:	f7ff f847 	bl	80067ec <ld_word>
 800775e:	4603      	mov	r3, r0
 8007760:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	2b03      	cmp	r3, #3
 8007768:	d109      	bne.n	800777e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	3314      	adds	r3, #20
 800776e:	4618      	mov	r0, r3
 8007770:	f7ff f83c 	bl	80067ec <ld_word>
 8007774:	4603      	mov	r3, r0
 8007776:	041b      	lsls	r3, r3, #16
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	4313      	orrs	r3, r2
 800777c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800777e:	68fb      	ldr	r3, [r7, #12]
}
 8007780:	4618      	mov	r0, r3
 8007782:	3710      	adds	r7, #16
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}

08007788 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	60b9      	str	r1, [r7, #8]
 8007792:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	331a      	adds	r3, #26
 8007798:	687a      	ldr	r2, [r7, #4]
 800779a:	b292      	uxth	r2, r2
 800779c:	4611      	mov	r1, r2
 800779e:	4618      	mov	r0, r3
 80077a0:	f7ff f85f 	bl	8006862 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	781b      	ldrb	r3, [r3, #0]
 80077a8:	2b03      	cmp	r3, #3
 80077aa:	d109      	bne.n	80077c0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	f103 0214 	add.w	r2, r3, #20
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	0c1b      	lsrs	r3, r3, #16
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	4619      	mov	r1, r3
 80077ba:	4610      	mov	r0, r2
 80077bc:	f7ff f851 	bl	8006862 <st_word>
	}
}
 80077c0:	bf00      	nop
 80077c2:	3710      	adds	r7, #16
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b086      	sub	sp, #24
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80077d6:	2100      	movs	r1, #0
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f7ff fe2f 	bl	800743c <dir_sdi>
 80077de:	4603      	mov	r3, r0
 80077e0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80077e2:	7dfb      	ldrb	r3, [r7, #23]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d001      	beq.n	80077ec <dir_find+0x24>
 80077e8:	7dfb      	ldrb	r3, [r7, #23]
 80077ea:	e03e      	b.n	800786a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	69db      	ldr	r3, [r3, #28]
 80077f0:	4619      	mov	r1, r3
 80077f2:	6938      	ldr	r0, [r7, #16]
 80077f4:	f7ff faaa 	bl	8006d4c <move_window>
 80077f8:	4603      	mov	r3, r0
 80077fa:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80077fc:	7dfb      	ldrb	r3, [r7, #23]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d12f      	bne.n	8007862 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6a1b      	ldr	r3, [r3, #32]
 8007806:	781b      	ldrb	r3, [r3, #0]
 8007808:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800780a:	7bfb      	ldrb	r3, [r7, #15]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d102      	bne.n	8007816 <dir_find+0x4e>
 8007810:	2304      	movs	r3, #4
 8007812:	75fb      	strb	r3, [r7, #23]
 8007814:	e028      	b.n	8007868 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a1b      	ldr	r3, [r3, #32]
 800781a:	330b      	adds	r3, #11
 800781c:	781b      	ldrb	r3, [r3, #0]
 800781e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007822:	b2da      	uxtb	r2, r3
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6a1b      	ldr	r3, [r3, #32]
 800782c:	330b      	adds	r3, #11
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	f003 0308 	and.w	r3, r3, #8
 8007834:	2b00      	cmp	r3, #0
 8007836:	d10a      	bne.n	800784e <dir_find+0x86>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6a18      	ldr	r0, [r3, #32]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	3324      	adds	r3, #36	; 0x24
 8007840:	220b      	movs	r2, #11
 8007842:	4619      	mov	r1, r3
 8007844:	f7ff f88f 	bl	8006966 <mem_cmp>
 8007848:	4603      	mov	r3, r0
 800784a:	2b00      	cmp	r3, #0
 800784c:	d00b      	beq.n	8007866 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800784e:	2100      	movs	r1, #0
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f7ff fe6e 	bl	8007532 <dir_next>
 8007856:	4603      	mov	r3, r0
 8007858:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800785a:	7dfb      	ldrb	r3, [r7, #23]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d0c5      	beq.n	80077ec <dir_find+0x24>
 8007860:	e002      	b.n	8007868 <dir_find+0xa0>
		if (res != FR_OK) break;
 8007862:	bf00      	nop
 8007864:	e000      	b.n	8007868 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007866:	bf00      	nop

	return res;
 8007868:	7dfb      	ldrb	r3, [r7, #23]
}
 800786a:	4618      	mov	r0, r3
 800786c:	3718      	adds	r7, #24
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	b084      	sub	sp, #16
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8007880:	2101      	movs	r1, #1
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f7ff ff1a 	bl	80076bc <dir_alloc>
 8007888:	4603      	mov	r3, r0
 800788a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800788c:	7bfb      	ldrb	r3, [r7, #15]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d11c      	bne.n	80078cc <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	69db      	ldr	r3, [r3, #28]
 8007896:	4619      	mov	r1, r3
 8007898:	68b8      	ldr	r0, [r7, #8]
 800789a:	f7ff fa57 	bl	8006d4c <move_window>
 800789e:	4603      	mov	r3, r0
 80078a0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80078a2:	7bfb      	ldrb	r3, [r7, #15]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d111      	bne.n	80078cc <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6a1b      	ldr	r3, [r3, #32]
 80078ac:	2220      	movs	r2, #32
 80078ae:	2100      	movs	r1, #0
 80078b0:	4618      	mov	r0, r3
 80078b2:	f7ff f83e 	bl	8006932 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a18      	ldr	r0, [r3, #32]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	3324      	adds	r3, #36	; 0x24
 80078be:	220b      	movs	r2, #11
 80078c0:	4619      	mov	r1, r3
 80078c2:	f7ff f815 	bl	80068f0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	2201      	movs	r2, #1
 80078ca:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80078cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
	...

080078d8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b088      	sub	sp, #32
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	60fb      	str	r3, [r7, #12]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	3324      	adds	r3, #36	; 0x24
 80078ec:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80078ee:	220b      	movs	r2, #11
 80078f0:	2120      	movs	r1, #32
 80078f2:	68b8      	ldr	r0, [r7, #8]
 80078f4:	f7ff f81d 	bl	8006932 <mem_set>
	si = i = 0; ni = 8;
 80078f8:	2300      	movs	r3, #0
 80078fa:	613b      	str	r3, [r7, #16]
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	617b      	str	r3, [r7, #20]
 8007900:	2308      	movs	r3, #8
 8007902:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	1c5a      	adds	r2, r3, #1
 8007908:	617a      	str	r2, [r7, #20]
 800790a:	68fa      	ldr	r2, [r7, #12]
 800790c:	4413      	add	r3, r2
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007912:	7ffb      	ldrb	r3, [r7, #31]
 8007914:	2b20      	cmp	r3, #32
 8007916:	d94e      	bls.n	80079b6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007918:	7ffb      	ldrb	r3, [r7, #31]
 800791a:	2b2f      	cmp	r3, #47	; 0x2f
 800791c:	d006      	beq.n	800792c <create_name+0x54>
 800791e:	7ffb      	ldrb	r3, [r7, #31]
 8007920:	2b5c      	cmp	r3, #92	; 0x5c
 8007922:	d110      	bne.n	8007946 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007924:	e002      	b.n	800792c <create_name+0x54>
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	3301      	adds	r3, #1
 800792a:	617b      	str	r3, [r7, #20]
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	4413      	add	r3, r2
 8007932:	781b      	ldrb	r3, [r3, #0]
 8007934:	2b2f      	cmp	r3, #47	; 0x2f
 8007936:	d0f6      	beq.n	8007926 <create_name+0x4e>
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	4413      	add	r3, r2
 800793e:	781b      	ldrb	r3, [r3, #0]
 8007940:	2b5c      	cmp	r3, #92	; 0x5c
 8007942:	d0f0      	beq.n	8007926 <create_name+0x4e>
			break;
 8007944:	e038      	b.n	80079b8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8007946:	7ffb      	ldrb	r3, [r7, #31]
 8007948:	2b2e      	cmp	r3, #46	; 0x2e
 800794a:	d003      	beq.n	8007954 <create_name+0x7c>
 800794c:	693a      	ldr	r2, [r7, #16]
 800794e:	69bb      	ldr	r3, [r7, #24]
 8007950:	429a      	cmp	r2, r3
 8007952:	d30c      	bcc.n	800796e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	2b0b      	cmp	r3, #11
 8007958:	d002      	beq.n	8007960 <create_name+0x88>
 800795a:	7ffb      	ldrb	r3, [r7, #31]
 800795c:	2b2e      	cmp	r3, #46	; 0x2e
 800795e:	d001      	beq.n	8007964 <create_name+0x8c>
 8007960:	2306      	movs	r3, #6
 8007962:	e044      	b.n	80079ee <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8007964:	2308      	movs	r3, #8
 8007966:	613b      	str	r3, [r7, #16]
 8007968:	230b      	movs	r3, #11
 800796a:	61bb      	str	r3, [r7, #24]
			continue;
 800796c:	e022      	b.n	80079b4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800796e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007972:	2b00      	cmp	r3, #0
 8007974:	da04      	bge.n	8007980 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8007976:	7ffb      	ldrb	r3, [r7, #31]
 8007978:	3b80      	subs	r3, #128	; 0x80
 800797a:	4a1f      	ldr	r2, [pc, #124]	; (80079f8 <create_name+0x120>)
 800797c:	5cd3      	ldrb	r3, [r2, r3]
 800797e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8007980:	7ffb      	ldrb	r3, [r7, #31]
 8007982:	4619      	mov	r1, r3
 8007984:	481d      	ldr	r0, [pc, #116]	; (80079fc <create_name+0x124>)
 8007986:	f7ff f815 	bl	80069b4 <chk_chr>
 800798a:	4603      	mov	r3, r0
 800798c:	2b00      	cmp	r3, #0
 800798e:	d001      	beq.n	8007994 <create_name+0xbc>
 8007990:	2306      	movs	r3, #6
 8007992:	e02c      	b.n	80079ee <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8007994:	7ffb      	ldrb	r3, [r7, #31]
 8007996:	2b60      	cmp	r3, #96	; 0x60
 8007998:	d905      	bls.n	80079a6 <create_name+0xce>
 800799a:	7ffb      	ldrb	r3, [r7, #31]
 800799c:	2b7a      	cmp	r3, #122	; 0x7a
 800799e:	d802      	bhi.n	80079a6 <create_name+0xce>
 80079a0:	7ffb      	ldrb	r3, [r7, #31]
 80079a2:	3b20      	subs	r3, #32
 80079a4:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	1c5a      	adds	r2, r3, #1
 80079aa:	613a      	str	r2, [r7, #16]
 80079ac:	68ba      	ldr	r2, [r7, #8]
 80079ae:	4413      	add	r3, r2
 80079b0:	7ffa      	ldrb	r2, [r7, #31]
 80079b2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80079b4:	e7a6      	b.n	8007904 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80079b6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80079b8:	68fa      	ldr	r2, [r7, #12]
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	441a      	add	r2, r3
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d101      	bne.n	80079cc <create_name+0xf4>
 80079c8:	2306      	movs	r3, #6
 80079ca:	e010      	b.n	80079ee <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	2be5      	cmp	r3, #229	; 0xe5
 80079d2:	d102      	bne.n	80079da <create_name+0x102>
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	2205      	movs	r2, #5
 80079d8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80079da:	7ffb      	ldrb	r3, [r7, #31]
 80079dc:	2b20      	cmp	r3, #32
 80079de:	d801      	bhi.n	80079e4 <create_name+0x10c>
 80079e0:	2204      	movs	r2, #4
 80079e2:	e000      	b.n	80079e6 <create_name+0x10e>
 80079e4:	2200      	movs	r2, #0
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	330b      	adds	r3, #11
 80079ea:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80079ec:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3720      	adds	r7, #32
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	bf00      	nop
 80079f8:	08008d20 	.word	0x08008d20
 80079fc:	08008aa4 	.word	0x08008aa4

08007a00 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b086      	sub	sp, #24
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
 8007a08:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007a14:	e002      	b.n	8007a1c <follow_path+0x1c>
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	3301      	adds	r3, #1
 8007a1a:	603b      	str	r3, [r7, #0]
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	2b2f      	cmp	r3, #47	; 0x2f
 8007a22:	d0f8      	beq.n	8007a16 <follow_path+0x16>
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	2b5c      	cmp	r3, #92	; 0x5c
 8007a2a:	d0f4      	beq.n	8007a16 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	2b1f      	cmp	r3, #31
 8007a38:	d80a      	bhi.n	8007a50 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2280      	movs	r2, #128	; 0x80
 8007a3e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8007a42:	2100      	movs	r1, #0
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f7ff fcf9 	bl	800743c <dir_sdi>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	75fb      	strb	r3, [r7, #23]
 8007a4e:	e043      	b.n	8007ad8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007a50:	463b      	mov	r3, r7
 8007a52:	4619      	mov	r1, r3
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f7ff ff3f 	bl	80078d8 <create_name>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007a5e:	7dfb      	ldrb	r3, [r7, #23]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d134      	bne.n	8007ace <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f7ff feaf 	bl	80077c8 <dir_find>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007a74:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8007a76:	7dfb      	ldrb	r3, [r7, #23]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d00a      	beq.n	8007a92 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007a7c:	7dfb      	ldrb	r3, [r7, #23]
 8007a7e:	2b04      	cmp	r3, #4
 8007a80:	d127      	bne.n	8007ad2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007a82:	7afb      	ldrb	r3, [r7, #11]
 8007a84:	f003 0304 	and.w	r3, r3, #4
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d122      	bne.n	8007ad2 <follow_path+0xd2>
 8007a8c:	2305      	movs	r3, #5
 8007a8e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007a90:	e01f      	b.n	8007ad2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007a92:	7afb      	ldrb	r3, [r7, #11]
 8007a94:	f003 0304 	and.w	r3, r3, #4
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d11c      	bne.n	8007ad6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	799b      	ldrb	r3, [r3, #6]
 8007aa0:	f003 0310 	and.w	r3, r3, #16
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d102      	bne.n	8007aae <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007aa8:	2305      	movs	r3, #5
 8007aaa:	75fb      	strb	r3, [r7, #23]
 8007aac:	e014      	b.n	8007ad8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	695b      	ldr	r3, [r3, #20]
 8007ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007abc:	4413      	add	r3, r2
 8007abe:	4619      	mov	r1, r3
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f7ff fe42 	bl	800774a <ld_clust>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007acc:	e7c0      	b.n	8007a50 <follow_path+0x50>
			if (res != FR_OK) break;
 8007ace:	bf00      	nop
 8007ad0:	e002      	b.n	8007ad8 <follow_path+0xd8>
				break;
 8007ad2:	bf00      	nop
 8007ad4:	e000      	b.n	8007ad8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007ad6:	bf00      	nop
			}
		}
	}

	return res;
 8007ad8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3718      	adds	r7, #24
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}

08007ae2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007ae2:	b480      	push	{r7}
 8007ae4:	b087      	sub	sp, #28
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007aea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007aee:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d031      	beq.n	8007b5c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	617b      	str	r3, [r7, #20]
 8007afe:	e002      	b.n	8007b06 <get_ldnumber+0x24>
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	3301      	adds	r3, #1
 8007b04:	617b      	str	r3, [r7, #20]
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	781b      	ldrb	r3, [r3, #0]
 8007b0a:	2b20      	cmp	r3, #32
 8007b0c:	d903      	bls.n	8007b16 <get_ldnumber+0x34>
 8007b0e:	697b      	ldr	r3, [r7, #20]
 8007b10:	781b      	ldrb	r3, [r3, #0]
 8007b12:	2b3a      	cmp	r3, #58	; 0x3a
 8007b14:	d1f4      	bne.n	8007b00 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	2b3a      	cmp	r3, #58	; 0x3a
 8007b1c:	d11c      	bne.n	8007b58 <get_ldnumber+0x76>
			tp = *path;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	1c5a      	adds	r2, r3, #1
 8007b28:	60fa      	str	r2, [r7, #12]
 8007b2a:	781b      	ldrb	r3, [r3, #0]
 8007b2c:	3b30      	subs	r3, #48	; 0x30
 8007b2e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	2b09      	cmp	r3, #9
 8007b34:	d80e      	bhi.n	8007b54 <get_ldnumber+0x72>
 8007b36:	68fa      	ldr	r2, [r7, #12]
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	d10a      	bne.n	8007b54 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d107      	bne.n	8007b54 <get_ldnumber+0x72>
					vol = (int)i;
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	617b      	str	r3, [r7, #20]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	697a      	ldr	r2, [r7, #20]
 8007b52:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	e002      	b.n	8007b5e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007b58:	2300      	movs	r3, #0
 8007b5a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007b5c:	693b      	ldr	r3, [r7, #16]
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	371c      	adds	r7, #28
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr
	...

08007b6c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b082      	sub	sp, #8
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	70da      	strb	r2, [r3, #3]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b82:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007b84:	6839      	ldr	r1, [r7, #0]
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f7ff f8e0 	bl	8006d4c <move_window>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <check_fs+0x2a>
 8007b92:	2304      	movs	r3, #4
 8007b94:	e038      	b.n	8007c08 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	3330      	adds	r3, #48	; 0x30
 8007b9a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7fe fe24 	bl	80067ec <ld_word>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d001      	beq.n	8007bb4 <check_fs+0x48>
 8007bb0:	2303      	movs	r3, #3
 8007bb2:	e029      	b.n	8007c08 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007bba:	2be9      	cmp	r3, #233	; 0xe9
 8007bbc:	d009      	beq.n	8007bd2 <check_fs+0x66>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007bc4:	2beb      	cmp	r3, #235	; 0xeb
 8007bc6:	d11e      	bne.n	8007c06 <check_fs+0x9a>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8007bce:	2b90      	cmp	r3, #144	; 0x90
 8007bd0:	d119      	bne.n	8007c06 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	3330      	adds	r3, #48	; 0x30
 8007bd6:	3336      	adds	r3, #54	; 0x36
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f7fe fe1f 	bl	800681c <ld_dword>
 8007bde:	4603      	mov	r3, r0
 8007be0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007be4:	4a0a      	ldr	r2, [pc, #40]	; (8007c10 <check_fs+0xa4>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d101      	bne.n	8007bee <check_fs+0x82>
 8007bea:	2300      	movs	r3, #0
 8007bec:	e00c      	b.n	8007c08 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	3330      	adds	r3, #48	; 0x30
 8007bf2:	3352      	adds	r3, #82	; 0x52
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f7fe fe11 	bl	800681c <ld_dword>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	4b05      	ldr	r3, [pc, #20]	; (8007c14 <check_fs+0xa8>)
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d101      	bne.n	8007c06 <check_fs+0x9a>
 8007c02:	2300      	movs	r3, #0
 8007c04:	e000      	b.n	8007c08 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007c06:	2302      	movs	r3, #2
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3708      	adds	r7, #8
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}
 8007c10:	00544146 	.word	0x00544146
 8007c14:	33544146 	.word	0x33544146

08007c18 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b096      	sub	sp, #88	; 0x58
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	4613      	mov	r3, r2
 8007c24:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007c2c:	68f8      	ldr	r0, [r7, #12]
 8007c2e:	f7ff ff58 	bl	8007ae2 <get_ldnumber>
 8007c32:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007c34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	da01      	bge.n	8007c3e <find_volume+0x26>
 8007c3a:	230b      	movs	r3, #11
 8007c3c:	e22e      	b.n	800809c <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007c3e:	4aa8      	ldr	r2, [pc, #672]	; (8007ee0 <find_volume+0x2c8>)
 8007c40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c46:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d101      	bne.n	8007c52 <find_volume+0x3a>
 8007c4e:	230c      	movs	r3, #12
 8007c50:	e224      	b.n	800809c <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c56:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007c58:	79fb      	ldrb	r3, [r7, #7]
 8007c5a:	f023 0301 	bic.w	r3, r3, #1
 8007c5e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c62:	781b      	ldrb	r3, [r3, #0]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d01a      	beq.n	8007c9e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8007c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c6a:	785b      	ldrb	r3, [r3, #1]
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f7fe fd1f 	bl	80066b0 <disk_status>
 8007c72:	4603      	mov	r3, r0
 8007c74:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007c78:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007c7c:	f003 0301 	and.w	r3, r3, #1
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d10c      	bne.n	8007c9e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007c84:	79fb      	ldrb	r3, [r7, #7]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d007      	beq.n	8007c9a <find_volume+0x82>
 8007c8a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007c8e:	f003 0304 	and.w	r3, r3, #4
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d001      	beq.n	8007c9a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8007c96:	230a      	movs	r3, #10
 8007c98:	e200      	b.n	800809c <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	e1fe      	b.n	800809c <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007ca4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ca6:	b2da      	uxtb	r2, r3
 8007ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007caa:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cae:	785b      	ldrb	r3, [r3, #1]
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f7fe fd17 	bl	80066e4 <disk_initialize>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007cbc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007cc0:	f003 0301 	and.w	r3, r3, #1
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d001      	beq.n	8007ccc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007cc8:	2303      	movs	r3, #3
 8007cca:	e1e7      	b.n	800809c <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007ccc:	79fb      	ldrb	r3, [r7, #7]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d007      	beq.n	8007ce2 <find_volume+0xca>
 8007cd2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007cd6:	f003 0304 	and.w	r3, r3, #4
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d001      	beq.n	8007ce2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8007cde:	230a      	movs	r3, #10
 8007ce0:	e1dc      	b.n	800809c <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007ce6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007ce8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007cea:	f7ff ff3f 	bl	8007b6c <check_fs>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007cf4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007cf8:	2b02      	cmp	r3, #2
 8007cfa:	d14b      	bne.n	8007d94 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	643b      	str	r3, [r7, #64]	; 0x40
 8007d00:	e01f      	b.n	8007d42 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8007d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d04:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007d08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d0a:	011b      	lsls	r3, r3, #4
 8007d0c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8007d10:	4413      	add	r3, r2
 8007d12:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d16:	3304      	adds	r3, #4
 8007d18:	781b      	ldrb	r3, [r3, #0]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d006      	beq.n	8007d2c <find_volume+0x114>
 8007d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d20:	3308      	adds	r3, #8
 8007d22:	4618      	mov	r0, r3
 8007d24:	f7fe fd7a 	bl	800681c <ld_dword>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	e000      	b.n	8007d2e <find_volume+0x116>
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d30:	009b      	lsls	r3, r3, #2
 8007d32:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8007d36:	440b      	add	r3, r1
 8007d38:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007d3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d3e:	3301      	adds	r3, #1
 8007d40:	643b      	str	r3, [r7, #64]	; 0x40
 8007d42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d44:	2b03      	cmp	r3, #3
 8007d46:	d9dc      	bls.n	8007d02 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007d48:	2300      	movs	r3, #0
 8007d4a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007d4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d002      	beq.n	8007d58 <find_volume+0x140>
 8007d52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d54:	3b01      	subs	r3, #1
 8007d56:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8007d58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d5a:	009b      	lsls	r3, r3, #2
 8007d5c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007d60:	4413      	add	r3, r2
 8007d62:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007d66:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007d68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d005      	beq.n	8007d7a <find_volume+0x162>
 8007d6e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007d70:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007d72:	f7ff fefb 	bl	8007b6c <check_fs>
 8007d76:	4603      	mov	r3, r0
 8007d78:	e000      	b.n	8007d7c <find_volume+0x164>
 8007d7a:	2303      	movs	r3, #3
 8007d7c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007d80:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d905      	bls.n	8007d94 <find_volume+0x17c>
 8007d88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	643b      	str	r3, [r7, #64]	; 0x40
 8007d8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d90:	2b03      	cmp	r3, #3
 8007d92:	d9e1      	bls.n	8007d58 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007d94:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007d98:	2b04      	cmp	r3, #4
 8007d9a:	d101      	bne.n	8007da0 <find_volume+0x188>
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	e17d      	b.n	800809c <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007da0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d901      	bls.n	8007dac <find_volume+0x194>
 8007da8:	230d      	movs	r3, #13
 8007daa:	e177      	b.n	800809c <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dae:	3330      	adds	r3, #48	; 0x30
 8007db0:	330b      	adds	r3, #11
 8007db2:	4618      	mov	r0, r3
 8007db4:	f7fe fd1a 	bl	80067ec <ld_word>
 8007db8:	4603      	mov	r3, r0
 8007dba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dbe:	d001      	beq.n	8007dc4 <find_volume+0x1ac>
 8007dc0:	230d      	movs	r3, #13
 8007dc2:	e16b      	b.n	800809c <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dc6:	3330      	adds	r3, #48	; 0x30
 8007dc8:	3316      	adds	r3, #22
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f7fe fd0e 	bl	80067ec <ld_word>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007dd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d106      	bne.n	8007de8 <find_volume+0x1d0>
 8007dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ddc:	3330      	adds	r3, #48	; 0x30
 8007dde:	3324      	adds	r3, #36	; 0x24
 8007de0:	4618      	mov	r0, r3
 8007de2:	f7fe fd1b 	bl	800681c <ld_dword>
 8007de6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8007de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007dec:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007df0:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8007df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007df6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dfa:	789b      	ldrb	r3, [r3, #2]
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d005      	beq.n	8007e0c <find_volume+0x1f4>
 8007e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e02:	789b      	ldrb	r3, [r3, #2]
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	d001      	beq.n	8007e0c <find_volume+0x1f4>
 8007e08:	230d      	movs	r3, #13
 8007e0a:	e147      	b.n	800809c <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e0e:	789b      	ldrb	r3, [r3, #2]
 8007e10:	461a      	mov	r2, r3
 8007e12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e14:	fb02 f303 	mul.w	r3, r2, r3
 8007e18:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e20:	b29a      	uxth	r2, r3
 8007e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e24:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8007e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e28:	895b      	ldrh	r3, [r3, #10]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d008      	beq.n	8007e40 <find_volume+0x228>
 8007e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e30:	895b      	ldrh	r3, [r3, #10]
 8007e32:	461a      	mov	r2, r3
 8007e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e36:	895b      	ldrh	r3, [r3, #10]
 8007e38:	3b01      	subs	r3, #1
 8007e3a:	4013      	ands	r3, r2
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d001      	beq.n	8007e44 <find_volume+0x22c>
 8007e40:	230d      	movs	r3, #13
 8007e42:	e12b      	b.n	800809c <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e46:	3330      	adds	r3, #48	; 0x30
 8007e48:	3311      	adds	r3, #17
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f7fe fcce 	bl	80067ec <ld_word>
 8007e50:	4603      	mov	r3, r0
 8007e52:	461a      	mov	r2, r3
 8007e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e56:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007e58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e5a:	891b      	ldrh	r3, [r3, #8]
 8007e5c:	f003 030f 	and.w	r3, r3, #15
 8007e60:	b29b      	uxth	r3, r3
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d001      	beq.n	8007e6a <find_volume+0x252>
 8007e66:	230d      	movs	r3, #13
 8007e68:	e118      	b.n	800809c <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e6c:	3330      	adds	r3, #48	; 0x30
 8007e6e:	3313      	adds	r3, #19
 8007e70:	4618      	mov	r0, r3
 8007e72:	f7fe fcbb 	bl	80067ec <ld_word>
 8007e76:	4603      	mov	r3, r0
 8007e78:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007e7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d106      	bne.n	8007e8e <find_volume+0x276>
 8007e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e82:	3330      	adds	r3, #48	; 0x30
 8007e84:	3320      	adds	r3, #32
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7fe fcc8 	bl	800681c <ld_dword>
 8007e8c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e90:	3330      	adds	r3, #48	; 0x30
 8007e92:	330e      	adds	r3, #14
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7fe fca9 	bl	80067ec <ld_word>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007e9e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d101      	bne.n	8007ea8 <find_volume+0x290>
 8007ea4:	230d      	movs	r3, #13
 8007ea6:	e0f9      	b.n	800809c <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007ea8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007eaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007eac:	4413      	add	r3, r2
 8007eae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007eb0:	8912      	ldrh	r2, [r2, #8]
 8007eb2:	0912      	lsrs	r2, r2, #4
 8007eb4:	b292      	uxth	r2, r2
 8007eb6:	4413      	add	r3, r2
 8007eb8:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007eba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d201      	bcs.n	8007ec6 <find_volume+0x2ae>
 8007ec2:	230d      	movs	r3, #13
 8007ec4:	e0ea      	b.n	800809c <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007ec6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eca:	1ad3      	subs	r3, r2, r3
 8007ecc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ece:	8952      	ldrh	r2, [r2, #10]
 8007ed0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ed4:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d103      	bne.n	8007ee4 <find_volume+0x2cc>
 8007edc:	230d      	movs	r3, #13
 8007ede:	e0dd      	b.n	800809c <find_volume+0x484>
 8007ee0:	2000004c 	.word	0x2000004c
		fmt = FS_FAT32;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eec:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d802      	bhi.n	8007efa <find_volume+0x2e2>
 8007ef4:	2302      	movs	r3, #2
 8007ef6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007efc:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d802      	bhi.n	8007f0a <find_volume+0x2f2>
 8007f04:	2301      	movs	r3, #1
 8007f06:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0c:	1c9a      	adds	r2, r3, #2
 8007f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f10:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8007f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f14:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007f16:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007f18:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007f1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f1c:	441a      	add	r2, r3
 8007f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f20:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8007f22:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f26:	441a      	add	r2, r3
 8007f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f2a:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8007f2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f30:	2b03      	cmp	r3, #3
 8007f32:	d11e      	bne.n	8007f72 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f36:	3330      	adds	r3, #48	; 0x30
 8007f38:	332a      	adds	r3, #42	; 0x2a
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f7fe fc56 	bl	80067ec <ld_word>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d001      	beq.n	8007f4a <find_volume+0x332>
 8007f46:	230d      	movs	r3, #13
 8007f48:	e0a8      	b.n	800809c <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f4c:	891b      	ldrh	r3, [r3, #8]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d001      	beq.n	8007f56 <find_volume+0x33e>
 8007f52:	230d      	movs	r3, #13
 8007f54:	e0a2      	b.n	800809c <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f58:	3330      	adds	r3, #48	; 0x30
 8007f5a:	332c      	adds	r3, #44	; 0x2c
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f7fe fc5d 	bl	800681c <ld_dword>
 8007f62:	4602      	mov	r2, r0
 8007f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f66:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f6a:	695b      	ldr	r3, [r3, #20]
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	647b      	str	r3, [r7, #68]	; 0x44
 8007f70:	e01f      	b.n	8007fb2 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f74:	891b      	ldrh	r3, [r3, #8]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d101      	bne.n	8007f7e <find_volume+0x366>
 8007f7a:	230d      	movs	r3, #13
 8007f7c:	e08e      	b.n	800809c <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f80:	6a1a      	ldr	r2, [r3, #32]
 8007f82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f84:	441a      	add	r2, r3
 8007f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f88:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007f8a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f8e:	2b02      	cmp	r3, #2
 8007f90:	d103      	bne.n	8007f9a <find_volume+0x382>
 8007f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f94:	695b      	ldr	r3, [r3, #20]
 8007f96:	005b      	lsls	r3, r3, #1
 8007f98:	e00a      	b.n	8007fb0 <find_volume+0x398>
 8007f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f9c:	695a      	ldr	r2, [r3, #20]
 8007f9e:	4613      	mov	r3, r2
 8007fa0:	005b      	lsls	r3, r3, #1
 8007fa2:	4413      	add	r3, r2
 8007fa4:	085a      	lsrs	r2, r3, #1
 8007fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fa8:	695b      	ldr	r3, [r3, #20]
 8007faa:	f003 0301 	and.w	r3, r3, #1
 8007fae:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007fb0:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fb4:	699a      	ldr	r2, [r3, #24]
 8007fb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007fb8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007fbc:	0a5b      	lsrs	r3, r3, #9
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d201      	bcs.n	8007fc6 <find_volume+0x3ae>
 8007fc2:	230d      	movs	r3, #13
 8007fc4:	e06a      	b.n	800809c <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fc8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007fcc:	611a      	str	r2, [r3, #16]
 8007fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd0:	691a      	ldr	r2, [r3, #16]
 8007fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd4:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8007fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd8:	2280      	movs	r2, #128	; 0x80
 8007fda:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007fdc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007fe0:	2b03      	cmp	r3, #3
 8007fe2:	d149      	bne.n	8008078 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fe6:	3330      	adds	r3, #48	; 0x30
 8007fe8:	3330      	adds	r3, #48	; 0x30
 8007fea:	4618      	mov	r0, r3
 8007fec:	f7fe fbfe 	bl	80067ec <ld_word>
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d140      	bne.n	8008078 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007ff6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ff8:	3301      	adds	r3, #1
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007ffe:	f7fe fea5 	bl	8006d4c <move_window>
 8008002:	4603      	mov	r3, r0
 8008004:	2b00      	cmp	r3, #0
 8008006:	d137      	bne.n	8008078 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8008008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800800a:	2200      	movs	r2, #0
 800800c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800800e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008010:	3330      	adds	r3, #48	; 0x30
 8008012:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008016:	4618      	mov	r0, r3
 8008018:	f7fe fbe8 	bl	80067ec <ld_word>
 800801c:	4603      	mov	r3, r0
 800801e:	461a      	mov	r2, r3
 8008020:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008024:	429a      	cmp	r2, r3
 8008026:	d127      	bne.n	8008078 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800802a:	3330      	adds	r3, #48	; 0x30
 800802c:	4618      	mov	r0, r3
 800802e:	f7fe fbf5 	bl	800681c <ld_dword>
 8008032:	4602      	mov	r2, r0
 8008034:	4b1b      	ldr	r3, [pc, #108]	; (80080a4 <find_volume+0x48c>)
 8008036:	429a      	cmp	r2, r3
 8008038:	d11e      	bne.n	8008078 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800803a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800803c:	3330      	adds	r3, #48	; 0x30
 800803e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008042:	4618      	mov	r0, r3
 8008044:	f7fe fbea 	bl	800681c <ld_dword>
 8008048:	4602      	mov	r2, r0
 800804a:	4b17      	ldr	r3, [pc, #92]	; (80080a8 <find_volume+0x490>)
 800804c:	429a      	cmp	r2, r3
 800804e:	d113      	bne.n	8008078 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008052:	3330      	adds	r3, #48	; 0x30
 8008054:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8008058:	4618      	mov	r0, r3
 800805a:	f7fe fbdf 	bl	800681c <ld_dword>
 800805e:	4602      	mov	r2, r0
 8008060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008062:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008066:	3330      	adds	r3, #48	; 0x30
 8008068:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800806c:	4618      	mov	r0, r3
 800806e:	f7fe fbd5 	bl	800681c <ld_dword>
 8008072:	4602      	mov	r2, r0
 8008074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008076:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800807a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800807e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008080:	4b0a      	ldr	r3, [pc, #40]	; (80080ac <find_volume+0x494>)
 8008082:	881b      	ldrh	r3, [r3, #0]
 8008084:	3301      	adds	r3, #1
 8008086:	b29a      	uxth	r2, r3
 8008088:	4b08      	ldr	r3, [pc, #32]	; (80080ac <find_volume+0x494>)
 800808a:	801a      	strh	r2, [r3, #0]
 800808c:	4b07      	ldr	r3, [pc, #28]	; (80080ac <find_volume+0x494>)
 800808e:	881a      	ldrh	r2, [r3, #0]
 8008090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008092:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008094:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008096:	f7fe fdf1 	bl	8006c7c <clear_lock>
#endif
	return FR_OK;
 800809a:	2300      	movs	r3, #0
}
 800809c:	4618      	mov	r0, r3
 800809e:	3758      	adds	r7, #88	; 0x58
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	41615252 	.word	0x41615252
 80080a8:	61417272 	.word	0x61417272
 80080ac:	20000050 	.word	0x20000050

080080b0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80080ba:	2309      	movs	r3, #9
 80080bc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d01c      	beq.n	80080fe <validate+0x4e>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d018      	beq.n	80080fe <validate+0x4e>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d013      	beq.n	80080fe <validate+0x4e>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	889a      	ldrh	r2, [r3, #4]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	88db      	ldrh	r3, [r3, #6]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d10c      	bne.n	80080fe <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	785b      	ldrb	r3, [r3, #1]
 80080ea:	4618      	mov	r0, r3
 80080ec:	f7fe fae0 	bl	80066b0 <disk_status>
 80080f0:	4603      	mov	r3, r0
 80080f2:	f003 0301 	and.w	r3, r3, #1
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d101      	bne.n	80080fe <validate+0x4e>
			res = FR_OK;
 80080fa:	2300      	movs	r3, #0
 80080fc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80080fe:	7bfb      	ldrb	r3, [r7, #15]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d102      	bne.n	800810a <validate+0x5a>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	e000      	b.n	800810c <validate+0x5c>
 800810a:	2300      	movs	r3, #0
 800810c:	683a      	ldr	r2, [r7, #0]
 800810e:	6013      	str	r3, [r2, #0]
	return res;
 8008110:	7bfb      	ldrb	r3, [r7, #15]
}
 8008112:	4618      	mov	r0, r3
 8008114:	3710      	adds	r7, #16
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}
	...

0800811c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b088      	sub	sp, #32
 8008120:	af00      	add	r7, sp, #0
 8008122:	60f8      	str	r0, [r7, #12]
 8008124:	60b9      	str	r1, [r7, #8]
 8008126:	4613      	mov	r3, r2
 8008128:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800812e:	f107 0310 	add.w	r3, r7, #16
 8008132:	4618      	mov	r0, r3
 8008134:	f7ff fcd5 	bl	8007ae2 <get_ldnumber>
 8008138:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	2b00      	cmp	r3, #0
 800813e:	da01      	bge.n	8008144 <f_mount+0x28>
 8008140:	230b      	movs	r3, #11
 8008142:	e02b      	b.n	800819c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008144:	4a17      	ldr	r2, [pc, #92]	; (80081a4 <f_mount+0x88>)
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800814c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d005      	beq.n	8008160 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008154:	69b8      	ldr	r0, [r7, #24]
 8008156:	f7fe fd91 	bl	8006c7c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	2200      	movs	r2, #0
 800815e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d002      	beq.n	800816c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2200      	movs	r2, #0
 800816a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800816c:	68fa      	ldr	r2, [r7, #12]
 800816e:	490d      	ldr	r1, [pc, #52]	; (80081a4 <f_mount+0x88>)
 8008170:	69fb      	ldr	r3, [r7, #28]
 8008172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d002      	beq.n	8008182 <f_mount+0x66>
 800817c:	79fb      	ldrb	r3, [r7, #7]
 800817e:	2b01      	cmp	r3, #1
 8008180:	d001      	beq.n	8008186 <f_mount+0x6a>
 8008182:	2300      	movs	r3, #0
 8008184:	e00a      	b.n	800819c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008186:	f107 010c 	add.w	r1, r7, #12
 800818a:	f107 0308 	add.w	r3, r7, #8
 800818e:	2200      	movs	r2, #0
 8008190:	4618      	mov	r0, r3
 8008192:	f7ff fd41 	bl	8007c18 <find_volume>
 8008196:	4603      	mov	r3, r0
 8008198:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800819a:	7dfb      	ldrb	r3, [r7, #23]
}
 800819c:	4618      	mov	r0, r3
 800819e:	3720      	adds	r7, #32
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	2000004c 	.word	0x2000004c

080081a8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b098      	sub	sp, #96	; 0x60
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	60f8      	str	r0, [r7, #12]
 80081b0:	60b9      	str	r1, [r7, #8]
 80081b2:	4613      	mov	r3, r2
 80081b4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d101      	bne.n	80081c0 <f_open+0x18>
 80081bc:	2309      	movs	r3, #9
 80081be:	e1ad      	b.n	800851c <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80081c0:	79fb      	ldrb	r3, [r7, #7]
 80081c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80081c6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80081c8:	79fa      	ldrb	r2, [r7, #7]
 80081ca:	f107 0110 	add.w	r1, r7, #16
 80081ce:	f107 0308 	add.w	r3, r7, #8
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7ff fd20 	bl	8007c18 <find_volume>
 80081d8:	4603      	mov	r3, r0
 80081da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80081de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f040 8191 	bne.w	800850a <f_open+0x362>
		dj.obj.fs = fs;
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80081ec:	68ba      	ldr	r2, [r7, #8]
 80081ee:	f107 0314 	add.w	r3, r7, #20
 80081f2:	4611      	mov	r1, r2
 80081f4:	4618      	mov	r0, r3
 80081f6:	f7ff fc03 	bl	8007a00 <follow_path>
 80081fa:	4603      	mov	r3, r0
 80081fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008200:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008204:	2b00      	cmp	r3, #0
 8008206:	d11a      	bne.n	800823e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008208:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800820c:	b25b      	sxtb	r3, r3
 800820e:	2b00      	cmp	r3, #0
 8008210:	da03      	bge.n	800821a <f_open+0x72>
				res = FR_INVALID_NAME;
 8008212:	2306      	movs	r3, #6
 8008214:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008218:	e011      	b.n	800823e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800821a:	79fb      	ldrb	r3, [r7, #7]
 800821c:	f023 0301 	bic.w	r3, r3, #1
 8008220:	2b00      	cmp	r3, #0
 8008222:	bf14      	ite	ne
 8008224:	2301      	movne	r3, #1
 8008226:	2300      	moveq	r3, #0
 8008228:	b2db      	uxtb	r3, r3
 800822a:	461a      	mov	r2, r3
 800822c:	f107 0314 	add.w	r3, r7, #20
 8008230:	4611      	mov	r1, r2
 8008232:	4618      	mov	r0, r3
 8008234:	f7fe fbda 	bl	80069ec <chk_lock>
 8008238:	4603      	mov	r3, r0
 800823a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800823e:	79fb      	ldrb	r3, [r7, #7]
 8008240:	f003 031c 	and.w	r3, r3, #28
 8008244:	2b00      	cmp	r3, #0
 8008246:	d07f      	beq.n	8008348 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8008248:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800824c:	2b00      	cmp	r3, #0
 800824e:	d017      	beq.n	8008280 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008250:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008254:	2b04      	cmp	r3, #4
 8008256:	d10e      	bne.n	8008276 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008258:	f7fe fc24 	bl	8006aa4 <enq_lock>
 800825c:	4603      	mov	r3, r0
 800825e:	2b00      	cmp	r3, #0
 8008260:	d006      	beq.n	8008270 <f_open+0xc8>
 8008262:	f107 0314 	add.w	r3, r7, #20
 8008266:	4618      	mov	r0, r3
 8008268:	f7ff fb03 	bl	8007872 <dir_register>
 800826c:	4603      	mov	r3, r0
 800826e:	e000      	b.n	8008272 <f_open+0xca>
 8008270:	2312      	movs	r3, #18
 8008272:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008276:	79fb      	ldrb	r3, [r7, #7]
 8008278:	f043 0308 	orr.w	r3, r3, #8
 800827c:	71fb      	strb	r3, [r7, #7]
 800827e:	e010      	b.n	80082a2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008280:	7ebb      	ldrb	r3, [r7, #26]
 8008282:	f003 0311 	and.w	r3, r3, #17
 8008286:	2b00      	cmp	r3, #0
 8008288:	d003      	beq.n	8008292 <f_open+0xea>
					res = FR_DENIED;
 800828a:	2307      	movs	r3, #7
 800828c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008290:	e007      	b.n	80082a2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008292:	79fb      	ldrb	r3, [r7, #7]
 8008294:	f003 0304 	and.w	r3, r3, #4
 8008298:	2b00      	cmp	r3, #0
 800829a:	d002      	beq.n	80082a2 <f_open+0xfa>
 800829c:	2308      	movs	r3, #8
 800829e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80082a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d168      	bne.n	800837c <f_open+0x1d4>
 80082aa:	79fb      	ldrb	r3, [r7, #7]
 80082ac:	f003 0308 	and.w	r3, r3, #8
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d063      	beq.n	800837c <f_open+0x1d4>
				dw = GET_FATTIME();
 80082b4:	f7fe f99e 	bl	80065f4 <get_fattime>
 80082b8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80082ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082bc:	330e      	adds	r3, #14
 80082be:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80082c0:	4618      	mov	r0, r3
 80082c2:	f7fe fae9 	bl	8006898 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80082c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082c8:	3316      	adds	r3, #22
 80082ca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80082cc:	4618      	mov	r0, r3
 80082ce:	f7fe fae3 	bl	8006898 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80082d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082d4:	330b      	adds	r3, #11
 80082d6:	2220      	movs	r2, #32
 80082d8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082de:	4611      	mov	r1, r2
 80082e0:	4618      	mov	r0, r3
 80082e2:	f7ff fa32 	bl	800774a <ld_clust>
 80082e6:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80082ec:	2200      	movs	r2, #0
 80082ee:	4618      	mov	r0, r3
 80082f0:	f7ff fa4a 	bl	8007788 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80082f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082f6:	331c      	adds	r3, #28
 80082f8:	2100      	movs	r1, #0
 80082fa:	4618      	mov	r0, r3
 80082fc:	f7fe facc 	bl	8006898 <st_dword>
					fs->wflag = 1;
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	2201      	movs	r2, #1
 8008304:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008306:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008308:	2b00      	cmp	r3, #0
 800830a:	d037      	beq.n	800837c <f_open+0x1d4>
						dw = fs->winsect;
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008310:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008312:	f107 0314 	add.w	r3, r7, #20
 8008316:	2200      	movs	r2, #0
 8008318:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800831a:	4618      	mov	r0, r3
 800831c:	f7fe ff5d 	bl	80071da <remove_chain>
 8008320:	4603      	mov	r3, r0
 8008322:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8008326:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800832a:	2b00      	cmp	r3, #0
 800832c:	d126      	bne.n	800837c <f_open+0x1d4>
							res = move_window(fs, dw);
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008332:	4618      	mov	r0, r3
 8008334:	f7fe fd0a 	bl	8006d4c <move_window>
 8008338:	4603      	mov	r3, r0
 800833a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008342:	3a01      	subs	r2, #1
 8008344:	60da      	str	r2, [r3, #12]
 8008346:	e019      	b.n	800837c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008348:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800834c:	2b00      	cmp	r3, #0
 800834e:	d115      	bne.n	800837c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008350:	7ebb      	ldrb	r3, [r7, #26]
 8008352:	f003 0310 	and.w	r3, r3, #16
 8008356:	2b00      	cmp	r3, #0
 8008358:	d003      	beq.n	8008362 <f_open+0x1ba>
					res = FR_NO_FILE;
 800835a:	2304      	movs	r3, #4
 800835c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008360:	e00c      	b.n	800837c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008362:	79fb      	ldrb	r3, [r7, #7]
 8008364:	f003 0302 	and.w	r3, r3, #2
 8008368:	2b00      	cmp	r3, #0
 800836a:	d007      	beq.n	800837c <f_open+0x1d4>
 800836c:	7ebb      	ldrb	r3, [r7, #26]
 800836e:	f003 0301 	and.w	r3, r3, #1
 8008372:	2b00      	cmp	r3, #0
 8008374:	d002      	beq.n	800837c <f_open+0x1d4>
						res = FR_DENIED;
 8008376:	2307      	movs	r3, #7
 8008378:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800837c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008380:	2b00      	cmp	r3, #0
 8008382:	d128      	bne.n	80083d6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008384:	79fb      	ldrb	r3, [r7, #7]
 8008386:	f003 0308 	and.w	r3, r3, #8
 800838a:	2b00      	cmp	r3, #0
 800838c:	d003      	beq.n	8008396 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800838e:	79fb      	ldrb	r3, [r7, #7]
 8008390:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008394:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800839e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80083a4:	79fb      	ldrb	r3, [r7, #7]
 80083a6:	f023 0301 	bic.w	r3, r3, #1
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	bf14      	ite	ne
 80083ae:	2301      	movne	r3, #1
 80083b0:	2300      	moveq	r3, #0
 80083b2:	b2db      	uxtb	r3, r3
 80083b4:	461a      	mov	r2, r3
 80083b6:	f107 0314 	add.w	r3, r7, #20
 80083ba:	4611      	mov	r1, r2
 80083bc:	4618      	mov	r0, r3
 80083be:	f7fe fb93 	bl	8006ae8 <inc_lock>
 80083c2:	4602      	mov	r2, r0
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	691b      	ldr	r3, [r3, #16]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d102      	bne.n	80083d6 <f_open+0x22e>
 80083d0:	2302      	movs	r3, #2
 80083d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80083d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083da:	2b00      	cmp	r3, #0
 80083dc:	f040 8095 	bne.w	800850a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80083e4:	4611      	mov	r1, r2
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7ff f9af 	bl	800774a <ld_clust>
 80083ec:	4602      	mov	r2, r0
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80083f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083f4:	331c      	adds	r3, #28
 80083f6:	4618      	mov	r0, r3
 80083f8:	f7fe fa10 	bl	800681c <ld_dword>
 80083fc:	4602      	mov	r2, r0
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2200      	movs	r2, #0
 8008406:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008408:	693a      	ldr	r2, [r7, #16]
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	88da      	ldrh	r2, [r3, #6]
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	79fa      	ldrb	r2, [r7, #7]
 800841a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2200      	movs	r2, #0
 8008420:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2200      	movs	r2, #0
 8008426:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2200      	movs	r2, #0
 800842c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	3330      	adds	r3, #48	; 0x30
 8008432:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008436:	2100      	movs	r1, #0
 8008438:	4618      	mov	r0, r3
 800843a:	f7fe fa7a 	bl	8006932 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800843e:	79fb      	ldrb	r3, [r7, #7]
 8008440:	f003 0320 	and.w	r3, r3, #32
 8008444:	2b00      	cmp	r3, #0
 8008446:	d060      	beq.n	800850a <f_open+0x362>
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d05c      	beq.n	800850a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	68da      	ldr	r2, [r3, #12]
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	895b      	ldrh	r3, [r3, #10]
 800845c:	025b      	lsls	r3, r3, #9
 800845e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	68db      	ldr	r3, [r3, #12]
 800846a:	657b      	str	r3, [r7, #84]	; 0x54
 800846c:	e016      	b.n	800849c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008472:	4618      	mov	r0, r3
 8008474:	f7fe fd25 	bl	8006ec2 <get_fat>
 8008478:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800847a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800847c:	2b01      	cmp	r3, #1
 800847e:	d802      	bhi.n	8008486 <f_open+0x2de>
 8008480:	2302      	movs	r3, #2
 8008482:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008486:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008488:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800848c:	d102      	bne.n	8008494 <f_open+0x2ec>
 800848e:	2301      	movs	r3, #1
 8008490:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008494:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008496:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	657b      	str	r3, [r7, #84]	; 0x54
 800849c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d103      	bne.n	80084ac <f_open+0x304>
 80084a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80084a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d8e0      	bhi.n	800846e <f_open+0x2c6>
				}
				fp->clust = clst;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80084b0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80084b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d127      	bne.n	800850a <f_open+0x362>
 80084ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d022      	beq.n	800850a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80084c8:	4618      	mov	r0, r3
 80084ca:	f7fe fcdb 	bl	8006e84 <clust2sect>
 80084ce:	6478      	str	r0, [r7, #68]	; 0x44
 80084d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d103      	bne.n	80084de <f_open+0x336>
						res = FR_INT_ERR;
 80084d6:	2302      	movs	r3, #2
 80084d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80084dc:	e015      	b.n	800850a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80084de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084e0:	0a5a      	lsrs	r2, r3, #9
 80084e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084e4:	441a      	add	r2, r3
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	7858      	ldrb	r0, [r3, #1]
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	6a1a      	ldr	r2, [r3, #32]
 80084f8:	2301      	movs	r3, #1
 80084fa:	f7fe f919 	bl	8006730 <disk_read>
 80084fe:	4603      	mov	r3, r0
 8008500:	2b00      	cmp	r3, #0
 8008502:	d002      	beq.n	800850a <f_open+0x362>
 8008504:	2301      	movs	r3, #1
 8008506:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800850a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800850e:	2b00      	cmp	r3, #0
 8008510:	d002      	beq.n	8008518 <f_open+0x370>
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2200      	movs	r2, #0
 8008516:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008518:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800851c:	4618      	mov	r0, r3
 800851e:	3760      	adds	r7, #96	; 0x60
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b08c      	sub	sp, #48	; 0x30
 8008528:	af00      	add	r7, sp, #0
 800852a:	60f8      	str	r0, [r7, #12]
 800852c:	60b9      	str	r1, [r7, #8]
 800852e:	607a      	str	r2, [r7, #4]
 8008530:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	2200      	movs	r2, #0
 800853a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f107 0210 	add.w	r2, r7, #16
 8008542:	4611      	mov	r1, r2
 8008544:	4618      	mov	r0, r3
 8008546:	f7ff fdb3 	bl	80080b0 <validate>
 800854a:	4603      	mov	r3, r0
 800854c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008550:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008554:	2b00      	cmp	r3, #0
 8008556:	d107      	bne.n	8008568 <f_write+0x44>
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	7d5b      	ldrb	r3, [r3, #21]
 800855c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008560:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008564:	2b00      	cmp	r3, #0
 8008566:	d002      	beq.n	800856e <f_write+0x4a>
 8008568:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800856c:	e14b      	b.n	8008806 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	7d1b      	ldrb	r3, [r3, #20]
 8008572:	f003 0302 	and.w	r3, r3, #2
 8008576:	2b00      	cmp	r3, #0
 8008578:	d101      	bne.n	800857e <f_write+0x5a>
 800857a:	2307      	movs	r3, #7
 800857c:	e143      	b.n	8008806 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	699a      	ldr	r2, [r3, #24]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	441a      	add	r2, r3
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	699b      	ldr	r3, [r3, #24]
 800858a:	429a      	cmp	r2, r3
 800858c:	f080 812d 	bcs.w	80087ea <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	699b      	ldr	r3, [r3, #24]
 8008594:	43db      	mvns	r3, r3
 8008596:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8008598:	e127      	b.n	80087ea <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	699b      	ldr	r3, [r3, #24]
 800859e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	f040 80e3 	bne.w	800876e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	699b      	ldr	r3, [r3, #24]
 80085ac:	0a5b      	lsrs	r3, r3, #9
 80085ae:	693a      	ldr	r2, [r7, #16]
 80085b0:	8952      	ldrh	r2, [r2, #10]
 80085b2:	3a01      	subs	r2, #1
 80085b4:	4013      	ands	r3, r2
 80085b6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80085b8:	69bb      	ldr	r3, [r7, #24]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d143      	bne.n	8008646 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	699b      	ldr	r3, [r3, #24]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d10c      	bne.n	80085e0 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	689b      	ldr	r3, [r3, #8]
 80085ca:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80085cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d11a      	bne.n	8008608 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2100      	movs	r1, #0
 80085d6:	4618      	mov	r0, r3
 80085d8:	f7fe fe64 	bl	80072a4 <create_chain>
 80085dc:	62b8      	str	r0, [r7, #40]	; 0x28
 80085de:	e013      	b.n	8008608 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d007      	beq.n	80085f8 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	699b      	ldr	r3, [r3, #24]
 80085ec:	4619      	mov	r1, r3
 80085ee:	68f8      	ldr	r0, [r7, #12]
 80085f0:	f7fe fef0 	bl	80073d4 <clmt_clust>
 80085f4:	62b8      	str	r0, [r7, #40]	; 0x28
 80085f6:	e007      	b.n	8008608 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80085f8:	68fa      	ldr	r2, [r7, #12]
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	69db      	ldr	r3, [r3, #28]
 80085fe:	4619      	mov	r1, r3
 8008600:	4610      	mov	r0, r2
 8008602:	f7fe fe4f 	bl	80072a4 <create_chain>
 8008606:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800860a:	2b00      	cmp	r3, #0
 800860c:	f000 80f2 	beq.w	80087f4 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008612:	2b01      	cmp	r3, #1
 8008614:	d104      	bne.n	8008620 <f_write+0xfc>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2202      	movs	r2, #2
 800861a:	755a      	strb	r2, [r3, #21]
 800861c:	2302      	movs	r3, #2
 800861e:	e0f2      	b.n	8008806 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008622:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008626:	d104      	bne.n	8008632 <f_write+0x10e>
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2201      	movs	r2, #1
 800862c:	755a      	strb	r2, [r3, #21]
 800862e:	2301      	movs	r3, #1
 8008630:	e0e9      	b.n	8008806 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008636:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d102      	bne.n	8008646 <f_write+0x122>
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008644:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	7d1b      	ldrb	r3, [r3, #20]
 800864a:	b25b      	sxtb	r3, r3
 800864c:	2b00      	cmp	r3, #0
 800864e:	da18      	bge.n	8008682 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	7858      	ldrb	r0, [r3, #1]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6a1a      	ldr	r2, [r3, #32]
 800865e:	2301      	movs	r3, #1
 8008660:	f7fe f886 	bl	8006770 <disk_write>
 8008664:	4603      	mov	r3, r0
 8008666:	2b00      	cmp	r3, #0
 8008668:	d004      	beq.n	8008674 <f_write+0x150>
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2201      	movs	r2, #1
 800866e:	755a      	strb	r2, [r3, #21]
 8008670:	2301      	movs	r3, #1
 8008672:	e0c8      	b.n	8008806 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	7d1b      	ldrb	r3, [r3, #20]
 8008678:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800867c:	b2da      	uxtb	r2, r3
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008682:	693a      	ldr	r2, [r7, #16]
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	69db      	ldr	r3, [r3, #28]
 8008688:	4619      	mov	r1, r3
 800868a:	4610      	mov	r0, r2
 800868c:	f7fe fbfa 	bl	8006e84 <clust2sect>
 8008690:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d104      	bne.n	80086a2 <f_write+0x17e>
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2202      	movs	r2, #2
 800869c:	755a      	strb	r2, [r3, #21]
 800869e:	2302      	movs	r3, #2
 80086a0:	e0b1      	b.n	8008806 <f_write+0x2e2>
			sect += csect;
 80086a2:	697a      	ldr	r2, [r7, #20]
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	4413      	add	r3, r2
 80086a8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	0a5b      	lsrs	r3, r3, #9
 80086ae:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80086b0:	6a3b      	ldr	r3, [r7, #32]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d03c      	beq.n	8008730 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80086b6:	69ba      	ldr	r2, [r7, #24]
 80086b8:	6a3b      	ldr	r3, [r7, #32]
 80086ba:	4413      	add	r3, r2
 80086bc:	693a      	ldr	r2, [r7, #16]
 80086be:	8952      	ldrh	r2, [r2, #10]
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d905      	bls.n	80086d0 <f_write+0x1ac>
					cc = fs->csize - csect;
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	895b      	ldrh	r3, [r3, #10]
 80086c8:	461a      	mov	r2, r3
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	1ad3      	subs	r3, r2, r3
 80086ce:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	7858      	ldrb	r0, [r3, #1]
 80086d4:	6a3b      	ldr	r3, [r7, #32]
 80086d6:	697a      	ldr	r2, [r7, #20]
 80086d8:	69f9      	ldr	r1, [r7, #28]
 80086da:	f7fe f849 	bl	8006770 <disk_write>
 80086de:	4603      	mov	r3, r0
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d004      	beq.n	80086ee <f_write+0x1ca>
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2201      	movs	r2, #1
 80086e8:	755a      	strb	r2, [r3, #21]
 80086ea:	2301      	movs	r3, #1
 80086ec:	e08b      	b.n	8008806 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	6a1a      	ldr	r2, [r3, #32]
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	1ad3      	subs	r3, r2, r3
 80086f6:	6a3a      	ldr	r2, [r7, #32]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d915      	bls.n	8008728 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	6a1a      	ldr	r2, [r3, #32]
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	1ad3      	subs	r3, r2, r3
 800870a:	025b      	lsls	r3, r3, #9
 800870c:	69fa      	ldr	r2, [r7, #28]
 800870e:	4413      	add	r3, r2
 8008710:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008714:	4619      	mov	r1, r3
 8008716:	f7fe f8eb 	bl	80068f0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	7d1b      	ldrb	r3, [r3, #20]
 800871e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008722:	b2da      	uxtb	r2, r3
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8008728:	6a3b      	ldr	r3, [r7, #32]
 800872a:	025b      	lsls	r3, r3, #9
 800872c:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800872e:	e03f      	b.n	80087b0 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	6a1b      	ldr	r3, [r3, #32]
 8008734:	697a      	ldr	r2, [r7, #20]
 8008736:	429a      	cmp	r2, r3
 8008738:	d016      	beq.n	8008768 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	699a      	ldr	r2, [r3, #24]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008742:	429a      	cmp	r2, r3
 8008744:	d210      	bcs.n	8008768 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	7858      	ldrb	r0, [r3, #1]
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008750:	2301      	movs	r3, #1
 8008752:	697a      	ldr	r2, [r7, #20]
 8008754:	f7fd ffec 	bl	8006730 <disk_read>
 8008758:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800875a:	2b00      	cmp	r3, #0
 800875c:	d004      	beq.n	8008768 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2201      	movs	r2, #1
 8008762:	755a      	strb	r2, [r3, #21]
 8008764:	2301      	movs	r3, #1
 8008766:	e04e      	b.n	8008806 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	697a      	ldr	r2, [r7, #20]
 800876c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	699b      	ldr	r3, [r3, #24]
 8008772:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008776:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800877a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800877c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	429a      	cmp	r2, r3
 8008782:	d901      	bls.n	8008788 <f_write+0x264>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	699b      	ldr	r3, [r3, #24]
 8008792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008796:	4413      	add	r3, r2
 8008798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800879a:	69f9      	ldr	r1, [r7, #28]
 800879c:	4618      	mov	r0, r3
 800879e:	f7fe f8a7 	bl	80068f0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	7d1b      	ldrb	r3, [r3, #20]
 80087a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80087aa:	b2da      	uxtb	r2, r3
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80087b0:	69fa      	ldr	r2, [r7, #28]
 80087b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b4:	4413      	add	r3, r2
 80087b6:	61fb      	str	r3, [r7, #28]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	699a      	ldr	r2, [r3, #24]
 80087bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087be:	441a      	add	r2, r3
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	619a      	str	r2, [r3, #24]
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	68da      	ldr	r2, [r3, #12]
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	699b      	ldr	r3, [r3, #24]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	bf38      	it	cc
 80087d0:	461a      	movcc	r2, r3
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	60da      	str	r2, [r3, #12]
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	681a      	ldr	r2, [r3, #0]
 80087da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087dc:	441a      	add	r2, r3
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	601a      	str	r2, [r3, #0]
 80087e2:	687a      	ldr	r2, [r7, #4]
 80087e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e6:	1ad3      	subs	r3, r2, r3
 80087e8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	f47f aed4 	bne.w	800859a <f_write+0x76>
 80087f2:	e000      	b.n	80087f6 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80087f4:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	7d1b      	ldrb	r3, [r3, #20]
 80087fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087fe:	b2da      	uxtb	r2, r3
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8008804:	2300      	movs	r3, #0
}
 8008806:	4618      	mov	r0, r3
 8008808:	3730      	adds	r7, #48	; 0x30
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}

0800880e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800880e:	b580      	push	{r7, lr}
 8008810:	b086      	sub	sp, #24
 8008812:	af00      	add	r7, sp, #0
 8008814:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f107 0208 	add.w	r2, r7, #8
 800881c:	4611      	mov	r1, r2
 800881e:	4618      	mov	r0, r3
 8008820:	f7ff fc46 	bl	80080b0 <validate>
 8008824:	4603      	mov	r3, r0
 8008826:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008828:	7dfb      	ldrb	r3, [r7, #23]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d168      	bne.n	8008900 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	7d1b      	ldrb	r3, [r3, #20]
 8008832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008836:	2b00      	cmp	r3, #0
 8008838:	d062      	beq.n	8008900 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	7d1b      	ldrb	r3, [r3, #20]
 800883e:	b25b      	sxtb	r3, r3
 8008840:	2b00      	cmp	r3, #0
 8008842:	da15      	bge.n	8008870 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	7858      	ldrb	r0, [r3, #1]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a1a      	ldr	r2, [r3, #32]
 8008852:	2301      	movs	r3, #1
 8008854:	f7fd ff8c 	bl	8006770 <disk_write>
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d001      	beq.n	8008862 <f_sync+0x54>
 800885e:	2301      	movs	r3, #1
 8008860:	e04f      	b.n	8008902 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	7d1b      	ldrb	r3, [r3, #20]
 8008866:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800886a:	b2da      	uxtb	r2, r3
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008870:	f7fd fec0 	bl	80065f4 <get_fattime>
 8008874:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008876:	68ba      	ldr	r2, [r7, #8]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800887c:	4619      	mov	r1, r3
 800887e:	4610      	mov	r0, r2
 8008880:	f7fe fa64 	bl	8006d4c <move_window>
 8008884:	4603      	mov	r3, r0
 8008886:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8008888:	7dfb      	ldrb	r3, [r7, #23]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d138      	bne.n	8008900 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008892:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	330b      	adds	r3, #11
 8008898:	781a      	ldrb	r2, [r3, #0]
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	330b      	adds	r3, #11
 800889e:	f042 0220 	orr.w	r2, r2, #32
 80088a2:	b2d2      	uxtb	r2, r2
 80088a4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6818      	ldr	r0, [r3, #0]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	461a      	mov	r2, r3
 80088b0:	68f9      	ldr	r1, [r7, #12]
 80088b2:	f7fe ff69 	bl	8007788 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f103 021c 	add.w	r2, r3, #28
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	4619      	mov	r1, r3
 80088c2:	4610      	mov	r0, r2
 80088c4:	f7fd ffe8 	bl	8006898 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	3316      	adds	r3, #22
 80088cc:	6939      	ldr	r1, [r7, #16]
 80088ce:	4618      	mov	r0, r3
 80088d0:	f7fd ffe2 	bl	8006898 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	3312      	adds	r3, #18
 80088d8:	2100      	movs	r1, #0
 80088da:	4618      	mov	r0, r3
 80088dc:	f7fd ffc1 	bl	8006862 <st_word>
					fs->wflag = 1;
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	2201      	movs	r2, #1
 80088e4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	4618      	mov	r0, r3
 80088ea:	f7fe fa5d 	bl	8006da8 <sync_fs>
 80088ee:	4603      	mov	r3, r0
 80088f0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	7d1b      	ldrb	r3, [r3, #20]
 80088f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088fa:	b2da      	uxtb	r2, r3
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008900:	7dfb      	ldrb	r3, [r7, #23]
}
 8008902:	4618      	mov	r0, r3
 8008904:	3718      	adds	r7, #24
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}

0800890a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800890a:	b580      	push	{r7, lr}
 800890c:	b084      	sub	sp, #16
 800890e:	af00      	add	r7, sp, #0
 8008910:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f7ff ff7b 	bl	800880e <f_sync>
 8008918:	4603      	mov	r3, r0
 800891a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800891c:	7bfb      	ldrb	r3, [r7, #15]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d118      	bne.n	8008954 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f107 0208 	add.w	r2, r7, #8
 8008928:	4611      	mov	r1, r2
 800892a:	4618      	mov	r0, r3
 800892c:	f7ff fbc0 	bl	80080b0 <validate>
 8008930:	4603      	mov	r3, r0
 8008932:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008934:	7bfb      	ldrb	r3, [r7, #15]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d10c      	bne.n	8008954 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	691b      	ldr	r3, [r3, #16]
 800893e:	4618      	mov	r0, r3
 8008940:	f7fe f960 	bl	8006c04 <dec_lock>
 8008944:	4603      	mov	r3, r0
 8008946:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008948:	7bfb      	ldrb	r3, [r7, #15]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d102      	bne.n	8008954 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008954:	7bfb      	ldrb	r3, [r7, #15]
}
 8008956:	4618      	mov	r0, r3
 8008958:	3710      	adds	r7, #16
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
	...

08008960 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008960:	b480      	push	{r7}
 8008962:	b087      	sub	sp, #28
 8008964:	af00      	add	r7, sp, #0
 8008966:	60f8      	str	r0, [r7, #12]
 8008968:	60b9      	str	r1, [r7, #8]
 800896a:	4613      	mov	r3, r2
 800896c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800896e:	2301      	movs	r3, #1
 8008970:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008972:	2300      	movs	r3, #0
 8008974:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008976:	4b1f      	ldr	r3, [pc, #124]	; (80089f4 <FATFS_LinkDriverEx+0x94>)
 8008978:	7a5b      	ldrb	r3, [r3, #9]
 800897a:	b2db      	uxtb	r3, r3
 800897c:	2b00      	cmp	r3, #0
 800897e:	d131      	bne.n	80089e4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008980:	4b1c      	ldr	r3, [pc, #112]	; (80089f4 <FATFS_LinkDriverEx+0x94>)
 8008982:	7a5b      	ldrb	r3, [r3, #9]
 8008984:	b2db      	uxtb	r3, r3
 8008986:	461a      	mov	r2, r3
 8008988:	4b1a      	ldr	r3, [pc, #104]	; (80089f4 <FATFS_LinkDriverEx+0x94>)
 800898a:	2100      	movs	r1, #0
 800898c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800898e:	4b19      	ldr	r3, [pc, #100]	; (80089f4 <FATFS_LinkDriverEx+0x94>)
 8008990:	7a5b      	ldrb	r3, [r3, #9]
 8008992:	b2db      	uxtb	r3, r3
 8008994:	4a17      	ldr	r2, [pc, #92]	; (80089f4 <FATFS_LinkDriverEx+0x94>)
 8008996:	009b      	lsls	r3, r3, #2
 8008998:	4413      	add	r3, r2
 800899a:	68fa      	ldr	r2, [r7, #12]
 800899c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800899e:	4b15      	ldr	r3, [pc, #84]	; (80089f4 <FATFS_LinkDriverEx+0x94>)
 80089a0:	7a5b      	ldrb	r3, [r3, #9]
 80089a2:	b2db      	uxtb	r3, r3
 80089a4:	461a      	mov	r2, r3
 80089a6:	4b13      	ldr	r3, [pc, #76]	; (80089f4 <FATFS_LinkDriverEx+0x94>)
 80089a8:	4413      	add	r3, r2
 80089aa:	79fa      	ldrb	r2, [r7, #7]
 80089ac:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80089ae:	4b11      	ldr	r3, [pc, #68]	; (80089f4 <FATFS_LinkDriverEx+0x94>)
 80089b0:	7a5b      	ldrb	r3, [r3, #9]
 80089b2:	b2db      	uxtb	r3, r3
 80089b4:	1c5a      	adds	r2, r3, #1
 80089b6:	b2d1      	uxtb	r1, r2
 80089b8:	4a0e      	ldr	r2, [pc, #56]	; (80089f4 <FATFS_LinkDriverEx+0x94>)
 80089ba:	7251      	strb	r1, [r2, #9]
 80089bc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80089be:	7dbb      	ldrb	r3, [r7, #22]
 80089c0:	3330      	adds	r3, #48	; 0x30
 80089c2:	b2da      	uxtb	r2, r3
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	3301      	adds	r3, #1
 80089cc:	223a      	movs	r2, #58	; 0x3a
 80089ce:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	3302      	adds	r3, #2
 80089d4:	222f      	movs	r2, #47	; 0x2f
 80089d6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	3303      	adds	r3, #3
 80089dc:	2200      	movs	r2, #0
 80089de:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80089e0:	2300      	movs	r3, #0
 80089e2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80089e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	371c      	adds	r7, #28
 80089ea:	46bd      	mov	sp, r7
 80089ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f0:	4770      	bx	lr
 80089f2:	bf00      	nop
 80089f4:	20000074 	.word	0x20000074

080089f8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b082      	sub	sp, #8
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008a02:	2200      	movs	r2, #0
 8008a04:	6839      	ldr	r1, [r7, #0]
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7ff ffaa 	bl	8008960 <FATFS_LinkDriverEx>
 8008a0c:	4603      	mov	r3, r0
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3708      	adds	r7, #8
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}
	...

08008a18 <__libc_init_array>:
 8008a18:	b570      	push	{r4, r5, r6, lr}
 8008a1a:	4e0d      	ldr	r6, [pc, #52]	; (8008a50 <__libc_init_array+0x38>)
 8008a1c:	4c0d      	ldr	r4, [pc, #52]	; (8008a54 <__libc_init_array+0x3c>)
 8008a1e:	1ba4      	subs	r4, r4, r6
 8008a20:	10a4      	asrs	r4, r4, #2
 8008a22:	2500      	movs	r5, #0
 8008a24:	42a5      	cmp	r5, r4
 8008a26:	d109      	bne.n	8008a3c <__libc_init_array+0x24>
 8008a28:	4e0b      	ldr	r6, [pc, #44]	; (8008a58 <__libc_init_array+0x40>)
 8008a2a:	4c0c      	ldr	r4, [pc, #48]	; (8008a5c <__libc_init_array+0x44>)
 8008a2c:	f000 f820 	bl	8008a70 <_init>
 8008a30:	1ba4      	subs	r4, r4, r6
 8008a32:	10a4      	asrs	r4, r4, #2
 8008a34:	2500      	movs	r5, #0
 8008a36:	42a5      	cmp	r5, r4
 8008a38:	d105      	bne.n	8008a46 <__libc_init_array+0x2e>
 8008a3a:	bd70      	pop	{r4, r5, r6, pc}
 8008a3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008a40:	4798      	blx	r3
 8008a42:	3501      	adds	r5, #1
 8008a44:	e7ee      	b.n	8008a24 <__libc_init_array+0xc>
 8008a46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008a4a:	4798      	blx	r3
 8008a4c:	3501      	adds	r5, #1
 8008a4e:	e7f2      	b.n	8008a36 <__libc_init_array+0x1e>
 8008a50:	08008da8 	.word	0x08008da8
 8008a54:	08008da8 	.word	0x08008da8
 8008a58:	08008da8 	.word	0x08008da8
 8008a5c:	08008dac 	.word	0x08008dac

08008a60 <memset>:
 8008a60:	4402      	add	r2, r0
 8008a62:	4603      	mov	r3, r0
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d100      	bne.n	8008a6a <memset+0xa>
 8008a68:	4770      	bx	lr
 8008a6a:	f803 1b01 	strb.w	r1, [r3], #1
 8008a6e:	e7f9      	b.n	8008a64 <memset+0x4>

08008a70 <_init>:
 8008a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a72:	bf00      	nop
 8008a74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a76:	bc08      	pop	{r3}
 8008a78:	469e      	mov	lr, r3
 8008a7a:	4770      	bx	lr

08008a7c <_fini>:
 8008a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a7e:	bf00      	nop
 8008a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a82:	bc08      	pop	{r3}
 8008a84:	469e      	mov	lr, r3
 8008a86:	4770      	bx	lr
