

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Tue Oct 31 16:55:31 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.542 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  60247126|  60247126|  0.602 sec|  0.602 sec|  60247126|  60247126|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+----------+----------+----------+-----------+-----------+------+----------+
        |          |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+----------+----------+----------+-----------+-----------+------+----------+
        |- TJ_TI   |  60247125|  60247125|    267765|          -|          -|   225|        no|
        | + TN     |    261976|    261976|     65494|          -|          -|     4|        no|
        +----------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 9 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 12 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 13 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten287 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_19, void @empty_20, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:31]   --->   Operation 16 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:31]   --->   Operation 17 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:31]   --->   Operation 18 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:31]   --->   Operation 19 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %indvar_flatten287" [src/conv3.cpp:31]   --->   Operation 20 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv3.cpp:31]   --->   Operation 21 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %ti" [src/conv3.cpp:31]   --->   Operation 22 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TN" [src/conv3.cpp:31]   --->   Operation 23 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten287_load = load i8 %indvar_flatten287" [src/conv3.cpp:31]   --->   Operation 24 'load' 'indvar_flatten287_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %indvar_flatten287_load, i8 225" [src/conv3.cpp:31]   --->   Operation 25 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.76ns)   --->   "%add_ln31_1 = add i8 %indvar_flatten287_load, i8 1" [src/conv3.cpp:31]   --->   Operation 26 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc79, void %for.end81" [src/conv3.cpp:31]   --->   Operation 27 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ti_load = load i4 %ti" [src/conv3.cpp:32]   --->   Operation 28 'load' 'ti_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [src/conv3.cpp:31]   --->   Operation 29 'load' 'tj_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_load, i4 1" [src/conv3.cpp:31]   --->   Operation 30 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TJ_TI_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti_load, i4 15" [src/conv3.cpp:32]   --->   Operation 33 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.39ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i4 0, i4 %ti_load" [src/conv3.cpp:31]   --->   Operation 34 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln31, i4 %add_ln31" [src/conv3.cpp:31]   --->   Operation 35 'bitconcatenate' 'tmp_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_load, i4 %tj_load" [src/conv3.cpp:31]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.39ns)   --->   "%select_ln31_1 = select i1 %icmp_ln32, i8 %tmp_1_mid1, i8 %tmp_s" [src/conv3.cpp:31]   --->   Operation 37 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln31_2 = select i1 %icmp_ln32, i4 %add_ln31, i4 %tj_load" [src/conv3.cpp:31]   --->   Operation 38 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv3.cpp:32]   --->   Operation 39 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln31, i4 0" [src/conv3.cpp:31]   --->   Operation 40 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%br_ln40 = br void %NOUT" [src/conv3.cpp:40]   --->   Operation 41 'br' 'br_ln40' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [src/conv3.cpp:84]   --->   Operation 42 'ret' 'ret_ln84' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tn = phi i3 %add_ln40, void %NOUT.split, i3 0, void %for.inc79" [src/conv3.cpp:40]   --->   Operation 43 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln40_1, void %NOUT.split, i12 0, void %for.inc79" [src/conv3.cpp:40]   --->   Operation 44 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.80ns)   --->   "%add_ln40_1 = add i12 %phi_mul, i12 800" [src/conv3.cpp:40]   --->   Operation 45 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%icmp_ln40 = icmp_eq  i3 %tn, i3 4" [src/conv3.cpp:40]   --->   Operation 46 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %tn, i3 1" [src/conv3.cpp:40]   --->   Operation 47 'add' 'add_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %NOUT.split, void %for.inc.i24.preheader" [src/conv3.cpp:40]   --->   Operation 48 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_1, i32 %input_fm_buffer"   --->   Operation 49 'call' 'call_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i3 %tn" [src/conv3.cpp:103->src/conv3.cpp:52]   --->   Operation 50 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.81ns)   --->   "%call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, i8 %select_ln31_1, i32 %conv3_biases_0_0_val_read, i4 %select_ln31, i8 %p_shl1, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer_0" [src/conv3.cpp:31]   --->   Operation 51 'call' 'call_ln31' <Predicate = (icmp_ln40)> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %select_ln31, i4 1" [src/conv3.cpp:32]   --->   Operation 52 'add' 'add_ln32' <Predicate = (icmp_ln40)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln31_1, i8 %indvar_flatten287" [src/conv3.cpp:32]   --->   Operation 53 'store' 'store_ln32' <Predicate = (icmp_ln40)> <Delay = 0.42>
ST_3 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %select_ln31_2, i4 %tj" [src/conv3.cpp:32]   --->   Operation 54 'store' 'store_ln32' <Predicate = (icmp_ln40)> <Delay = 0.42>
ST_3 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %add_ln32, i4 %ti" [src/conv3.cpp:32]   --->   Operation 55 'store' 'store_ln32' <Predicate = (icmp_ln40)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_1, i32 %input_fm_buffer"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln103, i3 0" [src/conv3.cpp:103->src/conv3.cpp:52]   --->   Operation 57 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln31_2, i4 %select_ln31_2" [src/srcnn.cpp:54->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 58 'bitconcatenate' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3, i8 %select_ln31_1, i8 %tmp1, i5 %shl_ln1, i4 %select_ln31, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer" [src/conv3.cpp:31]   --->   Operation 59 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.65>
ST_6 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3, i8 %select_ln31_1, i8 %tmp1, i5 %shl_ln1, i4 %select_ln31, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer" [src/conv3.cpp:31]   --->   Operation 60 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln103 = or i5 %shl_ln1, i5 7" [src/conv3.cpp:103->src/conv3.cpp:52]   --->   Operation 61 'or' 'or_ln103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln103_cast = zext i5 %or_ln103" [src/conv3.cpp:103->src/conv3.cpp:52]   --->   Operation 62 'zext' 'or_ln103_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.65ns)   --->   "%empty = mul i12 %or_ln103_cast, i12 100" [src/conv3.cpp:103->src/conv3.cpp:52]   --->   Operation 63 'mul' 'empty' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.08>
ST_7 : Operation 64 [2/2] (1.08ns)   --->   "%call_ln103 = call void @conv3_Pipeline_TY_TX, i12 %empty, i64 %conv3_weights_read, i12 %empty, i12 %phi_mul, i32 %gmem, i32 %output_fm_buffer_0, i32 %input_fm_buffer" [src/conv3.cpp:103->src/conv3.cpp:52]   --->   Operation 64 'call' 'call_ln103' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv3.cpp:40]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv3.cpp:40]   --->   Operation 66 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln103 = call void @conv3_Pipeline_TY_TX, i12 %empty, i64 %conv3_weights_read, i12 %empty, i12 %phi_mul, i32 %gmem, i32 %output_fm_buffer_0, i32 %input_fm_buffer" [src/conv3.cpp:103->src/conv3.cpp:52]   --->   Operation 67 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln40 = br void %NOUT" [src/conv3.cpp:40]   --->   Operation 68 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, i8 %select_ln31_1, i32 %conv3_biases_0_0_val_read, i4 %select_ln31, i8 %p_shl1, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer_0" [src/conv3.cpp:31]   --->   Operation 69 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_5, i32 %output_fm_buffer_0"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_5, i32 %output_fm_buffer_0"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TN" [src/conv3.cpp:32]   --->   Operation 72 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten287') [10]  (0.000 ns)
	'store' operation ('store_ln31', src/conv3.cpp:31) of constant 0 on local variable 'indvar_flatten287' [16]  (0.427 ns)

 <State 2>: 1.190ns
The critical path consists of the following:
	'load' operation ('ti_load', src/conv3.cpp:32) on local variable 'ti' [26]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv3.cpp:32) [31]  (0.797 ns)
	'select' operation ('select_ln31_1', src/conv3.cpp:31) [35]  (0.393 ns)

 <State 3>: 3.491ns
The critical path consists of the following:
	'call' operation ('call_ln31', src/conv3.cpp:31) to 'conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3' [61]  (2.819 ns)
	blocking operation 0.6725 ns on control path)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 1.650ns
The critical path consists of the following:
	'or' operation ('or_ln103', src/conv3.cpp:103->src/conv3.cpp:52) [55]  (0.000 ns)
	'mul' operation ('empty', src/conv3.cpp:103->src/conv3.cpp:52) [57]  (1.650 ns)

 <State 7>: 1.085ns
The critical path consists of the following:
	'call' operation ('call_ln103', src/conv3.cpp:103->src/conv3.cpp:52) to 'conv3_Pipeline_TY_TX' [58]  (1.085 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
