# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do First_Project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sahas/Documents/eYRC_2022/First_Project {C:/Users/sahas/Documents/eYRC_2022/First_Project/AND_GATE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:35 on Sep 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sahas/Documents/eYRC_2022/First_Project" C:/Users/sahas/Documents/eYRC_2022/First_Project/AND_GATE.v 
# -- Compiling module AND_GATE
# 
# Top level modules:
# 	AND_GATE
# End time: 19:03:35 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sahas/Documents/eYRC_2022/First_Project {C:/Users/sahas/Documents/eYRC_2022/First_Project/And_Gate_Test_Bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:35 on Sep 22,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sahas/Documents/eYRC_2022/First_Project" C:/Users/sahas/Documents/eYRC_2022/First_Project/And_Gate_Test_Bench.v 
# -- Compiling module And_Gate_Test_Bench
# 
# Top level modules:
# 	And_Gate_Test_Bench
# End time: 19:03:35 on Sep 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  And_Gate_Test_Bench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" And_Gate_Test_Bench 
# Start time: 19:03:35 on Sep 22,2022
# Loading work.And_Gate_Test_Bench
# Loading work.AND_GATE
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
vsim -t ns -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" work.And_Gate_Test_Bench
# End time: 19:04:37 on Sep 22,2022, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim -t ns -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" work.And_Gate_Test_Bench 
# Start time: 19:04:37 on Sep 22,2022
# Loading work.And_Gate_Test_Bench
# Loading work.AND_GATE
add wave -position insertpoint  \
sim:/And_Gate_Test_Bench/A \
sim:/And_Gate_Test_Bench/B \
sim:/And_Gate_Test_Bench/C
run -all
# End time: 19:06:42 on Sep 22,2022, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
