library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity shift_right_3x is
generic
	(
		X : natural := 16
	);

	port 
	(
		entrada	   : in std_logic_vector (X-1 downto 0);
		--entrada2	   : in unsigned ((DATA_WIDTH-1) downto 0);
		resultado  : out std_logic_vector (X-1 downto 0)
	);

end entity;

architecture comportamento of shift_right_3x is

begin

	resultado <= std_logic_vector(shift_right(unsigned(entrada), 3));

end comportamento;


