

================================================================
== Vitis HLS Report for 'Read_Loop_proc_Pipeline_Read_Loop'
================================================================
* Date:           Fri Nov 28 18:38:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Read_Loop  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       33|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       46|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       46|       87|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_362_p2                |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_356_p2               |      icmp|   0|  0|  11|           9|          10|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          21|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    9|         18|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |j_fu_102                 |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |gmem0_addr_read_reg_436           |  8|   0|    8|          0|
    |gmem1_addr_read_reg_448           |  8|   0|    8|          0|
    |j_fu_102                          |  9|   0|    9|          0|
    |lshr_ln_i_reg_427                 |  5|   0|    5|          0|
    |lshr_ln_i_reg_427_pp0_iter1_reg   |  5|   0|    5|          0|
    |trunc_ln50_reg_432                |  3|   0|    3|          0|
    |trunc_ln50_reg_432_pp0_iter1_reg  |  3|   0|    3|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 46|   0|   46|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  Read_Loop_proc_Pipeline_Read_Loop|  return value|
|m_axi_gmem0_AWVALID                   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY                   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR                    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID                      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN                     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE                    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST                   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK                    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE                   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT                    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS                     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION                  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER                    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID                    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY                    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA                     |  out|    8|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB                     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST                     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID                       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER                     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID                   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY                   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR                    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID                      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN                     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE                    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST                   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK                    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE                   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT                    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS                     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION                  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER                    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID                    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY                    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA                     |   in|    8|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST                     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID                       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM                  |   in|   11|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER                     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP                     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID                    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY                    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP                     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID                       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER                     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem1_AWVALID                   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREADY                   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWADDR                    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWID                      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLEN                     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWSIZE                    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWBURST                   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLOCK                    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWCACHE                   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWPROT                    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWQOS                     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREGION                  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWUSER                    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WVALID                    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WREADY                    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WDATA                     |  out|    8|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WSTRB                     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WLAST                     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WID                       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WUSER                     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARVALID                   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREADY                   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARADDR                    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARID                      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLEN                     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARSIZE                    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARBURST                   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLOCK                    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARCACHE                   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARPROT                    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARQOS                     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREGION                  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARUSER                    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RVALID                    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RREADY                    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RDATA                     |   in|    8|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RLAST                     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RID                       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM                  |   in|   11|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RUSER                     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RRESP                     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BVALID                    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BREADY                    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BRESP                     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BID                       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BUSER                     |   in|    1|       m_axi|                              gmem1|       pointer|
|add_ln41_1_i                          |   in|   64|     ap_none|                       add_ln41_1_i|        scalar|
|add_ln41_i                            |   in|   64|     ap_none|                         add_ln41_i|        scalar|
|image_diff_posterize_rowA_0_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_0_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_0_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_0_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowB_0_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_0_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_0_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_0_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowA_1_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_1_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_1_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_1_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowB_1_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_1_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_1_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_1_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowA_2_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_2_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_2_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_2_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowB_2_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_2_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_2_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_2_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowA_3_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_3_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_3_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_3_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowB_3_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_3_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_3_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_3_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowA_4_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_4_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_4_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_4_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowB_4_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_4_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_4_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_4_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowA_5_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_5_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_5_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_5_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowB_5_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_5_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_5_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_5_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowA_6_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_6_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_6_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_6_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowB_6_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_6_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_6_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_6_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowA_7_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowA_7_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowA_7_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowA_7_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowB_7_address0  |  out|    5|   ap_memory|        image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowB_7_ce0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowB_7_we0       |  out|    1|   ap_memory|        image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowB_7_d0        |  out|    8|   ap_memory|        image_diff_posterize_rowB_7|         array|
+--------------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln41_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln41_i"   --->   Operation 9 'read' 'add_ln41_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln41_1_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln41_1_i"   --->   Operation 10 'read' 'add_ln41_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond1.i.i.i.i.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_2 = load i9 %j" [image_diff_posterize.c:50]   --->   Operation 13 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %add_ln41_1_i_read" [image_diff_posterize.c:47]   --->   Operation 14 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %add_ln41_i_read" [image_diff_posterize.c:47]   --->   Operation 15 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.59ns)   --->   "%icmp_ln47 = icmp_eq  i9 %j_2, i9 256" [image_diff_posterize.c:47]   --->   Operation 16 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln47 = add i9 %j_2, i9 1" [image_diff_posterize.c:47]   --->   Operation 17 'add' 'add_ln47' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc.i.i.i.i.i, void %Read_Loop_proc.exit.exitStub" [image_diff_posterize.c:47]   --->   Operation 18 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln_i = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %j_2, i32 3, i32 7" [image_diff_posterize.c:50]   --->   Operation 19 'partselect' 'lshr_ln_i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i9 %j_2" [image_diff_posterize.c:50]   --->   Operation 20 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.34ns)   --->   "%switch_ln50 = switch i3 %trunc_ln50, void %arrayidx13.case.7.i.i.i.i.i, i3 0, void %arrayidx13.case.0.i.i.i.i.i, i3 1, void %arrayidx13.case.1.i.i.i.i.i, i3 2, void %arrayidx13.case.2.i.i.i.i.i, i3 3, void %arrayidx13.case.3.i.i.i.i.i, i3 4, void %arrayidx13.case.4.i.i.i.i.i, i3 5, void %arrayidx13.case.5.i.i.i.i.i, i3 6, void %arrayidx13.case.6.i.i.i.i.i" [image_diff_posterize.c:50]   --->   Operation 21 'switch' 'switch_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.34>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln47 = store i9 %add_ln47, i9 %j" [image_diff_posterize.c:47]   --->   Operation 22 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.cond1.i.i.i.i.i" [image_diff_posterize.c:47]   --->   Operation 23 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem0_addr" [image_diff_posterize.c:50]   --->   Operation 24 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem1_addr" [image_diff_posterize.c:51]   --->   Operation 25 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.66>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [image_diff_posterize.c:48]   --->   Operation 26 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [image_diff_posterize.c:49]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [image_diff_posterize.c:50]   --->   Operation 28 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %lshr_ln_i" [image_diff_posterize.c:50]   --->   Operation 29 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_0_addr = getelementptr i8 %image_diff_posterize_rowA_0, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 30 'getelementptr' 'image_diff_posterize_rowA_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_1_addr = getelementptr i8 %image_diff_posterize_rowA_1, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 31 'getelementptr' 'image_diff_posterize_rowA_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_2_addr = getelementptr i8 %image_diff_posterize_rowA_2, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 32 'getelementptr' 'image_diff_posterize_rowA_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_3_addr = getelementptr i8 %image_diff_posterize_rowA_3, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 33 'getelementptr' 'image_diff_posterize_rowA_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_4_addr = getelementptr i8 %image_diff_posterize_rowA_4, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 34 'getelementptr' 'image_diff_posterize_rowA_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_5_addr = getelementptr i8 %image_diff_posterize_rowA_5, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 35 'getelementptr' 'image_diff_posterize_rowA_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_6_addr = getelementptr i8 %image_diff_posterize_rowA_6, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 36 'getelementptr' 'image_diff_posterize_rowA_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowA_7_addr = getelementptr i8 %image_diff_posterize_rowA_7, i64 0, i64 %zext_ln50" [image_diff_posterize.c:50]   --->   Operation 37 'getelementptr' 'image_diff_posterize_rowA_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_6_addr" [image_diff_posterize.c:50]   --->   Operation 38 'store' 'store_ln50' <Predicate = (trunc_ln50 == 6)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_6_addr = getelementptr i8 %image_diff_posterize_rowB_6, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 39 'getelementptr' 'image_diff_posterize_rowB_6_addr' <Predicate = (trunc_ln50 == 6)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_6_addr" [image_diff_posterize.c:51]   --->   Operation 40 'store' 'store_ln51' <Predicate = (trunc_ln50 == 6)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 41 'br' 'br_ln51' <Predicate = (trunc_ln50 == 6)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_5_addr" [image_diff_posterize.c:50]   --->   Operation 42 'store' 'store_ln50' <Predicate = (trunc_ln50 == 5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_5_addr = getelementptr i8 %image_diff_posterize_rowB_5, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 43 'getelementptr' 'image_diff_posterize_rowB_5_addr' <Predicate = (trunc_ln50 == 5)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_5_addr" [image_diff_posterize.c:51]   --->   Operation 44 'store' 'store_ln51' <Predicate = (trunc_ln50 == 5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 45 'br' 'br_ln51' <Predicate = (trunc_ln50 == 5)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_4_addr" [image_diff_posterize.c:50]   --->   Operation 46 'store' 'store_ln50' <Predicate = (trunc_ln50 == 4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_4_addr = getelementptr i8 %image_diff_posterize_rowB_4, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 47 'getelementptr' 'image_diff_posterize_rowB_4_addr' <Predicate = (trunc_ln50 == 4)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_4_addr" [image_diff_posterize.c:51]   --->   Operation 48 'store' 'store_ln51' <Predicate = (trunc_ln50 == 4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 49 'br' 'br_ln51' <Predicate = (trunc_ln50 == 4)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_3_addr" [image_diff_posterize.c:50]   --->   Operation 50 'store' 'store_ln50' <Predicate = (trunc_ln50 == 3)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_3_addr = getelementptr i8 %image_diff_posterize_rowB_3, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 51 'getelementptr' 'image_diff_posterize_rowB_3_addr' <Predicate = (trunc_ln50 == 3)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_3_addr" [image_diff_posterize.c:51]   --->   Operation 52 'store' 'store_ln51' <Predicate = (trunc_ln50 == 3)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 53 'br' 'br_ln51' <Predicate = (trunc_ln50 == 3)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_2_addr" [image_diff_posterize.c:50]   --->   Operation 54 'store' 'store_ln50' <Predicate = (trunc_ln50 == 2)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_2_addr = getelementptr i8 %image_diff_posterize_rowB_2, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 55 'getelementptr' 'image_diff_posterize_rowB_2_addr' <Predicate = (trunc_ln50 == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_2_addr" [image_diff_posterize.c:51]   --->   Operation 56 'store' 'store_ln51' <Predicate = (trunc_ln50 == 2)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 57 'br' 'br_ln51' <Predicate = (trunc_ln50 == 2)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_1_addr" [image_diff_posterize.c:50]   --->   Operation 58 'store' 'store_ln50' <Predicate = (trunc_ln50 == 1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_1_addr = getelementptr i8 %image_diff_posterize_rowB_1, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 59 'getelementptr' 'image_diff_posterize_rowB_1_addr' <Predicate = (trunc_ln50 == 1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_1_addr" [image_diff_posterize.c:51]   --->   Operation 60 'store' 'store_ln51' <Predicate = (trunc_ln50 == 1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 61 'br' 'br_ln51' <Predicate = (trunc_ln50 == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_0_addr" [image_diff_posterize.c:50]   --->   Operation 62 'store' 'store_ln50' <Predicate = (trunc_ln50 == 0)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_0_addr = getelementptr i8 %image_diff_posterize_rowB_0, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 63 'getelementptr' 'image_diff_posterize_rowB_0_addr' <Predicate = (trunc_ln50 == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_0_addr" [image_diff_posterize.c:51]   --->   Operation 64 'store' 'store_ln51' <Predicate = (trunc_ln50 == 0)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 65 'br' 'br_ln51' <Predicate = (trunc_ln50 == 0)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.66ns)   --->   "%store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_7_addr" [image_diff_posterize.c:50]   --->   Operation 66 'store' 'store_ln50' <Predicate = (trunc_ln50 == 7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowB_7_addr = getelementptr i8 %image_diff_posterize_rowB_7, i64 0, i64 %zext_ln50" [image_diff_posterize.c:51]   --->   Operation 67 'getelementptr' 'image_diff_posterize_rowB_7_addr' <Predicate = (trunc_ln50 == 7)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.66ns)   --->   "%store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_7_addr" [image_diff_posterize.c:51]   --->   Operation 68 'store' 'store_ln51' <Predicate = (trunc_ln50 == 7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx13.exit.i.i.i.i.i" [image_diff_posterize.c:51]   --->   Operation 69 'br' 'br_ln51' <Predicate = (trunc_ln50 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln41_1_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln41_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_diff_posterize_rowA_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowA_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowB_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                (alloca           ) [ 0100]
specinterface_ln0                (specinterface    ) [ 0000]
specinterface_ln0                (specinterface    ) [ 0000]
add_ln41_i_read                  (read             ) [ 0000]
add_ln41_1_i_read                (read             ) [ 0000]
store_ln0                        (store            ) [ 0000]
br_ln0                           (br               ) [ 0000]
j_2                              (load             ) [ 0000]
gmem1_addr                       (getelementptr    ) [ 0110]
gmem0_addr                       (getelementptr    ) [ 0110]
icmp_ln47                        (icmp             ) [ 0110]
add_ln47                         (add              ) [ 0000]
br_ln47                          (br               ) [ 0000]
lshr_ln_i                        (partselect       ) [ 0111]
trunc_ln50                       (trunc            ) [ 0111]
switch_ln50                      (switch           ) [ 0000]
store_ln47                       (store            ) [ 0000]
br_ln47                          (br               ) [ 0000]
gmem0_addr_read                  (read             ) [ 0101]
gmem1_addr_read                  (read             ) [ 0101]
specpipeline_ln48                (specpipeline     ) [ 0000]
speclooptripcount_ln49           (speclooptripcount) [ 0000]
specloopname_ln50                (specloopname     ) [ 0000]
zext_ln50                        (zext             ) [ 0000]
image_diff_posterize_rowA_0_addr (getelementptr    ) [ 0000]
image_diff_posterize_rowA_1_addr (getelementptr    ) [ 0000]
image_diff_posterize_rowA_2_addr (getelementptr    ) [ 0000]
image_diff_posterize_rowA_3_addr (getelementptr    ) [ 0000]
image_diff_posterize_rowA_4_addr (getelementptr    ) [ 0000]
image_diff_posterize_rowA_5_addr (getelementptr    ) [ 0000]
image_diff_posterize_rowA_6_addr (getelementptr    ) [ 0000]
image_diff_posterize_rowA_7_addr (getelementptr    ) [ 0000]
store_ln50                       (store            ) [ 0000]
image_diff_posterize_rowB_6_addr (getelementptr    ) [ 0000]
store_ln51                       (store            ) [ 0000]
br_ln51                          (br               ) [ 0000]
store_ln50                       (store            ) [ 0000]
image_diff_posterize_rowB_5_addr (getelementptr    ) [ 0000]
store_ln51                       (store            ) [ 0000]
br_ln51                          (br               ) [ 0000]
store_ln50                       (store            ) [ 0000]
image_diff_posterize_rowB_4_addr (getelementptr    ) [ 0000]
store_ln51                       (store            ) [ 0000]
br_ln51                          (br               ) [ 0000]
store_ln50                       (store            ) [ 0000]
image_diff_posterize_rowB_3_addr (getelementptr    ) [ 0000]
store_ln51                       (store            ) [ 0000]
br_ln51                          (br               ) [ 0000]
store_ln50                       (store            ) [ 0000]
image_diff_posterize_rowB_2_addr (getelementptr    ) [ 0000]
store_ln51                       (store            ) [ 0000]
br_ln51                          (br               ) [ 0000]
store_ln50                       (store            ) [ 0000]
image_diff_posterize_rowB_1_addr (getelementptr    ) [ 0000]
store_ln51                       (store            ) [ 0000]
br_ln51                          (br               ) [ 0000]
store_ln50                       (store            ) [ 0000]
image_diff_posterize_rowB_0_addr (getelementptr    ) [ 0000]
store_ln51                       (store            ) [ 0000]
br_ln51                          (br               ) [ 0000]
store_ln50                       (store            ) [ 0000]
image_diff_posterize_rowB_7_addr (getelementptr    ) [ 0000]
store_ln51                       (store            ) [ 0000]
br_ln51                          (br               ) [ 0000]
ret_ln0                          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln41_1_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln41_1_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln41_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln41_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_diff_posterize_rowA_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="image_diff_posterize_rowB_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="image_diff_posterize_rowA_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="image_diff_posterize_rowB_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="image_diff_posterize_rowA_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="image_diff_posterize_rowB_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="image_diff_posterize_rowA_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="image_diff_posterize_rowB_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="image_diff_posterize_rowA_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="image_diff_posterize_rowB_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="image_diff_posterize_rowA_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="image_diff_posterize_rowB_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="image_diff_posterize_rowA_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="image_diff_posterize_rowB_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="image_diff_posterize_rowA_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowA_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="image_diff_posterize_rowB_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowB_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln41_i_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln41_i_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln41_1_i_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln41_1_i_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="gmem0_addr_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="1"/>
<pin id="121" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="gmem1_addr_read_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="1"/>
<pin id="126" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="image_diff_posterize_rowA_0_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_0_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="image_diff_posterize_rowA_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_1_addr/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="image_diff_posterize_rowA_2_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_2_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="image_diff_posterize_rowA_3_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_3_addr/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="image_diff_posterize_rowA_4_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_4_addr/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="image_diff_posterize_rowA_5_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_5_addr/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="image_diff_posterize_rowA_6_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_6_addr/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="image_diff_posterize_rowA_7_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowA_7_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln50_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="1"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="image_diff_posterize_rowB_6_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_6_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln51_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="1"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln50_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="1"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="image_diff_posterize_rowB_5_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_5_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln51_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="1"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln50_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="1"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="image_diff_posterize_rowB_4_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_4_addr/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln51_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="1"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln50_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="1"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="image_diff_posterize_rowB_3_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_3_addr/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln51_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="1"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln50_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="1"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="image_diff_posterize_rowB_2_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_2_addr/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln51_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="1"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln50_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="1"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="image_diff_posterize_rowB_1_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_1_addr/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln51_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="1"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln50_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="1"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="image_diff_posterize_rowB_0_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_0_addr/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln51_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="1"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln50_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="1"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="image_diff_posterize_rowB_7_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowB_7_addr/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln51_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="1"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln0_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="9" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="j_2_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="gmem1_addr_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="gmem0_addr_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="0"/>
<pin id="353" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln47_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="0"/>
<pin id="358" dir="0" index="1" bw="9" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln47_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="lshr_ln_i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="0" index="1" bw="9" slack="0"/>
<pin id="371" dir="0" index="2" bw="3" slack="0"/>
<pin id="372" dir="0" index="3" bw="4" slack="0"/>
<pin id="373" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln_i/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln50_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln47_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="0" index="1" bw="9" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln50_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="2"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="j_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="413" class="1005" name="gmem1_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="1"/>
<pin id="415" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="gmem0_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="icmp_ln47_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="427" class="1005" name="lshr_ln_i_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="2"/>
<pin id="429" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln_i "/>
</bind>
</comp>

<comp id="432" class="1005" name="trunc_ln50_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="2"/>
<pin id="434" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln50 "/>
</bind>
</comp>

<comp id="436" class="1005" name="gmem0_addr_read_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="1"/>
<pin id="438" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="gmem1_addr_read_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="1"/>
<pin id="450" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="88" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="88" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="100" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="100" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="100" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="100" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="100" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="100" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="100" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="100" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="170" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="100" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="163" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="100" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="156" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="100" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="149" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="100" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="142" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="18" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="100" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="135" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="100" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="128" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="10" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="100" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="304" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="177" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="100" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="348"><net_src comp="0" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="112" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="4" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="106" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="341" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="341" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="66" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="68" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="341" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="70" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="72" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="341" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="362" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="398"><net_src comp="387" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="399"><net_src comp="387" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="400"><net_src comp="387" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="401"><net_src comp="387" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="402"><net_src comp="387" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="403"><net_src comp="387" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="404"><net_src comp="387" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="405"><net_src comp="387" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="409"><net_src comp="102" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="416"><net_src comp="344" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="421"><net_src comp="350" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="426"><net_src comp="356" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="368" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="435"><net_src comp="378" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="118" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="447"><net_src comp="436" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="451"><net_src comp="123" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="457"><net_src comp="448" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="459"><net_src comp="448" pin="1"/><net_sink comp="330" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: gmem0 | {}
	Port: image_diff_posterize_rowA_0 | {3 }
	Port: image_diff_posterize_rowB_0 | {3 }
	Port: image_diff_posterize_rowA_1 | {3 }
	Port: image_diff_posterize_rowB_1 | {3 }
	Port: image_diff_posterize_rowA_2 | {3 }
	Port: image_diff_posterize_rowB_2 | {3 }
	Port: image_diff_posterize_rowA_3 | {3 }
	Port: image_diff_posterize_rowB_3 | {3 }
	Port: image_diff_posterize_rowA_4 | {3 }
	Port: image_diff_posterize_rowB_4 | {3 }
	Port: image_diff_posterize_rowA_5 | {3 }
	Port: image_diff_posterize_rowB_5 | {3 }
	Port: image_diff_posterize_rowA_6 | {3 }
	Port: image_diff_posterize_rowB_6 | {3 }
	Port: image_diff_posterize_rowA_7 | {3 }
	Port: image_diff_posterize_rowB_7 | {3 }
 - Input state : 
	Port: Read_Loop_proc_Pipeline_Read_Loop : gmem1 | {2 }
	Port: Read_Loop_proc_Pipeline_Read_Loop : add_ln41_1_i | {1 }
	Port: Read_Loop_proc_Pipeline_Read_Loop : gmem0 | {2 }
	Port: Read_Loop_proc_Pipeline_Read_Loop : add_ln41_i | {1 }
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowA_0 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowB_0 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowA_1 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowB_1 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowA_2 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowB_2 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowA_3 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowB_3 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowA_4 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowB_4 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowA_5 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowB_5 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowA_6 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowB_6 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowA_7 | {}
	Port: Read_Loop_proc_Pipeline_Read_Loop : image_diff_posterize_rowB_7 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_2 : 1
		icmp_ln47 : 2
		add_ln47 : 2
		br_ln47 : 3
		lshr_ln_i : 2
		trunc_ln50 : 2
		switch_ln50 : 3
		store_ln47 : 3
	State 2
	State 3
		image_diff_posterize_rowA_0_addr : 1
		image_diff_posterize_rowA_1_addr : 1
		image_diff_posterize_rowA_2_addr : 1
		image_diff_posterize_rowA_3_addr : 1
		image_diff_posterize_rowA_4_addr : 1
		image_diff_posterize_rowA_5_addr : 1
		image_diff_posterize_rowA_6_addr : 1
		image_diff_posterize_rowA_7_addr : 1
		store_ln50 : 2
		image_diff_posterize_rowB_6_addr : 1
		store_ln51 : 2
		store_ln50 : 2
		image_diff_posterize_rowB_5_addr : 1
		store_ln51 : 2
		store_ln50 : 2
		image_diff_posterize_rowB_4_addr : 1
		store_ln51 : 2
		store_ln50 : 2
		image_diff_posterize_rowB_3_addr : 1
		store_ln51 : 2
		store_ln50 : 2
		image_diff_posterize_rowB_2_addr : 1
		store_ln51 : 2
		store_ln50 : 2
		image_diff_posterize_rowB_1_addr : 1
		store_ln51 : 2
		store_ln50 : 2
		image_diff_posterize_rowB_0_addr : 1
		store_ln51 : 2
		store_ln50 : 2
		image_diff_posterize_rowB_7_addr : 1
		store_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln47_fu_362        |    0    |    16   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln47_fu_356       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |  add_ln41_i_read_read_fu_106  |    0    |    0    |
|   read   | add_ln41_1_i_read_read_fu_112 |    0    |    0    |
|          |  gmem0_addr_read_read_fu_118  |    0    |    0    |
|          |  gmem1_addr_read_read_fu_123  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        lshr_ln_i_fu_368       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln50_fu_378       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        zext_ln50_fu_387       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    27   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem0_addr_read_reg_436|    8   |
|   gmem0_addr_reg_418  |    8   |
|gmem1_addr_read_reg_448|    8   |
|   gmem1_addr_reg_413  |    8   |
|   icmp_ln47_reg_423   |    1   |
|       j_reg_406       |    9   |
|   lshr_ln_i_reg_427   |    5   |
|   trunc_ln50_reg_432  |    3   |
+-----------------------+--------+
|         Total         |   50   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   27   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   50   |    -   |
+-----------+--------+--------+
|   Total   |   50   |   27   |
+-----------+--------+--------+
