# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Test_DDR_Arty.gen/sources_1/ip/ila_0/sim/ila_0.vhd" \
"../../../../Test_DDR_Arty.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd" \
"../../../../Test_DDR_Arty.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/DDR3LController_mig_sim.vhd" \
"../../../../Test_DDR_Arty.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/rtl/DDR3LController.vhd" \

vhdl work  \
"../../../../Test_DDR_Arty.srcs/sources_1/new/Proj_Def.vhd" \
"../../../../Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" \
"../../../../Test_DDR_Arty.srcs/sim_1/new/Testbench.vhd" \

# Do not sort compile order
nosort
