// Seed: 1246560372
module module_0 (
    input wand id_0
);
  assign id_2 = id_0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input wand id_2,
    input wor id_3,
    output wire id_4,
    output wire id_5,
    input wand id_6,
    output tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wire id_10,
    input wire id_11,
    output supply1 id_12,
    output tri id_13
);
  integer id_15 = id_0;
  initial id_15 = 1;
  assign {1, id_2} = id_2;
  module_0(
      id_8
  );
  assign id_13 = 1;
  wire id_16;
  initial begin
    id_12 = id_11;
    id_13 = id_2 !=? 1 + 1;
  end
endmodule
