Thank you for the clarification. Here is the complete Verilog module implementing the sign-extension:

```verilog
module top_module (
    input [7:0] in,
    output [31:0] out
);

    // Sign-extend the 8-bit input to 32 bits by replicating the sign bit
    assign out = {{24{in[7]}}, in};

endmodule
```