<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcdmac300_chmux</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcdmac300_chmux'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcdmac300_chmux')">atcdmac300_chmux</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.01</td>
<td class="s7 cl rt"><a href="mod296.html#Line" > 71.54</a></td>
<td class="s7 cl rt"><a href="mod296.html#Cond" > 73.10</a></td>
<td class="s9 cl rt"><a href="mod296.html#Toggle" > 95.50</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod296.html#Branch" > 71.92</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atcdmac300/hdl/atcdmac300_chmux.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atcdmac300/hdl/atcdmac300_chmux.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod296.html#inst_tag_30070"  onclick="showContent('inst_tag_30070')">config_ss_tb.DUT.config_ss.dma.atcdmac300_chmux</a></td>
<td class="s7 cl rt"> 78.01</td>
<td class="s7 cl rt"><a href="mod296.html#Line" > 71.54</a></td>
<td class="s7 cl rt"><a href="mod296.html#Cond" > 73.10</a></td>
<td class="s9 cl rt"><a href="mod296.html#Toggle" > 95.50</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod296.html#Branch" > 71.92</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_atcdmac300_chmux'>
<hr>
<a name="inst_tag_30070"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_30070" >config_ss_tb.DUT.config_ss.dma.atcdmac300_chmux</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.01</td>
<td class="s7 cl rt"><a href="mod296.html#Line" > 71.54</a></td>
<td class="s7 cl rt"><a href="mod296.html#Cond" > 73.10</a></td>
<td class="s9 cl rt"><a href="mod296.html#Toggle" > 95.50</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod296.html#Branch" > 71.92</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.01</td>
<td class="s7 cl rt"> 71.54</td>
<td class="s7 cl rt"> 73.10</td>
<td class="s9 cl rt"> 95.50</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.92</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod821.html#inst_tag_75235" >dma</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcdmac300_chmux'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod296.html" >atcdmac300_chmux</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>622</td><td>445</td><td>71.54</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1449</td><td>17</td><td>11</td><td>64.71</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1471</td><td>17</td><td>11</td><td>64.71</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1493</td><td>17</td><td>11</td><td>64.71</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1515</td><td>17</td><td>11</td><td>64.71</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1537</td><td>17</td><td>13</td><td>76.47</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>1559</td><td>17</td><td>14</td><td>82.35</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1581</td><td>17</td><td>13</td><td>76.47</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1603</td><td>17</td><td>13</td><td>76.47</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1625</td><td>17</td><td>12</td><td>70.59</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1647</td><td>17</td><td>13</td><td>76.47</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1669</td><td>17</td><td>12</td><td>70.59</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1691</td><td>17</td><td>13</td><td>76.47</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1713</td><td>17</td><td>12</td><td>70.59</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1735</td><td>17</td><td>12</td><td>70.59</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1757</td><td>17</td><td>12</td><td>70.59</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>1779</td><td>17</td><td>14</td><td>82.35</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1801</td><td>161</td><td>161</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>2030</td><td>161</td><td>61</td><td>37.89</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2566</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2575</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2588</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2615</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2646</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2658</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
1448                    always @(*) begin
1449       1/1          	case(ch_0_src_req_sel)
1450       1/1          		4'h1:	s30 = s2[1];
1451       1/1          		4'h2:	s30 = s2[2];
1452       <font color = "red">0/1     ==>  		4'h3:	s30 = s2[3];</font>
1453       1/1          		4'h4:	s30 = s2[4];
1454       <font color = "red">0/1     ==>  		4'h5:	s30 = s2[5];</font>
1455       <font color = "red">0/1     ==>  		4'h6:	s30 = s2[6];</font>
1456       1/1          		4'h7:	s30 = s2[7];
1457       1/1          		4'h8:	s30 = s2[8];
1458       <font color = "red">0/1     ==>  		4'h9:	s30 = s2[9];</font>
1459       <font color = "red">0/1     ==>  		4'ha:	s30 = s2[10];</font>
1460       1/1          		4'hb:	s30 = s2[11];
1461       <font color = "red">0/1     ==>  		4'hc:	s30 = s2[12];</font>
1462       1/1          		4'hd:	s30 = s2[13];
1463       1/1          		4'he:	s30 = s2[14];
1464       1/1          		4'hf:	s30 = s2[15];
1465       1/1          		default: s30 = s2[0];
1466                    	endcase
1467                    end
1468                    
1469                    reg s31;
1470                    always @(*) begin
1471       1/1          	case(ch_0_dst_req_sel)
1472       1/1          		4'h1:	s31 = s2[1];
1473       1/1          		4'h2:	s31 = s2[2];
1474       <font color = "red">0/1     ==>  		4'h3:	s31 = s2[3];</font>
1475       1/1          		4'h4:	s31 = s2[4];
1476       <font color = "red">0/1     ==>  		4'h5:	s31 = s2[5];</font>
1477       <font color = "red">0/1     ==>  		4'h6:	s31 = s2[6];</font>
1478       1/1          		4'h7:	s31 = s2[7];
1479       1/1          		4'h8:	s31 = s2[8];
1480       <font color = "red">0/1     ==>  		4'h9:	s31 = s2[9];</font>
1481       <font color = "red">0/1     ==>  		4'ha:	s31 = s2[10];</font>
1482       1/1          		4'hb:	s31 = s2[11];
1483       <font color = "red">0/1     ==>  		4'hc:	s31 = s2[12];</font>
1484       1/1          		4'hd:	s31 = s2[13];
1485       1/1          		4'he:	s31 = s2[14];
1486       1/1          		4'hf:	s31 = s2[15];
1487       1/1          		default: s31 = s2[0];
1488                    	endcase
1489                    end
1490                    wire	s32 = ch_0_en &amp; (s30 | ~ch_0_src_mode) &amp; (s31 | ~ch_0_dst_mode);
1491                    reg s33;
1492                    always @(*) begin
1493       1/1          	case(ch_1_src_req_sel)
1494       1/1          		4'h1:	s33 = s2[1];
1495       1/1          		4'h2:	s33 = s2[2];
1496       <font color = "red">0/1     ==>  		4'h3:	s33 = s2[3];</font>
1497       1/1          		4'h4:	s33 = s2[4];
1498       <font color = "red">0/1     ==>  		4'h5:	s33 = s2[5];</font>
1499       <font color = "red">0/1     ==>  		4'h6:	s33 = s2[6];</font>
1500       1/1          		4'h7:	s33 = s2[7];
1501       1/1          		4'h8:	s33 = s2[8];
1502       <font color = "red">0/1     ==>  		4'h9:	s33 = s2[9];</font>
1503       <font color = "red">0/1     ==>  		4'ha:	s33 = s2[10];</font>
1504       1/1          		4'hb:	s33 = s2[11];
1505       <font color = "red">0/1     ==>  		4'hc:	s33 = s2[12];</font>
1506       1/1          		4'hd:	s33 = s2[13];
1507       1/1          		4'he:	s33 = s2[14];
1508       1/1          		4'hf:	s33 = s2[15];
1509       1/1          		default: s33 = s2[0];
1510                    	endcase
1511                    end
1512                    
1513                    reg s34;
1514                    always @(*) begin
1515       1/1          	case(ch_1_dst_req_sel)
1516       1/1          		4'h1:	s34 = s2[1];
1517       1/1          		4'h2:	s34 = s2[2];
1518       <font color = "red">0/1     ==>  		4'h3:	s34 = s2[3];</font>
1519       1/1          		4'h4:	s34 = s2[4];
1520       <font color = "red">0/1     ==>  		4'h5:	s34 = s2[5];</font>
1521       <font color = "red">0/1     ==>  		4'h6:	s34 = s2[6];</font>
1522       1/1          		4'h7:	s34 = s2[7];
1523       1/1          		4'h8:	s34 = s2[8];
1524       <font color = "red">0/1     ==>  		4'h9:	s34 = s2[9];</font>
1525       <font color = "red">0/1     ==>  		4'ha:	s34 = s2[10];</font>
1526       1/1          		4'hb:	s34 = s2[11];
1527       <font color = "red">0/1     ==>  		4'hc:	s34 = s2[12];</font>
1528       1/1          		4'hd:	s34 = s2[13];
1529       1/1          		4'he:	s34 = s2[14];
1530       1/1          		4'hf:	s34 = s2[15];
1531       1/1          		default: s34 = s2[0];
1532                    	endcase
1533                    end
1534                    wire	s35 = ch_1_en &amp; (s33 | ~ch_1_src_mode) &amp; (s34 | ~ch_1_dst_mode);
1535                    reg s36;
1536                    always @(*) begin
1537       1/1          	case(ch_2_src_req_sel)
1538       1/1          		4'h1:	s36 = s2[1];
1539       1/1          		4'h2:	s36 = s2[2];
1540       <font color = "red">0/1     ==>  		4'h3:	s36 = s2[3];</font>
1541       1/1          		4'h4:	s36 = s2[4];
1542       1/1          		4'h5:	s36 = s2[5];
1543       <font color = "red">0/1     ==>  		4'h6:	s36 = s2[6];</font>
1544       1/1          		4'h7:	s36 = s2[7];
1545       1/1          		4'h8:	s36 = s2[8];
1546       <font color = "red">0/1     ==>  		4'h9:	s36 = s2[9];</font>
1547       <font color = "red">0/1     ==>  		4'ha:	s36 = s2[10];</font>
1548       1/1          		4'hb:	s36 = s2[11];
1549       1/1          		4'hc:	s36 = s2[12];
1550       1/1          		4'hd:	s36 = s2[13];
1551       1/1          		4'he:	s36 = s2[14];
1552       1/1          		4'hf:	s36 = s2[15];
1553       1/1          		default: s36 = s2[0];
1554                    	endcase
1555                    end
1556                    
1557                    reg s37;
1558                    always @(*) begin
1559       1/1          	case(ch_2_dst_req_sel)
1560       1/1          		4'h1:	s37 = s2[1];
1561       1/1          		4'h2:	s37 = s2[2];
1562       1/1          		4'h3:	s37 = s2[3];
1563       1/1          		4'h4:	s37 = s2[4];
1564       <font color = "red">0/1     ==>  		4'h5:	s37 = s2[5];</font>
1565       1/1          		4'h6:	s37 = s2[6];
1566       1/1          		4'h7:	s37 = s2[7];
1567       1/1          		4'h8:	s37 = s2[8];
1568       <font color = "red">0/1     ==>  		4'h9:	s37 = s2[9];</font>
1569       1/1          		4'ha:	s37 = s2[10];
1570       1/1          		4'hb:	s37 = s2[11];
1571       <font color = "red">0/1     ==>  		4'hc:	s37 = s2[12];</font>
1572       1/1          		4'hd:	s37 = s2[13];
1573       1/1          		4'he:	s37 = s2[14];
1574       1/1          		4'hf:	s37 = s2[15];
1575       1/1          		default: s37 = s2[0];
1576                    	endcase
1577                    end
1578                    wire	s38 = ch_2_en &amp; (s36 | ~ch_2_src_mode) &amp; (s37 | ~ch_2_dst_mode);
1579                    reg s39;
1580                    always @(*) begin
1581       1/1          	case(ch_3_src_req_sel)
1582       1/1          		4'h1:	s39 = s2[1];
1583       1/1          		4'h2:	s39 = s2[2];
1584       1/1          		4'h3:	s39 = s2[3];
1585       1/1          		4'h4:	s39 = s2[4];
1586       1/1          		4'h5:	s39 = s2[5];
1587       <font color = "red">0/1     ==>  		4'h6:	s39 = s2[6];</font>
1588       1/1          		4'h7:	s39 = s2[7];
1589       1/1          		4'h8:	s39 = s2[8];
1590       <font color = "red">0/1     ==>  		4'h9:	s39 = s2[9];</font>
1591       <font color = "red">0/1     ==>  		4'ha:	s39 = s2[10];</font>
1592       1/1          		4'hb:	s39 = s2[11];
1593       <font color = "red">0/1     ==>  		4'hc:	s39 = s2[12];</font>
1594       1/1          		4'hd:	s39 = s2[13];
1595       1/1          		4'he:	s39 = s2[14];
1596       1/1          		4'hf:	s39 = s2[15];
1597       1/1          		default: s39 = s2[0];
1598                    	endcase
1599                    end
1600                    
1601                    reg s40;
1602                    always @(*) begin
1603       1/1          	case(ch_3_dst_req_sel)
1604       1/1          		4'h1:	s40 = s2[1];
1605       1/1          		4'h2:	s40 = s2[2];
1606       <font color = "red">0/1     ==>  		4'h3:	s40 = s2[3];</font>
1607       1/1          		4'h4:	s40 = s2[4];
1608       1/1          		4'h5:	s40 = s2[5];
1609       <font color = "red">0/1     ==>  		4'h6:	s40 = s2[6];</font>
1610       1/1          		4'h7:	s40 = s2[7];
1611       1/1          		4'h8:	s40 = s2[8];
1612       1/1          		4'h9:	s40 = s2[9];
1613       <font color = "red">0/1     ==>  		4'ha:	s40 = s2[10];</font>
1614       1/1          		4'hb:	s40 = s2[11];
1615       <font color = "red">0/1     ==>  		4'hc:	s40 = s2[12];</font>
1616       1/1          		4'hd:	s40 = s2[13];
1617       1/1          		4'he:	s40 = s2[14];
1618       1/1          		4'hf:	s40 = s2[15];
1619       1/1          		default: s40 = s2[0];
1620                    	endcase
1621                    end
1622                    wire	s41 = ch_3_en &amp; (s39 | ~ch_3_src_mode) &amp; (s40 | ~ch_3_dst_mode);
1623                    reg s42;
1624                    always @(*) begin
1625       1/1          	case(ch_4_src_req_sel)
1626       1/1          		4'h1:	s42 = s2[1];
1627       1/1          		4'h2:	s42 = s2[2];
1628       <font color = "red">0/1     ==>  		4'h3:	s42 = s2[3];</font>
1629       1/1          		4'h4:	s42 = s2[4];
1630       <font color = "red">0/1     ==>  		4'h5:	s42 = s2[5];</font>
1631       <font color = "red">0/1     ==>  		4'h6:	s42 = s2[6];</font>
1632       1/1          		4'h7:	s42 = s2[7];
1633       1/1          		4'h8:	s42 = s2[8];
1634       <font color = "red">0/1     ==>  		4'h9:	s42 = s2[9];</font>
1635       <font color = "red">0/1     ==>  		4'ha:	s42 = s2[10];</font>
1636       1/1          		4'hb:	s42 = s2[11];
1637       1/1          		4'hc:	s42 = s2[12];
1638       1/1          		4'hd:	s42 = s2[13];
1639       1/1          		4'he:	s42 = s2[14];
1640       1/1          		4'hf:	s42 = s2[15];
1641       1/1          		default: s42 = s2[0];
1642                    	endcase
1643                    end
1644                    
1645                    reg s43;
1646                    always @(*) begin
1647       1/1          	case(ch_4_dst_req_sel)
1648       1/1          		4'h1:	s43 = s2[1];
1649       1/1          		4'h2:	s43 = s2[2];
1650       1/1          		4'h3:	s43 = s2[3];
1651       1/1          		4'h4:	s43 = s2[4];
1652       <font color = "red">0/1     ==>  		4'h5:	s43 = s2[5];</font>
1653       <font color = "red">0/1     ==>  		4'h6:	s43 = s2[6];</font>
1654       1/1          		4'h7:	s43 = s2[7];
1655       1/1          		4'h8:	s43 = s2[8];
1656       1/1          		4'h9:	s43 = s2[9];
1657       <font color = "red">0/1     ==>  		4'ha:	s43 = s2[10];</font>
1658       1/1          		4'hb:	s43 = s2[11];
1659       <font color = "red">0/1     ==>  		4'hc:	s43 = s2[12];</font>
1660       1/1          		4'hd:	s43 = s2[13];
1661       1/1          		4'he:	s43 = s2[14];
1662       1/1          		4'hf:	s43 = s2[15];
1663       1/1          		default: s43 = s2[0];
1664                    	endcase
1665                    end
1666                    wire	s44 = ch_4_en &amp; (s42 | ~ch_4_src_mode) &amp; (s43 | ~ch_4_dst_mode);
1667                    reg s45;
1668                    always @(*) begin
1669       1/1          	case(ch_5_src_req_sel)
1670       1/1          		4'h1:	s45 = s2[1];
1671       1/1          		4'h2:	s45 = s2[2];
1672       <font color = "red">0/1     ==>  		4'h3:	s45 = s2[3];</font>
1673       1/1          		4'h4:	s45 = s2[4];
1674       <font color = "red">0/1     ==>  		4'h5:	s45 = s2[5];</font>
1675       <font color = "red">0/1     ==>  		4'h6:	s45 = s2[6];</font>
1676       1/1          		4'h7:	s45 = s2[7];
1677       1/1          		4'h8:	s45 = s2[8];
1678       <font color = "red">0/1     ==>  		4'h9:	s45 = s2[9];</font>
1679       <font color = "red">0/1     ==>  		4'ha:	s45 = s2[10];</font>
1680       1/1          		4'hb:	s45 = s2[11];
1681       1/1          		4'hc:	s45 = s2[12];
1682       1/1          		4'hd:	s45 = s2[13];
1683       1/1          		4'he:	s45 = s2[14];
1684       1/1          		4'hf:	s45 = s2[15];
1685       1/1          		default: s45 = s2[0];
1686                    	endcase
1687                    end
1688                    
1689                    reg s46;
1690                    always @(*) begin
1691       1/1          	case(ch_5_dst_req_sel)
1692       1/1          		4'h1:	s46 = s2[1];
1693       1/1          		4'h2:	s46 = s2[2];
1694       <font color = "red">0/1     ==>  		4'h3:	s46 = s2[3];</font>
1695       1/1          		4'h4:	s46 = s2[4];
1696       1/1          		4'h5:	s46 = s2[5];
1697       <font color = "red">0/1     ==>  		4'h6:	s46 = s2[6];</font>
1698       1/1          		4'h7:	s46 = s2[7];
1699       1/1          		4'h8:	s46 = s2[8];
1700       <font color = "red">0/1     ==>  		4'h9:	s46 = s2[9];</font>
1701       1/1          		4'ha:	s46 = s2[10];
1702       1/1          		4'hb:	s46 = s2[11];
1703       <font color = "red">0/1     ==>  		4'hc:	s46 = s2[12];</font>
1704       1/1          		4'hd:	s46 = s2[13];
1705       1/1          		4'he:	s46 = s2[14];
1706       1/1          		4'hf:	s46 = s2[15];
1707       1/1          		default: s46 = s2[0];
1708                    	endcase
1709                    end
1710                    wire	s47 = ch_5_en &amp; (s45 | ~ch_5_src_mode) &amp; (s46 | ~ch_5_dst_mode);
1711                    reg s48;
1712                    always @(*) begin
1713       1/1          	case(ch_6_src_req_sel)
1714       1/1          		4'h1:	s48 = s2[1];
1715       1/1          		4'h2:	s48 = s2[2];
1716       <font color = "red">0/1     ==>  		4'h3:	s48 = s2[3];</font>
1717       1/1          		4'h4:	s48 = s2[4];
1718       <font color = "red">0/1     ==>  		4'h5:	s48 = s2[5];</font>
1719       1/1          		4'h6:	s48 = s2[6];
1720       1/1          		4'h7:	s48 = s2[7];
1721       1/1          		4'h8:	s48 = s2[8];
1722       <font color = "red">0/1     ==>  		4'h9:	s48 = s2[9];</font>
1723       <font color = "red">0/1     ==>  		4'ha:	s48 = s2[10];</font>
1724       1/1          		4'hb:	s48 = s2[11];
1725       <font color = "red">0/1     ==>  		4'hc:	s48 = s2[12];</font>
1726       1/1          		4'hd:	s48 = s2[13];
1727       1/1          		4'he:	s48 = s2[14];
1728       1/1          		4'hf:	s48 = s2[15];
1729       1/1          		default: s48 = s2[0];
1730                    	endcase
1731                    end
1732                    
1733                    reg s49;
1734                    always @(*) begin
1735       1/1          	case(ch_6_dst_req_sel)
1736       1/1          		4'h1:	s49 = s2[1];
1737       1/1          		4'h2:	s49 = s2[2];
1738       <font color = "red">0/1     ==>  		4'h3:	s49 = s2[3];</font>
1739       1/1          		4'h4:	s49 = s2[4];
1740       <font color = "red">0/1     ==>  		4'h5:	s49 = s2[5];</font>
1741       1/1          		4'h6:	s49 = s2[6];
1742       1/1          		4'h7:	s49 = s2[7];
1743       1/1          		4'h8:	s49 = s2[8];
1744       <font color = "red">0/1     ==>  		4'h9:	s49 = s2[9];</font>
1745       <font color = "red">0/1     ==>  		4'ha:	s49 = s2[10];</font>
1746       1/1          		4'hb:	s49 = s2[11];
1747       <font color = "red">0/1     ==>  		4'hc:	s49 = s2[12];</font>
1748       1/1          		4'hd:	s49 = s2[13];
1749       1/1          		4'he:	s49 = s2[14];
1750       1/1          		4'hf:	s49 = s2[15];
1751       1/1          		default: s49 = s2[0];
1752                    	endcase
1753                    end
1754                    wire	s50 = ch_6_en &amp; (s48 | ~ch_6_src_mode) &amp; (s49 | ~ch_6_dst_mode);
1755                    reg s51;
1756                    always @(*) begin
1757       1/1          	case(ch_7_src_req_sel)
1758       1/1          		4'h1:	s51 = s2[1];
1759       1/1          		4'h2:	s51 = s2[2];
1760       <font color = "red">0/1     ==>  		4'h3:	s51 = s2[3];</font>
1761       1/1          		4'h4:	s51 = s2[4];
1762       <font color = "red">0/1     ==>  		4'h5:	s51 = s2[5];</font>
1763       <font color = "red">0/1     ==>  		4'h6:	s51 = s2[6];</font>
1764       1/1          		4'h7:	s51 = s2[7];
1765       1/1          		4'h8:	s51 = s2[8];
1766       <font color = "red">0/1     ==>  		4'h9:	s51 = s2[9];</font>
1767       1/1          		4'ha:	s51 = s2[10];
1768       1/1          		4'hb:	s51 = s2[11];
1769       <font color = "red">0/1     ==>  		4'hc:	s51 = s2[12];</font>
1770       1/1          		4'hd:	s51 = s2[13];
1771       1/1          		4'he:	s51 = s2[14];
1772       1/1          		4'hf:	s51 = s2[15];
1773       1/1          		default: s51 = s2[0];
1774                    	endcase
1775                    end
1776                    
1777                    reg s52;
1778                    always @(*) begin
1779       1/1          	case(ch_7_dst_req_sel)
1780       1/1          		4'h1:	s52 = s2[1];
1781       1/1          		4'h2:	s52 = s2[2];
1782       <font color = "red">0/1     ==>  		4'h3:	s52 = s2[3];</font>
1783       1/1          		4'h4:	s52 = s2[4];
1784       1/1          		4'h5:	s52 = s2[5];
1785       <font color = "red">0/1     ==>  		4'h6:	s52 = s2[6];</font>
1786       1/1          		4'h7:	s52 = s2[7];
1787       1/1          		4'h8:	s52 = s2[8];
1788       1/1          		4'h9:	s52 = s2[9];
1789       <font color = "red">0/1     ==>  		4'ha:	s52 = s2[10];</font>
1790       1/1          		4'hb:	s52 = s2[11];
1791       1/1          		4'hc:	s52 = s2[12];
1792       1/1          		4'hd:	s52 = s2[13];
1793       1/1          		4'he:	s52 = s2[14];
1794       1/1          		4'hf:	s52 = s2[15];
1795       1/1          		default: s52 = s2[0];
1796                    	endcase
1797                    end
1798                    wire	s53 = ch_7_en &amp; (s51 | ~ch_7_src_mode) &amp; (s52 | ~ch_7_dst_mode);
1799                    
1800                    always @(*) begin
1801       1/1          	case(dma0_current_channel)
1802                    		3'h1: begin
1803       1/1          			dma0_ch_src_addr_ctl 	= ch_1_src_addr_ctl;
1804       1/1          			dma0_ch_dst_addr_ctl	= ch_1_dst_addr_ctl;
1805       1/1          			dma0_ch_src_width	= ch_1_src_width;
1806       1/1          			dma0_ch_dst_width	= ch_1_dst_width;
1807       1/1          			dma0_ch_src_burst_size	= ch_1_src_burst_size;
1808       1/1          			dma0_ch_tts		= ch_1_tts;
1809       1/1          			dma0_ch_src_addr	= ch_1_src_addr;
1810       1/1          			dma0_ch_dst_addr	= ch_1_dst_addr;
1811                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1812       1/1          			dma0_ch_src_bus_inf_idx	= ch_1_src_bus_inf_idx;
1813       1/1          			dma0_ch_dst_bus_inf_idx	= ch_1_dst_bus_inf_idx;
1814                    `endif
1815                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1816       1/1          			dma0_ch_llp		= ch_1_llp_reg;
1817                    	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1818       1/1          			dma0_ch_lld_bus_inf_idx	= ch_1_lld_bus_inf_idx;
1819                    	`endif
1820                    `endif
1821       1/1          			dma0_ch_src_mode	= ch_1_src_mode;
1822       1/1          			dma0_ch_src_request	= s33;
1823       1/1          			dma0_ch_dst_mode	= ch_1_dst_mode;
1824       1/1          			dma0_ch_dst_request	= s34;
1825       1/1          			dma0_ch_abt		= ch_1_abt;
1826       1/1          			dma0_ch_int_tc_mask	= ch_1_int_tc_mask;
1827       1/1          			dma0_ch_int_err_mask	= ch_1_int_err_mask;
1828       1/1          			dma0_ch_int_abt_mask	= ch_1_int_abt_mask;
1829                    		end
1830                    		3'h2: begin
1831       1/1          			dma0_ch_src_addr_ctl 	= ch_2_src_addr_ctl;
1832       1/1          			dma0_ch_dst_addr_ctl	= ch_2_dst_addr_ctl;
1833       1/1          			dma0_ch_src_width	= ch_2_src_width;
1834       1/1          			dma0_ch_dst_width	= ch_2_dst_width;
1835       1/1          			dma0_ch_src_burst_size	= ch_2_src_burst_size;
1836       1/1          			dma0_ch_tts		= ch_2_tts;
1837       1/1          			dma0_ch_src_addr	= ch_2_src_addr;
1838       1/1          			dma0_ch_dst_addr	= ch_2_dst_addr;
1839                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1840       1/1          			dma0_ch_src_bus_inf_idx	= ch_2_src_bus_inf_idx;
1841       1/1          			dma0_ch_dst_bus_inf_idx	= ch_2_dst_bus_inf_idx;
1842                    `endif
1843                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1844       1/1          			dma0_ch_llp		= ch_2_llp_reg;
1845                    	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1846       1/1          			dma0_ch_lld_bus_inf_idx	= ch_2_lld_bus_inf_idx;
1847                    	`endif
1848                    `endif
1849       1/1          			dma0_ch_src_mode	= ch_2_src_mode;
1850       1/1          			dma0_ch_src_request	= s36;
1851       1/1          			dma0_ch_dst_mode	= ch_2_dst_mode;
1852       1/1          			dma0_ch_dst_request	= s37;
1853       1/1          			dma0_ch_abt		= ch_2_abt;
1854       1/1          			dma0_ch_int_tc_mask	= ch_2_int_tc_mask;
1855       1/1          			dma0_ch_int_err_mask	= ch_2_int_err_mask;
1856       1/1          			dma0_ch_int_abt_mask	= ch_2_int_abt_mask;
1857                    		end
1858                    		3'h3: begin
1859       1/1          			dma0_ch_src_addr_ctl 	= ch_3_src_addr_ctl;
1860       1/1          			dma0_ch_dst_addr_ctl	= ch_3_dst_addr_ctl;
1861       1/1          			dma0_ch_src_width	= ch_3_src_width;
1862       1/1          			dma0_ch_dst_width	= ch_3_dst_width;
1863       1/1          			dma0_ch_src_burst_size	= ch_3_src_burst_size;
1864       1/1          			dma0_ch_tts		= ch_3_tts;
1865       1/1          			dma0_ch_src_addr	= ch_3_src_addr;
1866       1/1          			dma0_ch_dst_addr	= ch_3_dst_addr;
1867                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1868       1/1          			dma0_ch_src_bus_inf_idx	= ch_3_src_bus_inf_idx;
1869       1/1          			dma0_ch_dst_bus_inf_idx	= ch_3_dst_bus_inf_idx;
1870                    `endif
1871                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1872       1/1          			dma0_ch_llp		= ch_3_llp_reg;
1873                    	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1874       1/1          			dma0_ch_lld_bus_inf_idx	= ch_3_lld_bus_inf_idx;
1875                    	`endif
1876                    `endif
1877       1/1          			dma0_ch_src_mode	= ch_3_src_mode;
1878       1/1          			dma0_ch_src_request	= s39;
1879       1/1          			dma0_ch_dst_mode	= ch_3_dst_mode;
1880       1/1          			dma0_ch_dst_request	= s40;
1881       1/1          			dma0_ch_abt		= ch_3_abt;
1882       1/1          			dma0_ch_int_tc_mask	= ch_3_int_tc_mask;
1883       1/1          			dma0_ch_int_err_mask	= ch_3_int_err_mask;
1884       1/1          			dma0_ch_int_abt_mask	= ch_3_int_abt_mask;
1885                    		end
1886                    		3'h4: begin
1887       1/1          			dma0_ch_src_addr_ctl 	= ch_4_src_addr_ctl;
1888       1/1          			dma0_ch_dst_addr_ctl	= ch_4_dst_addr_ctl;
1889       1/1          			dma0_ch_src_width	= ch_4_src_width;
1890       1/1          			dma0_ch_dst_width	= ch_4_dst_width;
1891       1/1          			dma0_ch_src_burst_size	= ch_4_src_burst_size;
1892       1/1          			dma0_ch_tts		= ch_4_tts;
1893       1/1          			dma0_ch_src_addr	= ch_4_src_addr;
1894       1/1          			dma0_ch_dst_addr	= ch_4_dst_addr;
1895                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1896       1/1          			dma0_ch_src_bus_inf_idx	= ch_4_src_bus_inf_idx;
1897       1/1          			dma0_ch_dst_bus_inf_idx	= ch_4_dst_bus_inf_idx;
1898                    `endif
1899                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1900       1/1          			dma0_ch_llp		= ch_4_llp_reg;
1901                    	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1902       1/1          			dma0_ch_lld_bus_inf_idx	= ch_4_lld_bus_inf_idx;
1903                    	`endif
1904                    `endif
1905       1/1          			dma0_ch_src_mode	= ch_4_src_mode;
1906       1/1          			dma0_ch_src_request	= s42;
1907       1/1          			dma0_ch_dst_mode	= ch_4_dst_mode;
1908       1/1          			dma0_ch_dst_request	= s43;
1909       1/1          			dma0_ch_abt		= ch_4_abt;
1910       1/1          			dma0_ch_int_tc_mask	= ch_4_int_tc_mask;
1911       1/1          			dma0_ch_int_err_mask	= ch_4_int_err_mask;
1912       1/1          			dma0_ch_int_abt_mask	= ch_4_int_abt_mask;
1913                    		end
1914                    		3'h5: begin
1915       1/1          			dma0_ch_src_addr_ctl 	= ch_5_src_addr_ctl;
1916       1/1          			dma0_ch_dst_addr_ctl	= ch_5_dst_addr_ctl;
1917       1/1          			dma0_ch_src_width	= ch_5_src_width;
1918       1/1          			dma0_ch_dst_width	= ch_5_dst_width;
1919       1/1          			dma0_ch_src_burst_size	= ch_5_src_burst_size;
1920       1/1          			dma0_ch_tts		= ch_5_tts;
1921       1/1          			dma0_ch_src_addr	= ch_5_src_addr;
1922       1/1          			dma0_ch_dst_addr	= ch_5_dst_addr;
1923                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1924       1/1          			dma0_ch_src_bus_inf_idx	= ch_5_src_bus_inf_idx;
1925       1/1          			dma0_ch_dst_bus_inf_idx	= ch_5_dst_bus_inf_idx;
1926                    `endif
1927                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1928       1/1          			dma0_ch_llp		= ch_5_llp_reg;
1929                    	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1930       1/1          			dma0_ch_lld_bus_inf_idx	= ch_5_lld_bus_inf_idx;
1931                    	`endif
1932                    `endif
1933       1/1          			dma0_ch_src_mode	= ch_5_src_mode;
1934       1/1          			dma0_ch_src_request	= s45;
1935       1/1          			dma0_ch_dst_mode	= ch_5_dst_mode;
1936       1/1          			dma0_ch_dst_request	= s46;
1937       1/1          			dma0_ch_abt		= ch_5_abt;
1938       1/1          			dma0_ch_int_tc_mask	= ch_5_int_tc_mask;
1939       1/1          			dma0_ch_int_err_mask	= ch_5_int_err_mask;
1940       1/1          			dma0_ch_int_abt_mask	= ch_5_int_abt_mask;
1941                    		end
1942                    		3'h6: begin
1943       1/1          			dma0_ch_src_addr_ctl 	= ch_6_src_addr_ctl;
1944       1/1          			dma0_ch_dst_addr_ctl	= ch_6_dst_addr_ctl;
1945       1/1          			dma0_ch_src_width	= ch_6_src_width;
1946       1/1          			dma0_ch_dst_width	= ch_6_dst_width;
1947       1/1          			dma0_ch_src_burst_size	= ch_6_src_burst_size;
1948       1/1          			dma0_ch_tts		= ch_6_tts;
1949       1/1          			dma0_ch_src_addr	= ch_6_src_addr;
1950       1/1          			dma0_ch_dst_addr	= ch_6_dst_addr;
1951                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1952       1/1          			dma0_ch_src_bus_inf_idx	= ch_6_src_bus_inf_idx;
1953       1/1          			dma0_ch_dst_bus_inf_idx	= ch_6_dst_bus_inf_idx;
1954                    `endif
1955                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1956       1/1          			dma0_ch_llp		= ch_6_llp_reg;
1957                    	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1958       1/1          			dma0_ch_lld_bus_inf_idx	= ch_6_lld_bus_inf_idx;
1959                    	`endif
1960                    `endif
1961       1/1          			dma0_ch_src_mode	= ch_6_src_mode;
1962       1/1          			dma0_ch_src_request	= s48;
1963       1/1          			dma0_ch_dst_mode	= ch_6_dst_mode;
1964       1/1          			dma0_ch_dst_request	= s49;
1965       1/1          			dma0_ch_abt		= ch_6_abt;
1966       1/1          			dma0_ch_int_tc_mask	= ch_6_int_tc_mask;
1967       1/1          			dma0_ch_int_err_mask	= ch_6_int_err_mask;
1968       1/1          			dma0_ch_int_abt_mask	= ch_6_int_abt_mask;
1969                    		end
1970                    		3'h7: begin
1971       1/1          			dma0_ch_src_addr_ctl 	= ch_7_src_addr_ctl;
1972       1/1          			dma0_ch_dst_addr_ctl	= ch_7_dst_addr_ctl;
1973       1/1          			dma0_ch_src_width	= ch_7_src_width;
1974       1/1          			dma0_ch_dst_width	= ch_7_dst_width;
1975       1/1          			dma0_ch_src_burst_size	= ch_7_src_burst_size;
1976       1/1          			dma0_ch_tts		= ch_7_tts;
1977       1/1          			dma0_ch_src_addr	= ch_7_src_addr;
1978       1/1          			dma0_ch_dst_addr	= ch_7_dst_addr;
1979                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1980       1/1          			dma0_ch_src_bus_inf_idx	= ch_7_src_bus_inf_idx;
1981       1/1          			dma0_ch_dst_bus_inf_idx	= ch_7_dst_bus_inf_idx;
1982                    `endif
1983                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1984       1/1          			dma0_ch_llp		= ch_7_llp_reg;
1985                    	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1986       1/1          			dma0_ch_lld_bus_inf_idx	= ch_7_lld_bus_inf_idx;
1987                    	`endif
1988                    `endif
1989       1/1          			dma0_ch_src_mode	= ch_7_src_mode;
1990       1/1          			dma0_ch_src_request	= s51;
1991       1/1          			dma0_ch_dst_mode	= ch_7_dst_mode;
1992       1/1          			dma0_ch_dst_request	= s52;
1993       1/1          			dma0_ch_abt		= ch_7_abt;
1994       1/1          			dma0_ch_int_tc_mask	= ch_7_int_tc_mask;
1995       1/1          			dma0_ch_int_err_mask	= ch_7_int_err_mask;
1996       1/1          			dma0_ch_int_abt_mask	= ch_7_int_abt_mask;
1997                    		end
1998                    		default: begin
1999       1/1          			dma0_ch_src_addr_ctl 	= ch_0_src_addr_ctl;
2000       1/1          			dma0_ch_dst_addr_ctl 	= ch_0_dst_addr_ctl;
2001       1/1          			dma0_ch_src_width	= ch_0_src_width;
2002       1/1          			dma0_ch_dst_width	= ch_0_dst_width;
2003       1/1          			dma0_ch_src_burst_size	= ch_0_src_burst_size;
2004       1/1          			dma0_ch_tts		= ch_0_tts;
2005       1/1          			dma0_ch_src_addr	= ch_0_src_addr;
2006       1/1          			dma0_ch_dst_addr	= ch_0_dst_addr;
2007                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2008       1/1          			dma0_ch_src_bus_inf_idx	= ch_0_src_bus_inf_idx;
2009       1/1          			dma0_ch_dst_bus_inf_idx	= ch_0_dst_bus_inf_idx;
2010                    `endif
2011                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2012       1/1          			dma0_ch_llp		= ch_0_llp_reg;
2013                    	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2014       1/1          			dma0_ch_lld_bus_inf_idx	= ch_0_lld_bus_inf_idx;
2015                    	`endif
2016                    `endif
2017       1/1          			dma0_ch_src_mode	= ch_0_src_mode;
2018       1/1          			dma0_ch_src_request	= s30;
2019       1/1          			dma0_ch_dst_mode	= ch_0_dst_mode;
2020       1/1          			dma0_ch_dst_request	= s31;
2021       1/1          			dma0_ch_abt		= ch_0_abt;
2022       1/1          			dma0_ch_int_tc_mask	= ch_0_int_tc_mask;
2023       1/1          			dma0_ch_int_err_mask	= ch_0_int_err_mask;
2024       1/1          			dma0_ch_int_abt_mask	= ch_0_int_abt_mask;
2025                    		end
2026                    	endcase
2027                    end
2028                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2029                    always @(*) begin
2030       1/1          	case(dma1_current_channel)
2031                    		3'h1: begin
2032       <font color = "red">0/1     ==>  			dma1_ch_src_addr_ctl 	= ch_1_src_addr_ctl;</font>
2033       <font color = "red">0/1     ==>  			dma1_ch_dst_addr_ctl	= ch_1_dst_addr_ctl;</font>
2034       <font color = "red">0/1     ==>  			dma1_ch_src_width	= ch_1_src_width;</font>
2035       <font color = "red">0/1     ==>  			dma1_ch_dst_width	= ch_1_dst_width;</font>
2036       <font color = "red">0/1     ==>  			dma1_ch_src_burst_size	= ch_1_src_burst_size;</font>
2037       <font color = "red">0/1     ==>  			dma1_ch_tts		= ch_1_tts;</font>
2038       <font color = "red">0/1     ==>  			dma1_ch_src_addr	= ch_1_src_addr;</font>
2039       <font color = "red">0/1     ==>  			dma1_ch_dst_addr	= ch_1_dst_addr;</font>
2040                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2041       <font color = "red">0/1     ==>  			dma1_ch_src_bus_inf_idx	= ch_1_src_bus_inf_idx;</font>
2042       <font color = "red">0/1     ==>  			dma1_ch_dst_bus_inf_idx	= ch_1_dst_bus_inf_idx;</font>
2043                    `endif
2044                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2045       <font color = "red">0/1     ==>  			dma1_ch_llp		= ch_1_llp_reg;</font>
2046                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2047       <font color = "red">0/1     ==>  			dma1_ch_lld_bus_inf_idx	= ch_1_lld_bus_inf_idx;</font>
2048                    		`endif
2049                    `endif
2050       <font color = "red">0/1     ==>  			dma1_ch_src_mode	= ch_1_src_mode;</font>
2051       <font color = "red">0/1     ==>  			dma1_ch_src_request	= s33;</font>
2052       <font color = "red">0/1     ==>  			dma1_ch_dst_mode	= ch_1_dst_mode;</font>
2053       <font color = "red">0/1     ==>  			dma1_ch_dst_request	= s34;</font>
2054       <font color = "red">0/1     ==>  			dma1_ch_abt		= ch_1_abt;</font>
2055       <font color = "red">0/1     ==>  			dma1_ch_int_tc_mask	= ch_1_int_tc_mask;</font>
2056       <font color = "red">0/1     ==>  			dma1_ch_int_err_mask	= ch_1_int_err_mask;</font>
2057       <font color = "red">0/1     ==>  			dma1_ch_int_abt_mask	= ch_1_int_abt_mask;</font>
2058                    		end
2059                    		3'h2: begin
2060       <font color = "red">0/1     ==>  			dma1_ch_src_addr_ctl 	= ch_2_src_addr_ctl;</font>
2061       <font color = "red">0/1     ==>  			dma1_ch_dst_addr_ctl	= ch_2_dst_addr_ctl;</font>
2062       <font color = "red">0/1     ==>  			dma1_ch_src_width	= ch_2_src_width;</font>
2063       <font color = "red">0/1     ==>  			dma1_ch_dst_width	= ch_2_dst_width;</font>
2064       <font color = "red">0/1     ==>  			dma1_ch_src_burst_size	= ch_2_src_burst_size;</font>
2065       <font color = "red">0/1     ==>  			dma1_ch_tts		= ch_2_tts;</font>
2066       <font color = "red">0/1     ==>  			dma1_ch_src_addr	= ch_2_src_addr;</font>
2067       <font color = "red">0/1     ==>  			dma1_ch_dst_addr	= ch_2_dst_addr;</font>
2068                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2069       <font color = "red">0/1     ==>  			dma1_ch_src_bus_inf_idx	= ch_2_src_bus_inf_idx;</font>
2070       <font color = "red">0/1     ==>  			dma1_ch_dst_bus_inf_idx	= ch_2_dst_bus_inf_idx;</font>
2071                    `endif
2072                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2073       <font color = "red">0/1     ==>  			dma1_ch_llp		= ch_2_llp_reg;</font>
2074                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2075       <font color = "red">0/1     ==>  			dma1_ch_lld_bus_inf_idx	= ch_2_lld_bus_inf_idx;</font>
2076                    		`endif
2077                    `endif
2078       <font color = "red">0/1     ==>  			dma1_ch_src_mode	= ch_2_src_mode;</font>
2079       <font color = "red">0/1     ==>  			dma1_ch_src_request	= s36;</font>
2080       <font color = "red">0/1     ==>  			dma1_ch_dst_mode	= ch_2_dst_mode;</font>
2081       <font color = "red">0/1     ==>  			dma1_ch_dst_request	= s37;</font>
2082       <font color = "red">0/1     ==>  			dma1_ch_abt		= ch_2_abt;</font>
2083       <font color = "red">0/1     ==>  			dma1_ch_int_tc_mask	= ch_2_int_tc_mask;</font>
2084       <font color = "red">0/1     ==>  			dma1_ch_int_err_mask	= ch_2_int_err_mask;</font>
2085       <font color = "red">0/1     ==>  			dma1_ch_int_abt_mask	= ch_2_int_abt_mask;</font>
2086                    		end
2087                    		3'h3: begin
2088       <font color = "red">0/1     ==>  			dma1_ch_src_addr_ctl 	= ch_3_src_addr_ctl;</font>
2089       <font color = "red">0/1     ==>  			dma1_ch_dst_addr_ctl	= ch_3_dst_addr_ctl;</font>
2090       <font color = "red">0/1     ==>  			dma1_ch_src_width	= ch_3_src_width;</font>
2091       <font color = "red">0/1     ==>  			dma1_ch_dst_width	= ch_3_dst_width;</font>
2092       <font color = "red">0/1     ==>  			dma1_ch_src_burst_size	= ch_3_src_burst_size;</font>
2093       <font color = "red">0/1     ==>  			dma1_ch_tts		= ch_3_tts;</font>
2094       <font color = "red">0/1     ==>  			dma1_ch_src_addr	= ch_3_src_addr;</font>
2095       <font color = "red">0/1     ==>  			dma1_ch_dst_addr	= ch_3_dst_addr;</font>
2096                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2097       <font color = "red">0/1     ==>  			dma1_ch_src_bus_inf_idx	= ch_3_src_bus_inf_idx;</font>
2098       <font color = "red">0/1     ==>  			dma1_ch_dst_bus_inf_idx	= ch_3_dst_bus_inf_idx;</font>
2099                    `endif
2100                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2101       <font color = "red">0/1     ==>  			dma1_ch_llp		= ch_3_llp_reg;</font>
2102                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2103       <font color = "red">0/1     ==>  			dma1_ch_lld_bus_inf_idx	= ch_3_lld_bus_inf_idx;</font>
2104                    		`endif
2105                    `endif
2106       <font color = "red">0/1     ==>  			dma1_ch_src_mode	= ch_3_src_mode;</font>
2107       <font color = "red">0/1     ==>  			dma1_ch_src_request	= s39;</font>
2108       <font color = "red">0/1     ==>  			dma1_ch_dst_mode	= ch_3_dst_mode;</font>
2109       <font color = "red">0/1     ==>  			dma1_ch_dst_request	= s40;</font>
2110       <font color = "red">0/1     ==>  			dma1_ch_abt		= ch_3_abt;</font>
2111       <font color = "red">0/1     ==>  			dma1_ch_int_tc_mask	= ch_3_int_tc_mask;</font>
2112       <font color = "red">0/1     ==>  			dma1_ch_int_err_mask	= ch_3_int_err_mask;</font>
2113       <font color = "red">0/1     ==>  			dma1_ch_int_abt_mask	= ch_3_int_abt_mask;</font>
2114                    		end
2115                    		3'h4: begin
2116       1/1          			dma1_ch_src_addr_ctl 	= ch_4_src_addr_ctl;
2117       1/1          			dma1_ch_dst_addr_ctl	= ch_4_dst_addr_ctl;
2118       1/1          			dma1_ch_src_width	= ch_4_src_width;
2119       1/1          			dma1_ch_dst_width	= ch_4_dst_width;
2120       1/1          			dma1_ch_src_burst_size	= ch_4_src_burst_size;
2121       1/1          			dma1_ch_tts		= ch_4_tts;
2122       1/1          			dma1_ch_src_addr	= ch_4_src_addr;
2123       1/1          			dma1_ch_dst_addr	= ch_4_dst_addr;
2124                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2125       1/1          			dma1_ch_src_bus_inf_idx	= ch_4_src_bus_inf_idx;
2126       1/1          			dma1_ch_dst_bus_inf_idx	= ch_4_dst_bus_inf_idx;
2127                    `endif
2128                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2129       1/1          			dma1_ch_llp		= ch_4_llp_reg;
2130                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2131       1/1          			dma1_ch_lld_bus_inf_idx	= ch_4_lld_bus_inf_idx;
2132                    		`endif
2133                    `endif
2134       1/1          			dma1_ch_src_mode	= ch_4_src_mode;
2135       1/1          			dma1_ch_src_request	= s42;
2136       1/1          			dma1_ch_dst_mode	= ch_4_dst_mode;
2137       1/1          			dma1_ch_dst_request	= s43;
2138       1/1          			dma1_ch_abt		= ch_4_abt;
2139       1/1          			dma1_ch_int_tc_mask	= ch_4_int_tc_mask;
2140       1/1          			dma1_ch_int_err_mask	= ch_4_int_err_mask;
2141       1/1          			dma1_ch_int_abt_mask	= ch_4_int_abt_mask;
2142                    		end
2143                    		3'h5: begin
2144       <font color = "red">0/1     ==>  			dma1_ch_src_addr_ctl 	= ch_5_src_addr_ctl;</font>
2145       <font color = "red">0/1     ==>  			dma1_ch_dst_addr_ctl	= ch_5_dst_addr_ctl;</font>
2146       <font color = "red">0/1     ==>  			dma1_ch_src_width	= ch_5_src_width;</font>
2147       <font color = "red">0/1     ==>  			dma1_ch_dst_width	= ch_5_dst_width;</font>
2148       <font color = "red">0/1     ==>  			dma1_ch_src_burst_size	= ch_5_src_burst_size;</font>
2149       <font color = "red">0/1     ==>  			dma1_ch_tts		= ch_5_tts;</font>
2150       <font color = "red">0/1     ==>  			dma1_ch_src_addr	= ch_5_src_addr;</font>
2151       <font color = "red">0/1     ==>  			dma1_ch_dst_addr	= ch_5_dst_addr;</font>
2152                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2153       <font color = "red">0/1     ==>  			dma1_ch_src_bus_inf_idx	= ch_5_src_bus_inf_idx;</font>
2154       <font color = "red">0/1     ==>  			dma1_ch_dst_bus_inf_idx	= ch_5_dst_bus_inf_idx;</font>
2155                    `endif
2156                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2157       <font color = "red">0/1     ==>  			dma1_ch_llp		= ch_5_llp_reg;</font>
2158                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2159       <font color = "red">0/1     ==>  			dma1_ch_lld_bus_inf_idx	= ch_5_lld_bus_inf_idx;</font>
2160                    		`endif
2161                    `endif
2162       <font color = "red">0/1     ==>  			dma1_ch_src_mode	= ch_5_src_mode;</font>
2163       <font color = "red">0/1     ==>  			dma1_ch_src_request	= s45;</font>
2164       <font color = "red">0/1     ==>  			dma1_ch_dst_mode	= ch_5_dst_mode;</font>
2165       <font color = "red">0/1     ==>  			dma1_ch_dst_request	= s46;</font>
2166       <font color = "red">0/1     ==>  			dma1_ch_abt		= ch_5_abt;</font>
2167       <font color = "red">0/1     ==>  			dma1_ch_int_tc_mask	= ch_5_int_tc_mask;</font>
2168       <font color = "red">0/1     ==>  			dma1_ch_int_err_mask	= ch_5_int_err_mask;</font>
2169       <font color = "red">0/1     ==>  			dma1_ch_int_abt_mask	= ch_5_int_abt_mask;</font>
2170                    		end
2171                    		3'h6: begin
2172       1/1          			dma1_ch_src_addr_ctl 	= ch_6_src_addr_ctl;
2173       1/1          			dma1_ch_dst_addr_ctl	= ch_6_dst_addr_ctl;
2174       1/1          			dma1_ch_src_width	= ch_6_src_width;
2175       1/1          			dma1_ch_dst_width	= ch_6_dst_width;
2176       1/1          			dma1_ch_src_burst_size	= ch_6_src_burst_size;
2177       1/1          			dma1_ch_tts		= ch_6_tts;
2178       1/1          			dma1_ch_src_addr	= ch_6_src_addr;
2179       1/1          			dma1_ch_dst_addr	= ch_6_dst_addr;
2180                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2181       1/1          			dma1_ch_src_bus_inf_idx	= ch_6_src_bus_inf_idx;
2182       1/1          			dma1_ch_dst_bus_inf_idx	= ch_6_dst_bus_inf_idx;
2183                    `endif
2184                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2185       1/1          			dma1_ch_llp		= ch_6_llp_reg;
2186                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2187       1/1          			dma1_ch_lld_bus_inf_idx	= ch_6_lld_bus_inf_idx;
2188                    		`endif
2189                    `endif
2190       1/1          			dma1_ch_src_mode	= ch_6_src_mode;
2191       1/1          			dma1_ch_src_request	= s48;
2192       1/1          			dma1_ch_dst_mode	= ch_6_dst_mode;
2193       1/1          			dma1_ch_dst_request	= s49;
2194       1/1          			dma1_ch_abt		= ch_6_abt;
2195       1/1          			dma1_ch_int_tc_mask	= ch_6_int_tc_mask;
2196       1/1          			dma1_ch_int_err_mask	= ch_6_int_err_mask;
2197       1/1          			dma1_ch_int_abt_mask	= ch_6_int_abt_mask;
2198                    		end
2199                    		3'h7: begin
2200       <font color = "red">0/1     ==>  			dma1_ch_src_addr_ctl 	= ch_7_src_addr_ctl;</font>
2201       <font color = "red">0/1     ==>  			dma1_ch_dst_addr_ctl	= ch_7_dst_addr_ctl;</font>
2202       <font color = "red">0/1     ==>  			dma1_ch_src_width	= ch_7_src_width;</font>
2203       <font color = "red">0/1     ==>  			dma1_ch_dst_width	= ch_7_dst_width;</font>
2204       <font color = "red">0/1     ==>  			dma1_ch_src_burst_size	= ch_7_src_burst_size;</font>
2205       <font color = "red">0/1     ==>  			dma1_ch_tts		= ch_7_tts;</font>
2206       <font color = "red">0/1     ==>  			dma1_ch_src_addr	= ch_7_src_addr;</font>
2207       <font color = "red">0/1     ==>  			dma1_ch_dst_addr	= ch_7_dst_addr;</font>
2208                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2209       <font color = "red">0/1     ==>  			dma1_ch_src_bus_inf_idx	= ch_7_src_bus_inf_idx;</font>
2210       <font color = "red">0/1     ==>  			dma1_ch_dst_bus_inf_idx	= ch_7_dst_bus_inf_idx;</font>
2211                    `endif
2212                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2213       <font color = "red">0/1     ==>  			dma1_ch_llp		= ch_7_llp_reg;</font>
2214                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2215       <font color = "red">0/1     ==>  			dma1_ch_lld_bus_inf_idx	= ch_7_lld_bus_inf_idx;</font>
2216                    		`endif
2217                    `endif
2218       <font color = "red">0/1     ==>  			dma1_ch_src_mode	= ch_7_src_mode;</font>
2219       <font color = "red">0/1     ==>  			dma1_ch_src_request	= s51;</font>
2220       <font color = "red">0/1     ==>  			dma1_ch_dst_mode	= ch_7_dst_mode;</font>
2221       <font color = "red">0/1     ==>  			dma1_ch_dst_request	= s52;</font>
2222       <font color = "red">0/1     ==>  			dma1_ch_abt		= ch_7_abt;</font>
2223       <font color = "red">0/1     ==>  			dma1_ch_int_tc_mask	= ch_7_int_tc_mask;</font>
2224       <font color = "red">0/1     ==>  			dma1_ch_int_err_mask	= ch_7_int_err_mask;</font>
2225       <font color = "red">0/1     ==>  			dma1_ch_int_abt_mask	= ch_7_int_abt_mask;</font>
2226                    		end
2227                    		default: begin
2228       1/1          			dma1_ch_src_addr_ctl 	= ch_0_src_addr_ctl;
2229       1/1          			dma1_ch_dst_addr_ctl 	= ch_0_dst_addr_ctl;
2230       1/1          			dma1_ch_src_width	= ch_0_src_width;
2231       1/1          			dma1_ch_dst_width	= ch_0_dst_width;
2232       1/1          			dma1_ch_src_burst_size	= ch_0_src_burst_size;
2233       1/1          			dma1_ch_tts		= ch_0_tts;
2234       1/1          			dma1_ch_src_addr	= ch_0_src_addr;
2235       1/1          			dma1_ch_dst_addr	= ch_0_dst_addr;
2236                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2237       1/1          			dma1_ch_src_bus_inf_idx	= ch_0_src_bus_inf_idx;
2238       1/1          			dma1_ch_dst_bus_inf_idx	= ch_0_dst_bus_inf_idx;
2239                    `endif
2240                    `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2241       1/1          			dma1_ch_llp		= ch_0_llp_reg;
2242                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2243       1/1          			dma1_ch_lld_bus_inf_idx	= ch_0_lld_bus_inf_idx;
2244                    		`endif
2245                    `endif
2246       1/1          			dma1_ch_src_mode	= ch_0_src_mode;
2247       1/1          			dma1_ch_src_request	= s30;
2248       1/1          			dma1_ch_dst_mode	= ch_0_dst_mode;
2249       1/1          			dma1_ch_dst_request	= s31;
2250       1/1          			dma1_ch_abt		= ch_0_abt;
2251       1/1          			dma1_ch_int_tc_mask	= ch_0_int_tc_mask;
2252       1/1          			dma1_ch_int_err_mask	= ch_0_int_err_mask;
2253       1/1          			dma1_ch_int_abt_mask	= ch_0_int_abt_mask;
2254                    		end
2255                    	endcase
2256                    end
2257                    `endif
2258                    
2259                    
2260                    assign s3[0] =
2261                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2262                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h0)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h0)))) |
2263                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h0)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h0)))) |
2264                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h0)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h0)))) |
2265                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h0)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h0)))) |
2266                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h0)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h0)))) |
2267                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h0)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h0)))) |
2268                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h0)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h0)))) |
2269                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h0)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h0)))) |
2270                    `endif
2271                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h0)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h0)))) |
2272                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h0)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h0)))) |
2273                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h0)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h0)))) |
2274                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h0)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h0)))) |
2275                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h0)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h0)))) |
2276                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h0)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h0)))) |
2277                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h0)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h0)))) |
2278                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h0)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h0))));
2279                    assign s3[1] =
2280                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2281                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h1)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h1)))) |
2282                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h1)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h1)))) |
2283                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h1)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h1)))) |
2284                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h1)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h1)))) |
2285                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h1)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h1)))) |
2286                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h1)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h1)))) |
2287                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h1)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h1)))) |
2288                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h1)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h1)))) |
2289                    `endif
2290                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h1)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h1)))) |
2291                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h1)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h1)))) |
2292                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h1)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h1)))) |
2293                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h1)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h1)))) |
2294                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h1)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h1)))) |
2295                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h1)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h1)))) |
2296                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h1)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h1)))) |
2297                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h1)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h1))));
2298                    assign s3[2] =
2299                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2300                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h2)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h2)))) |
2301                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h2)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h2)))) |
2302                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h2)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h2)))) |
2303                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h2)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h2)))) |
2304                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h2)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h2)))) |
2305                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h2)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h2)))) |
2306                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h2)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h2)))) |
2307                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h2)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h2)))) |
2308                    `endif
2309                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h2)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h2)))) |
2310                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h2)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h2)))) |
2311                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h2)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h2)))) |
2312                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h2)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h2)))) |
2313                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h2)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h2)))) |
2314                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h2)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h2)))) |
2315                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h2)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h2)))) |
2316                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h2)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h2))));
2317                    assign s3[3] =
2318                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2319                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h3)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h3)))) |
2320                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h3)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h3)))) |
2321                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h3)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h3)))) |
2322                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h3)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h3)))) |
2323                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h3)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h3)))) |
2324                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h3)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h3)))) |
2325                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h3)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h3)))) |
2326                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h3)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h3)))) |
2327                    `endif
2328                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h3)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h3)))) |
2329                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h3)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h3)))) |
2330                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h3)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h3)))) |
2331                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h3)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h3)))) |
2332                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h3)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h3)))) |
2333                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h3)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h3)))) |
2334                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h3)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h3)))) |
2335                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h3)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h3))));
2336                    assign s3[4] =
2337                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2338                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h4)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h4)))) |
2339                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h4)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h4)))) |
2340                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h4)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h4)))) |
2341                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h4)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h4)))) |
2342                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h4)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h4)))) |
2343                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h4)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h4)))) |
2344                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h4)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h4)))) |
2345                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h4)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h4)))) |
2346                    `endif
2347                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h4)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h4)))) |
2348                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h4)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h4)))) |
2349                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h4)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h4)))) |
2350                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h4)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h4)))) |
2351                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h4)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h4)))) |
2352                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h4)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h4)))) |
2353                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h4)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h4)))) |
2354                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h4)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h4))));
2355                    assign s3[5] =
2356                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2357                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h5)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h5)))) |
2358                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h5)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h5)))) |
2359                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h5)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h5)))) |
2360                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h5)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h5)))) |
2361                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h5)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h5)))) |
2362                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h5)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h5)))) |
2363                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h5)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h5)))) |
2364                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h5)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h5)))) |
2365                    `endif
2366                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h5)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h5)))) |
2367                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h5)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h5)))) |
2368                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h5)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h5)))) |
2369                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h5)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h5)))) |
2370                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h5)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h5)))) |
2371                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h5)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h5)))) |
2372                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h5)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h5)))) |
2373                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h5)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h5))));
2374                    assign s3[6] =
2375                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2376                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h6)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h6)))) |
2377                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h6)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h6)))) |
2378                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h6)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h6)))) |
2379                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h6)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h6)))) |
2380                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h6)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h6)))) |
2381                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h6)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h6)))) |
2382                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h6)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h6)))) |
2383                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h6)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h6)))) |
2384                    `endif
2385                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h6)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h6)))) |
2386                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h6)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h6)))) |
2387                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h6)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h6)))) |
2388                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h6)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h6)))) |
2389                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h6)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h6)))) |
2390                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h6)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h6)))) |
2391                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h6)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h6)))) |
2392                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h6)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h6))));
2393                    assign s3[7] =
2394                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2395                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h7)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h7)))) |
2396                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h7)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h7)))) |
2397                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h7)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h7)))) |
2398                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h7)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h7)))) |
2399                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h7)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h7)))) |
2400                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h7)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h7)))) |
2401                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h7)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h7)))) |
2402                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h7)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h7)))) |
2403                    `endif
2404                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h7)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h7)))) |
2405                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h7)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h7)))) |
2406                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h7)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h7)))) |
2407                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h7)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h7)))) |
2408                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h7)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h7)))) |
2409                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h7)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h7)))) |
2410                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h7)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h7)))) |
2411                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h7)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h7))));
2412                    assign s3[8] =
2413                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2414                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h8)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h8)))) |
2415                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h8)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h8)))) |
2416                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h8)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h8)))) |
2417                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h8)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h8)))) |
2418                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h8)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h8)))) |
2419                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h8)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h8)))) |
2420                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h8)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h8)))) |
2421                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h8)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h8)))) |
2422                    `endif
2423                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h8)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h8)))) |
2424                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h8)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h8)))) |
2425                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h8)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h8)))) |
2426                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h8)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h8)))) |
2427                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h8)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h8)))) |
2428                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h8)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h8)))) |
2429                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h8)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h8)))) |
2430                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h8)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h8))));
2431                    assign s3[9] =
2432                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2433                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h9)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h9)))) |
2434                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h9)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h9)))) |
2435                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h9)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h9)))) |
2436                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h9)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h9)))) |
2437                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h9)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h9)))) |
2438                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h9)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h9)))) |
2439                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h9)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h9)))) |
2440                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h9)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h9)))) |
2441                    `endif
2442                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'h9)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'h9)))) |
2443                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'h9)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'h9)))) |
2444                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'h9)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'h9)))) |
2445                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'h9)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'h9)))) |
2446                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'h9)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'h9)))) |
2447                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'h9)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'h9)))) |
2448                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'h9)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'h9)))) |
2449                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'h9)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'h9))));
2450                    assign s3[10] =
2451                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2452                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'ha)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'ha)))) |
2453                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'ha)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'ha)))) |
2454                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'ha)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'ha)))) |
2455                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'ha)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'ha)))) |
2456                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'ha)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'ha)))) |
2457                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'ha)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'ha)))) |
2458                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'ha)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'ha)))) |
2459                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'ha)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'ha)))) |
2460                    `endif
2461                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'ha)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'ha)))) |
2462                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'ha)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'ha)))) |
2463                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'ha)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'ha)))) |
2464                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'ha)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'ha)))) |
2465                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'ha)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'ha)))) |
2466                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'ha)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'ha)))) |
2467                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'ha)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'ha)))) |
2468                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'ha)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'ha))));
2469                    assign s3[11] =
2470                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2471                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'hb)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'hb)))) |
2472                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'hb)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'hb)))) |
2473                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'hb)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'hb)))) |
2474                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'hb)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'hb)))) |
2475                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'hb)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'hb)))) |
2476                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'hb)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'hb)))) |
2477                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'hb)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'hb)))) |
2478                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'hb)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'hb)))) |
2479                    `endif
2480                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'hb)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'hb)))) |
2481                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'hb)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'hb)))) |
2482                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'hb)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'hb)))) |
2483                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'hb)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'hb)))) |
2484                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'hb)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'hb)))) |
2485                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'hb)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'hb)))) |
2486                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'hb)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'hb)))) |
2487                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'hb)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'hb))));
2488                    assign s3[12] =
2489                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2490                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'hc)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'hc)))) |
2491                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'hc)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'hc)))) |
2492                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'hc)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'hc)))) |
2493                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'hc)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'hc)))) |
2494                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'hc)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'hc)))) |
2495                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'hc)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'hc)))) |
2496                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'hc)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'hc)))) |
2497                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'hc)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'hc)))) |
2498                    `endif
2499                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'hc)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'hc)))) |
2500                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'hc)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'hc)))) |
2501                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'hc)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'hc)))) |
2502                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'hc)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'hc)))) |
2503                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'hc)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'hc)))) |
2504                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'hc)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'hc)))) |
2505                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'hc)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'hc)))) |
2506                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'hc)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'hc))));
2507                    assign s3[13] =
2508                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2509                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'hd)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'hd)))) |
2510                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'hd)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'hd)))) |
2511                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'hd)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'hd)))) |
2512                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'hd)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'hd)))) |
2513                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'hd)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'hd)))) |
2514                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'hd)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'hd)))) |
2515                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'hd)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'hd)))) |
2516                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'hd)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'hd)))) |
2517                    `endif
2518                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'hd)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'hd)))) |
2519                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'hd)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'hd)))) |
2520                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'hd)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'hd)))) |
2521                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'hd)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'hd)))) |
2522                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'hd)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'hd)))) |
2523                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'hd)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'hd)))) |
2524                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'hd)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'hd)))) |
2525                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'hd)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'hd))));
2526                    assign s3[14] =
2527                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2528                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'he)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'he)))) |
2529                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'he)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'he)))) |
2530                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'he)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'he)))) |
2531                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'he)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'he)))) |
2532                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'he)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'he)))) |
2533                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'he)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'he)))) |
2534                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'he)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'he)))) |
2535                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'he)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'he)))) |
2536                    `endif
2537                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'he)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'he)))) |
2538                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'he)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'he)))) |
2539                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'he)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'he)))) |
2540                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'he)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'he)))) |
2541                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'he)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'he)))) |
2542                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'he)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'he)))) |
2543                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'he)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'he)))) |
2544                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'he)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'he))));
2545                    assign s3[15] =
2546                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2547                    	(s14 &amp; ((dma1_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'hf)) | (dma1_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'hf)))) |
2548                    	(s15 &amp; ((dma1_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'hf)) | (dma1_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'hf)))) |
2549                    	(s16 &amp; ((dma1_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'hf)) | (dma1_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'hf)))) |
2550                    	(s17 &amp; ((dma1_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'hf)) | (dma1_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'hf)))) |
2551                    	(s18 &amp; ((dma1_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'hf)) | (dma1_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'hf)))) |
2552                    	(s19 &amp; ((dma1_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'hf)) | (dma1_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'hf)))) |
2553                    	(s20 &amp; ((dma1_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'hf)) | (dma1_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'hf)))) |
2554                    	(s21 &amp; ((dma1_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'hf)) | (dma1_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'hf)))) |
2555                    `endif
2556                    	(s4 &amp; ((dma0_ch_src_ack &amp; ch_0_src_mode &amp; (ch_0_src_req_sel == 4'hf)) | (dma0_ch_dst_ack &amp; ch_0_dst_mode &amp; (ch_0_dst_req_sel == 4'hf)))) |
2557                    	(s5 &amp; ((dma0_ch_src_ack &amp; ch_1_src_mode &amp; (ch_1_src_req_sel == 4'hf)) | (dma0_ch_dst_ack &amp; ch_1_dst_mode &amp; (ch_1_dst_req_sel == 4'hf)))) |
2558                    	(s6 &amp; ((dma0_ch_src_ack &amp; ch_2_src_mode &amp; (ch_2_src_req_sel == 4'hf)) | (dma0_ch_dst_ack &amp; ch_2_dst_mode &amp; (ch_2_dst_req_sel == 4'hf)))) |
2559                    	(s7 &amp; ((dma0_ch_src_ack &amp; ch_3_src_mode &amp; (ch_3_src_req_sel == 4'hf)) | (dma0_ch_dst_ack &amp; ch_3_dst_mode &amp; (ch_3_dst_req_sel == 4'hf)))) |
2560                    	(s8 &amp; ((dma0_ch_src_ack &amp; ch_4_src_mode &amp; (ch_4_src_req_sel == 4'hf)) | (dma0_ch_dst_ack &amp; ch_4_dst_mode &amp; (ch_4_dst_req_sel == 4'hf)))) |
2561                    	(s9 &amp; ((dma0_ch_src_ack &amp; ch_5_src_mode &amp; (ch_5_src_req_sel == 4'hf)) | (dma0_ch_dst_ack &amp; ch_5_dst_mode &amp; (ch_5_dst_req_sel == 4'hf)))) |
2562                    	(s10 &amp; ((dma0_ch_src_ack &amp; ch_6_src_mode &amp; (ch_6_src_req_sel == 4'hf)) | (dma0_ch_dst_ack &amp; ch_6_dst_mode &amp; (ch_6_dst_req_sel == 4'hf)))) |
2563                    	(s11 &amp; ((dma0_ch_src_ack &amp; ch_7_src_mode &amp; (ch_7_src_req_sel == 4'hf)) | (dma0_ch_dst_ack &amp; ch_7_dst_mode &amp; (ch_7_dst_req_sel == 4'hf))));
2564                    
2565                    always @(posedge aclk or negedge aresetn) begin
2566       1/1          	if (!aresetn) begin
2567       1/1          		dma_ack &lt;= {`ATCDMAC300_REQ_ACK_NUM{1'b0}};
2568                    	end
2569                    	else begin
2570       1/1          		dma_ack	&lt;= s3[`ATCDMAC300_REQ_ACK_NUM-1:0];
2571                    	end
2572                    end
2573                    
2574                    always @(posedge aclk or negedge aresetn) begin
2575       1/1          	if (!aresetn) begin
2576       1/1          		dma0_current_channel &lt;= 3'b0;
2577                    	end
2578       1/1          	else if (dma_soft_reset) begin
2579       <font color = "red">0/1     ==>  		dma0_current_channel &lt;= 3'b0;</font>
2580                    	end
2581       1/1          	else if (s22 &amp;&amp; (!dma0_arb_end)) begin
2582       1/1          		dma0_current_channel &lt;= s29;
2583                    	end
                        MISSING_ELSE
2584                    end
2585                    
2586                    `ifdef ATCDMAC300_REQ_SYNC_SUPPORT
2587                    always @(posedge aclk or negedge aresetn) begin
2588       1/1          	if (!aresetn) begin
2589       1/1          		s0 &lt;= {`ATCDMAC300_REQ_ACK_NUM{1'b0}};
2590       1/1          		s1 &lt;= {`ATCDMAC300_REQ_ACK_NUM{1'b0}};
2591                    	end
2592                    	else begin
2593       1/1          		s0 &lt;= dma_req;
2594       1/1          		s1 &lt;= s0;
2595                    	end
2596                    end
2597                    
2598                    assign	s2 = {{17-`ATCDMAC300_REQ_ACK_NUM{1'b0}}, s1};
2599                    `else
2600                    assign	s2 = {{17-`ATCDMAC300_REQ_ACK_NUM{1'b0}}, dma_req};
2601                    `endif
2602                    
2603                    
2604                    wire [7:0] s54;
2605                    
2606                    assign	s29 = granted_channel;
2607                    
2608                    assign	s54 	= {s53, s50, s47, s44,
2609                    			   s41, s38, s35, s32};
2610                    assign	ch_level 	= {ch_7_priority, ch_6_priority, ch_5_priority, ch_4_priority,
2611                    			   ch_3_priority, ch_2_priority, ch_1_priority, ch_0_priority};
2612                    assign	s22	= (dma0_idle_state &amp;&amp; (|s23) &amp;&amp; (!s28));
2613                    
2614                    always @(posedge aclk or negedge aresetn) begin
2615       1/1          	if (!aresetn) begin
2616       1/1          		dma0_arb_end &lt;= 1'b0;
2617                    	end
2618                    	else begin
2619       1/1          		dma0_arb_end &lt;= s22;
2620                    	end
2621                    end
2622                    
2623                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2624                    assign	s25[0] = (dma0_current_channel == 3'h0) &amp;&amp; (!dma0_idle_state);
2625                    assign	s25[1] = (dma0_current_channel == 3'h1) &amp;&amp; (!dma0_idle_state);
2626                    assign	s25[2] = (dma0_current_channel == 3'h2) &amp;&amp; (!dma0_idle_state);
2627                    assign	s25[3] = (dma0_current_channel == 3'h3) &amp;&amp; (!dma0_idle_state);
2628                    assign	s25[4] = (dma0_current_channel == 3'h4) &amp;&amp; (!dma0_idle_state);
2629                    assign	s25[5] = (dma0_current_channel == 3'h5) &amp;&amp; (!dma0_idle_state);
2630                    assign	s25[6] = (dma0_current_channel == 3'h6) &amp;&amp; (!dma0_idle_state);
2631                    assign	s25[7] = (dma0_current_channel == 3'h7) &amp;&amp; (!dma0_idle_state);
2632                    
2633                    assign	s26[0] = (dma1_current_channel == 3'h0) &amp;&amp; (!dma1_idle_state);
2634                    assign	s26[1] = (dma1_current_channel == 3'h1) &amp;&amp; (!dma1_idle_state);
2635                    assign	s26[2] = (dma1_current_channel == 3'h2) &amp;&amp; (!dma1_idle_state);
2636                    assign	s26[3] = (dma1_current_channel == 3'h3) &amp;&amp; (!dma1_idle_state);
2637                    assign	s26[4] = (dma1_current_channel == 3'h4) &amp;&amp; (!dma1_idle_state);
2638                    assign	s26[5] = (dma1_current_channel == 3'h5) &amp;&amp; (!dma1_idle_state);
2639                    assign	s26[6] = (dma1_current_channel == 3'h6) &amp;&amp; (!dma1_idle_state);
2640                    assign	s26[7] = (dma1_current_channel == 3'h7) &amp;&amp; (!dma1_idle_state);
2641                    
2642                    assign	s13 = granted_channel;
2643                    assign	s12		 = (dma1_idle_state &amp;&amp; (!(s22  ||  dma0_arb_end)) &amp;&amp; (|s24));
2644                    assign	s27	 = (s28  &amp;&amp;    s12) || (s12    &amp;&amp; (!s22));
2645                    always @(posedge aclk or negedge aresetn) begin
2646       1/1          	if (!aresetn) begin
2647       1/1          		dma1_current_channel &lt;= 3'b0;
2648                    	end
2649       1/1          	else if (dma_soft_reset) begin
2650       <font color = "red">0/1     ==>  		dma1_current_channel &lt;= 3'b0;</font>
2651                    	end
2652       1/1          	else if (s12 &amp;&amp; (!dma1_arb_end)) begin
2653       1/1          		dma1_current_channel &lt;= s13;
2654                    	end
                        MISSING_ELSE
2655                    end
2656                    
2657                    always @(posedge aclk or negedge aresetn) begin
2658       1/1          	if (!aresetn) begin
2659       1/1          		dma1_arb_end 	&lt;= 1'b0;
2660       1/1          		s28	&lt;= 1'b0;
2661                    	end
2662                    	else begin
2663       1/1          		dma1_arb_end 	&lt;= s12;
2664       1/1          		s28	&lt;= s27;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod296.html" >atcdmac300_chmux</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>368</td><td>269</td><td>73.10</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>368</td><td>269</td><td>73.10</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1175
 EXPRESSION (dma0_ch_ctl_wen &amp;&amp; s4)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1176
 EXPRESSION (dma0_ch_en_wen &amp;&amp; s4)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1182
 EXPRESSION (dma0_ch_tts_wen &amp;&amp; s4)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1183
 EXPRESSION (dma0_ch_tc_wen &amp;&amp; s4)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1184
 EXPRESSION (dma0_ch_err_wen &amp;&amp; s4)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1185
 EXPRESSION (dma0_ch_int_wen &amp;&amp; s4)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1192
 EXPRESSION (dma1_ch_ctl_wen &amp;&amp; s14)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1193
 EXPRESSION (dma1_ch_en_wen &amp;&amp; s14)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1199
 EXPRESSION (dma1_ch_tts_wen &amp;&amp; s14)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1200
 EXPRESSION (dma1_ch_tc_wen &amp;&amp; s14)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1201
 EXPRESSION (dma1_ch_err_wen &amp;&amp; s14)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1202
 EXPRESSION (dma1_ch_int_wen &amp;&amp; s14)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1209
 EXPRESSION (dma0_ch_ctl_wen &amp;&amp; s5)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1210
 EXPRESSION (dma0_ch_en_wen &amp;&amp; s5)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1216
 EXPRESSION (dma0_ch_tts_wen &amp;&amp; s5)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1217
 EXPRESSION (dma0_ch_tc_wen &amp;&amp; s5)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1218
 EXPRESSION (dma0_ch_err_wen &amp;&amp; s5)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1219
 EXPRESSION (dma0_ch_int_wen &amp;&amp; s5)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1226
 EXPRESSION (dma1_ch_ctl_wen &amp;&amp; s15)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1227
 EXPRESSION (dma1_ch_en_wen &amp;&amp; s15)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1233
 EXPRESSION (dma1_ch_tts_wen &amp;&amp; s15)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1234
 EXPRESSION (dma1_ch_tc_wen &amp;&amp; s15)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1235
 EXPRESSION (dma1_ch_err_wen &amp;&amp; s15)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1236
 EXPRESSION (dma1_ch_int_wen &amp;&amp; s15)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1243
 EXPRESSION (dma0_ch_ctl_wen &amp;&amp; s6)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1244
 EXPRESSION (dma0_ch_en_wen &amp;&amp; s6)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1250
 EXPRESSION (dma0_ch_tts_wen &amp;&amp; s6)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1251
 EXPRESSION (dma0_ch_tc_wen &amp;&amp; s6)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1252
 EXPRESSION (dma0_ch_err_wen &amp;&amp; s6)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1253
 EXPRESSION (dma0_ch_int_wen &amp;&amp; s6)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1260
 EXPRESSION (dma1_ch_ctl_wen &amp;&amp; s16)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1261
 EXPRESSION (dma1_ch_en_wen &amp;&amp; s16)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1267
 EXPRESSION (dma1_ch_tts_wen &amp;&amp; s16)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1268
 EXPRESSION (dma1_ch_tc_wen &amp;&amp; s16)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1269
 EXPRESSION (dma1_ch_err_wen &amp;&amp; s16)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1270
 EXPRESSION (dma1_ch_int_wen &amp;&amp; s16)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1277
 EXPRESSION (dma0_ch_ctl_wen &amp;&amp; s7)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1278
 EXPRESSION (dma0_ch_en_wen &amp;&amp; s7)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1284
 EXPRESSION (dma0_ch_tts_wen &amp;&amp; s7)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1285
 EXPRESSION (dma0_ch_tc_wen &amp;&amp; s7)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1286
 EXPRESSION (dma0_ch_err_wen &amp;&amp; s7)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1287
 EXPRESSION (dma0_ch_int_wen &amp;&amp; s7)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1294
 EXPRESSION (dma1_ch_ctl_wen &amp;&amp; s17)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1295
 EXPRESSION (dma1_ch_en_wen &amp;&amp; s17)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1301
 EXPRESSION (dma1_ch_tts_wen &amp;&amp; s17)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1302
 EXPRESSION (dma1_ch_tc_wen &amp;&amp; s17)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 EXPRESSION (dma1_ch_err_wen &amp;&amp; s17)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1304
 EXPRESSION (dma1_ch_int_wen &amp;&amp; s17)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1311
 EXPRESSION (dma0_ch_ctl_wen &amp;&amp; s8)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1312
 EXPRESSION (dma0_ch_en_wen &amp;&amp; s8)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1318
 EXPRESSION (dma0_ch_tts_wen &amp;&amp; s8)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1319
 EXPRESSION (dma0_ch_tc_wen &amp;&amp; s8)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1320
 EXPRESSION (dma0_ch_err_wen &amp;&amp; s8)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1321
 EXPRESSION (dma0_ch_int_wen &amp;&amp; s8)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1328
 EXPRESSION (dma1_ch_ctl_wen &amp;&amp; s18)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1329
 EXPRESSION (dma1_ch_en_wen &amp;&amp; s18)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1335
 EXPRESSION (dma1_ch_tts_wen &amp;&amp; s18)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1336
 EXPRESSION (dma1_ch_tc_wen &amp;&amp; s18)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1337
 EXPRESSION (dma1_ch_err_wen &amp;&amp; s18)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1338
 EXPRESSION (dma1_ch_int_wen &amp;&amp; s18)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1345
 EXPRESSION (dma0_ch_ctl_wen &amp;&amp; s9)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1346
 EXPRESSION (dma0_ch_en_wen &amp;&amp; s9)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1352
 EXPRESSION (dma0_ch_tts_wen &amp;&amp; s9)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1353
 EXPRESSION (dma0_ch_tc_wen &amp;&amp; s9)
             -------1------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1354
 EXPRESSION (dma0_ch_err_wen &amp;&amp; s9)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1355
 EXPRESSION (dma0_ch_int_wen &amp;&amp; s9)
             -------1-------    -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1362
 EXPRESSION (dma1_ch_ctl_wen &amp;&amp; s19)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1363
 EXPRESSION (dma1_ch_en_wen &amp;&amp; s19)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1369
 EXPRESSION (dma1_ch_tts_wen &amp;&amp; s19)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1370
 EXPRESSION (dma1_ch_tc_wen &amp;&amp; s19)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1371
 EXPRESSION (dma1_ch_err_wen &amp;&amp; s19)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1372
 EXPRESSION (dma1_ch_int_wen &amp;&amp; s19)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1379
 EXPRESSION (dma0_ch_ctl_wen &amp;&amp; s10)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1380
 EXPRESSION (dma0_ch_en_wen &amp;&amp; s10)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1386
 EXPRESSION (dma0_ch_tts_wen &amp;&amp; s10)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1387
 EXPRESSION (dma0_ch_tc_wen &amp;&amp; s10)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1388
 EXPRESSION (dma0_ch_err_wen &amp;&amp; s10)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1389
 EXPRESSION (dma0_ch_int_wen &amp;&amp; s10)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1396
 EXPRESSION (dma1_ch_ctl_wen &amp;&amp; s20)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1397
 EXPRESSION (dma1_ch_en_wen &amp;&amp; s20)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1403
 EXPRESSION (dma1_ch_tts_wen &amp;&amp; s20)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1404
 EXPRESSION (dma1_ch_tc_wen &amp;&amp; s20)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1405
 EXPRESSION (dma1_ch_err_wen &amp;&amp; s20)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1406
 EXPRESSION (dma1_ch_int_wen &amp;&amp; s20)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1413
 EXPRESSION (dma0_ch_ctl_wen &amp;&amp; s11)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1414
 EXPRESSION (dma0_ch_en_wen &amp;&amp; s11)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1420
 EXPRESSION (dma0_ch_tts_wen &amp;&amp; s11)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1421
 EXPRESSION (dma0_ch_tc_wen &amp;&amp; s11)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1422
 EXPRESSION (dma0_ch_err_wen &amp;&amp; s11)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1423
 EXPRESSION (dma0_ch_int_wen &amp;&amp; s11)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1430
 EXPRESSION (dma1_ch_ctl_wen &amp;&amp; s21)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1431
 EXPRESSION (dma1_ch_en_wen &amp;&amp; s21)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1437
 EXPRESSION (dma1_ch_tts_wen &amp;&amp; s21)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1438
 EXPRESSION (dma1_ch_tc_wen &amp;&amp; s21)
             -------1------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1439
 EXPRESSION (dma1_ch_err_wen &amp;&amp; s21)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1440
 EXPRESSION (dma1_ch_int_wen &amp;&amp; s21)
             -------1-------    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2581
 EXPRESSION (s22 &amp;&amp; ((!dma0_arb_end)))
             -1-    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2612
 EXPRESSION (dma0_idle_state &amp;&amp; ((|s23)) &amp;&amp; ((!s28)))
             -------1-------    ----2---    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2624
 EXPRESSION ((dma0_current_channel == 3'b0) &amp;&amp; ((!dma0_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2625
 EXPRESSION ((dma0_current_channel == 3'b1) &amp;&amp; ((!dma0_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2626
 EXPRESSION ((dma0_current_channel == 3'h2) &amp;&amp; ((!dma0_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2627
 EXPRESSION ((dma0_current_channel == 3'h3) &amp;&amp; ((!dma0_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2628
 EXPRESSION ((dma0_current_channel == 3'h4) &amp;&amp; ((!dma0_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2629
 EXPRESSION ((dma0_current_channel == 3'h5) &amp;&amp; ((!dma0_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2630
 EXPRESSION ((dma0_current_channel == 3'h6) &amp;&amp; ((!dma0_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2631
 EXPRESSION ((dma0_current_channel == 3'h7) &amp;&amp; ((!dma0_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2633
 EXPRESSION ((dma1_current_channel == 3'b0) &amp;&amp; ((!dma1_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2634
 EXPRESSION ((dma1_current_channel == 3'b1) &amp;&amp; ((!dma1_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2635
 EXPRESSION ((dma1_current_channel == 3'h2) &amp;&amp; ((!dma1_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2636
 EXPRESSION ((dma1_current_channel == 3'h3) &amp;&amp; ((!dma1_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2637
 EXPRESSION ((dma1_current_channel == 3'h4) &amp;&amp; ((!dma1_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2638
 EXPRESSION ((dma1_current_channel == 3'h5) &amp;&amp; ((!dma1_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2639
 EXPRESSION ((dma1_current_channel == 3'h6) &amp;&amp; ((!dma1_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2640
 EXPRESSION ((dma1_current_channel == 3'h7) &amp;&amp; ((!dma1_idle_state)))
             ---------------1--------------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2643
 EXPRESSION (dma1_idle_state &amp;&amp; ( ! (s22 || dma0_arb_end) ) &amp;&amp; ((|s24)))
             -------1-------    -------------2-------------    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2643
 SUB-EXPRESSION ( ! (s22 || dma0_arb_end) )
                    ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2643
 SUB-EXPRESSION (s22 || dma0_arb_end)
                 -1-    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2644
 EXPRESSION ((s28 &amp;&amp; s12) || (s12 &amp;&amp; ((!s22))))
             ------1-----    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2644
 SUB-EXPRESSION (s28 &amp;&amp; s12)
                 -1-    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2644
 SUB-EXPRESSION (s12 &amp;&amp; ((!s22)))
                 -1-    ----2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2652
 EXPRESSION (s12 &amp;&amp; ((!dma1_arb_end)))
             -1-    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2669
 EXPRESSION (s27 ? dma1_current_channel : dma0_current_channel)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2670
 EXPRESSION (s27 ? s24 : s23)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod296.html" >atcdmac300_chmux</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">397</td>
<td class="rt">327</td>
<td class="rt">82.37 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">3574</td>
<td class="rt">3413</td>
<td class="rt">95.50 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1787</td>
<td class="rt">1709</td>
<td class="rt">95.64 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1787</td>
<td class="rt">1704</td>
<td class="rt">95.36 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">397</td>
<td class="rt">327</td>
<td class="rt">82.37 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">3574</td>
<td class="rt">3413</td>
<td class="rt">95.50 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1787</td>
<td class="rt">1709</td>
<td class="rt">95.64 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1787</td>
<td class="rt">1704</td>
<td class="rt">95.36 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_req[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_req[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_req[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_req[6:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_req[10:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_ack[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_ack[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_ack[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_ack[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_ack[10:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_soft_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_0_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_1_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_2_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_3_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_4_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_5_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_6_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_src_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_dst_req_sel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_priority</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_llp_reg[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_7_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_0_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_0_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_0_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_0_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_0_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_0_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_0_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_0_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_0_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_1_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_1_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_1_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_1_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_1_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_1_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_1_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_1_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_1_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_2_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_2_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_2_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_2_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_2_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_2_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_2_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_2_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_2_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_3_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_3_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_3_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_3_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_3_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_3_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_3_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_3_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_3_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_4_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_4_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_4_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_4_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_4_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_4_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_4_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_4_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_4_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_5_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_5_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_5_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_5_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_5_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_5_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_5_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_5_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_5_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_6_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_6_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_6_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_6_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_6_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_6_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_6_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_6_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_6_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_7_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_7_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_7_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_7_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_7_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_7_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_7_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_7_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_7_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>granted_channel[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ch_request[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ch_level[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>current_channel[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_idle_state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_src_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_ch_dst_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma1_arb_end</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_current_channel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_current_channel[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_src_request</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_dst_request</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_llp[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_0_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_0_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_0_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_0_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_0_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_0_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_0_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_0_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_0_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_1_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_1_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_1_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_1_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_1_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_1_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_1_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_1_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_1_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_2_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_2_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_2_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_2_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_2_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_2_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_2_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_2_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_2_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_3_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_3_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_3_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_3_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_3_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_3_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_3_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_3_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_3_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_4_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_4_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_4_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_4_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_4_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_4_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_4_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_4_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_4_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_5_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_5_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_5_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_5_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_5_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_5_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_5_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_5_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_5_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_6_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_6_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_6_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_6_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_6_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_6_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_6_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_6_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_6_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_7_ctl_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_7_en_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_7_src_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_7_dst_addr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_7_llp_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_7_tts_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_7_tc_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_7_err_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma1_ch_7_int_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_idle_state</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_ctl_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_en_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_src_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_dst_addr_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_llp_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_tts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_tc_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_err_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_int_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_src_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_ch_dst_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma0_arb_end</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_current_channel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_current_channel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_src_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_dst_addr_ctl[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_src_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_dst_width[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_src_burst_size[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_src_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_src_request</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_dst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_dst_request</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_tts[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_src_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_dst_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_src_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_dst_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_llp[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_lld_bus_inf_idx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_abt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_int_tc_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_int_err_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma0_ch_int_abt_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod296.html" >atcdmac300_chmux</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">292</td>
<td class="rt">210</td>
<td class="rt">71.92 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2669</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2670</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">1449</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">1471</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">1493</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">1515</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">1537</td>
<td class="rt">16</td>
<td class="rt">12</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">1559</td>
<td class="rt">16</td>
<td class="rt">13</td>
<td class="rt">81.25 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">1581</td>
<td class="rt">16</td>
<td class="rt">12</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">1603</td>
<td class="rt">16</td>
<td class="rt">12</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">1625</td>
<td class="rt">16</td>
<td class="rt">11</td>
<td class="rt">68.75 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">1647</td>
<td class="rt">16</td>
<td class="rt">12</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">1669</td>
<td class="rt">16</td>
<td class="rt">11</td>
<td class="rt">68.75 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">1691</td>
<td class="rt">16</td>
<td class="rt">12</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">1713</td>
<td class="rt">16</td>
<td class="rt">11</td>
<td class="rt">68.75 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">1735</td>
<td class="rt">16</td>
<td class="rt">11</td>
<td class="rt">68.75 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">1757</td>
<td class="rt">16</td>
<td class="rt">11</td>
<td class="rt">68.75 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">1779</td>
<td class="rt">16</td>
<td class="rt">13</td>
<td class="rt">81.25 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">1801</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">2030</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2566</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">2575</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2588</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2615</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">2646</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2669       assign	current_channel =  s27 ?   dma1_current_channel : dma0_current_channel;
                 	                       <font color = "green">-1-</font>  
                 	                       <font color = "green">==></font>  
                 	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2670       assign	ch_request      =  s27 ?   s24      : s23;
                 	                       <font color = "green">-1-</font>  
                 	                       <font color = "green">==></font>  
                 	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1449       	case(ch_0_src_req_sel)
           	<font color = "red">-1-</font>  
1450       		4'h1:	s30 = s2[1];
           <font color = "green">		==></font>
1451       		4'h2:	s30 = s2[2];
           <font color = "green">		==></font>
1452       		4'h3:	s30 = s2[3];
           <font color = "red">		==></font>
1453       		4'h4:	s30 = s2[4];
           <font color = "green">		==></font>
1454       		4'h5:	s30 = s2[5];
           <font color = "red">		==></font>
1455       		4'h6:	s30 = s2[6];
           <font color = "red">		==></font>
1456       		4'h7:	s30 = s2[7];
           <font color = "green">		==></font>
1457       		4'h8:	s30 = s2[8];
           <font color = "green">		==></font>
1458       		4'h9:	s30 = s2[9];
           <font color = "red">		==></font>
1459       		4'ha:	s30 = s2[10];
           <font color = "red">		==></font>
1460       		4'hb:	s30 = s2[11];
           <font color = "green">		==></font>
1461       		4'hc:	s30 = s2[12];
           <font color = "red">		==></font>
1462       		4'hd:	s30 = s2[13];
           <font color = "green">		==></font>
1463       		4'he:	s30 = s2[14];
           <font color = "green">		==></font>
1464       		4'hf:	s30 = s2[15];
           <font color = "green">		==></font>
1465       		default: s30 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1471       	case(ch_0_dst_req_sel)
           	<font color = "red">-1-</font>  
1472       		4'h1:	s31 = s2[1];
           <font color = "green">		==></font>
1473       		4'h2:	s31 = s2[2];
           <font color = "green">		==></font>
1474       		4'h3:	s31 = s2[3];
           <font color = "red">		==></font>
1475       		4'h4:	s31 = s2[4];
           <font color = "green">		==></font>
1476       		4'h5:	s31 = s2[5];
           <font color = "red">		==></font>
1477       		4'h6:	s31 = s2[6];
           <font color = "red">		==></font>
1478       		4'h7:	s31 = s2[7];
           <font color = "green">		==></font>
1479       		4'h8:	s31 = s2[8];
           <font color = "green">		==></font>
1480       		4'h9:	s31 = s2[9];
           <font color = "red">		==></font>
1481       		4'ha:	s31 = s2[10];
           <font color = "red">		==></font>
1482       		4'hb:	s31 = s2[11];
           <font color = "green">		==></font>
1483       		4'hc:	s31 = s2[12];
           <font color = "red">		==></font>
1484       		4'hd:	s31 = s2[13];
           <font color = "green">		==></font>
1485       		4'he:	s31 = s2[14];
           <font color = "green">		==></font>
1486       		4'hf:	s31 = s2[15];
           <font color = "green">		==></font>
1487       		default: s31 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1493       	case(ch_1_src_req_sel)
           	<font color = "red">-1-</font>  
1494       		4'h1:	s33 = s2[1];
           <font color = "green">		==></font>
1495       		4'h2:	s33 = s2[2];
           <font color = "green">		==></font>
1496       		4'h3:	s33 = s2[3];
           <font color = "red">		==></font>
1497       		4'h4:	s33 = s2[4];
           <font color = "green">		==></font>
1498       		4'h5:	s33 = s2[5];
           <font color = "red">		==></font>
1499       		4'h6:	s33 = s2[6];
           <font color = "red">		==></font>
1500       		4'h7:	s33 = s2[7];
           <font color = "green">		==></font>
1501       		4'h8:	s33 = s2[8];
           <font color = "green">		==></font>
1502       		4'h9:	s33 = s2[9];
           <font color = "red">		==></font>
1503       		4'ha:	s33 = s2[10];
           <font color = "red">		==></font>
1504       		4'hb:	s33 = s2[11];
           <font color = "green">		==></font>
1505       		4'hc:	s33 = s2[12];
           <font color = "red">		==></font>
1506       		4'hd:	s33 = s2[13];
           <font color = "green">		==></font>
1507       		4'he:	s33 = s2[14];
           <font color = "green">		==></font>
1508       		4'hf:	s33 = s2[15];
           <font color = "green">		==></font>
1509       		default: s33 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1515       	case(ch_1_dst_req_sel)
           	<font color = "red">-1-</font>  
1516       		4'h1:	s34 = s2[1];
           <font color = "green">		==></font>
1517       		4'h2:	s34 = s2[2];
           <font color = "green">		==></font>
1518       		4'h3:	s34 = s2[3];
           <font color = "red">		==></font>
1519       		4'h4:	s34 = s2[4];
           <font color = "green">		==></font>
1520       		4'h5:	s34 = s2[5];
           <font color = "red">		==></font>
1521       		4'h6:	s34 = s2[6];
           <font color = "red">		==></font>
1522       		4'h7:	s34 = s2[7];
           <font color = "green">		==></font>
1523       		4'h8:	s34 = s2[8];
           <font color = "green">		==></font>
1524       		4'h9:	s34 = s2[9];
           <font color = "red">		==></font>
1525       		4'ha:	s34 = s2[10];
           <font color = "red">		==></font>
1526       		4'hb:	s34 = s2[11];
           <font color = "green">		==></font>
1527       		4'hc:	s34 = s2[12];
           <font color = "red">		==></font>
1528       		4'hd:	s34 = s2[13];
           <font color = "green">		==></font>
1529       		4'he:	s34 = s2[14];
           <font color = "green">		==></font>
1530       		4'hf:	s34 = s2[15];
           <font color = "green">		==></font>
1531       		default: s34 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1537       	case(ch_2_src_req_sel)
           	<font color = "red">-1-</font>  
1538       		4'h1:	s36 = s2[1];
           <font color = "green">		==></font>
1539       		4'h2:	s36 = s2[2];
           <font color = "green">		==></font>
1540       		4'h3:	s36 = s2[3];
           <font color = "red">		==></font>
1541       		4'h4:	s36 = s2[4];
           <font color = "green">		==></font>
1542       		4'h5:	s36 = s2[5];
           <font color = "green">		==></font>
1543       		4'h6:	s36 = s2[6];
           <font color = "red">		==></font>
1544       		4'h7:	s36 = s2[7];
           <font color = "green">		==></font>
1545       		4'h8:	s36 = s2[8];
           <font color = "green">		==></font>
1546       		4'h9:	s36 = s2[9];
           <font color = "red">		==></font>
1547       		4'ha:	s36 = s2[10];
           <font color = "red">		==></font>
1548       		4'hb:	s36 = s2[11];
           <font color = "green">		==></font>
1549       		4'hc:	s36 = s2[12];
           <font color = "green">		==></font>
1550       		4'hd:	s36 = s2[13];
           <font color = "green">		==></font>
1551       		4'he:	s36 = s2[14];
           <font color = "green">		==></font>
1552       		4'hf:	s36 = s2[15];
           <font color = "green">		==></font>
1553       		default: s36 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h5 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1559       	case(ch_2_dst_req_sel)
           	<font color = "red">-1-</font>  
1560       		4'h1:	s37 = s2[1];
           <font color = "green">		==></font>
1561       		4'h2:	s37 = s2[2];
           <font color = "green">		==></font>
1562       		4'h3:	s37 = s2[3];
           <font color = "green">		==></font>
1563       		4'h4:	s37 = s2[4];
           <font color = "green">		==></font>
1564       		4'h5:	s37 = s2[5];
           <font color = "red">		==></font>
1565       		4'h6:	s37 = s2[6];
           <font color = "green">		==></font>
1566       		4'h7:	s37 = s2[7];
           <font color = "green">		==></font>
1567       		4'h8:	s37 = s2[8];
           <font color = "green">		==></font>
1568       		4'h9:	s37 = s2[9];
           <font color = "red">		==></font>
1569       		4'ha:	s37 = s2[10];
           <font color = "green">		==></font>
1570       		4'hb:	s37 = s2[11];
           <font color = "green">		==></font>
1571       		4'hc:	s37 = s2[12];
           <font color = "red">		==></font>
1572       		4'hd:	s37 = s2[13];
           <font color = "green">		==></font>
1573       		4'he:	s37 = s2[14];
           <font color = "green">		==></font>
1574       		4'hf:	s37 = s2[15];
           <font color = "green">		==></font>
1575       		default: s37 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h3 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h5 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h6 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'ha </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1581       	case(ch_3_src_req_sel)
           	<font color = "red">-1-</font>  
1582       		4'h1:	s39 = s2[1];
           <font color = "green">		==></font>
1583       		4'h2:	s39 = s2[2];
           <font color = "green">		==></font>
1584       		4'h3:	s39 = s2[3];
           <font color = "green">		==></font>
1585       		4'h4:	s39 = s2[4];
           <font color = "green">		==></font>
1586       		4'h5:	s39 = s2[5];
           <font color = "green">		==></font>
1587       		4'h6:	s39 = s2[6];
           <font color = "red">		==></font>
1588       		4'h7:	s39 = s2[7];
           <font color = "green">		==></font>
1589       		4'h8:	s39 = s2[8];
           <font color = "green">		==></font>
1590       		4'h9:	s39 = s2[9];
           <font color = "red">		==></font>
1591       		4'ha:	s39 = s2[10];
           <font color = "red">		==></font>
1592       		4'hb:	s39 = s2[11];
           <font color = "green">		==></font>
1593       		4'hc:	s39 = s2[12];
           <font color = "red">		==></font>
1594       		4'hd:	s39 = s2[13];
           <font color = "green">		==></font>
1595       		4'he:	s39 = s2[14];
           <font color = "green">		==></font>
1596       		4'hf:	s39 = s2[15];
           <font color = "green">		==></font>
1597       		default: s39 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h3 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h5 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1603       	case(ch_3_dst_req_sel)
           	<font color = "red">-1-</font>  
1604       		4'h1:	s40 = s2[1];
           <font color = "green">		==></font>
1605       		4'h2:	s40 = s2[2];
           <font color = "green">		==></font>
1606       		4'h3:	s40 = s2[3];
           <font color = "red">		==></font>
1607       		4'h4:	s40 = s2[4];
           <font color = "green">		==></font>
1608       		4'h5:	s40 = s2[5];
           <font color = "green">		==></font>
1609       		4'h6:	s40 = s2[6];
           <font color = "red">		==></font>
1610       		4'h7:	s40 = s2[7];
           <font color = "green">		==></font>
1611       		4'h8:	s40 = s2[8];
           <font color = "green">		==></font>
1612       		4'h9:	s40 = s2[9];
           <font color = "green">		==></font>
1613       		4'ha:	s40 = s2[10];
           <font color = "red">		==></font>
1614       		4'hb:	s40 = s2[11];
           <font color = "green">		==></font>
1615       		4'hc:	s40 = s2[12];
           <font color = "red">		==></font>
1616       		4'hd:	s40 = s2[13];
           <font color = "green">		==></font>
1617       		4'he:	s40 = s2[14];
           <font color = "green">		==></font>
1618       		4'hf:	s40 = s2[15];
           <font color = "green">		==></font>
1619       		default: s40 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h5 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h9 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1625       	case(ch_4_src_req_sel)
           	<font color = "red">-1-</font>  
1626       		4'h1:	s42 = s2[1];
           <font color = "green">		==></font>
1627       		4'h2:	s42 = s2[2];
           <font color = "green">		==></font>
1628       		4'h3:	s42 = s2[3];
           <font color = "red">		==></font>
1629       		4'h4:	s42 = s2[4];
           <font color = "green">		==></font>
1630       		4'h5:	s42 = s2[5];
           <font color = "red">		==></font>
1631       		4'h6:	s42 = s2[6];
           <font color = "red">		==></font>
1632       		4'h7:	s42 = s2[7];
           <font color = "green">		==></font>
1633       		4'h8:	s42 = s2[8];
           <font color = "green">		==></font>
1634       		4'h9:	s42 = s2[9];
           <font color = "red">		==></font>
1635       		4'ha:	s42 = s2[10];
           <font color = "red">		==></font>
1636       		4'hb:	s42 = s2[11];
           <font color = "green">		==></font>
1637       		4'hc:	s42 = s2[12];
           <font color = "green">		==></font>
1638       		4'hd:	s42 = s2[13];
           <font color = "green">		==></font>
1639       		4'he:	s42 = s2[14];
           <font color = "green">		==></font>
1640       		4'hf:	s42 = s2[15];
           <font color = "green">		==></font>
1641       		default: s42 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1647       	case(ch_4_dst_req_sel)
           	<font color = "red">-1-</font>  
1648       		4'h1:	s43 = s2[1];
           <font color = "green">		==></font>
1649       		4'h2:	s43 = s2[2];
           <font color = "green">		==></font>
1650       		4'h3:	s43 = s2[3];
           <font color = "green">		==></font>
1651       		4'h4:	s43 = s2[4];
           <font color = "green">		==></font>
1652       		4'h5:	s43 = s2[5];
           <font color = "red">		==></font>
1653       		4'h6:	s43 = s2[6];
           <font color = "red">		==></font>
1654       		4'h7:	s43 = s2[7];
           <font color = "green">		==></font>
1655       		4'h8:	s43 = s2[8];
           <font color = "green">		==></font>
1656       		4'h9:	s43 = s2[9];
           <font color = "green">		==></font>
1657       		4'ha:	s43 = s2[10];
           <font color = "red">		==></font>
1658       		4'hb:	s43 = s2[11];
           <font color = "green">		==></font>
1659       		4'hc:	s43 = s2[12];
           <font color = "red">		==></font>
1660       		4'hd:	s43 = s2[13];
           <font color = "green">		==></font>
1661       		4'he:	s43 = s2[14];
           <font color = "green">		==></font>
1662       		4'hf:	s43 = s2[15];
           <font color = "green">		==></font>
1663       		default: s43 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h3 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h9 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1669       	case(ch_5_src_req_sel)
           	<font color = "red">-1-</font>  
1670       		4'h1:	s45 = s2[1];
           <font color = "green">		==></font>
1671       		4'h2:	s45 = s2[2];
           <font color = "green">		==></font>
1672       		4'h3:	s45 = s2[3];
           <font color = "red">		==></font>
1673       		4'h4:	s45 = s2[4];
           <font color = "green">		==></font>
1674       		4'h5:	s45 = s2[5];
           <font color = "red">		==></font>
1675       		4'h6:	s45 = s2[6];
           <font color = "red">		==></font>
1676       		4'h7:	s45 = s2[7];
           <font color = "green">		==></font>
1677       		4'h8:	s45 = s2[8];
           <font color = "green">		==></font>
1678       		4'h9:	s45 = s2[9];
           <font color = "red">		==></font>
1679       		4'ha:	s45 = s2[10];
           <font color = "red">		==></font>
1680       		4'hb:	s45 = s2[11];
           <font color = "green">		==></font>
1681       		4'hc:	s45 = s2[12];
           <font color = "green">		==></font>
1682       		4'hd:	s45 = s2[13];
           <font color = "green">		==></font>
1683       		4'he:	s45 = s2[14];
           <font color = "green">		==></font>
1684       		4'hf:	s45 = s2[15];
           <font color = "green">		==></font>
1685       		default: s45 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1691       	case(ch_5_dst_req_sel)
           	<font color = "red">-1-</font>  
1692       		4'h1:	s46 = s2[1];
           <font color = "green">		==></font>
1693       		4'h2:	s46 = s2[2];
           <font color = "green">		==></font>
1694       		4'h3:	s46 = s2[3];
           <font color = "red">		==></font>
1695       		4'h4:	s46 = s2[4];
           <font color = "green">		==></font>
1696       		4'h5:	s46 = s2[5];
           <font color = "green">		==></font>
1697       		4'h6:	s46 = s2[6];
           <font color = "red">		==></font>
1698       		4'h7:	s46 = s2[7];
           <font color = "green">		==></font>
1699       		4'h8:	s46 = s2[8];
           <font color = "green">		==></font>
1700       		4'h9:	s46 = s2[9];
           <font color = "red">		==></font>
1701       		4'ha:	s46 = s2[10];
           <font color = "green">		==></font>
1702       		4'hb:	s46 = s2[11];
           <font color = "green">		==></font>
1703       		4'hc:	s46 = s2[12];
           <font color = "red">		==></font>
1704       		4'hd:	s46 = s2[13];
           <font color = "green">		==></font>
1705       		4'he:	s46 = s2[14];
           <font color = "green">		==></font>
1706       		4'hf:	s46 = s2[15];
           <font color = "green">		==></font>
1707       		default: s46 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h5 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'ha </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1713       	case(ch_6_src_req_sel)
           	<font color = "red">-1-</font>  
1714       		4'h1:	s48 = s2[1];
           <font color = "green">		==></font>
1715       		4'h2:	s48 = s2[2];
           <font color = "green">		==></font>
1716       		4'h3:	s48 = s2[3];
           <font color = "red">		==></font>
1717       		4'h4:	s48 = s2[4];
           <font color = "green">		==></font>
1718       		4'h5:	s48 = s2[5];
           <font color = "red">		==></font>
1719       		4'h6:	s48 = s2[6];
           <font color = "green">		==></font>
1720       		4'h7:	s48 = s2[7];
           <font color = "green">		==></font>
1721       		4'h8:	s48 = s2[8];
           <font color = "green">		==></font>
1722       		4'h9:	s48 = s2[9];
           <font color = "red">		==></font>
1723       		4'ha:	s48 = s2[10];
           <font color = "red">		==></font>
1724       		4'hb:	s48 = s2[11];
           <font color = "green">		==></font>
1725       		4'hc:	s48 = s2[12];
           <font color = "red">		==></font>
1726       		4'hd:	s48 = s2[13];
           <font color = "green">		==></font>
1727       		4'he:	s48 = s2[14];
           <font color = "green">		==></font>
1728       		4'hf:	s48 = s2[15];
           <font color = "green">		==></font>
1729       		default: s48 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h5 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h6 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1735       	case(ch_6_dst_req_sel)
           	<font color = "red">-1-</font>  
1736       		4'h1:	s49 = s2[1];
           <font color = "green">		==></font>
1737       		4'h2:	s49 = s2[2];
           <font color = "green">		==></font>
1738       		4'h3:	s49 = s2[3];
           <font color = "red">		==></font>
1739       		4'h4:	s49 = s2[4];
           <font color = "green">		==></font>
1740       		4'h5:	s49 = s2[5];
           <font color = "red">		==></font>
1741       		4'h6:	s49 = s2[6];
           <font color = "green">		==></font>
1742       		4'h7:	s49 = s2[7];
           <font color = "green">		==></font>
1743       		4'h8:	s49 = s2[8];
           <font color = "green">		==></font>
1744       		4'h9:	s49 = s2[9];
           <font color = "red">		==></font>
1745       		4'ha:	s49 = s2[10];
           <font color = "red">		==></font>
1746       		4'hb:	s49 = s2[11];
           <font color = "green">		==></font>
1747       		4'hc:	s49 = s2[12];
           <font color = "red">		==></font>
1748       		4'hd:	s49 = s2[13];
           <font color = "green">		==></font>
1749       		4'he:	s49 = s2[14];
           <font color = "green">		==></font>
1750       		4'hf:	s49 = s2[15];
           <font color = "green">		==></font>
1751       		default: s49 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h5 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h6 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1757       	case(ch_7_src_req_sel)
           	<font color = "red">-1-</font>  
1758       		4'h1:	s51 = s2[1];
           <font color = "green">		==></font>
1759       		4'h2:	s51 = s2[2];
           <font color = "green">		==></font>
1760       		4'h3:	s51 = s2[3];
           <font color = "red">		==></font>
1761       		4'h4:	s51 = s2[4];
           <font color = "green">		==></font>
1762       		4'h5:	s51 = s2[5];
           <font color = "red">		==></font>
1763       		4'h6:	s51 = s2[6];
           <font color = "red">		==></font>
1764       		4'h7:	s51 = s2[7];
           <font color = "green">		==></font>
1765       		4'h8:	s51 = s2[8];
           <font color = "green">		==></font>
1766       		4'h9:	s51 = s2[9];
           <font color = "red">		==></font>
1767       		4'ha:	s51 = s2[10];
           <font color = "green">		==></font>
1768       		4'hb:	s51 = s2[11];
           <font color = "green">		==></font>
1769       		4'hc:	s51 = s2[12];
           <font color = "red">		==></font>
1770       		4'hd:	s51 = s2[13];
           <font color = "green">		==></font>
1771       		4'he:	s51 = s2[14];
           <font color = "green">		==></font>
1772       		4'hf:	s51 = s2[15];
           <font color = "green">		==></font>
1773       		default: s51 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h5 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h9 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'ha </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'hc </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1779       	case(ch_7_dst_req_sel)
           	<font color = "red">-1-</font>  
1780       		4'h1:	s52 = s2[1];
           <font color = "green">		==></font>
1781       		4'h2:	s52 = s2[2];
           <font color = "green">		==></font>
1782       		4'h3:	s52 = s2[3];
           <font color = "red">		==></font>
1783       		4'h4:	s52 = s2[4];
           <font color = "green">		==></font>
1784       		4'h5:	s52 = s2[5];
           <font color = "green">		==></font>
1785       		4'h6:	s52 = s2[6];
           <font color = "red">		==></font>
1786       		4'h7:	s52 = s2[7];
           <font color = "green">		==></font>
1787       		4'h8:	s52 = s2[8];
           <font color = "green">		==></font>
1788       		4'h9:	s52 = s2[9];
           <font color = "green">		==></font>
1789       		4'ha:	s52 = s2[10];
           <font color = "red">		==></font>
1790       		4'hb:	s52 = s2[11];
           <font color = "green">		==></font>
1791       		4'hc:	s52 = s2[12];
           <font color = "green">		==></font>
1792       		4'hd:	s52 = s2[13];
           <font color = "green">		==></font>
1793       		4'he:	s52 = s2[14];
           <font color = "green">		==></font>
1794       		4'hf:	s52 = s2[15];
           <font color = "green">		==></font>
1795       		default: s52 = s2[0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h5 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'h6 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h8 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'h9 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'ha </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hb </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hc </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hd </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'he </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'hf </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1801       	case(dma0_current_channel)
           	<font color = "green">-1-</font>  
1802       		3'h1: begin
1803       			dma0_ch_src_addr_ctl 	= ch_1_src_addr_ctl;
           <font color = "green">			==></font>
1804       			dma0_ch_dst_addr_ctl	= ch_1_dst_addr_ctl;
1805       			dma0_ch_src_width	= ch_1_src_width;
1806       			dma0_ch_dst_width	= ch_1_dst_width;
1807       			dma0_ch_src_burst_size	= ch_1_src_burst_size;
1808       			dma0_ch_tts		= ch_1_tts;
1809       			dma0_ch_src_addr	= ch_1_src_addr;
1810       			dma0_ch_dst_addr	= ch_1_dst_addr;
1811       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1812       			dma0_ch_src_bus_inf_idx	= ch_1_src_bus_inf_idx;
1813       			dma0_ch_dst_bus_inf_idx	= ch_1_dst_bus_inf_idx;
1814       `endif
1815       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1816       			dma0_ch_llp		= ch_1_llp_reg;
1817       	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1818       			dma0_ch_lld_bus_inf_idx	= ch_1_lld_bus_inf_idx;
1819       	`endif
1820       `endif
1821       			dma0_ch_src_mode	= ch_1_src_mode;
1822       			dma0_ch_src_request	= s33;
1823       			dma0_ch_dst_mode	= ch_1_dst_mode;
1824       			dma0_ch_dst_request	= s34;
1825       			dma0_ch_abt		= ch_1_abt;
1826       			dma0_ch_int_tc_mask	= ch_1_int_tc_mask;
1827       			dma0_ch_int_err_mask	= ch_1_int_err_mask;
1828       			dma0_ch_int_abt_mask	= ch_1_int_abt_mask;
1829       		end
1830       		3'h2: begin
1831       			dma0_ch_src_addr_ctl 	= ch_2_src_addr_ctl;
           <font color = "green">			==></font>
1832       			dma0_ch_dst_addr_ctl	= ch_2_dst_addr_ctl;
1833       			dma0_ch_src_width	= ch_2_src_width;
1834       			dma0_ch_dst_width	= ch_2_dst_width;
1835       			dma0_ch_src_burst_size	= ch_2_src_burst_size;
1836       			dma0_ch_tts		= ch_2_tts;
1837       			dma0_ch_src_addr	= ch_2_src_addr;
1838       			dma0_ch_dst_addr	= ch_2_dst_addr;
1839       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1840       			dma0_ch_src_bus_inf_idx	= ch_2_src_bus_inf_idx;
1841       			dma0_ch_dst_bus_inf_idx	= ch_2_dst_bus_inf_idx;
1842       `endif
1843       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1844       			dma0_ch_llp		= ch_2_llp_reg;
1845       	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1846       			dma0_ch_lld_bus_inf_idx	= ch_2_lld_bus_inf_idx;
1847       	`endif
1848       `endif
1849       			dma0_ch_src_mode	= ch_2_src_mode;
1850       			dma0_ch_src_request	= s36;
1851       			dma0_ch_dst_mode	= ch_2_dst_mode;
1852       			dma0_ch_dst_request	= s37;
1853       			dma0_ch_abt		= ch_2_abt;
1854       			dma0_ch_int_tc_mask	= ch_2_int_tc_mask;
1855       			dma0_ch_int_err_mask	= ch_2_int_err_mask;
1856       			dma0_ch_int_abt_mask	= ch_2_int_abt_mask;
1857       		end
1858       		3'h3: begin
1859       			dma0_ch_src_addr_ctl 	= ch_3_src_addr_ctl;
           <font color = "green">			==></font>
1860       			dma0_ch_dst_addr_ctl	= ch_3_dst_addr_ctl;
1861       			dma0_ch_src_width	= ch_3_src_width;
1862       			dma0_ch_dst_width	= ch_3_dst_width;
1863       			dma0_ch_src_burst_size	= ch_3_src_burst_size;
1864       			dma0_ch_tts		= ch_3_tts;
1865       			dma0_ch_src_addr	= ch_3_src_addr;
1866       			dma0_ch_dst_addr	= ch_3_dst_addr;
1867       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1868       			dma0_ch_src_bus_inf_idx	= ch_3_src_bus_inf_idx;
1869       			dma0_ch_dst_bus_inf_idx	= ch_3_dst_bus_inf_idx;
1870       `endif
1871       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1872       			dma0_ch_llp		= ch_3_llp_reg;
1873       	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1874       			dma0_ch_lld_bus_inf_idx	= ch_3_lld_bus_inf_idx;
1875       	`endif
1876       `endif
1877       			dma0_ch_src_mode	= ch_3_src_mode;
1878       			dma0_ch_src_request	= s39;
1879       			dma0_ch_dst_mode	= ch_3_dst_mode;
1880       			dma0_ch_dst_request	= s40;
1881       			dma0_ch_abt		= ch_3_abt;
1882       			dma0_ch_int_tc_mask	= ch_3_int_tc_mask;
1883       			dma0_ch_int_err_mask	= ch_3_int_err_mask;
1884       			dma0_ch_int_abt_mask	= ch_3_int_abt_mask;
1885       		end
1886       		3'h4: begin
1887       			dma0_ch_src_addr_ctl 	= ch_4_src_addr_ctl;
           <font color = "green">			==></font>
1888       			dma0_ch_dst_addr_ctl	= ch_4_dst_addr_ctl;
1889       			dma0_ch_src_width	= ch_4_src_width;
1890       			dma0_ch_dst_width	= ch_4_dst_width;
1891       			dma0_ch_src_burst_size	= ch_4_src_burst_size;
1892       			dma0_ch_tts		= ch_4_tts;
1893       			dma0_ch_src_addr	= ch_4_src_addr;
1894       			dma0_ch_dst_addr	= ch_4_dst_addr;
1895       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1896       			dma0_ch_src_bus_inf_idx	= ch_4_src_bus_inf_idx;
1897       			dma0_ch_dst_bus_inf_idx	= ch_4_dst_bus_inf_idx;
1898       `endif
1899       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1900       			dma0_ch_llp		= ch_4_llp_reg;
1901       	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1902       			dma0_ch_lld_bus_inf_idx	= ch_4_lld_bus_inf_idx;
1903       	`endif
1904       `endif
1905       			dma0_ch_src_mode	= ch_4_src_mode;
1906       			dma0_ch_src_request	= s42;
1907       			dma0_ch_dst_mode	= ch_4_dst_mode;
1908       			dma0_ch_dst_request	= s43;
1909       			dma0_ch_abt		= ch_4_abt;
1910       			dma0_ch_int_tc_mask	= ch_4_int_tc_mask;
1911       			dma0_ch_int_err_mask	= ch_4_int_err_mask;
1912       			dma0_ch_int_abt_mask	= ch_4_int_abt_mask;
1913       		end
1914       		3'h5: begin
1915       			dma0_ch_src_addr_ctl 	= ch_5_src_addr_ctl;
           <font color = "green">			==></font>
1916       			dma0_ch_dst_addr_ctl	= ch_5_dst_addr_ctl;
1917       			dma0_ch_src_width	= ch_5_src_width;
1918       			dma0_ch_dst_width	= ch_5_dst_width;
1919       			dma0_ch_src_burst_size	= ch_5_src_burst_size;
1920       			dma0_ch_tts		= ch_5_tts;
1921       			dma0_ch_src_addr	= ch_5_src_addr;
1922       			dma0_ch_dst_addr	= ch_5_dst_addr;
1923       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1924       			dma0_ch_src_bus_inf_idx	= ch_5_src_bus_inf_idx;
1925       			dma0_ch_dst_bus_inf_idx	= ch_5_dst_bus_inf_idx;
1926       `endif
1927       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1928       			dma0_ch_llp		= ch_5_llp_reg;
1929       	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1930       			dma0_ch_lld_bus_inf_idx	= ch_5_lld_bus_inf_idx;
1931       	`endif
1932       `endif
1933       			dma0_ch_src_mode	= ch_5_src_mode;
1934       			dma0_ch_src_request	= s45;
1935       			dma0_ch_dst_mode	= ch_5_dst_mode;
1936       			dma0_ch_dst_request	= s46;
1937       			dma0_ch_abt		= ch_5_abt;
1938       			dma0_ch_int_tc_mask	= ch_5_int_tc_mask;
1939       			dma0_ch_int_err_mask	= ch_5_int_err_mask;
1940       			dma0_ch_int_abt_mask	= ch_5_int_abt_mask;
1941       		end
1942       		3'h6: begin
1943       			dma0_ch_src_addr_ctl 	= ch_6_src_addr_ctl;
           <font color = "green">			==></font>
1944       			dma0_ch_dst_addr_ctl	= ch_6_dst_addr_ctl;
1945       			dma0_ch_src_width	= ch_6_src_width;
1946       			dma0_ch_dst_width	= ch_6_dst_width;
1947       			dma0_ch_src_burst_size	= ch_6_src_burst_size;
1948       			dma0_ch_tts		= ch_6_tts;
1949       			dma0_ch_src_addr	= ch_6_src_addr;
1950       			dma0_ch_dst_addr	= ch_6_dst_addr;
1951       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1952       			dma0_ch_src_bus_inf_idx	= ch_6_src_bus_inf_idx;
1953       			dma0_ch_dst_bus_inf_idx	= ch_6_dst_bus_inf_idx;
1954       `endif
1955       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1956       			dma0_ch_llp		= ch_6_llp_reg;
1957       	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1958       			dma0_ch_lld_bus_inf_idx	= ch_6_lld_bus_inf_idx;
1959       	`endif
1960       `endif
1961       			dma0_ch_src_mode	= ch_6_src_mode;
1962       			dma0_ch_src_request	= s48;
1963       			dma0_ch_dst_mode	= ch_6_dst_mode;
1964       			dma0_ch_dst_request	= s49;
1965       			dma0_ch_abt		= ch_6_abt;
1966       			dma0_ch_int_tc_mask	= ch_6_int_tc_mask;
1967       			dma0_ch_int_err_mask	= ch_6_int_err_mask;
1968       			dma0_ch_int_abt_mask	= ch_6_int_abt_mask;
1969       		end
1970       		3'h7: begin
1971       			dma0_ch_src_addr_ctl 	= ch_7_src_addr_ctl;
           <font color = "green">			==></font>
1972       			dma0_ch_dst_addr_ctl	= ch_7_dst_addr_ctl;
1973       			dma0_ch_src_width	= ch_7_src_width;
1974       			dma0_ch_dst_width	= ch_7_dst_width;
1975       			dma0_ch_src_burst_size	= ch_7_src_burst_size;
1976       			dma0_ch_tts		= ch_7_tts;
1977       			dma0_ch_src_addr	= ch_7_src_addr;
1978       			dma0_ch_dst_addr	= ch_7_dst_addr;
1979       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1980       			dma0_ch_src_bus_inf_idx	= ch_7_src_bus_inf_idx;
1981       			dma0_ch_dst_bus_inf_idx	= ch_7_dst_bus_inf_idx;
1982       `endif
1983       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1984       			dma0_ch_llp		= ch_7_llp_reg;
1985       	`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
1986       			dma0_ch_lld_bus_inf_idx	= ch_7_lld_bus_inf_idx;
1987       	`endif
1988       `endif
1989       			dma0_ch_src_mode	= ch_7_src_mode;
1990       			dma0_ch_src_request	= s51;
1991       			dma0_ch_dst_mode	= ch_7_dst_mode;
1992       			dma0_ch_dst_request	= s52;
1993       			dma0_ch_abt		= ch_7_abt;
1994       			dma0_ch_int_tc_mask	= ch_7_int_tc_mask;
1995       			dma0_ch_int_err_mask	= ch_7_int_err_mask;
1996       			dma0_ch_int_abt_mask	= ch_7_int_abt_mask;
1997       		end
1998       		default: begin
1999       			dma0_ch_src_addr_ctl 	= ch_0_src_addr_ctl;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h3 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h4 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h5 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h6 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h7 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2030       	case(dma1_current_channel)
           	<font color = "red">-1-</font>  
2031       		3'h1: begin
2032       			dma1_ch_src_addr_ctl 	= ch_1_src_addr_ctl;
           <font color = "red">			==></font>
2033       			dma1_ch_dst_addr_ctl	= ch_1_dst_addr_ctl;
2034       			dma1_ch_src_width	= ch_1_src_width;
2035       			dma1_ch_dst_width	= ch_1_dst_width;
2036       			dma1_ch_src_burst_size	= ch_1_src_burst_size;
2037       			dma1_ch_tts		= ch_1_tts;
2038       			dma1_ch_src_addr	= ch_1_src_addr;
2039       			dma1_ch_dst_addr	= ch_1_dst_addr;
2040       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2041       			dma1_ch_src_bus_inf_idx	= ch_1_src_bus_inf_idx;
2042       			dma1_ch_dst_bus_inf_idx	= ch_1_dst_bus_inf_idx;
2043       `endif
2044       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2045       			dma1_ch_llp		= ch_1_llp_reg;
2046       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2047       			dma1_ch_lld_bus_inf_idx	= ch_1_lld_bus_inf_idx;
2048       		`endif
2049       `endif
2050       			dma1_ch_src_mode	= ch_1_src_mode;
2051       			dma1_ch_src_request	= s33;
2052       			dma1_ch_dst_mode	= ch_1_dst_mode;
2053       			dma1_ch_dst_request	= s34;
2054       			dma1_ch_abt		= ch_1_abt;
2055       			dma1_ch_int_tc_mask	= ch_1_int_tc_mask;
2056       			dma1_ch_int_err_mask	= ch_1_int_err_mask;
2057       			dma1_ch_int_abt_mask	= ch_1_int_abt_mask;
2058       		end
2059       		3'h2: begin
2060       			dma1_ch_src_addr_ctl 	= ch_2_src_addr_ctl;
           <font color = "red">			==></font>
2061       			dma1_ch_dst_addr_ctl	= ch_2_dst_addr_ctl;
2062       			dma1_ch_src_width	= ch_2_src_width;
2063       			dma1_ch_dst_width	= ch_2_dst_width;
2064       			dma1_ch_src_burst_size	= ch_2_src_burst_size;
2065       			dma1_ch_tts		= ch_2_tts;
2066       			dma1_ch_src_addr	= ch_2_src_addr;
2067       			dma1_ch_dst_addr	= ch_2_dst_addr;
2068       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2069       			dma1_ch_src_bus_inf_idx	= ch_2_src_bus_inf_idx;
2070       			dma1_ch_dst_bus_inf_idx	= ch_2_dst_bus_inf_idx;
2071       `endif
2072       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2073       			dma1_ch_llp		= ch_2_llp_reg;
2074       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2075       			dma1_ch_lld_bus_inf_idx	= ch_2_lld_bus_inf_idx;
2076       		`endif
2077       `endif
2078       			dma1_ch_src_mode	= ch_2_src_mode;
2079       			dma1_ch_src_request	= s36;
2080       			dma1_ch_dst_mode	= ch_2_dst_mode;
2081       			dma1_ch_dst_request	= s37;
2082       			dma1_ch_abt		= ch_2_abt;
2083       			dma1_ch_int_tc_mask	= ch_2_int_tc_mask;
2084       			dma1_ch_int_err_mask	= ch_2_int_err_mask;
2085       			dma1_ch_int_abt_mask	= ch_2_int_abt_mask;
2086       		end
2087       		3'h3: begin
2088       			dma1_ch_src_addr_ctl 	= ch_3_src_addr_ctl;
           <font color = "red">			==></font>
2089       			dma1_ch_dst_addr_ctl	= ch_3_dst_addr_ctl;
2090       			dma1_ch_src_width	= ch_3_src_width;
2091       			dma1_ch_dst_width	= ch_3_dst_width;
2092       			dma1_ch_src_burst_size	= ch_3_src_burst_size;
2093       			dma1_ch_tts		= ch_3_tts;
2094       			dma1_ch_src_addr	= ch_3_src_addr;
2095       			dma1_ch_dst_addr	= ch_3_dst_addr;
2096       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2097       			dma1_ch_src_bus_inf_idx	= ch_3_src_bus_inf_idx;
2098       			dma1_ch_dst_bus_inf_idx	= ch_3_dst_bus_inf_idx;
2099       `endif
2100       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2101       			dma1_ch_llp		= ch_3_llp_reg;
2102       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2103       			dma1_ch_lld_bus_inf_idx	= ch_3_lld_bus_inf_idx;
2104       		`endif
2105       `endif
2106       			dma1_ch_src_mode	= ch_3_src_mode;
2107       			dma1_ch_src_request	= s39;
2108       			dma1_ch_dst_mode	= ch_3_dst_mode;
2109       			dma1_ch_dst_request	= s40;
2110       			dma1_ch_abt		= ch_3_abt;
2111       			dma1_ch_int_tc_mask	= ch_3_int_tc_mask;
2112       			dma1_ch_int_err_mask	= ch_3_int_err_mask;
2113       			dma1_ch_int_abt_mask	= ch_3_int_abt_mask;
2114       		end
2115       		3'h4: begin
2116       			dma1_ch_src_addr_ctl 	= ch_4_src_addr_ctl;
           <font color = "green">			==></font>
2117       			dma1_ch_dst_addr_ctl	= ch_4_dst_addr_ctl;
2118       			dma1_ch_src_width	= ch_4_src_width;
2119       			dma1_ch_dst_width	= ch_4_dst_width;
2120       			dma1_ch_src_burst_size	= ch_4_src_burst_size;
2121       			dma1_ch_tts		= ch_4_tts;
2122       			dma1_ch_src_addr	= ch_4_src_addr;
2123       			dma1_ch_dst_addr	= ch_4_dst_addr;
2124       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2125       			dma1_ch_src_bus_inf_idx	= ch_4_src_bus_inf_idx;
2126       			dma1_ch_dst_bus_inf_idx	= ch_4_dst_bus_inf_idx;
2127       `endif
2128       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2129       			dma1_ch_llp		= ch_4_llp_reg;
2130       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2131       			dma1_ch_lld_bus_inf_idx	= ch_4_lld_bus_inf_idx;
2132       		`endif
2133       `endif
2134       			dma1_ch_src_mode	= ch_4_src_mode;
2135       			dma1_ch_src_request	= s42;
2136       			dma1_ch_dst_mode	= ch_4_dst_mode;
2137       			dma1_ch_dst_request	= s43;
2138       			dma1_ch_abt		= ch_4_abt;
2139       			dma1_ch_int_tc_mask	= ch_4_int_tc_mask;
2140       			dma1_ch_int_err_mask	= ch_4_int_err_mask;
2141       			dma1_ch_int_abt_mask	= ch_4_int_abt_mask;
2142       		end
2143       		3'h5: begin
2144       			dma1_ch_src_addr_ctl 	= ch_5_src_addr_ctl;
           <font color = "red">			==></font>
2145       			dma1_ch_dst_addr_ctl	= ch_5_dst_addr_ctl;
2146       			dma1_ch_src_width	= ch_5_src_width;
2147       			dma1_ch_dst_width	= ch_5_dst_width;
2148       			dma1_ch_src_burst_size	= ch_5_src_burst_size;
2149       			dma1_ch_tts		= ch_5_tts;
2150       			dma1_ch_src_addr	= ch_5_src_addr;
2151       			dma1_ch_dst_addr	= ch_5_dst_addr;
2152       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2153       			dma1_ch_src_bus_inf_idx	= ch_5_src_bus_inf_idx;
2154       			dma1_ch_dst_bus_inf_idx	= ch_5_dst_bus_inf_idx;
2155       `endif
2156       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2157       			dma1_ch_llp		= ch_5_llp_reg;
2158       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2159       			dma1_ch_lld_bus_inf_idx	= ch_5_lld_bus_inf_idx;
2160       		`endif
2161       `endif
2162       			dma1_ch_src_mode	= ch_5_src_mode;
2163       			dma1_ch_src_request	= s45;
2164       			dma1_ch_dst_mode	= ch_5_dst_mode;
2165       			dma1_ch_dst_request	= s46;
2166       			dma1_ch_abt		= ch_5_abt;
2167       			dma1_ch_int_tc_mask	= ch_5_int_tc_mask;
2168       			dma1_ch_int_err_mask	= ch_5_int_err_mask;
2169       			dma1_ch_int_abt_mask	= ch_5_int_abt_mask;
2170       		end
2171       		3'h6: begin
2172       			dma1_ch_src_addr_ctl 	= ch_6_src_addr_ctl;
           <font color = "green">			==></font>
2173       			dma1_ch_dst_addr_ctl	= ch_6_dst_addr_ctl;
2174       			dma1_ch_src_width	= ch_6_src_width;
2175       			dma1_ch_dst_width	= ch_6_dst_width;
2176       			dma1_ch_src_burst_size	= ch_6_src_burst_size;
2177       			dma1_ch_tts		= ch_6_tts;
2178       			dma1_ch_src_addr	= ch_6_src_addr;
2179       			dma1_ch_dst_addr	= ch_6_dst_addr;
2180       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2181       			dma1_ch_src_bus_inf_idx	= ch_6_src_bus_inf_idx;
2182       			dma1_ch_dst_bus_inf_idx	= ch_6_dst_bus_inf_idx;
2183       `endif
2184       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2185       			dma1_ch_llp		= ch_6_llp_reg;
2186       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2187       			dma1_ch_lld_bus_inf_idx	= ch_6_lld_bus_inf_idx;
2188       		`endif
2189       `endif
2190       			dma1_ch_src_mode	= ch_6_src_mode;
2191       			dma1_ch_src_request	= s48;
2192       			dma1_ch_dst_mode	= ch_6_dst_mode;
2193       			dma1_ch_dst_request	= s49;
2194       			dma1_ch_abt		= ch_6_abt;
2195       			dma1_ch_int_tc_mask	= ch_6_int_tc_mask;
2196       			dma1_ch_int_err_mask	= ch_6_int_err_mask;
2197       			dma1_ch_int_abt_mask	= ch_6_int_abt_mask;
2198       		end
2199       		3'h7: begin
2200       			dma1_ch_src_addr_ctl 	= ch_7_src_addr_ctl;
           <font color = "red">			==></font>
2201       			dma1_ch_dst_addr_ctl	= ch_7_dst_addr_ctl;
2202       			dma1_ch_src_width	= ch_7_src_width;
2203       			dma1_ch_dst_width	= ch_7_dst_width;
2204       			dma1_ch_src_burst_size	= ch_7_src_burst_size;
2205       			dma1_ch_tts		= ch_7_tts;
2206       			dma1_ch_src_addr	= ch_7_src_addr;
2207       			dma1_ch_dst_addr	= ch_7_dst_addr;
2208       `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2209       			dma1_ch_src_bus_inf_idx	= ch_7_src_bus_inf_idx;
2210       			dma1_ch_dst_bus_inf_idx	= ch_7_dst_bus_inf_idx;
2211       `endif
2212       `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
2213       			dma1_ch_llp		= ch_7_llp_reg;
2214       		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2215       			dma1_ch_lld_bus_inf_idx	= ch_7_lld_bus_inf_idx;
2216       		`endif
2217       `endif
2218       			dma1_ch_src_mode	= ch_7_src_mode;
2219       			dma1_ch_src_request	= s51;
2220       			dma1_ch_dst_mode	= ch_7_dst_mode;
2221       			dma1_ch_dst_request	= s52;
2222       			dma1_ch_abt		= ch_7_abt;
2223       			dma1_ch_int_tc_mask	= ch_7_int_tc_mask;
2224       			dma1_ch_int_err_mask	= ch_7_int_err_mask;
2225       			dma1_ch_int_abt_mask	= ch_7_int_abt_mask;
2226       		end
2227       		default: begin
2228       			dma1_ch_src_addr_ctl 	= ch_0_src_addr_ctl;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'h3 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h5 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h6 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h7 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2566       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2567       		dma_ack <= {`ATCDMAC300_REQ_ACK_NUM{1'b0}};
           <font color = "green">		==></font>
2568       	end
2569       	else begin
2570       		dma_ack	<= s3[`ATCDMAC300_REQ_ACK_NUM-1:0];
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2575       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2576       		dma0_current_channel <= 3'b0;
           <font color = "green">		==></font>
2577       	end
2578       	else if (dma_soft_reset) begin
           	     <font color = "red">-2-</font>  
2579       		dma0_current_channel <= 3'b0;
           <font color = "red">		==></font>
2580       	end
2581       	else if (s22 && (!dma0_arb_end)) begin
           	     <font color = "green">-3-</font>  
2582       		dma0_current_channel <= s29;
           <font color = "green">		==></font>
2583       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2588       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2589       		s0 <= {`ATCDMAC300_REQ_ACK_NUM{1'b0}};
           <font color = "green">		==></font>
2590       		s1 <= {`ATCDMAC300_REQ_ACK_NUM{1'b0}};
2591       	end
2592       	else begin
2593       		s0 <= dma_req;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2615       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2616       		dma0_arb_end <= 1'b0;
           <font color = "green">		==></font>
2617       	end
2618       	else begin
2619       		dma0_arb_end <= s22;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2646       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2647       		dma1_current_channel <= 3'b0;
           <font color = "green">		==></font>
2648       	end
2649       	else if (dma_soft_reset) begin
           	     <font color = "red">-2-</font>  
2650       		dma1_current_channel <= 3'b0;
           <font color = "red">		==></font>
2651       	end
2652       	else if (s12 && (!dma1_arb_end)) begin
           	     <font color = "green">-3-</font>  
2653       		dma1_current_channel <= s13;
           <font color = "green">		==></font>
2654       	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2658       	if (!aresetn) begin
           	<font color = "green">-1-</font>  
2659       		dma1_arb_end 	<= 1'b0;
           <font color = "green">		==></font>
2660       		s28	<= 1'b0;
2661       	end
2662       	else begin
2663       		dma1_arb_end 	<= s12;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_30070">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_atcdmac300_chmux">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
