{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703509812046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703509812046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 21:10:11 2023 " "Processing started: Mon Dec 25 21:10:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703509812046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509812046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week14HW -c week14HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week14HW -c week14HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509812046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703509812384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703509812384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 dac_controller_new_1213.v(18) " "Verilog HDL Expression warning at dac_controller_new_1213.v(18): truncated literal to match 5 bits" {  } { { "task2/dac_controller_new_1213.v" "" { Text "G:/software/FPGA/workplace/week14/task2/dac_controller_new_1213.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1703509818444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx_Nbyte_controller.v(29) " "Verilog HDL information at uart_rx_Nbyte_controller.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "task2/uart_rx_Nbyte_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_rx_Nbyte_controller.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703509818454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/task2_top.v 15 15 " "Found 15 design units, including 15 entities, in source file task2/task2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_data_tri " "Found entity 1: rom_data_tri" {  } { { "task2/rom_data_tri.v" "" { Text "G:/software/FPGA/workplace/week14/task2/rom_data_tri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom_base " "Found entity 2: rom_base" {  } { { "task2/rom_base.v" "" { Text "G:/software/FPGA/workplace/week14/task2/rom_base.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "3 rom_harmony " "Found entity 3: rom_harmony" {  } { { "task2/rom_harmony.v" "" { Text "G:/software/FPGA/workplace/week14/task2/rom_harmony.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "4 dac_controller_new_1213 " "Found entity 4: dac_controller_new_1213" {  } { { "task2/dac_controller_new_1213.v" "" { Text "G:/software/FPGA/workplace/week14/task2/dac_controller_new_1213.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "5 mypll2 " "Found entity 5: mypll2" {  } { { "task2/mypll2.v" "" { Text "G:/software/FPGA/workplace/week14/task2/mypll2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "6 adc_controller_new_1213 " "Found entity 6: adc_controller_new_1213" {  } { { "task2/adc_controller_new_1213.v" "" { Text "G:/software/FPGA/workplace/week14/task2/adc_controller_new_1213.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "7 adc_data_ready_tri " "Found entity 7: adc_data_ready_tri" {  } { { "task2/adc_data_ready_tri.v" "" { Text "G:/software/FPGA/workplace/week14/task2/adc_data_ready_tri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_NbyteTran_3byteData_controller " "Found entity 8: uart_NbyteTran_3byteData_controller" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_tx_byte " "Found entity 9: uart_tx_byte" {  } { { "task2/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_tx_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_rx_byte " "Found entity 10: uart_rx_byte" {  } { { "task2/uart_rx_byte.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_rx_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_rx_Nbyte_controller " "Found entity 11: uart_rx_Nbyte_controller" {  } { { "task2/uart_rx_Nbyte_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_rx_Nbyte_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_1byte_data_reg " "Found entity 12: uart_1byte_data_reg" {  } { { "task2/uart_1byte_data_reg.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_1byte_data_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux2 " "Found entity 13: mux2" {  } { { "task2/mux2.v" "" { Text "G:/software/FPGA/workplace/week14/task2/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "14 mymult " "Found entity 14: mymult" {  } { { "task2/mymult.v" "" { Text "G:/software/FPGA/workplace/week14/task2/mymult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""} { "Info" "ISGN_ENTITY_NAME" "15 task2_top " "Found entity 15: task2_top" {  } { { "task2/task2_top.v" "" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task2_top " "Elaborating entity \"task2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703509818541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_data_tri rom_data_tri:uut1 " "Elaborating entity \"rom_data_tri\" for hierarchy \"rom_data_tri:uut1\"" {  } { { "task2/task2_top.v" "uut1" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_base rom_base:uut2 " "Elaborating entity \"rom_base\" for hierarchy \"rom_base:uut2\"" {  } { { "task2/task2_top.v" "uut2" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_base:uut2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_base:uut2\|altsyncram:altsyncram_component\"" {  } { { "task2/rom_base.v" "altsyncram_component" { Text "G:/software/FPGA/workplace/week14/task2/rom_base.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_base:uut2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_base:uut2\|altsyncram:altsyncram_component\"" {  } { { "task2/rom_base.v" "" { Text "G:/software/FPGA/workplace/week14/task2/rom_base.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_base:uut2\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_base:uut2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./matlabworkplace/sin_phase0_24bit_base.mif " "Parameter \"init_file\" = \"./matlabworkplace/sin_phase0_24bit_base.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818597 ""}  } { { "task2/rom_base.v" "" { Text "G:/software/FPGA/workplace/week14/task2/rom_base.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703509818597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91d1 " "Found entity 1: altsyncram_91d1" {  } { { "db/altsyncram_91d1.tdf" "" { Text "G:/software/FPGA/workplace/week14/db/altsyncram_91d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91d1 rom_base:uut2\|altsyncram:altsyncram_component\|altsyncram_91d1:auto_generated " "Elaborating entity \"altsyncram_91d1\" for hierarchy \"rom_base:uut2\|altsyncram:altsyncram_component\|altsyncram_91d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_harmony rom_harmony:uut3 " "Elaborating entity \"rom_harmony\" for hierarchy \"rom_harmony:uut3\"" {  } { { "task2/task2_top.v" "uut3" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_harmony:uut3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_harmony:uut3\|altsyncram:altsyncram_component\"" {  } { { "task2/rom_harmony.v" "altsyncram_component" { Text "G:/software/FPGA/workplace/week14/task2/rom_harmony.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_harmony:uut3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_harmony:uut3\|altsyncram:altsyncram_component\"" {  } { { "task2/rom_harmony.v" "" { Text "G:/software/FPGA/workplace/week14/task2/rom_harmony.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_harmony:uut3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_harmony:uut3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./matlabworkplace/sin_phase0_24bit_harmony.mif " "Parameter \"init_file\" = \"./matlabworkplace/sin_phase0_24bit_harmony.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818650 ""}  } { { "task2/rom_harmony.v" "" { Text "G:/software/FPGA/workplace/week14/task2/rom_harmony.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703509818650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ccd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ccd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ccd1 " "Found entity 1: altsyncram_ccd1" {  } { { "db/altsyncram_ccd1.tdf" "" { Text "G:/software/FPGA/workplace/week14/db/altsyncram_ccd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ccd1 rom_harmony:uut3\|altsyncram:altsyncram_component\|altsyncram_ccd1:auto_generated " "Elaborating entity \"altsyncram_ccd1\" for hierarchy \"rom_harmony:uut3\|altsyncram:altsyncram_component\|altsyncram_ccd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_controller_new_1213 dac_controller_new_1213:uut4 " "Elaborating entity \"dac_controller_new_1213\" for hierarchy \"dac_controller_new_1213:uut4\"" {  } { { "task2/task2_top.v" "uut4" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_controller_new_1213 adc_controller_new_1213:uut6 " "Elaborating entity \"adc_controller_new_1213\" for hierarchy \"adc_controller_new_1213:uut6\"" {  } { { "task2/task2_top.v" "uut6" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll2 mypll2:uut5 " "Elaborating entity \"mypll2\" for hierarchy \"mypll2:uut5\"" {  } { { "task2/task2_top.v" "uut5" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mypll2:uut5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mypll2:uut5\|altpll:altpll_component\"" {  } { { "task2/mypll2.v" "altpll_component" { Text "G:/software/FPGA/workplace/week14/task2/mypll2.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mypll2:uut5\|altpll:altpll_component " "Elaborated megafunction instantiation \"mypll2:uut5\|altpll:altpll_component\"" {  } { { "task2/mypll2.v" "" { Text "G:/software/FPGA/workplace/week14/task2/mypll2.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mypll2:uut5\|altpll:altpll_component " "Instantiated megafunction \"mypll2:uut5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4096 " "Parameter \"clk0_multiply_by\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 625 " "Parameter \"clk1_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 32 " "Parameter \"clk1_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mypll2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mypll2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818744 ""}  } { { "task2/mypll2.v" "" { Text "G:/software/FPGA/workplace/week14/task2/mypll2.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703509818744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll2_altpll " "Found entity 1: mypll2_altpll" {  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week14/db/mypll2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll2_altpll mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated " "Elaborating entity \"mypll2_altpll\" for hierarchy \"mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_ready_tri adc_data_ready_tri:uut7 " "Elaborating entity \"adc_data_ready_tri\" for hierarchy \"adc_data_ready_tri:uut7\"" {  } { { "task2/task2_top.v" "uut7" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_NbyteTran_3byteData_controller uart_NbyteTran_3byteData_controller:uut8 " "Elaborating entity \"uart_NbyteTran_3byteData_controller\" for hierarchy \"uart_NbyteTran_3byteData_controller:uut8\"" {  } { { "task2/task2_top.v" "uut8" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818788 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_d uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"tx_d\", which holds its previous value in one or more paths through the always construct" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703509818790 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703509818790 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_done uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"send_done\", which holds its previous value in one or more paths through the always construct" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703509818790 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_done uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"send_done\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818790 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_en\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818791 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[0\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[0\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818791 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[1\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[1\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818791 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[2\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[2\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818791 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[3\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[3\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818791 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[4\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[4\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818791 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[5\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[5\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818791 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[6\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[6\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818791 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[7\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[7\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818791 "|task2_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_byte uart_tx_byte:uut9 " "Elaborating entity \"uart_tx_byte\" for hierarchy \"uart_tx_byte:uut9\"" {  } { { "task2/task2_top.v" "uut9" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_byte uart_rx_byte:uut10 " "Elaborating entity \"uart_rx_byte\" for hierarchy \"uart_rx_byte:uut10\"" {  } { { "task2/task2_top.v" "uut10" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:uut12 " "Elaborating entity \"mux2\" for hierarchy \"mux2:uut12\"" {  } { { "task2/task2_top.v" "uut12" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult mymult:uut13 " "Elaborating entity \"mymult\" for hierarchy \"mymult:uut13\"" {  } { { "task2/task2_top.v" "uut13" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mymult:uut13\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mymult:uut13\|lpm_mult:lpm_mult_component\"" {  } { { "task2/mymult.v" "lpm_mult_component" { Text "G:/software/FPGA/workplace/week14/task2/mymult.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult:uut13\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mymult:uut13\|lpm_mult:lpm_mult_component\"" {  } { { "task2/mymult.v" "" { Text "G:/software/FPGA/workplace/week14/task2/mymult.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult:uut13\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mymult:uut13\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703509818843 ""}  } { { "task2/mymult.v" "" { Text "G:/software/FPGA/workplace/week14/task2/mymult.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703509818843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v6n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v6n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v6n " "Found entity 1: mult_v6n" {  } { { "db/mult_v6n.tdf" "" { Text "G:/software/FPGA/workplace/week14/db/mult_v6n.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703509818880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509818880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_v6n mymult:uut13\|lpm_mult:lpm_mult_component\|mult_v6n:auto_generated " "Elaborating entity \"mult_v6n\" for hierarchy \"mymult:uut13\|lpm_mult:lpm_mult_component\|mult_v6n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_Nbyte_controller uart_rx_Nbyte_controller:uut15 " "Elaborating entity \"uart_rx_Nbyte_controller\" for hierarchy \"uart_rx_Nbyte_controller:uut15\"" {  } { { "task2/task2_top.v" "uut15" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509818889 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "100 " "Ignored 100 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "100 " "Ignored 100 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1703509819069 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1703509819069 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703509819422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[1\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703509819433 ""}  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703509819433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[0\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703509819433 ""}  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703509819433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703509819433 ""}  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703509819433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[7\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703509819433 ""}  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703509819433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[5\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703509819433 ""}  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703509819433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[4\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703509819434 ""}  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703509819434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[3\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703509819434 ""}  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703509819434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[6\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703509819434 ""}  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703509819434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_en " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1703509819434 ""}  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1703509819434 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "task2/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_tx_byte.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703509819436 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1703509819436 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzz VCC " "Pin \"buzz\" is stuck at VCC" {  } { { "task2/task2_top.v" "" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703509819606 "|task2_top|buzz"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703509819606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703509819668 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week14/output_files/week14HW.map.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week14/output_files/week14HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509820360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703509820457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703509820457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "634 " "Implemented 634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703509820520 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703509820520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "517 " "Implemented 517 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703509820520 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1703509820520 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1703509820520 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1703509820520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703509820520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703509820536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 21:10:20 2023 " "Processing ended: Mon Dec 25 21:10:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703509820536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703509820536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703509820536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703509820536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703509821774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703509821775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 21:10:21 2023 " "Processing started: Mon Dec 25 21:10:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703509821775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703509821775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off week14HW -c week14HW " "Command: quartus_fit --read_settings_files=off --write_settings_files=off week14HW -c week14HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703509821775 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703509821895 ""}
{ "Info" "0" "" "Project  = week14HW" {  } {  } 0 0 "Project  = week14HW" 0 0 "Fitter" 0 0 1703509821896 ""}
{ "Info" "0" "" "Revision = week14HW" {  } {  } 0 0 "Revision = week14HW" 0 0 "Fitter" 0 0 1703509821896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703509822000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703509822000 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "week14HW 10CL006YE144C8G " "Selected device 10CL006YE144C8G for design \"week14HW\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703509822010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703509822059 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703509822059 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[0\] 97 370 0 0 " "Implementing clock multiplication of 97, clock division of 370, and phase shift of 0 degrees (0 ps) for mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week14/db/mypll2_altpll.v" 44 -1 0 } } { "" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1703509822105 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[1\] 97 1895 0 0 " "Implementing clock multiplication of 97, clock division of 1895, and phase shift of 0 degrees (0 ps) for mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week14/db/mypll2_altpll.v" 44 -1 0 } } { "" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1703509822105 ""}  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week14/db/mypll2_altpll.v" 44 -1 0 } } { "" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1703509822105 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703509822173 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703509822179 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703509822298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703509822298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144C8G " "Device 10CL025YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703509822298 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703509822298 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703509822301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 1853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703509822301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 1855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703509822301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 1857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703509822301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703509822301 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1703509822301 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1703509822302 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1703509822315 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "49 62 " "No exact pin location assignment(s) for 49 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1703509822568 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1703509822771 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "week14HW.sdc " "Synopsys Design Constraints File file not found: 'week14HW.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703509822772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703509822772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703509822774 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut8\|Mux12~1  from: dataa  to: combout " "Cell: uut8\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703509822779 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1703509822779 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1703509822781 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1703509822782 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703509822784 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703509822834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_data_ready_tri:uut7\|send_en " "Destination node adc_data_ready_tri:uut7\|send_en" {  } { { "task2/adc_data_ready_tri.v" "" { Text "G:/software/FPGA/workplace/week14/task2/adc_data_ready_tri.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703509822834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_NbyteTran_3byteData_controller:uut8\|state\[2\] " "Destination node uart_NbyteTran_3byteData_controller:uut8\|state\[2\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703509822834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_NbyteTran_3byteData_controller:uut8\|state\[1\] " "Destination node uart_NbyteTran_3byteData_controller:uut8\|state\[1\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703509822834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_NbyteTran_3byteData_controller:uut8\|state\[3\] " "Destination node uart_NbyteTran_3byteData_controller:uut8\|state\[3\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703509822834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Destination node uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703509822834 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1703509822834 ""}  } { { "task2/task2_top.v" "" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 1841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703509822834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703509822834 ""}  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week14/db/mypll2_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703509822834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703509822834 ""}  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week14/db/mypll2_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703509822834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_controller_new_1213:uut4\|lrck_dac  " "Automatically promoted node dac_controller_new_1213:uut4\|lrck_dac " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703509822834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lrck_dac~output " "Destination node lrck_dac~output" {  } { { "task2/task2_top.v" "" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 1782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703509822834 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1703509822834 ""}  } { { "task2/dac_controller_new_1213.v" "" { Text "G:/software/FPGA/workplace/week14/task2/dac_controller_new_1213.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703509822834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_NbyteTran_3byteData_controller:uut8\|Mux12~1  " "Automatically promoted node uart_NbyteTran_3byteData_controller:uut8\|Mux12~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703509822834 ""}  } { { "task2/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week14/task2/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703509822834 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703509823047 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703509823047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703509823048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703509823049 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703509823050 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703509823051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703509823078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1703509823079 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1703509823079 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703509823079 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 0 49 0 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 0 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1703509823086 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1703509823086 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1703509823086 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 7 5 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703509823087 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 2 5 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703509823087 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703509823087 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 11 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703509823087 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703509823087 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703509823087 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 12 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703509823087 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 2 10 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1703509823087 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1703509823087 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1703509823087 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1 clk\[0\] mclk_dac~output " "PLL \"mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"mclk_dac~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week14/db/mypll2_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "task2/mypll2.v" "" { Text "G:/software/FPGA/workplace/week14/task2/mypll2.v" 95 0 0 } } { "task2/task2_top.v" "" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 109 0 0 } } { "task2/task2_top.v" "" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1703509823108 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1 clk\[1\] mclk_adc~output " "PLL \"mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"mclk_adc~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week14/db/mypll2_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "task2/mypll2.v" "" { Text "G:/software/FPGA/workplace/week14/task2/mypll2.v" 95 0 0 } } { "task2/task2_top.v" "" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 109 0 0 } } { "task2/task2_top.v" "" { Text "G:/software/FPGA/workplace/week14/task2/task2_top.v" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1703509823108 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703509823121 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1703509823123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703509823449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703509823535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703509823550 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703509825624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703509825624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703509825850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "G:/software/FPGA/workplace/week14/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703509826431 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703509826431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1703509827275 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703509827275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703509827278 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703509827375 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703509827383 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703509827523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703509827523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703509827692 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703509828055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week14/output_files/week14HW.fit.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week14/output_files/week14HW.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703509828342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6504 " "Peak virtual memory: 6504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703509828640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 21:10:28 2023 " "Processing ended: Mon Dec 25 21:10:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703509828640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703509828640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703509828640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703509828640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703509829543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703509829543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 21:10:29 2023 " "Processing started: Mon Dec 25 21:10:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703509829543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703509829543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off week14HW -c week14HW " "Command: quartus_asm --read_settings_files=off --write_settings_files=off week14HW -c week14HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703509829543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703509829787 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703509830027 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703509830038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703509830153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 21:10:30 2023 " "Processing ended: Mon Dec 25 21:10:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703509830153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703509830153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703509830153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703509830153 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703509830787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703509831252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703509831252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 21:10:30 2023 " "Processing started: Mon Dec 25 21:10:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703509831252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703509831252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta week14HW -c week14HW " "Command: quartus_sta week14HW -c week14HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703509831252 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703509831356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703509831489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703509831489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509831525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509831525 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1703509831633 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "week14HW.sdc " "Synopsys Design Constraints File file not found: 'week14HW.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1703509831649 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509831649 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1703509831650 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 370 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 370 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1703509831650 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1895 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{uut5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1895 -multiply_by 97 -duty_cycle 50.00 -name \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1703509831650 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703509831650 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509831650 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dac_controller_new_1213:uut4\|delay_flag dac_controller_new_1213:uut4\|delay_flag " "create_clock -period 1.000 -name dac_controller_new_1213:uut4\|delay_flag dac_controller_new_1213:uut4\|delay_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703509831651 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_data_ready_tri:uut7\|send_en adc_data_ready_tri:uut7\|send_en " "create_clock -period 1.000 -name adc_data_ready_tri:uut7\|send_en adc_data_ready_tri:uut7\|send_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703509831651 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_NbyteTran_3byteData_controller:uut8\|state\[0\] uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " "create_clock -period 1.000 -name uart_NbyteTran_3byteData_controller:uut8\|state\[0\] uart_NbyteTran_3byteData_controller:uut8\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703509831651 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703509831651 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut8\|Mux12~1  from: dataa  to: combout " "Cell: uut8\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703509831655 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703509831655 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1703509831656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703509831657 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703509831659 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703509831667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703509831674 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703509831674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.492 " "Worst-case setup slack is -18.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.492             -19.381 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -18.492             -19.381 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.984             -89.251 adc_data_ready_tri:uut7\|send_en  " "  -11.984             -89.251 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.821             -84.610 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "  -10.821             -84.610 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.820             -15.644 clk  " "   -3.820             -15.644 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.851             -23.367 dac_controller_new_1213:uut4\|delay_flag  " "   -1.851             -23.367 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  772.639               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  772.639               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509831675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.083 " "Worst-case hold slack is -1.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.083              -6.748 clk  " "   -1.083              -6.748 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.027               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.503               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 dac_controller_new_1213:uut4\|delay_flag  " "    0.517               0.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183               0.000 adc_data_ready_tri:uut7\|send_en  " "    1.183               0.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509831677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703509831679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703509831681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag  " "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en  " "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.254               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.393               0.000 clk  " "   19.393               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.943               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   75.943               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  390.392               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  390.392               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509831683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509831683 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509831742 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509831742 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509831742 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509831742 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1559.509 ns " "Worst Case Available Settling Time: 1559.509 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509831742 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509831742 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703509831742 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703509831747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703509831763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703509831958 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut8\|Mux12~1  from: dataa  to: combout " "Cell: uut8\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703509832017 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703509832017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703509832017 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703509832024 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703509832024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.005 " "Worst-case setup slack is -17.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.005             -17.685 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -17.005             -17.685 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.620             -86.481 adc_data_ready_tri:uut7\|send_en  " "  -11.620             -86.481 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.511             -81.901 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "  -10.511             -81.901 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.408             -14.560 clk  " "   -3.408             -14.560 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663             -20.238 dac_controller_new_1213:uut4\|delay_flag  " "   -1.663             -20.238 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  773.134               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  773.134               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509832029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.973 " "Worst-case hold slack is -0.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.973              -5.838 clk  " "   -0.973              -5.838 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.113 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.113              -0.113 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 dac_controller_new_1213:uut4\|delay_flag  " "    0.477               0.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.528               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 adc_data_ready_tri:uut7\|send_en  " "    1.062               0.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509832035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703509832038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703509832042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag  " "   -3.444             -30.680 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en  " "   -3.444              -3.444 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.090               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.424               0.000 clk  " "   19.424               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.922               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   75.922               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  390.399               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  390.399               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509832047 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1559.725 ns " "Worst Case Available Settling Time: 1559.725 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832130 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832130 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703509832130 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703509832137 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uut8\|Mux12~1  from: dataa  to: combout " "Cell: uut8\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1703509832231 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1703509832231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703509832232 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703509832234 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703509832234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.783 " "Worst-case setup slack is -7.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.783              -8.324 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.783              -8.324 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.992             -36.815 adc_data_ready_tri:uut7\|send_en  " "   -4.992             -36.815 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208             -32.078 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "   -4.208             -32.078 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.411              -3.740 clk  " "   -1.411              -3.740 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -1.640 dac_controller_new_1213:uut4\|delay_flag  " "   -0.199              -1.640 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  777.650               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  777.650               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509832239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.580 " "Worst-case hold slack is -0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580              -4.315 clk  " "   -0.580              -4.315 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.071 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "   -0.071              -0.071 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.046               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 dac_controller_new_1213:uut4\|delay_flag  " "    0.205               0.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 adc_data_ready_tri:uut7\|send_en  " "    0.302               0.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509832246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703509832253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703509832259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.000 dac_controller_new_1213:uut4\|delay_flag  " "   -3.000             -22.000 dac_controller_new_1213:uut4\|delay_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 adc_data_ready_tri:uut7\|send_en  " "   -3.000              -3.000 adc_data_ready_tri:uut7\|send_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\]  " "    0.345               0.000 uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.345               0.000 clk  " "   19.345               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   76.039               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   76.039               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  390.496               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  390.496               0.000 uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703509832266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703509832266 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1561.330 ns " "Worst Case Available Settling Time: 1561.330 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703509832368 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703509832368 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703509832681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703509832681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703509832772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 21:10:32 2023 " "Processing ended: Mon Dec 25 21:10:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703509832772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703509832772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703509832772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703509832772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1703509833726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703509833726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 21:10:33 2023 " "Processing started: Mon Dec 25 21:10:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703509833726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703509833726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off week14HW -c week14HW " "Command: quartus_eda --read_settings_files=off --write_settings_files=off week14HW -c week14HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703509833726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1703509834093 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "week14HW.vo G:/software/FPGA/workplace/week14/simulation/modelsim/ simulation " "Generated file week14HW.vo in folder \"G:/software/FPGA/workplace/week14/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1703509834188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703509834212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 21:10:34 2023 " "Processing ended: Mon Dec 25 21:10:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703509834212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703509834212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703509834212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703509834212 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703509834818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703509861720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703509861720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 21:11:01 2023 " "Processing started: Mon Dec 25 21:11:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703509861720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1703509861720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp week14HW -c week14HW --netlist_type=sgate " "Command: quartus_npp week14HW -c week14HW --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1703509861721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1703509861889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703509861940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 21:11:01 2023 " "Processing ended: Mon Dec 25 21:11:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703509861940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703509861940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703509861940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1703509861940 ""}
