head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.32
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.30
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.28
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.26
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.24
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-arc-20081103-branch:1.1.0.22
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.1.0.20
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.18
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.16
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.14
	binutils-2_19-branchpoint:1.1
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.12
	binutils-2_18-branchpoint:1.1
	binutils-csl-coldfire-4_1-32:1.1
	binutils-csl-sourcerygxx-4_1-32:1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1
	binutils-csl-sourcerygxx-3_4_4-32:1.1
	binutils-csl-coldfire-4_1-30:1.1
	binutils-csl-sourcerygxx-4_1-30:1.1
	binutils-csl-coldfire-4_1-28:1.1
	binutils-csl-sourcerygxx-4_1-29:1.1
	binutils-csl-sourcerygxx-4_1-28:1.1
	binutils-csl-arm-2006q3-27:1.1
	binutils-csl-sourcerygxx-4_1-27:1.1
	binutils-csl-arm-2006q3-26:1.1
	binutils-csl-sourcerygxx-4_1-26:1.1
	binutils-csl-sourcerygxx-4_1-25:1.1
	binutils-csl-sourcerygxx-4_1-24:1.1
	binutils-csl-sourcerygxx-4_1-23:1.1
	binutils-csl-sourcerygxx-4_1-21:1.1
	binutils-csl-arm-2006q3-21:1.1
	binutils-csl-sourcerygxx-4_1-22:1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1
	binutils-csl-sourcerygxx-4_1-20:1.1
	binutils-csl-arm-2006q3-19:1.1
	binutils-csl-sourcerygxx-4_1-19:1.1
	binutils-csl-sourcerygxx-4_1-18:1.1
	binutils-csl-renesas-4_1-9:1.1
	binutils-csl-sourcerygxx-3_4_4-25:1.1
	binutils-csl-renesas-4_1-8:1.1
	binutils-csl-renesas-4_1-7:1.1
	binutils-csl-renesas-4_1-6:1.1
	binutils-csl-sourcerygxx-4_1-17:1.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-wrs-linux-3_4_4-24:1.1
	binutils-csl-wrs-linux-3_4_4-23:1.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-wrs-linux-3_4_4-22:1.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-wrs-linux-3_4_4-21:1.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-csl-wrs-linux-3_4_4-20:1.1
	binutils-2_17-branch:1.1.0.10
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.8
	binutils-csl-2_17-branchpoint:1.1
	binutils-csl-gxxpro-3_4-branch:1.1.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.1
	binutils-2_16_1:1.1
	binutils-csl-arm-2005q1b:1.1
	binutils-2_16:1.1
	binutils-csl-arm-2005q1a:1.1
	binutils-csl-arm-2005q1-branch:1.1.0.4
	binutils-csl-arm-2005q1-branchpoint:1.1
	binutils-2_16-branch:1.1.0.2
	binutils-2_16-branchpoint:1.1
	csl-arm-2004-q3d:1.1
	csl-arm-2004-q3:1.1
	csl-arm-2004-q1a:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2004.04.22.18.13.56;	author ths;	state Exp;
branches;
next	;


desc
@@


1.1
log
@* config/tc-mips.c (load_delay_nop): New function.
(load_address, macro): Use load_delay_nop() to build a nop
which can be omitted with gpr_interlocks.

* gas/mips/lb-xgot-ilocks.d: Remove nops in load delay slot.
* gas/mips/mips-abi32-pic.d: Likewise.
* gas/mips/mips-abi32-pic2.d: Likewise.
* gas/mips/mips-gp32-fp32-pic.d: Likewise.
* gas/mips/mips-gp32-fp64-pic.d: Likewise.
* gas/mips/mips-gp64-fp32-pic.d: Likewise.
* gas/mips/mips-gp64-fp64-pic.d: Likewise.
* gas/mips/relax-swap1-mips2.d: Likewise.
* gas/mips/lb-svr4pic-ilocks.d: New test.
* gas/mips/mips.exp: Run it.
@
text
@#objdump: -dr --prefix-addresses
#name: MIPS lb-svr4pic-ilocks
#as: -32 -KPIC
#source: lb-pic.s

# Test the lb macro with -KPIC.

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> lb	a0,0\(zero\)
0+0004 <[^>]*> lb	a0,1\(zero\)
0+0008 <[^>]*> lui	a0,0x1
0+000c <[^>]*> lb	a0,-32768\(a0\)
0+0010 <[^>]*> lb	a0,-32768\(zero\)
0+0014 <[^>]*> lui	a0,0x1
0+0018 <[^>]*> lb	a0,0\(a0\)
0+001c <[^>]*> lui	a0,0x2
0+0020 <[^>]*> lb	a0,-23131\(a0\)
0+0024 <[^>]*> lb	a0,0\(a1\)
0+0028 <[^>]*> lb	a0,1\(a1\)
0+002c <[^>]*> lui	a0,0x1
0+0030 <[^>]*> addu	a0,a0,a1
0+0034 <[^>]*> lb	a0,-32768\(a0\)
0+0038 <[^>]*> lb	a0,-32768\(a1\)
0+003c <[^>]*> lui	a0,0x1
0+0040 <[^>]*> addu	a0,a0,a1
0+0044 <[^>]*> lb	a0,0\(a0\)
0+0048 <[^>]*> lui	a0,0x2
0+004c <[^>]*> addu	a0,a0,a1
0+0050 <[^>]*> lb	a0,-23131\(a0\)
0+0054 <[^>]*> lw	a0,0\(gp\)
[ 	]*54: R_MIPS_GOT16	.data
0+0058 <[^>]*> addiu	a0,a0,0
[ 	]*58: R_MIPS_LO16	.data
0+005c <[^>]*> lb	a0,0\(a0\)
0+0060 <[^>]*> lw	a0,0\(gp\)
[ 	]*60: R_MIPS_GOT16	big_external_data_label
0+0064 <[^>]*> lb	a0,0\(a0\)
0+0068 <[^>]*> lw	a0,0\(gp\)
[ 	]*68: R_MIPS_GOT16	small_external_data_label
0+006c <[^>]*> lb	a0,0\(a0\)
0+0070 <[^>]*> lw	a0,0\(gp\)
[ 	]*70: R_MIPS_GOT16	big_external_common
0+0074 <[^>]*> lb	a0,0\(a0\)
0+0078 <[^>]*> lw	a0,0\(gp\)
[ 	]*78: R_MIPS_GOT16	small_external_common
0+007c <[^>]*> lb	a0,0\(a0\)
0+0080 <[^>]*> lw	a0,0\(gp\)
[ 	]*80: R_MIPS_GOT16	.bss
0+0084 <[^>]*> addiu	a0,a0,0
[ 	]*84: R_MIPS_LO16	.bss
0+0088 <[^>]*> lb	a0,0\(a0\)
0+008c <[^>]*> lw	a0,0\(gp\)
[ 	]*8c: R_MIPS_GOT16	.bss
0+0090 <[^>]*> addiu	a0,a0,1000
[ 	]*90: R_MIPS_LO16	.bss
0+0094 <[^>]*> lb	a0,0\(a0\)
0+0098 <[^>]*> lw	a0,0\(gp\)
[ 	]*98: R_MIPS_GOT16	.data
0+009c <[^>]*> addiu	a0,a0,0
[ 	]*9c: R_MIPS_LO16	.data
0+00a0 <[^>]*> lb	a0,1\(a0\)
0+00a4 <[^>]*> lw	a0,0\(gp\)
[ 	]*a4: R_MIPS_GOT16	big_external_data_label
0+00a8 <[^>]*> lb	a0,1\(a0\)
0+00ac <[^>]*> lw	a0,0\(gp\)
[ 	]*ac: R_MIPS_GOT16	small_external_data_label
0+00b0 <[^>]*> lb	a0,1\(a0\)
0+00b4 <[^>]*> lw	a0,0\(gp\)
[ 	]*b4: R_MIPS_GOT16	big_external_common
0+00b8 <[^>]*> lb	a0,1\(a0\)
0+00bc <[^>]*> lw	a0,0\(gp\)
[ 	]*bc: R_MIPS_GOT16	small_external_common
0+00c0 <[^>]*> lb	a0,1\(a0\)
0+00c4 <[^>]*> lw	a0,0\(gp\)
[ 	]*c4: R_MIPS_GOT16	.bss
0+00c8 <[^>]*> addiu	a0,a0,0
[ 	]*c8: R_MIPS_LO16	.bss
0+00cc <[^>]*> lb	a0,1\(a0\)
0+00d0 <[^>]*> lw	a0,0\(gp\)
[ 	]*d0: R_MIPS_GOT16	.bss
0+00d4 <[^>]*> addiu	a0,a0,1000
[ 	]*d4: R_MIPS_LO16	.bss
0+00d8 <[^>]*> lb	a0,1\(a0\)
0+00dc <[^>]*> lw	a0,0\(gp\)
[ 	]*dc: R_MIPS_GOT16	.data
0+00e0 <[^>]*> addiu	a0,a0,0
[ 	]*e0: R_MIPS_LO16	.data
0+00e4 <[^>]*> addu	a0,a0,a1
0+00e8 <[^>]*> lb	a0,0\(a0\)
0+00ec <[^>]*> lw	a0,0\(gp\)
[ 	]*ec: R_MIPS_GOT16	big_external_data_label
0+00f0 <[^>]*> addu	a0,a0,a1
0+00f4 <[^>]*> lb	a0,0\(a0\)
0+00f8 <[^>]*> lw	a0,0\(gp\)
[ 	]*f8: R_MIPS_GOT16	small_external_data_label
0+00fc <[^>]*> addu	a0,a0,a1
0+0100 <[^>]*> lb	a0,0\(a0\)
0+0104 <[^>]*> lw	a0,0\(gp\)
[ 	]*104: R_MIPS_GOT16	big_external_common
0+0108 <[^>]*> addu	a0,a0,a1
0+010c <[^>]*> lb	a0,0\(a0\)
0+0110 <[^>]*> lw	a0,0\(gp\)
[ 	]*110: R_MIPS_GOT16	small_external_common
0+0114 <[^>]*> addu	a0,a0,a1
0+0118 <[^>]*> lb	a0,0\(a0\)
0+011c <[^>]*> lw	a0,0\(gp\)
[ 	]*11c: R_MIPS_GOT16	.bss
0+0120 <[^>]*> addiu	a0,a0,0
[ 	]*120: R_MIPS_LO16	.bss
0+0124 <[^>]*> addu	a0,a0,a1
0+0128 <[^>]*> lb	a0,0\(a0\)
0+012c <[^>]*> lw	a0,0\(gp\)
[ 	]*12c: R_MIPS_GOT16	.bss
0+0130 <[^>]*> addiu	a0,a0,1000
[ 	]*130: R_MIPS_LO16	.bss
0+0134 <[^>]*> addu	a0,a0,a1
0+0138 <[^>]*> lb	a0,0\(a0\)
0+013c <[^>]*> lw	a0,0\(gp\)
[ 	]*13c: R_MIPS_GOT16	.data
0+0140 <[^>]*> addiu	a0,a0,0
[ 	]*140: R_MIPS_LO16	.data
0+0144 <[^>]*> addu	a0,a0,a1
0+0148 <[^>]*> lb	a0,1\(a0\)
0+014c <[^>]*> lw	a0,0\(gp\)
[ 	]*14c: R_MIPS_GOT16	big_external_data_label
0+0150 <[^>]*> addu	a0,a0,a1
0+0154 <[^>]*> lb	a0,1\(a0\)
0+0158 <[^>]*> lw	a0,0\(gp\)
[ 	]*158: R_MIPS_GOT16	small_external_data_label
0+015c <[^>]*> addu	a0,a0,a1
0+0160 <[^>]*> lb	a0,1\(a0\)
0+0164 <[^>]*> lw	a0,0\(gp\)
[ 	]*164: R_MIPS_GOT16	big_external_common
0+0168 <[^>]*> addu	a0,a0,a1
0+016c <[^>]*> lb	a0,1\(a0\)
0+0170 <[^>]*> lw	a0,0\(gp\)
[ 	]*170: R_MIPS_GOT16	small_external_common
0+0174 <[^>]*> addu	a0,a0,a1
0+0178 <[^>]*> lb	a0,1\(a0\)
0+017c <[^>]*> lw	a0,0\(gp\)
[ 	]*17c: R_MIPS_GOT16	.bss
0+0180 <[^>]*> addiu	a0,a0,0
[ 	]*180: R_MIPS_LO16	.bss
0+0184 <[^>]*> addu	a0,a0,a1
0+0188 <[^>]*> lb	a0,1\(a0\)
0+018c <[^>]*> lw	a0,0\(gp\)
[ 	]*18c: R_MIPS_GOT16	.bss
0+0190 <[^>]*> addiu	a0,a0,1000
[ 	]*190: R_MIPS_LO16	.bss
0+0194 <[^>]*> addu	a0,a0,a1
0+0198 <[^>]*> lb	a0,1\(a0\)
0+019c <[^>]*> nop
@
