#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Oct 14 14:19:39 2023
# Process ID: 28476
# Current directory: E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.runs/impl_1
# Command line: vivado.exe -log ddr_test_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ddr_test_top.tcl -notrace
# Log file: E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.runs/impl_1/ddr_test_top.vdi
# Journal file: E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.runs/impl_1\vivado.jou
# Running On: Kasaki352, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16782 MB
#-----------------------------------------------------------
source ddr_test_top.tcl -notrace
Command: link_design -top ddr_test_top -part xc7a100tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'sys_pll'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'memc_inst/mig_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1857.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 427 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memc_inst/mig_inst'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memc_inst/mig_inst'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sys_pll/inst'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sys_pll/inst'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sys_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2601.289 ; gain = 558.172
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sys_pll/inst'
Parsing XDC File [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:8]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:9]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_CLK'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:10]
WARNING: [Vivado 12-507] No nets matched 't[0]'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
WARNING: [Vivado 12-507] No nets matched 't[1]'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
WARNING: [Vivado 12-507] No nets matched 't[2]'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
WARNING: [Vivado 12-507] No nets matched 't[3]'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
WARNING: [Vivado 12-507] No nets matched 't[4]'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
WARNING: [Vivado 12-507] No nets matched 't[5]'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
WARNING: [Vivado 12-507] No nets matched 't[6]'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
WARNING: [Vivado 12-507] No nets matched 't[7]'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
WARNING: [Vivado 12-507] No nets matched 't[8]'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
WARNING: [Vivado 12-507] No nets matched 't[9]'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
WARNING: [Vivado 12-507] No nets matched 't[10]'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:12]
WARNING: [Vivado 12-507] No nets matched 'memc_inst/calib'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:18]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'memc_inst/sysrst'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:19]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'memc_inst/userrst'. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:20]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc:20]
Finished Parsing XDC File [E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.srcs/constrs_1/new/ddr-test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2610.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 4 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 167 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances

11 Infos, 15 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.156 ; gain = 1155.074
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.867 . Memory (MB): peak = 2610.156 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1209105a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 2628.117 ; gain = 17.961

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 8fdcb6ea36cf5617.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 3004.621 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: abd305e3

Time (s): cpu = 00:00:02 ; elapsed = 00:02:16 . Memory (MB): peak = 3004.621 ; gain = 33.246

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 into driver instance memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_full[5]_i_3 into driver instance memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_1 into driver instance memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_1 into driver instance memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1 into driver instance memc_inst/mig_inst/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 130375aac

Time (s): cpu = 00:00:02 ; elapsed = 00:02:17 . Memory (MB): peak = 3004.621 ; gain = 33.246
INFO: [Opt 31-389] Phase Retarget created 103 cells and removed 210 cells
INFO: [Opt 31-1021] In phase Retarget, 339 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: ee45731e

Time (s): cpu = 00:00:02 ; elapsed = 00:02:17 . Memory (MB): peak = 3004.621 ; gain = 33.246
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 83 cells
INFO: [Opt 31-1021] In phase Constant propagation, 289 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 109adedd3

Time (s): cpu = 00:00:02 ; elapsed = 00:02:17 . Memory (MB): peak = 3004.621 ; gain = 33.246
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 228 cells
INFO: [Opt 31-1021] In phase Sweep, 2020 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 13dd198d1

Time (s): cpu = 00:00:02 ; elapsed = 00:02:17 . Memory (MB): peak = 3004.621 ; gain = 33.246
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 13dd198d1

Time (s): cpu = 00:00:02 ; elapsed = 00:02:17 . Memory (MB): peak = 3004.621 ; gain = 33.246
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 10dc814ad

Time (s): cpu = 00:00:03 ; elapsed = 00:02:17 . Memory (MB): peak = 3004.621 ; gain = 33.246
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 294 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             103  |             210  |                                            339  |
|  Constant propagation         |               3  |              83  |                                            289  |
|  Sweep                        |               1  |             228  |                                           2020  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            294  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3004.621 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 20006a9a5

Time (s): cpu = 00:00:03 ; elapsed = 00:02:17 . Memory (MB): peak = 3004.621 ; gain = 33.246

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 33 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 1c8e9bd6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 3225.859 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c8e9bd6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3225.859 ; gain = 221.238

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c8e9bd6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3225.859 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3225.859 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1daad42f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3225.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 27 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:02:25 . Memory (MB): peak = 3225.859 ; gain = 615.703
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3225.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.runs/impl_1/ddr_test_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ddr_test_top_drc_opted.rpt -pb ddr_test_top_drc_opted.pb -rpx ddr_test_top_drc_opted.rpx
Command: report_drc -file ddr_test_top_drc_opted.rpt -pb ddr_test_top_drc_opted.pb -rpx ddr_test_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.runs/impl_1/ddr_test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3225.859 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14ef38bc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3225.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e6f35468

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.941 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16c0987da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16c0987da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3225.859 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16c0987da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f72653ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1bbb9cc94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1bbb9cc94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15b489907

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1271 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 568 nets or LUTs. Breaked 0 LUT, combined 568 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3225.859 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            568  |                   568  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            568  |                   568  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 133ba4949

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3225.859 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 12689fb04

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3225.859 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12689fb04

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1667cf11a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23f66ebda

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1af2a6686

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 219e94780

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c4604bd8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2268aaca5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e9f22d6a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3225.859 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e9f22d6a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1884ef92b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.155 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14af0434e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.671 . Memory (MB): peak = 3225.859 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 202e338e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.770 . Memory (MB): peak = 3225.859 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1884ef92b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.155. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 227520cd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3225.859 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3225.859 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 227520cd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 227520cd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 227520cd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3225.859 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 227520cd9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3225.859 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3225.859 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3225.859 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2246128fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3225.859 ; gain = 0.000
Ending Placer Task | Checksum: 174389dd8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 3225.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 27 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 3225.859 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.runs/impl_1/ddr_test_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ddr_test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3225.859 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ddr_test_top_utilization_placed.rpt -pb ddr_test_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ddr_test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3225.859 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.859 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 27 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.runs/impl_1/ddr_test_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c9186d12 ConstDB: 0 ShapeSum: ab2030c6 RouteDB: 0
Post Restoration Checksum: NetGraph: ea7893aa NumContArr: 91d01d1f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 17c48b0c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 3314.449 ; gain = 88.590

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17c48b0c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 3320.453 ; gain = 94.594

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17c48b0c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 3320.453 ; gain = 94.594
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c5914344

Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3355.188 ; gain = 129.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.156  | TNS=0.000  | WHS=-1.399 | THS=-403.159|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1f8200d69

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 3377.230 ; gain = 151.371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.156  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1bb479b88

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 3385.312 ; gain = 159.453

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15837
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15837
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e34ff50e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 3385.312 ; gain = 159.453

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e34ff50e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 3385.312 ; gain = 159.453
Phase 3 Initial Routing | Checksum: 184466724

Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 3385.312 ; gain = 159.453

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1178
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.156  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16921535c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 3385.312 ; gain = 159.453

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.156  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17de2ea43

Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 3385.312 ; gain = 159.453
Phase 4 Rip-up And Reroute | Checksum: 17de2ea43

Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 3385.312 ; gain = 159.453

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 152a94bbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 3385.312 ; gain = 159.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.156  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1809dc79c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 3385.312 ; gain = 159.453

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1809dc79c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 3385.312 ; gain = 159.453
Phase 5 Delay and Skew Optimization | Checksum: 1809dc79c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 3385.312 ; gain = 159.453

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 199142da9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3385.312 ; gain = 159.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.156  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bed2652e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3385.312 ; gain = 159.453
Phase 6 Post Hold Fix | Checksum: 1bed2652e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3385.312 ; gain = 159.453

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.91831 %
  Global Horizontal Routing Utilization  = 3.40189 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a48a4a23

Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3385.312 ; gain = 159.453

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a48a4a23

Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 3385.312 ; gain = 159.453

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a4d4d0b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 3385.312 ; gain = 159.453

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.156  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a4d4d0b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 3385.312 ; gain = 159.453
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 3385.312 ; gain = 159.453

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 27 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 3385.312 ; gain = 159.453
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3389.387 ; gain = 4.074
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.runs/impl_1/ddr_test_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ddr_test_top_drc_routed.rpt -pb ddr_test_top_drc_routed.pb -rpx ddr_test_top_drc_routed.rpx
Command: report_drc -file ddr_test_top_drc_routed.rpt -pb ddr_test_top_drc_routed.pb -rpx ddr_test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.runs/impl_1/ddr_test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ddr_test_top_methodology_drc_routed.rpt -pb ddr_test_top_methodology_drc_routed.pb -rpx ddr_test_top_methodology_drc_routed.rpx
Command: report_methodology -file ddr_test_top_methodology_drc_routed.rpt -pb ddr_test_top_methodology_drc_routed.pb -rpx ddr_test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Xilinx/PLD/pld-repo/projects/ddr-test/ddr-test.runs/impl_1/ddr_test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ddr_test_top_power_routed.rpt -pb ddr_test_top_power_summary_routed.pb -rpx ddr_test_top_power_routed.rpx
Command: report_power -file ddr_test_top_power_routed.rpt -pb ddr_test_top_power_summary_routed.pb -rpx ddr_test_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
136 Infos, 27 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3432.785 ; gain = 40.621
INFO: [runtcl-4] Executing : report_route_status -file ddr_test_top_route_status.rpt -pb ddr_test_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ddr_test_top_timing_summary_routed.rpt -pb ddr_test_top_timing_summary_routed.pb -rpx ddr_test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ddr_test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ddr_test_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ddr_test_top_bus_skew_routed.rpt -pb ddr_test_top_bus_skew_routed.pb -rpx ddr_test_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 14 14:24:00 2023...
