$date
	Sun Jun 12 23:58:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_Sequence_Recognizer $end
$var wire 1 ! z $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module M0 $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 3 % next_state [2:0] $end
$var reg 3 & state [2:0] $end
$var reg 1 ' z $end
$upscope $end
$scope module M1 $end
$var wire 1 ( Da $end
$var wire 1 ) Db $end
$var wire 1 * Dc $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var wire 1 ! z $end
$var wire 1 + c $end
$var wire 1 , b $end
$var wire 1 - a $end
$scope module Ma $end
$var wire 1 ( D $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var reg 1 - Q $end
$upscope $end
$scope module Mb $end
$var wire 1 ) D $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var reg 1 , Q $end
$upscope $end
$scope module Mc $end
$var wire 1 * D $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
1*
0)
0(
0'
b0 &
b1 %
0$
0#
0"
0!
$end
#5
1#
#10
1+
b1 &
1"
#15
1)
0*
b10 %
0"
1$
#20
0)
1(
b100 %
b10 &
1,
0+
1"
#25
1*
0(
1)
b11 %
1!
1'
0"
0$
#30
0*
1(
0!
0'
b110 %
1+
b11 &
1"
#35
0(
1)
b10 %
0"
1$
#40
0)
1(
b100 %
b10 &
0+
1"
#45
1*
0(
1)
b11 %
1!
1'
0"
0$
#50
0*
1(
0!
0'
b110 %
1+
b11 &
1"
#55
0(
1)
b10 %
0"
1$
#60
0)
1(
b100 %
b10 &
0+
1"
#65
1*
0(
1)
b11 %
1!
1'
0"
0$
#70
0*
1(
0!
0'
b110 %
1+
b11 &
1"
#75
0(
1)
b10 %
0"
1$
#80
0)
1(
b100 %
b10 &
0+
1"
#85
1*
0(
1)
b11 %
1!
1'
0"
0$
#95
0*
1(
0)
0!
0'
b100 %
1$
#100
