#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17a98f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17a9a80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x179c2d0 .functor NOT 1, L_0x17f8d10, C4<0>, C4<0>, C4<0>;
L_0x17f8af0 .functor XOR 2, L_0x17f8990, L_0x17f8a50, C4<00>, C4<00>;
L_0x17f8c00 .functor XOR 2, L_0x17f8af0, L_0x17f8b60, C4<00>, C4<00>;
v0x17f40c0_0 .net *"_ivl_10", 1 0, L_0x17f8b60;  1 drivers
v0x17f41c0_0 .net *"_ivl_12", 1 0, L_0x17f8c00;  1 drivers
v0x17f42a0_0 .net *"_ivl_2", 1 0, L_0x17f7430;  1 drivers
v0x17f4360_0 .net *"_ivl_4", 1 0, L_0x17f8990;  1 drivers
v0x17f4440_0 .net *"_ivl_6", 1 0, L_0x17f8a50;  1 drivers
v0x17f4570_0 .net *"_ivl_8", 1 0, L_0x17f8af0;  1 drivers
v0x17f4650_0 .net "a", 0 0, v0x17f0e70_0;  1 drivers
v0x17f46f0_0 .net "b", 0 0, v0x17f0f10_0;  1 drivers
v0x17f4790_0 .net "c", 0 0, v0x17f0fb0_0;  1 drivers
v0x17f4830_0 .var "clk", 0 0;
v0x17f48d0_0 .net "d", 0 0, v0x17f10f0_0;  1 drivers
v0x17f4970_0 .net "out_pos_dut", 0 0, L_0x17f8810;  1 drivers
v0x17f4a10_0 .net "out_pos_ref", 0 0, L_0x17f5f40;  1 drivers
v0x17f4ab0_0 .net "out_sop_dut", 0 0, L_0x17f6ea0;  1 drivers
v0x17f4b50_0 .net "out_sop_ref", 0 0, L_0x17cb620;  1 drivers
v0x17f4bf0_0 .var/2u "stats1", 223 0;
v0x17f4c90_0 .var/2u "strobe", 0 0;
v0x17f4d30_0 .net "tb_match", 0 0, L_0x17f8d10;  1 drivers
v0x17f4e00_0 .net "tb_mismatch", 0 0, L_0x179c2d0;  1 drivers
v0x17f4ea0_0 .net "wavedrom_enable", 0 0, v0x17f13c0_0;  1 drivers
v0x17f4f70_0 .net "wavedrom_title", 511 0, v0x17f1460_0;  1 drivers
L_0x17f7430 .concat [ 1 1 0 0], L_0x17f5f40, L_0x17cb620;
L_0x17f8990 .concat [ 1 1 0 0], L_0x17f5f40, L_0x17cb620;
L_0x17f8a50 .concat [ 1 1 0 0], L_0x17f8810, L_0x17f6ea0;
L_0x17f8b60 .concat [ 1 1 0 0], L_0x17f5f40, L_0x17cb620;
L_0x17f8d10 .cmp/eeq 2, L_0x17f7430, L_0x17f8c00;
S_0x17a9c10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17a9a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x179c6b0 .functor AND 1, v0x17f0fb0_0, v0x17f10f0_0, C4<1>, C4<1>;
L_0x179ca90 .functor NOT 1, v0x17f0e70_0, C4<0>, C4<0>, C4<0>;
L_0x179ce70 .functor NOT 1, v0x17f0f10_0, C4<0>, C4<0>, C4<0>;
L_0x179d0f0 .functor AND 1, L_0x179ca90, L_0x179ce70, C4<1>, C4<1>;
L_0x17b4480 .functor AND 1, L_0x179d0f0, v0x17f0fb0_0, C4<1>, C4<1>;
L_0x17cb620 .functor OR 1, L_0x179c6b0, L_0x17b4480, C4<0>, C4<0>;
L_0x17f53c0 .functor NOT 1, v0x17f0f10_0, C4<0>, C4<0>, C4<0>;
L_0x17f5430 .functor OR 1, L_0x17f53c0, v0x17f10f0_0, C4<0>, C4<0>;
L_0x17f5540 .functor AND 1, v0x17f0fb0_0, L_0x17f5430, C4<1>, C4<1>;
L_0x17f5600 .functor NOT 1, v0x17f0e70_0, C4<0>, C4<0>, C4<0>;
L_0x17f56d0 .functor OR 1, L_0x17f5600, v0x17f0f10_0, C4<0>, C4<0>;
L_0x17f5740 .functor AND 1, L_0x17f5540, L_0x17f56d0, C4<1>, C4<1>;
L_0x17f58c0 .functor NOT 1, v0x17f0f10_0, C4<0>, C4<0>, C4<0>;
L_0x17f5930 .functor OR 1, L_0x17f58c0, v0x17f10f0_0, C4<0>, C4<0>;
L_0x17f5850 .functor AND 1, v0x17f0fb0_0, L_0x17f5930, C4<1>, C4<1>;
L_0x17f5ac0 .functor NOT 1, v0x17f0e70_0, C4<0>, C4<0>, C4<0>;
L_0x17f5bc0 .functor OR 1, L_0x17f5ac0, v0x17f10f0_0, C4<0>, C4<0>;
L_0x17f5c80 .functor AND 1, L_0x17f5850, L_0x17f5bc0, C4<1>, C4<1>;
L_0x17f5e30 .functor XNOR 1, L_0x17f5740, L_0x17f5c80, C4<0>, C4<0>;
v0x179bc00_0 .net *"_ivl_0", 0 0, L_0x179c6b0;  1 drivers
v0x179c000_0 .net *"_ivl_12", 0 0, L_0x17f53c0;  1 drivers
v0x179c3e0_0 .net *"_ivl_14", 0 0, L_0x17f5430;  1 drivers
v0x179c7c0_0 .net *"_ivl_16", 0 0, L_0x17f5540;  1 drivers
v0x179cba0_0 .net *"_ivl_18", 0 0, L_0x17f5600;  1 drivers
v0x179cf80_0 .net *"_ivl_2", 0 0, L_0x179ca90;  1 drivers
v0x179d200_0 .net *"_ivl_20", 0 0, L_0x17f56d0;  1 drivers
v0x17ef3e0_0 .net *"_ivl_24", 0 0, L_0x17f58c0;  1 drivers
v0x17ef4c0_0 .net *"_ivl_26", 0 0, L_0x17f5930;  1 drivers
v0x17ef5a0_0 .net *"_ivl_28", 0 0, L_0x17f5850;  1 drivers
v0x17ef680_0 .net *"_ivl_30", 0 0, L_0x17f5ac0;  1 drivers
v0x17ef760_0 .net *"_ivl_32", 0 0, L_0x17f5bc0;  1 drivers
v0x17ef840_0 .net *"_ivl_36", 0 0, L_0x17f5e30;  1 drivers
L_0x7f514b68d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17ef900_0 .net *"_ivl_38", 0 0, L_0x7f514b68d018;  1 drivers
v0x17ef9e0_0 .net *"_ivl_4", 0 0, L_0x179ce70;  1 drivers
v0x17efac0_0 .net *"_ivl_6", 0 0, L_0x179d0f0;  1 drivers
v0x17efba0_0 .net *"_ivl_8", 0 0, L_0x17b4480;  1 drivers
v0x17efc80_0 .net "a", 0 0, v0x17f0e70_0;  alias, 1 drivers
v0x17efd40_0 .net "b", 0 0, v0x17f0f10_0;  alias, 1 drivers
v0x17efe00_0 .net "c", 0 0, v0x17f0fb0_0;  alias, 1 drivers
v0x17efec0_0 .net "d", 0 0, v0x17f10f0_0;  alias, 1 drivers
v0x17eff80_0 .net "out_pos", 0 0, L_0x17f5f40;  alias, 1 drivers
v0x17f0040_0 .net "out_sop", 0 0, L_0x17cb620;  alias, 1 drivers
v0x17f0100_0 .net "pos0", 0 0, L_0x17f5740;  1 drivers
v0x17f01c0_0 .net "pos1", 0 0, L_0x17f5c80;  1 drivers
L_0x17f5f40 .functor MUXZ 1, L_0x7f514b68d018, L_0x17f5740, L_0x17f5e30, C4<>;
S_0x17f0340 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17a9a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17f0e70_0 .var "a", 0 0;
v0x17f0f10_0 .var "b", 0 0;
v0x17f0fb0_0 .var "c", 0 0;
v0x17f1050_0 .net "clk", 0 0, v0x17f4830_0;  1 drivers
v0x17f10f0_0 .var "d", 0 0;
v0x17f11e0_0 .var/2u "fail", 0 0;
v0x17f1280_0 .var/2u "fail1", 0 0;
v0x17f1320_0 .net "tb_match", 0 0, L_0x17f8d10;  alias, 1 drivers
v0x17f13c0_0 .var "wavedrom_enable", 0 0;
v0x17f1460_0 .var "wavedrom_title", 511 0;
E_0x17a8260/0 .event negedge, v0x17f1050_0;
E_0x17a8260/1 .event posedge, v0x17f1050_0;
E_0x17a8260 .event/or E_0x17a8260/0, E_0x17a8260/1;
S_0x17f0670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17f0340;
 .timescale -12 -12;
v0x17f08b0_0 .var/2s "i", 31 0;
E_0x17a8100 .event posedge, v0x17f1050_0;
S_0x17f09b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17f0340;
 .timescale -12 -12;
v0x17f0bb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17f0c90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17f0340;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17f1640 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17a9a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17f60f0 .functor NOT 1, v0x17f0e70_0, C4<0>, C4<0>, C4<0>;
L_0x17f6180 .functor NOT 1, v0x17f0f10_0, C4<0>, C4<0>, C4<0>;
L_0x17f6320 .functor AND 1, L_0x17f60f0, L_0x17f6180, C4<1>, C4<1>;
L_0x17f6430 .functor AND 1, L_0x17f6320, v0x17f0fb0_0, C4<1>, C4<1>;
L_0x17f6630 .functor NOT 1, v0x17f10f0_0, C4<0>, C4<0>, C4<0>;
L_0x17f67b0 .functor AND 1, L_0x17f6430, L_0x17f6630, C4<1>, C4<1>;
L_0x17f6900 .functor NOT 1, v0x17f0e70_0, C4<0>, C4<0>, C4<0>;
L_0x17f6a80 .functor AND 1, L_0x17f6900, v0x17f0f10_0, C4<1>, C4<1>;
L_0x17f6b90 .functor AND 1, L_0x17f6a80, v0x17f0fb0_0, C4<1>, C4<1>;
L_0x17f6c50 .functor AND 1, L_0x17f6b90, v0x17f10f0_0, C4<1>, C4<1>;
L_0x17f6d70 .functor OR 1, L_0x17f67b0, L_0x17f6c50, C4<0>, C4<0>;
L_0x17f6e30 .functor AND 1, v0x17f0e70_0, v0x17f0f10_0, C4<1>, C4<1>;
L_0x17f6f10 .functor AND 1, L_0x17f6e30, v0x17f0fb0_0, C4<1>, C4<1>;
L_0x17f6fd0 .functor AND 1, L_0x17f6f10, v0x17f10f0_0, C4<1>, C4<1>;
L_0x17f6ea0 .functor OR 1, L_0x17f6d70, L_0x17f6fd0, C4<0>, C4<0>;
L_0x17f7200 .functor NOT 1, v0x17f0f10_0, C4<0>, C4<0>, C4<0>;
L_0x17f7300 .functor OR 1, v0x17f0e70_0, L_0x17f7200, C4<0>, C4<0>;
L_0x17f73c0 .functor NOT 1, v0x17f0fb0_0, C4<0>, C4<0>, C4<0>;
L_0x17f74d0 .functor OR 1, L_0x17f7300, L_0x17f73c0, C4<0>, C4<0>;
L_0x17f75e0 .functor NOT 1, v0x17f10f0_0, C4<0>, C4<0>, C4<0>;
L_0x17f7700 .functor OR 1, L_0x17f74d0, L_0x17f75e0, C4<0>, C4<0>;
L_0x17f7810 .functor NOT 1, v0x17f0e70_0, C4<0>, C4<0>, C4<0>;
L_0x17f7940 .functor OR 1, L_0x17f7810, v0x17f0f10_0, C4<0>, C4<0>;
L_0x17f7a00 .functor NOT 1, v0x17f0fb0_0, C4<0>, C4<0>, C4<0>;
L_0x17f7b40 .functor OR 1, L_0x17f7940, L_0x17f7a00, C4<0>, C4<0>;
L_0x17f7c50 .functor NOT 1, v0x17f10f0_0, C4<0>, C4<0>, C4<0>;
L_0x17f7da0 .functor OR 1, L_0x17f7b40, L_0x17f7c50, C4<0>, C4<0>;
L_0x17f7eb0 .functor AND 1, L_0x17f7700, L_0x17f7da0, C4<1>, C4<1>;
L_0x17f80b0 .functor NOT 1, v0x17f0e70_0, C4<0>, C4<0>, C4<0>;
L_0x17f8120 .functor NOT 1, v0x17f0f10_0, C4<0>, C4<0>, C4<0>;
L_0x17f8290 .functor OR 1, L_0x17f80b0, L_0x17f8120, C4<0>, C4<0>;
L_0x17f83a0 .functor OR 1, L_0x17f8290, v0x17f0fb0_0, C4<0>, C4<0>;
L_0x17f8570 .functor NOT 1, v0x17f10f0_0, C4<0>, C4<0>, C4<0>;
L_0x17f85e0 .functor OR 1, L_0x17f83a0, L_0x17f8570, C4<0>, C4<0>;
L_0x17f8810 .functor AND 1, L_0x17f7eb0, L_0x17f85e0, C4<1>, C4<1>;
v0x17f1800_0 .net *"_ivl_0", 0 0, L_0x17f60f0;  1 drivers
v0x17f18e0_0 .net *"_ivl_10", 0 0, L_0x17f67b0;  1 drivers
v0x17f19c0_0 .net *"_ivl_12", 0 0, L_0x17f6900;  1 drivers
v0x17f1ab0_0 .net *"_ivl_14", 0 0, L_0x17f6a80;  1 drivers
v0x17f1b90_0 .net *"_ivl_16", 0 0, L_0x17f6b90;  1 drivers
v0x17f1cc0_0 .net *"_ivl_18", 0 0, L_0x17f6c50;  1 drivers
v0x17f1da0_0 .net *"_ivl_2", 0 0, L_0x17f6180;  1 drivers
v0x17f1e80_0 .net *"_ivl_20", 0 0, L_0x17f6d70;  1 drivers
v0x17f1f60_0 .net *"_ivl_22", 0 0, L_0x17f6e30;  1 drivers
v0x17f20d0_0 .net *"_ivl_24", 0 0, L_0x17f6f10;  1 drivers
v0x17f21b0_0 .net *"_ivl_26", 0 0, L_0x17f6fd0;  1 drivers
v0x17f2290_0 .net *"_ivl_30", 0 0, L_0x17f7200;  1 drivers
v0x17f2370_0 .net *"_ivl_32", 0 0, L_0x17f7300;  1 drivers
v0x17f2450_0 .net *"_ivl_34", 0 0, L_0x17f73c0;  1 drivers
v0x17f2530_0 .net *"_ivl_36", 0 0, L_0x17f74d0;  1 drivers
v0x17f2610_0 .net *"_ivl_38", 0 0, L_0x17f75e0;  1 drivers
v0x17f26f0_0 .net *"_ivl_4", 0 0, L_0x17f6320;  1 drivers
v0x17f28e0_0 .net *"_ivl_40", 0 0, L_0x17f7700;  1 drivers
v0x17f29c0_0 .net *"_ivl_42", 0 0, L_0x17f7810;  1 drivers
v0x17f2aa0_0 .net *"_ivl_44", 0 0, L_0x17f7940;  1 drivers
v0x17f2b80_0 .net *"_ivl_46", 0 0, L_0x17f7a00;  1 drivers
v0x17f2c60_0 .net *"_ivl_48", 0 0, L_0x17f7b40;  1 drivers
v0x17f2d40_0 .net *"_ivl_50", 0 0, L_0x17f7c50;  1 drivers
v0x17f2e20_0 .net *"_ivl_52", 0 0, L_0x17f7da0;  1 drivers
v0x17f2f00_0 .net *"_ivl_54", 0 0, L_0x17f7eb0;  1 drivers
v0x17f2fe0_0 .net *"_ivl_56", 0 0, L_0x17f80b0;  1 drivers
v0x17f30c0_0 .net *"_ivl_58", 0 0, L_0x17f8120;  1 drivers
v0x17f31a0_0 .net *"_ivl_6", 0 0, L_0x17f6430;  1 drivers
v0x17f3280_0 .net *"_ivl_60", 0 0, L_0x17f8290;  1 drivers
v0x17f3360_0 .net *"_ivl_62", 0 0, L_0x17f83a0;  1 drivers
v0x17f3440_0 .net *"_ivl_64", 0 0, L_0x17f8570;  1 drivers
v0x17f3520_0 .net *"_ivl_66", 0 0, L_0x17f85e0;  1 drivers
v0x17f3600_0 .net *"_ivl_8", 0 0, L_0x17f6630;  1 drivers
v0x17f38f0_0 .net "a", 0 0, v0x17f0e70_0;  alias, 1 drivers
v0x17f3990_0 .net "b", 0 0, v0x17f0f10_0;  alias, 1 drivers
v0x17f3a80_0 .net "c", 0 0, v0x17f0fb0_0;  alias, 1 drivers
v0x17f3b70_0 .net "d", 0 0, v0x17f10f0_0;  alias, 1 drivers
v0x17f3c60_0 .net "out_pos", 0 0, L_0x17f8810;  alias, 1 drivers
v0x17f3d20_0 .net "out_sop", 0 0, L_0x17f6ea0;  alias, 1 drivers
S_0x17f3ea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17a9a80;
 .timescale -12 -12;
E_0x17919f0 .event anyedge, v0x17f4c90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17f4c90_0;
    %nor/r;
    %assign/vec4 v0x17f4c90_0, 0;
    %wait E_0x17919f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17f0340;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f11e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f1280_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17f0340;
T_4 ;
    %wait E_0x17a8260;
    %load/vec4 v0x17f1320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17f11e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17f0340;
T_5 ;
    %wait E_0x17a8100;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %wait E_0x17a8100;
    %load/vec4 v0x17f11e0_0;
    %store/vec4 v0x17f1280_0, 0, 1;
    %fork t_1, S_0x17f0670;
    %jmp t_0;
    .scope S_0x17f0670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17f08b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17f08b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17a8100;
    %load/vec4 v0x17f08b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f08b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17f08b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17f0340;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a8260;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17f10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f0f10_0, 0;
    %assign/vec4 v0x17f0e70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17f11e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17f1280_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17a9a80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f4830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f4c90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17a9a80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17f4830_0;
    %inv;
    %store/vec4 v0x17f4830_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17a9a80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17f1050_0, v0x17f4e00_0, v0x17f4650_0, v0x17f46f0_0, v0x17f4790_0, v0x17f48d0_0, v0x17f4b50_0, v0x17f4ab0_0, v0x17f4a10_0, v0x17f4970_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17a9a80;
T_9 ;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17a9a80;
T_10 ;
    %wait E_0x17a8260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f4bf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4bf0_0, 4, 32;
    %load/vec4 v0x17f4d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4bf0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f4bf0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4bf0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17f4b50_0;
    %load/vec4 v0x17f4b50_0;
    %load/vec4 v0x17f4ab0_0;
    %xor;
    %load/vec4 v0x17f4b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4bf0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4bf0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17f4a10_0;
    %load/vec4 v0x17f4a10_0;
    %load/vec4 v0x17f4970_0;
    %xor;
    %load/vec4 v0x17f4a10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4bf0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17f4bf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f4bf0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter3/response1/top_module.sv";
