module RAM1(clk, we, inaddr, outaddr, din, dout);
	input clk;
	input we;
	input [3:0]inaddr, outaddr;
	input [7:0]din;
	output reg [7:0]dout;
	
	reg [15:0] ram [7:0];
	
	
	
	
endmodule 