

================================================================
== Vitis HLS Report for 'mSP_findLRBounds'
================================================================
* Date:           Tue Jul 30 23:06:09 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.669 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mSP_findLRBounds_LRdiscovery  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idxprom1 = zext i3 %i_read"   --->   Operation 7 'zext' 'idxprom1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trapezoid_edges_V_addr = getelementptr i26 %trapezoid_edges_V, i64 0, i64 %idxprom1"   --->   Operation 8 'getelementptr' 'trapezoid_edges_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.69ns)   --->   "%rhs_1 = load i3 %trapezoid_edges_V_addr"   --->   Operation 9 'load' 'rhs_1' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%row_list_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %row_list_size"   --->   Operation 10 'read' 'row_list_size_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.69ns)   --->   "%rhs_1 = load i3 %trapezoid_edges_V_addr"   --->   Operation 11 'load' 'rhs_1' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%rhs = zext i26 %rhs_1"   --->   Operation 12 'zext' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln1698 = br void" [patchMaker.cpp:1698]   --->   Operation 13 'br' 'br_ln1698' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%left_bound_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1700, void %.split" [patchMaker.cpp:1700]   --->   Operation 14 'phi' 'left_bound_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph, i32 %add_ln1698, void %.split" [patchMaker.cpp:1702]   --->   Operation 15 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%lbVal = phi i64 9223372036854775807, void %.lr.ph, i64 %lbVal_2, void %.split"   --->   Operation 16 'phi' 'lbVal' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.88ns)   --->   "%add_ln1698 = add i32 %j, i32 1" [patchMaker.cpp:1698]   --->   Operation 17 'add' 'add_ln1698' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln1698 = icmp_eq  i32 %j, i32 %row_list_size_read" [patchMaker.cpp:1698]   --->   Operation 19 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1698 = br i1 %icmp_ln1698, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:1698]   --->   Operation 20 'br' 'br_ln1698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1702_cast = zext i32 %j" [patchMaker.cpp:1702]   --->   Operation 21 'zext' 'trunc_ln1702_cast' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%row_list_addr = getelementptr i32 %row_list, i64 0, i64 %trunc_ln1702_cast"   --->   Operation 22 'getelementptr' 'row_list_addr' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (1.19ns)   --->   "%lhs = load i8 %row_list_addr"   --->   Operation 23 'load' 'lhs' <Predicate = (!icmp_ln1698)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 4.66>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln1694 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [patchMaker.cpp:1694]   --->   Operation 24 'specloopname' 'specloopname_ln1694' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (1.19ns)   --->   "%lhs = load i8 %row_list_addr"   --->   Operation 25 'load' 'lhs' <Predicate = (!icmp_ln1698)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %lhs"   --->   Operation 26 'sext' 'sext_ln215' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.88ns)   --->   "%ret = add i33 %sext_ln215, i33 %rhs"   --->   Operation 27 'add' 'ret' <Predicate = (!icmp_ln1698)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.89ns)   --->   "%sub_ln180 = sub i33 0, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 28 'sub' 'sub_ln180' <Predicate = (!icmp_ln1698)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 29 'bitselect' 'tmp' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.22ns)   --->   "%lbVal_1 = select i1 %tmp, i33 %sub_ln180, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 30 'select' 'lbVal_1' <Predicate = (!icmp_ln1698)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1694 = sext i33 %lbVal_1" [patchMaker.cpp:1694]   --->   Operation 31 'sext' 'sext_ln1694' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.06ns)   --->   "%icmp_ln1700 = icmp_slt  i64 %sext_ln1694, i64 %lbVal" [patchMaker.cpp:1700]   --->   Operation 32 'icmp' 'icmp_ln1700' <Predicate = (!icmp_ln1698)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.22ns)   --->   "%select_ln1700 = select i1 %icmp_ln1700, i32 %j, i32 %left_bound_write_assign" [patchMaker.cpp:1700]   --->   Operation 33 'select' 'select_ln1700' <Predicate = (!icmp_ln1698)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.41ns)   --->   "%lbVal_2 = select i1 %icmp_ln1700, i64 %sext_ln1694, i64 %lbVal" [patchMaker.cpp:1700]   --->   Operation 34 'select' 'lbVal_2' <Predicate = (!icmp_ln1698)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln1698)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln1700 = ret i32 %left_bound_write_assign" [patchMaker.cpp:1700]   --->   Operation 36 'ret' 'ret_ln1700' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	wire read on port 'i' [7]  (0 ns)
	'getelementptr' operation ('trapezoid_edges_V_addr') [9]  (0 ns)
	'load' operation ('rhs') on array 'trapezoid_edges_V' [10]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'trapezoid_edges_V' [10]  (0.699 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1702) with incoming values : ('add_ln1698', patchMaker.cpp:1698) [15]  (0 ns)
	'getelementptr' operation ('row_list_addr') [24]  (0 ns)
	'load' operation ('lhs') on array 'row_list' [25]  (1.2 ns)

 <State 4>: 4.67ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'row_list' [25]  (1.2 ns)
	'add' operation ('ret') [27]  (0.88 ns)
	'sub' operation ('sub_ln180', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [28]  (0.89 ns)
	'select' operation ('lbVal', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [30]  (0.227 ns)
	'icmp' operation ('icmp_ln1700', patchMaker.cpp:1700) [32]  (1.06 ns)
	'select' operation ('lbVal', patchMaker.cpp:1700) [34]  (0.411 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
