

================================================================
== Vivado HLS Report for 'axi_algorithm'
================================================================
* Date:           Thu Mar 23 13:40:40 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       sweepMinNoFilter
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.11|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14345|  25620|  14346|  25621|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-------+-------+-------+-------+----------+
        |                                |                      |    Latency    |    Interval   | Pipeline |
        |            Instance            |        Module        |  min  |  max  |  min  |  max  |   Type   |
        +--------------------------------+----------------------+-------+-------+-------+-------+----------+
        |grp_sweep_algorithm_DECM_fu_76  |sweep_algorithm_DECM  |  14342|  25610|  14342|  25610|   none   |
        |grp_write_data_fu_89            |write_data            |      6|      6|      6|      6|   none   |
        |buf_Tj_in_0_V_read_data_fu_109  |read_data             |      0|      0|      1|      1| function |
        +--------------------------------+----------------------+-------+-------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     88|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|   2048|  160915|  63069|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    378|
|Register         |        -|      -|     307|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|   2048|  161222|  63535|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|    930|     151|    119|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+--------+-------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|   FF   |  LUT  |
    +--------------------------------+----------------------+---------+-------+--------+-------+
    |buf_Tj_in_0_V_read_data_fu_109  |read_data             |        0|      0|       1|     11|
    |grp_sweep_algorithm_DECM_fu_76  |sweep_algorithm_DECM  |       10|   2048|  160815|  62949|
    |grp_write_data_fu_89            |write_data            |        0|      0|      99|    109|
    +--------------------------------+----------------------+---------+-------+--------+-------+
    |Total                           |                      |       10|   2048|  160915|  63069|
    +--------------------------------+----------------------+---------+-------+--------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |input_AX_ALG_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALG_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_id_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_last_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALG_user_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_id_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_user_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_s_fu_132_p2                        |   icmp   |      0|  0|  16|          32|           1|
    |ap_block_state5                        |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  88|          89|          44|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  33|          6|    1|          6|
    |input_AX_ALG_TDATA_blk_n         |   9|          2|    1|          2|
    |input_AX_ALG_data_V_0_data_out   |   9|          2|   32|         64|
    |input_AX_ALG_data_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALG_dest_V_0_data_out   |   9|          2|    5|         10|
    |input_AX_ALG_dest_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALG_id_V_0_data_out     |   9|          2|    5|         10|
    |input_AX_ALG_id_V_0_state        |  15|          3|    2|          6|
    |input_AX_ALG_keep_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALG_keep_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALG_last_V_0_data_out   |   9|          2|    1|          2|
    |input_AX_ALG_last_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALG_strb_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALG_strb_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALG_user_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALG_user_V_0_state      |  15|          3|    2|          6|
    |output_AX_ALG_data_V_1_data_out  |   9|          2|   32|         64|
    |output_AX_ALG_data_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_dest_V_1_data_out  |   9|          2|    5|         10|
    |output_AX_ALG_dest_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_id_V_1_data_out    |   9|          2|    5|         10|
    |output_AX_ALG_id_V_1_state       |  15|          3|    2|          6|
    |output_AX_ALG_keep_V_1_data_out  |   9|          2|    4|          8|
    |output_AX_ALG_keep_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_last_V_1_data_out  |   9|          2|    1|          2|
    |output_AX_ALG_last_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_strb_V_1_data_out  |   9|          2|    4|          8|
    |output_AX_ALG_strb_V_1_state     |  15|          3|    2|          6|
    |output_AX_ALG_user_V_1_data_out  |   9|          2|    4|          8|
    |output_AX_ALG_user_V_1_state     |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 378|         78|  140|        312|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   5|   0|    5|          0|
    |ap_reg_grp_sweep_algorithm_DECM_fu_76_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_write_data_fu_89_ap_start            |   1|   0|    1|          0|
    |input_AX_ALG_data_V_0_payload_A                 |  32|   0|   32|          0|
    |input_AX_ALG_data_V_0_payload_B                 |  32|   0|   32|          0|
    |input_AX_ALG_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_data_V_0_state                     |   2|   0|    2|          0|
    |input_AX_ALG_dest_V_0_payload_A                 |   5|   0|    5|          0|
    |input_AX_ALG_dest_V_0_payload_B                 |   5|   0|    5|          0|
    |input_AX_ALG_dest_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_dest_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_dest_V_0_state                     |   2|   0|    2|          0|
    |input_AX_ALG_id_V_0_payload_A                   |   5|   0|    5|          0|
    |input_AX_ALG_id_V_0_payload_B                   |   5|   0|    5|          0|
    |input_AX_ALG_id_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_AX_ALG_id_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_AX_ALG_id_V_0_state                       |   2|   0|    2|          0|
    |input_AX_ALG_keep_V_0_payload_A                 |   4|   0|    4|          0|
    |input_AX_ALG_keep_V_0_payload_B                 |   4|   0|    4|          0|
    |input_AX_ALG_keep_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_keep_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_keep_V_0_state                     |   2|   0|    2|          0|
    |input_AX_ALG_last_V_0_payload_A                 |   1|   0|    1|          0|
    |input_AX_ALG_last_V_0_payload_B                 |   1|   0|    1|          0|
    |input_AX_ALG_last_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_last_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_last_V_0_state                     |   2|   0|    2|          0|
    |input_AX_ALG_strb_V_0_payload_A                 |   4|   0|    4|          0|
    |input_AX_ALG_strb_V_0_payload_B                 |   4|   0|    4|          0|
    |input_AX_ALG_strb_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_strb_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_strb_V_0_state                     |   2|   0|    2|          0|
    |input_AX_ALG_user_V_0_payload_A                 |   4|   0|    4|          0|
    |input_AX_ALG_user_V_0_payload_B                 |   4|   0|    4|          0|
    |input_AX_ALG_user_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_AX_ALG_user_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_AX_ALG_user_V_0_state                     |   2|   0|    2|          0|
    |output_AX_ALG_data_V_1_payload_A                |  32|   0|   32|          0|
    |output_AX_ALG_data_V_1_payload_B                |  32|   0|   32|          0|
    |output_AX_ALG_data_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_data_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_data_V_1_state                    |   2|   0|    2|          0|
    |output_AX_ALG_dest_V_1_payload_A                |   5|   0|    5|          0|
    |output_AX_ALG_dest_V_1_payload_B                |   5|   0|    5|          0|
    |output_AX_ALG_dest_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_dest_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_dest_V_1_state                    |   2|   0|    2|          0|
    |output_AX_ALG_id_V_1_payload_A                  |   5|   0|    5|          0|
    |output_AX_ALG_id_V_1_payload_B                  |   5|   0|    5|          0|
    |output_AX_ALG_id_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_AX_ALG_id_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_AX_ALG_id_V_1_state                      |   2|   0|    2|          0|
    |output_AX_ALG_keep_V_1_payload_A                |   4|   0|    4|          0|
    |output_AX_ALG_keep_V_1_payload_B                |   4|   0|    4|          0|
    |output_AX_ALG_keep_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_keep_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_keep_V_1_state                    |   2|   0|    2|          0|
    |output_AX_ALG_last_V_1_payload_A                |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_payload_B                |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_state                    |   2|   0|    2|          0|
    |output_AX_ALG_strb_V_1_payload_A                |   4|   0|    4|          0|
    |output_AX_ALG_strb_V_1_payload_B                |   4|   0|    4|          0|
    |output_AX_ALG_strb_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_strb_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_strb_V_1_state                    |   2|   0|    2|          0|
    |output_AX_ALG_user_V_1_payload_A                |   4|   0|    4|          0|
    |output_AX_ALG_user_V_1_payload_B                |   4|   0|    4|          0|
    |output_AX_ALG_user_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_AX_ALG_user_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_AX_ALG_user_V_1_state                    |   2|   0|    2|          0|
    |p_Val2_1_reg_138                                |  24|   0|   24|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 307|   0|  307|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+----------------------+-----+-----+--------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none |     axi_algorithm    | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none |     axi_algorithm    | return value |
|input_AX_ALG_TDATA    |  in |   32|     axis     |  input_AX_ALG_data_V |    pointer   |
|input_AX_ALG_TVALID   |  in |    1|     axis     |  input_AX_ALG_dest_V |    pointer   |
|input_AX_ALG_TREADY   | out |    1|     axis     |  input_AX_ALG_dest_V |    pointer   |
|input_AX_ALG_TDEST    |  in |    5|     axis     |  input_AX_ALG_dest_V |    pointer   |
|input_AX_ALG_TKEEP    |  in |    4|     axis     |  input_AX_ALG_keep_V |    pointer   |
|input_AX_ALG_TSTRB    |  in |    4|     axis     |  input_AX_ALG_strb_V |    pointer   |
|input_AX_ALG_TUSER    |  in |    4|     axis     |  input_AX_ALG_user_V |    pointer   |
|input_AX_ALG_TLAST    |  in |    1|     axis     |  input_AX_ALG_last_V |    pointer   |
|input_AX_ALG_TID      |  in |    5|     axis     |   input_AX_ALG_id_V  |    pointer   |
|output_AX_ALG_TDATA   | out |   32|     axis     | output_AX_ALG_data_V |    pointer   |
|output_AX_ALG_TVALID  | out |    1|     axis     | output_AX_ALG_dest_V |    pointer   |
|output_AX_ALG_TREADY  |  in |    1|     axis     | output_AX_ALG_dest_V |    pointer   |
|output_AX_ALG_TDEST   | out |    5|     axis     | output_AX_ALG_dest_V |    pointer   |
|output_AX_ALG_TKEEP   | out |    4|     axis     | output_AX_ALG_keep_V |    pointer   |
|output_AX_ALG_TSTRB   | out |    4|     axis     | output_AX_ALG_strb_V |    pointer   |
|output_AX_ALG_TUSER   | out |    4|     axis     | output_AX_ALG_user_V |    pointer   |
|output_AX_ALG_TLAST   | out |    1|     axis     | output_AX_ALG_last_V |    pointer   |
|output_AX_ALG_TID     | out |    5|     axis     |  output_AX_ALG_id_V  |    pointer   |
|full_fifo             |  in |   32|    ap_none   |       full_fifo      |    scalar    |
+----------------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp_s)
	5  / (!tmp_s)
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 0.00ns

 <State 2>: 0.00ns
ST_2: buf_Tj_in_0_V (40)  [1/1] 0.00ns  loc: axi_algorithm.cpp:23
arrayctor.loop1.preheader:20  %buf_Tj_in_0_V = call fastcc i32 @read_data(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V)

ST_2: p_Val2_1 (41)  [1/1] 0.00ns  loc: axi_algorithm.cpp:23
arrayctor.loop1.preheader:21  %p_Val2_1 = trunc i32 %buf_Tj_in_0_V to i24

ST_2: StgValue_8 (42)  [2/2] 0.00ns  loc: axi_algorithm.cpp:31
arrayctor.loop1.preheader:22  call fastcc void @sweep_algorithm_DECM(i24 %p_Val2_1)


 <State 3>: 3.26ns
ST_3: StgValue_9 (20)  [1/1] 0.00ns
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_AX_ALG_data_V), !map !114

ST_3: StgValue_10 (21)  [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_keep_V), !map !118

ST_3: StgValue_11 (22)  [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_strb_V), !map !122

ST_3: StgValue_12 (23)  [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALG_user_V), !map !126

ST_3: StgValue_13 (24)  [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_AX_ALG_last_V), !map !130

ST_3: StgValue_14 (25)  [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALG_id_V), !map !134

ST_3: StgValue_15 (26)  [1/1] 0.00ns
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALG_dest_V), !map !138

ST_3: StgValue_16 (27)  [1/1] 0.00ns
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_AX_ALG_data_V), !map !142

ST_3: StgValue_17 (28)  [1/1] 0.00ns
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_keep_V), !map !148

ST_3: StgValue_18 (29)  [1/1] 0.00ns
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_strb_V), !map !152

ST_3: StgValue_19 (30)  [1/1] 0.00ns
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_user_V), !map !156

ST_3: StgValue_20 (31)  [1/1] 0.00ns
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_AX_ALG_last_V), !map !160

ST_3: StgValue_21 (32)  [1/1] 0.00ns
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALG_id_V), !map !164

ST_3: StgValue_22 (33)  [1/1] 0.00ns
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALG_dest_V), !map !168

ST_3: StgValue_23 (34)  [1/1] 0.00ns
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %full_fifo), !map !172

ST_3: StgValue_24 (35)  [1/1] 0.00ns
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @axi_algorithm_str) nounwind

ST_3: full_fifo_read (36)  [1/1] 0.00ns
arrayctor.loop1.preheader:16  %full_fifo_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %full_fifo)

ST_3: StgValue_26 (37)  [1/1] 0.00ns  loc: axi_algorithm.cpp:9
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_27 (38)  [1/1] 0.00ns
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i32* %input_AX_ALG_data_V, i4* %input_AX_ALG_keep_V, i4* %input_AX_ALG_strb_V, i4* %input_AX_ALG_user_V, i1* %input_AX_ALG_last_V, i5* %input_AX_ALG_id_V, i5* %input_AX_ALG_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_3: StgValue_28 (39)  [1/1] 0.00ns
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_3: StgValue_29 (42)  [1/2] 0.00ns  loc: axi_algorithm.cpp:31
arrayctor.loop1.preheader:22  call fastcc void @sweep_algorithm_DECM(i24 %p_Val2_1)

ST_3: tmp_s (43)  [1/1] 3.26ns  loc: axi_algorithm.cpp:37
arrayctor.loop1.preheader:23  %tmp_s = icmp eq i32 %full_fifo_read, 0

ST_3: StgValue_31 (44)  [1/1] 0.00ns  loc: axi_algorithm.cpp:37
arrayctor.loop1.preheader:24  br i1 %tmp_s, label %0, label %._crit_edge

ST_3: StgValue_32 (46)  [2/2] 0.00ns  loc: axi_algorithm.cpp:41
:0  call fastcc void @write_data(i1 undef, i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V)


 <State 4>: 1.96ns
ST_4: StgValue_33 (46)  [1/2] 1.96ns  loc: axi_algorithm.cpp:41
:0  call fastcc void @write_data(i1 undef, i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V)

ST_4: StgValue_34 (47)  [1/1] 0.00ns  loc: axi_algorithm.cpp:42
:1  br label %._crit_edge


 <State 5>: 0.00ns
ST_5: StgValue_35 (49)  [1/1] 0.00ns  loc: axi_algorithm.cpp:44
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_AX_ALG_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALG_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ full_fifo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aux_array_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ aux_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ contador]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sum_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_Tj_in_0_V  (call         ) [ 000000]
p_Val2_1       (trunc        ) [ 000100]
StgValue_9     (specbitsmap  ) [ 000000]
StgValue_10    (specbitsmap  ) [ 000000]
StgValue_11    (specbitsmap  ) [ 000000]
StgValue_12    (specbitsmap  ) [ 000000]
StgValue_13    (specbitsmap  ) [ 000000]
StgValue_14    (specbitsmap  ) [ 000000]
StgValue_15    (specbitsmap  ) [ 000000]
StgValue_16    (specbitsmap  ) [ 000000]
StgValue_17    (specbitsmap  ) [ 000000]
StgValue_18    (specbitsmap  ) [ 000000]
StgValue_19    (specbitsmap  ) [ 000000]
StgValue_20    (specbitsmap  ) [ 000000]
StgValue_21    (specbitsmap  ) [ 000000]
StgValue_22    (specbitsmap  ) [ 000000]
StgValue_23    (specbitsmap  ) [ 000000]
StgValue_24    (spectopmodule) [ 000000]
full_fifo_read (read         ) [ 000000]
StgValue_26    (specinterface) [ 000000]
StgValue_27    (specinterface) [ 000000]
StgValue_28    (specinterface) [ 000000]
StgValue_29    (call         ) [ 000000]
tmp_s          (icmp         ) [ 000100]
StgValue_31    (br           ) [ 000000]
StgValue_33    (call         ) [ 000000]
StgValue_34    (br           ) [ 000000]
StgValue_35    (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_AX_ALG_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_AX_ALG_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_AX_ALG_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_AX_ALG_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_AX_ALG_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_AX_ALG_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_AX_ALG_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALG_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_AX_ALG_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_AX_ALG_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_AX_ALG_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_AX_ALG_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_AX_ALG_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_AX_ALG_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_AX_ALG_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="full_fifo">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_fifo"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="aux_array_V_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_V_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="aux_array_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="contador">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contador"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sum_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_algorithm_DECM"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_algorithm_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="full_fifo_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_fifo_read/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_sweep_algorithm_DECM_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="24" slack="0"/>
<pin id="79" dir="0" index="2" bw="24" slack="0"/>
<pin id="80" dir="0" index="3" bw="32" slack="0"/>
<pin id="81" dir="0" index="4" bw="32" slack="0"/>
<pin id="82" dir="0" index="5" bw="42" slack="0"/>
<pin id="83" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_8/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_write_data_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="0" index="3" bw="4" slack="0"/>
<pin id="94" dir="0" index="4" bw="4" slack="0"/>
<pin id="95" dir="0" index="5" bw="4" slack="0"/>
<pin id="96" dir="0" index="6" bw="1" slack="0"/>
<pin id="97" dir="0" index="7" bw="5" slack="0"/>
<pin id="98" dir="0" index="8" bw="5" slack="0"/>
<pin id="99" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buf_Tj_in_0_V_read_data_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="0" index="3" bw="4" slack="0"/>
<pin id="114" dir="0" index="4" bw="4" slack="0"/>
<pin id="115" dir="0" index="5" bw="1" slack="0"/>
<pin id="116" dir="0" index="6" bw="5" slack="0"/>
<pin id="117" dir="0" index="7" bw="5" slack="0"/>
<pin id="118" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="buf_Tj_in_0_V/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_Val2_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="p_Val2_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="1"/>
<pin id="140" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="68" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="89" pin=5"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="89" pin=6"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="89" pin=7"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="89" pin=8"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="109" pin=5"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="109" pin=6"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="109" pin=7"/></net>

<net id="130"><net_src comp="109" pin="8"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="136"><net_src comp="70" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="127" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="76" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_AX_ALG_data_V | {3 4 }
	Port: output_AX_ALG_keep_V | {3 4 }
	Port: output_AX_ALG_strb_V | {3 4 }
	Port: output_AX_ALG_user_V | {3 4 }
	Port: output_AX_ALG_last_V | {3 4 }
	Port: output_AX_ALG_id_V | {3 4 }
	Port: output_AX_ALG_dest_V | {3 4 }
	Port: aux_array_V_1 | {2 3 }
	Port: aux_array_V | {2 3 }
	Port: contador | {2 3 }
	Port: sum_V | {2 3 }
 - Input state : 
	Port: axi_algorithm : input_AX_ALG_data_V | {2 }
	Port: axi_algorithm : input_AX_ALG_keep_V | {2 }
	Port: axi_algorithm : input_AX_ALG_strb_V | {2 }
	Port: axi_algorithm : input_AX_ALG_user_V | {2 }
	Port: axi_algorithm : input_AX_ALG_last_V | {2 }
	Port: axi_algorithm : input_AX_ALG_id_V | {2 }
	Port: axi_algorithm : input_AX_ALG_dest_V | {2 }
	Port: axi_algorithm : full_fifo | {3 }
	Port: axi_algorithm : aux_array_V_1 | {2 3 }
	Port: axi_algorithm : aux_array_V | {2 3 }
	Port: axi_algorithm : contador | {2 3 }
	Port: axi_algorithm : sum_V | {2 3 }
  - Chain level:
	State 1
	State 2
		p_Val2_1 : 1
		StgValue_8 : 2
	State 3
		StgValue_31 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | grp_sweep_algorithm_DECM_fu_76 |   2048  | 2679.57 |  158845 |  70815  |
|   call   |      grp_write_data_fu_89      |    0    |    0    |   127   |    35   |
|          | buf_Tj_in_0_V_read_data_fu_109 |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |          tmp_s_fu_132          |    0    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |    full_fifo_read_read_fu_70   |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |         p_Val2_1_fu_127        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   2048  | 2679.57 |  158972 |  70866  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
| aux_array_V |    1   |    0   |    0   |
|aux_array_V_1|    6   |    0   |    0   |
|    sum_V    |    3   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |   10   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|p_Val2_1_reg_138|   24   |
+----------------+--------+
|      Total     |   24   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_sweep_algorithm_DECM_fu_76 |  p1  |   2  |  24  |   48   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   48   ||  1.769  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |  2048  |  2679  | 158972 |  70866 |
|   Memory  |   10   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   24   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   10   |  2048  |  2681  | 158996 |  70875 |
+-----------+--------+--------+--------+--------+--------+
