// Seed: 3592789528
module module_0 ();
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri1 id_8,
    input wand id_9,
    input supply1 id_10
);
  logic [-1 : 1] id_12;
  ;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_21 = 32'd63,
    parameter id_4  = 32'd55,
    parameter id_5  = 32'd90,
    parameter id_6  = 32'd58
) (
    output tri1 id_0,
    output wor id_1,
    input supply1 module_2,
    output wor id_3,
    input wire _id_4,
    input tri1 _id_5,
    input supply0 _id_6
);
  wire [1 : id_6] id_8;
  wire id_9;
  tri1 id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20;
  assign id_14 = 1 == 1'd0;
  logic [-1 'b0 : id_5  !==  id_4] _id_21;
  module_0 modCall_1 ();
  wire [id_21 : 1 'h0] id_22;
endmodule
