line_shift_ram_0.vhd,vhdl,xil_defaultlib,../../../../prj_ocr.srcs/sources_1/ip/line_shift_ram_0/sim/line_shift_ram_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
