\hypertarget{structLPC__USART__T}{\section{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T Struct Reference}
\label{structLPC__USART__T}\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
}


U\-S\-A\-R\-T register block structure.  




{\ttfamily \#include $<$uart\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structLPC__USART__T_ac2e91646e820b1527747154d82778e48}{DLL}\\
\>\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{structLPC__USART__T_ae93392fb8e6c40f5b340ec0cf145ee1b}{THR}\\
\>\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structLPC__USART__T_a39191d418ae7de55f62202f25fd29083}{RBR}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structLPC__USART__T_a832413236bebfb6e6495c1055b9a85ae}{IER}\\
\>\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structLPC__USART__T_a3e9b4b467fbbf43e57e261fd826e5e97}{DLM}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{structLPC__USART__T_a01d439a681b9a7a486ad75c91a2f91c8}{FCR}\\
\>\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structLPC__USART__T_a470cdb18abc446a9768f404314c4a556}{IIR}\\
\}; \\

\end{tabbing}\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_aee4d95152fdd5222436368295e4307c2}{L\-C\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_a3fca7faf2cc9ec38e5a8566538cadf48}{M\-C\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__USART__T_a71f711aab2dc24f42d183abd449ce829}{L\-S\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__USART__T_ac4372e0a659dc1f4b5503a8825ed1971}{M\-S\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_a28417e4b3d19fcbb6c6ef116376ed58b}{S\-C\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_a443bb067899c7f269dc903a26522f44b}{A\-C\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_a85c78774fcee5d86f82a4bd497db2b00}{I\-C\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_ae35ac03aeeafd5a54f2c2c675b6dca4f}{F\-D\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_abd99c522dd0ccec4b7c7b1c08cc3c1fb}{O\-S\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_afa3989925f4b5c3edd74531748ccccb2}{T\-E\-R1}
\item 
uint32\-\_\-t \hyperlink{structLPC__USART__T_af3789f39fe00cc53f3055507eb9eb52c}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_aedc3d854bf59c2f0999a8ae22e3e7bb4}{H\-D\-E\-N}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__USART__T_a56453758b5fec0a80c808f746e3db741}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}1\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_aa8ad1461441995d0b618ff7f5b0e42be}{S\-C\-I\-C\-T\-R\-L}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_a6a7e49f50f49efbe8e11befcf6e7d6b4}{R\-S485\-C\-T\-R\-L}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_adfc2810503e8eb5f4d9bc4622500295e}{R\-S485\-A\-D\-R\-M\-A\-T\-C\-H}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_a6e9fc8109a269820386a36c81dc943ab}{R\-S485\-D\-L\-Y}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structLPC__USART__T_a799433e27ab7a1b61ba215ff1766a3e0}{SYNCCTRL}\\
\>\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structLPC__USART__T_a1e5a80261f84a375eda3b575bea8074a}{FIFOLVL}\\
\}; \\

\end{tabbing}\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__USART__T_afc422e0333356dc62b23d404bfdbd1de}{T\-E\-R2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\-S\-A\-R\-T register block structure. 

\subsection{Field Documentation}
\hypertarget{structLPC__USART__T_a3ee22c4a9706e4fbaa69d0743fa3c269}{\subsubsection[{"@23}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }}\label{structLPC__USART__T_a3ee22c4a9706e4fbaa69d0743fa3c269}
$<$ U\-S\-A\-R\-Tn Structure \hypertarget{structLPC__USART__T_ab1491a5ac3758bc997d3adb7d4f37d9f}{\subsubsection[{"@25}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }}\label{structLPC__USART__T_ab1491a5ac3758bc997d3adb7d4f37d9f}
\hypertarget{structLPC__USART__T_a561feb6fc71da88f1f5bbfac07237cad}{\subsubsection[{"@27}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }}\label{structLPC__USART__T_a561feb6fc71da88f1f5bbfac07237cad}
\hypertarget{structLPC__USART__T_a4d7be08518eac0076ed84428a59038e5}{\subsubsection[{"@29}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }}\label{structLPC__USART__T_a4d7be08518eac0076ed84428a59038e5}
\hypertarget{structLPC__USART__T_a443bb067899c7f269dc903a26522f44b}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!A\-C\-R@{A\-C\-R}}
\index{A\-C\-R@{A\-C\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{A\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-A\-C\-R}}\label{structLPC__USART__T_a443bb067899c7f269dc903a26522f44b}
Auto-\/baud Control Register. Contains controls for the auto-\/baud feature. \hypertarget{structLPC__USART__T_ac2e91646e820b1527747154d82778e48}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!D\-L\-L@{D\-L\-L}}
\index{D\-L\-L@{D\-L\-L}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{D\-L\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-D\-L\-L}}\label{structLPC__USART__T_ac2e91646e820b1527747154d82778e48}
Divisor Latch L\-S\-B. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (D\-L\-A\-B = 1). \hypertarget{structLPC__USART__T_a3e9b4b467fbbf43e57e261fd826e5e97}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!D\-L\-M@{D\-L\-M}}
\index{D\-L\-M@{D\-L\-M}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{D\-L\-M}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-D\-L\-M}}\label{structLPC__USART__T_a3e9b4b467fbbf43e57e261fd826e5e97}
Divisor Latch M\-S\-B. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (D\-L\-A\-B = 1). \hypertarget{structLPC__USART__T_a01d439a681b9a7a486ad75c91a2f91c8}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!F\-C\-R@{F\-C\-R}}
\index{F\-C\-R@{F\-C\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-F\-C\-R}}\label{structLPC__USART__T_a01d439a681b9a7a486ad75c91a2f91c8}
F\-I\-F\-O Control Register. Controls U\-A\-R\-T F\-I\-F\-O usage and modes. \hypertarget{structLPC__USART__T_ae35ac03aeeafd5a54f2c2c675b6dca4f}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!F\-D\-R@{F\-D\-R}}
\index{F\-D\-R@{F\-D\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{F\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-F\-D\-R}}\label{structLPC__USART__T_ae35ac03aeeafd5a54f2c2c675b6dca4f}
Fractional Divider Register. Generates a clock input for the baud rate divider. \hypertarget{structLPC__USART__T_a1e5a80261f84a375eda3b575bea8074a}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!F\-I\-F\-O\-L\-V\-L@{F\-I\-F\-O\-L\-V\-L}}
\index{F\-I\-F\-O\-L\-V\-L@{F\-I\-F\-O\-L\-V\-L}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{F\-I\-F\-O\-L\-V\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-F\-I\-F\-O\-L\-V\-L}}\label{structLPC__USART__T_a1e5a80261f84a375eda3b575bea8074a}
F\-I\-F\-O Level register. Provides the current fill levels of the transmit and receive F\-I\-F\-Os. \hypertarget{structLPC__USART__T_aedc3d854bf59c2f0999a8ae22e3e7bb4}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!H\-D\-E\-N@{H\-D\-E\-N}}
\index{H\-D\-E\-N@{H\-D\-E\-N}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{H\-D\-E\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-H\-D\-E\-N}}\label{structLPC__USART__T_aedc3d854bf59c2f0999a8ae22e3e7bb4}
Half-\/duplex enable Register-\/ only on some U\-A\-R\-Ts \hypertarget{structLPC__USART__T_a85c78774fcee5d86f82a4bd497db2b00}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!I\-C\-R@{I\-C\-R}}
\index{I\-C\-R@{I\-C\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-I\-C\-R}}\label{structLPC__USART__T_a85c78774fcee5d86f82a4bd497db2b00}
Ir\-D\-A control register (not all U\-A\-R\-T\-S) \hypertarget{structLPC__USART__T_a832413236bebfb6e6495c1055b9a85ae}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!I\-E\-R@{I\-E\-R}}
\index{I\-E\-R@{I\-E\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{I\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-I\-E\-R}}\label{structLPC__USART__T_a832413236bebfb6e6495c1055b9a85ae}
Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential U\-A\-R\-T interrupts (D\-L\-A\-B = 0). \hypertarget{structLPC__USART__T_a470cdb18abc446a9768f404314c4a556}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!I\-I\-R@{I\-I\-R}}
\index{I\-I\-R@{I\-I\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{I\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-I\-I\-R}}\label{structLPC__USART__T_a470cdb18abc446a9768f404314c4a556}
Interrupt I\-D Register. Identifies which interrupt(s) are pending. \hypertarget{structLPC__USART__T_aee4d95152fdd5222436368295e4307c2}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!L\-C\-R@{L\-C\-R}}
\index{L\-C\-R@{L\-C\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{L\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-L\-C\-R}}\label{structLPC__USART__T_aee4d95152fdd5222436368295e4307c2}
Line Control Register. Contains controls for frame formatting and break generation. \hypertarget{structLPC__USART__T_a71f711aab2dc24f42d183abd449ce829}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!L\-S\-R@{L\-S\-R}}
\index{L\-S\-R@{L\-S\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{L\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-L\-S\-R}}\label{structLPC__USART__T_a71f711aab2dc24f42d183abd449ce829}
Line Status Register. Contains flags for transmit and receive status, including line errors. \hypertarget{structLPC__USART__T_a3fca7faf2cc9ec38e5a8566538cadf48}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!M\-C\-R@{M\-C\-R}}
\index{M\-C\-R@{M\-C\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-M\-C\-R}}\label{structLPC__USART__T_a3fca7faf2cc9ec38e5a8566538cadf48}
Modem Control Register. Only present on U\-S\-A\-R\-T ports with full modem support. \hypertarget{structLPC__USART__T_ac4372e0a659dc1f4b5503a8825ed1971}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!M\-S\-R@{M\-S\-R}}
\index{M\-S\-R@{M\-S\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{M\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-M\-S\-R}}\label{structLPC__USART__T_ac4372e0a659dc1f4b5503a8825ed1971}
Modem Status Register. Only present on U\-S\-A\-R\-T ports with full modem support. \hypertarget{structLPC__USART__T_abd99c522dd0ccec4b7c7b1c08cc3c1fb}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!O\-S\-R@{O\-S\-R}}
\index{O\-S\-R@{O\-S\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{O\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-O\-S\-R}}\label{structLPC__USART__T_abd99c522dd0ccec4b7c7b1c08cc3c1fb}
Oversampling Register. Controls the degree of oversampling during each bit time. Only on some U\-A\-R\-T\-S. \hypertarget{structLPC__USART__T_a39191d418ae7de55f62202f25fd29083}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!R\-B\-R@{R\-B\-R}}
\index{R\-B\-R@{R\-B\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{R\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-R\-B\-R}}\label{structLPC__USART__T_a39191d418ae7de55f62202f25fd29083}
Receiver Buffer Register. Contains the next received character to be read (D\-L\-A\-B = 0). \hypertarget{structLPC__USART__T_af3789f39fe00cc53f3055507eb9eb52c}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D0\mbox{[}3\mbox{]}}}\label{structLPC__USART__T_af3789f39fe00cc53f3055507eb9eb52c}
\hypertarget{structLPC__USART__T_a56453758b5fec0a80c808f746e3db741}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D1\mbox{[}1\mbox{]}}}\label{structLPC__USART__T_a56453758b5fec0a80c808f746e3db741}
\hypertarget{structLPC__USART__T_adfc2810503e8eb5f4d9bc4622500295e}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!R\-S485\-A\-D\-R\-M\-A\-T\-C\-H@{R\-S485\-A\-D\-R\-M\-A\-T\-C\-H}}
\index{R\-S485\-A\-D\-R\-M\-A\-T\-C\-H@{R\-S485\-A\-D\-R\-M\-A\-T\-C\-H}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{R\-S485\-A\-D\-R\-M\-A\-T\-C\-H}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-R\-S485\-A\-D\-R\-M\-A\-T\-C\-H}}\label{structLPC__USART__T_adfc2810503e8eb5f4d9bc4622500295e}
R\-S-\/485/\-E\-I\-A-\/485 address match. Contains the address match value for R\-S-\/485/\-E\-I\-A-\/485 mode. \hypertarget{structLPC__USART__T_a6a7e49f50f49efbe8e11befcf6e7d6b4}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!R\-S485\-C\-T\-R\-L@{R\-S485\-C\-T\-R\-L}}
\index{R\-S485\-C\-T\-R\-L@{R\-S485\-C\-T\-R\-L}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{R\-S485\-C\-T\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-R\-S485\-C\-T\-R\-L}}\label{structLPC__USART__T_a6a7e49f50f49efbe8e11befcf6e7d6b4}
R\-S-\/485/\-E\-I\-A-\/485 Control. Contains controls to configure various aspects of R\-S-\/485/\-E\-I\-A-\/485 modes. \hypertarget{structLPC__USART__T_a6e9fc8109a269820386a36c81dc943ab}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!R\-S485\-D\-L\-Y@{R\-S485\-D\-L\-Y}}
\index{R\-S485\-D\-L\-Y@{R\-S485\-D\-L\-Y}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{R\-S485\-D\-L\-Y}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-R\-S485\-D\-L\-Y}}\label{structLPC__USART__T_a6e9fc8109a269820386a36c81dc943ab}
R\-S-\/485/\-E\-I\-A-\/485 direction control delay. \hypertarget{structLPC__USART__T_aa8ad1461441995d0b618ff7f5b0e42be}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!S\-C\-I\-C\-T\-R\-L@{S\-C\-I\-C\-T\-R\-L}}
\index{S\-C\-I\-C\-T\-R\-L@{S\-C\-I\-C\-T\-R\-L}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{S\-C\-I\-C\-T\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-S\-C\-I\-C\-T\-R\-L}}\label{structLPC__USART__T_aa8ad1461441995d0b618ff7f5b0e42be}
Smart card interface control register-\/ only on some U\-A\-R\-Ts \hypertarget{structLPC__USART__T_a28417e4b3d19fcbb6c6ef116376ed58b}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!S\-C\-R@{S\-C\-R}}
\index{S\-C\-R@{S\-C\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-S\-C\-R}}\label{structLPC__USART__T_a28417e4b3d19fcbb6c6ef116376ed58b}
Scratch Pad Register. Eight-\/bit temporary storage for software. \hypertarget{structLPC__USART__T_a799433e27ab7a1b61ba215ff1766a3e0}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!S\-Y\-N\-C\-C\-T\-R\-L@{S\-Y\-N\-C\-C\-T\-R\-L}}
\index{S\-Y\-N\-C\-C\-T\-R\-L@{S\-Y\-N\-C\-C\-T\-R\-L}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{S\-Y\-N\-C\-C\-T\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-S\-Y\-N\-C\-C\-T\-R\-L}}\label{structLPC__USART__T_a799433e27ab7a1b61ba215ff1766a3e0}
Synchronous mode control register. Only on U\-S\-A\-R\-Ts. \hypertarget{structLPC__USART__T_afa3989925f4b5c3edd74531748ccccb2}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!T\-E\-R1@{T\-E\-R1}}
\index{T\-E\-R1@{T\-E\-R1}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{T\-E\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-T\-E\-R1}}\label{structLPC__USART__T_afa3989925f4b5c3edd74531748ccccb2}
Transmit Enable Register. Turns off U\-S\-A\-R\-T transmitter for use with software flow control. \hypertarget{structLPC__USART__T_afc422e0333356dc62b23d404bfdbd1de}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!T\-E\-R2@{T\-E\-R2}}
\index{T\-E\-R2@{T\-E\-R2}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{T\-E\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-T\-E\-R2}}\label{structLPC__USART__T_afc422e0333356dc62b23d404bfdbd1de}
Transmit Enable Register. Only on L\-P\-C177\-X\-\_\-8\-X U\-A\-R\-T4 and L\-P\-C18\-X\-X/43\-X\-X U\-S\-A\-R\-T0/2/3. \hypertarget{structLPC__USART__T_ae93392fb8e6c40f5b340ec0cf145ee1b}{\index{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}!T\-H\-R@{T\-H\-R}}
\index{T\-H\-R@{T\-H\-R}!LPC_USART_T@{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T}}
\subsubsection[{T\-H\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T\-::\-T\-H\-R}}\label{structLPC__USART__T_ae93392fb8e6c40f5b340ec0cf145ee1b}
Transmit Holding Register. The next character to be transmitted is written here (D\-L\-A\-B = 0). 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{uart__17xx__40xx_8h}{uart\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
