/home/bit/code/cadence courses labs/SystemVerilog Accelerated Verification using UVM/lab11a_rm_gen/reg_verifier_dir/uvmreg /home/bit/code/cadence courses labs/SystemVerilog Accelerated Verification using UVM/lab11a_rm_gen/reg_verifier_dir/uvmreg