-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
-- 
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
-- 
-- System configuration name is VGAModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

use work.Quokka.all;

entity VGAModule_TopLevel is
    port
    (
-- [BEGIN USER PORTS]
-- [END USER PORTS]

Clock : in  std_logic;
Reset : in  std_logic;
VSync : out  std_logic;
HSync : out  std_logic;
IsVisible : out  std_logic;
R : out  std_logic;
G : out  std_logic;
B : out  std_logic
    );
end entity;

-- FSM summary
-- Packages
architecture rtl of VGAModule_TopLevel is
-- [BEGIN USER SIGNALS]
-- [END USER SIGNALS]
constant HiSignal : std_logic := '1';
constant LoSignal : std_logic := '0';
constant Zero : std_logic := '0';
constant One : std_logic := '1';
constant true : std_logic := '1';
constant false : std_logic := '0';
constant VGAModule_L38F45T48_Expr : unsigned(6 downto 0)  := "1100100";
constant VGAModule_L39F44T47_Expr : unsigned(9 downto 0)  := "1010111100";
constant VGAModule_L49F72T76_Expr : std_logic := '1';
signal internalIsVisible : std_logic := '0';
signal first100 : std_logic := '0';
signal last100 : std_logic := '0';
signal hSync_Enabled : std_logic := '0';
signal hSync_OutVisible : std_logic := '0';
signal hSync_OutFP : std_logic := '0';
signal hSync_OutSP : std_logic := '0';
signal hSync_OutBP : std_logic := '0';
signal hSync_OutMax : std_logic := '0';
signal hSync_OutCounter : unsigned(10 downto 0) := (others => '0');
signal vSync_Enabled : std_logic := '0';
signal vSync_OutVisible : std_logic := '0';
signal vSync_OutFP : std_logic := '0';
signal vSync_OutSP : std_logic := '0';
signal vSync_OutBP : std_logic := '0';
signal vSync_OutMax : std_logic := '0';
signal vSync_OutCounter : unsigned(9 downto 0) := (others => '0');
signal hSyncEnabledhSync_EnabledHardLink : std_logic := '0';
signal hSyncOutVisiblehSync_OutVisibleHardLink : std_logic := '0';
signal hSyncOutFPhSync_OutFPHardLink : std_logic := '0';
signal hSyncOutSPhSync_OutSPHardLink : std_logic := '0';
signal hSyncOutBPhSync_OutBPHardLink : std_logic := '0';
signal hSyncOutMaxhSync_OutMaxHardLink : std_logic := '0';
signal hSyncOutCounterhSync_OutCounterHardLink : unsigned(10 downto 0)  := "00000000000";
signal vSyncEnabledvSync_EnabledHardLink : std_logic := '0';
signal vSyncOutVisiblevSync_OutVisibleHardLink : std_logic := '0';
signal vSyncOutFPvSync_OutFPHardLink : std_logic := '0';
signal vSyncOutSPvSync_OutSPHardLink : std_logic := '0';
signal vSyncOutBPvSync_OutBPHardLink : std_logic := '0';
signal vSyncOutMaxvSync_OutMaxHardLink : std_logic := '0';
signal vSyncOutCountervSync_OutCounterHardLink : unsigned(9 downto 0)  := "0000000000";
signal VGAModule_L31F35T71_Expr : std_logic := '0';
signal VGAModule_L31F35T71_Expr_1 : std_logic := '0';
signal VGAModule_L31F35T71_Expr_2 : std_logic := '0';
signal VGAModule_L34F30T42_Expr : std_logic := '0';
signal VGAModule_L34F30T42_Expr_1 : std_logic := '0';
signal VGAModule_L35F30T42_Expr : std_logic := '0';
signal VGAModule_L35F30T42_Expr_1 : std_logic := '0';
signal VGAModule_L38F26T48_Expr : std_logic := '0';
signal VGAModule_L38F26T48_ExprLhs : signed(11 downto 0)  := "000000000000";
signal VGAModule_L38F26T48_ExprRhs : signed(11 downto 0)  := "000000000000";
signal VGAModule_L39F25T47_Expr : std_logic := '0';
signal VGAModule_L39F25T47_ExprLhs : signed(11 downto 0)  := "000000000000";
signal VGAModule_L39F25T47_ExprRhs : signed(11 downto 0)  := "000000000000";
signal BoardSignals : BoardSignalsType;
signal InternalReset : std_logic := '0';
begin
work.Quokka.BoardSignalsProc(BoardSignals,Clock,Reset,InternalReset);
    VGAModule_L38F26T48_Expr <= '1' when (signed(resize(VGAModule_L38F26T48_ExprLhs, VGAModule_L38F26T48_ExprLhs'length + 1)) < signed(resize(VGAModule_L38F26T48_ExprRhs, VGAModule_L38F26T48_ExprRhs'length + 1))) else '0';
    VGAModule_L39F25T47_Expr <= '1' when (signed(resize(VGAModule_L39F25T47_ExprLhs, VGAModule_L39F25T47_ExprLhs'length + 1)) > signed(resize(VGAModule_L39F25T47_ExprRhs, VGAModule_L39F25T47_ExprRhs'length + 1))) else '0';

process(VGAModule_L31F35T71_Expr_1, VGAModule_L31F35T71_Expr_2)
begin
VGAModule_L31F35T71_Expr <= VGAModule_L31F35T71_Expr_1 AND VGAModule_L31F35T71_Expr_2;

    end process;

process(VGAModule_L34F30T42_Expr_1)
begin
VGAModule_L34F30T42_Expr <= NOT VGAModule_L34F30T42_Expr_1;

    end process;

process(VGAModule_L35F30T42_Expr_1)
begin
VGAModule_L35F30T42_Expr <= NOT VGAModule_L35F30T42_Expr_1;

    end process;
VGAModule_TopLevel_VGAModule_hSync : entity work.VGAModule_TopLevel_VGAModule_hSync port map
(
--[BEGIN USER MAP FOR hSync]
--[END USER MAP FOR hSync]
BoardSignals => BoardSignals,
Enabled => hSyncEnabledhSync_EnabledHardLink,
OutVisible => hSyncOutVisiblehSync_OutVisibleHardLink,
OutFP => hSyncOutFPhSync_OutFPHardLink,
OutSP => hSyncOutSPhSync_OutSPHardLink,
OutBP => hSyncOutBPhSync_OutBPHardLink,
OutMax => hSyncOutMaxhSync_OutMaxHardLink,
OutCounter => hSyncOutCounterhSync_OutCounterHardLink

);
VGAModule_TopLevel_VGAModule_vSync : entity work.VGAModule_TopLevel_VGAModule_vSync port map
(
--[BEGIN USER MAP FOR vSync]
--[END USER MAP FOR vSync]
BoardSignals => BoardSignals,
Enabled => vSyncEnabledvSync_EnabledHardLink,
OutVisible => vSyncOutVisiblevSync_OutVisibleHardLink,
OutFP => vSyncOutFPvSync_OutFPHardLink,
OutSP => vSyncOutSPvSync_OutSPHardLink,
OutBP => vSyncOutBPvSync_OutBPHardLink,
OutMax => vSyncOutMaxvSync_OutMaxHardLink,
OutCounter => vSyncOutCountervSync_OutCounterHardLink

);
process(hSync_Enabled, hSync_OutCounter, hSync_OutMax, hSync_OutSP, hSync_OutVisible, hSyncOutBPhSync_OutBPHardLink, hSyncOutCounterhSync_OutCounterHardLink, hSyncOutFPhSync_OutFPHardLink, hSyncOutMaxhSync_OutMaxHardLink, hSyncOutSPhSync_OutSPHardLink, hSyncOutVisiblehSync_OutVisibleHardLink, internalIsVisible, VGAModule_L31F35T71_Expr, VGAModule_L34F30T42_Expr, VGAModule_L35F30T42_Expr, VGAModule_L38F26T48_Expr, VGAModule_L39F25T47_Expr, vSync_Enabled, vSync_OutSP, vSync_OutVisible, vSyncOutBPvSync_OutBPHardLink, vSyncOutCountervSync_OutCounterHardLink, vSyncOutFPvSync_OutFPHardLink, vSyncOutMaxvSync_OutMaxHardLink, vSyncOutSPvSync_OutSPHardLink, vSyncOutVisiblevSync_OutVisibleHardLink)
begin
VGAModule_L38F26T48_ExprLhs <= signed(resize(unsigned(hSync_OutCounter), VGAModule_L38F26T48_ExprLhs'length));
VGAModule_L38F26T48_ExprRhs <= signed(resize(unsigned(VGAModule_L38F45T48_Expr), VGAModule_L38F26T48_ExprRhs'length));
VGAModule_L39F25T47_ExprLhs <= signed(resize(unsigned(hSync_OutCounter), VGAModule_L39F25T47_ExprLhs'length));
VGAModule_L39F25T47_ExprRhs <= signed(resize(unsigned(VGAModule_L39F44T47_Expr), VGAModule_L39F25T47_ExprRhs'length));
VGAModule_L31F35T71_Expr_1 <= vSync_OutVisible;
VGAModule_L31F35T71_Expr_2 <= hSync_OutVisible;
VGAModule_L34F30T42_Expr_1 <= vSync_OutSP;
VGAModule_L35F30T42_Expr_1 <= hSync_OutSP;
internalIsVisible <= VGAModule_L31F35T71_Expr;
first100 <= VGAModule_L38F26T48_Expr;
last100 <= VGAModule_L39F25T47_Expr;
hSync_Enabled <= VGAModule_L49F72T76_Expr;
vSync_Enabled <= hSync_OutMax;
VSync <= VGAModule_L34F30T42_Expr;
HSync <= VGAModule_L35F30T42_Expr;
IsVisible <= internalIsVisible;
R <= internalIsVisible;
G <= internalIsVisible;
B <= internalIsVisible;
hSyncEnabledhSync_EnabledHardLink <= hSync_Enabled;
hSync_OutVisible <= hSyncOutVisiblehSync_OutVisibleHardLink;
hSync_OutFP <= hSyncOutFPhSync_OutFPHardLink;
hSync_OutSP <= hSyncOutSPhSync_OutSPHardLink;
hSync_OutBP <= hSyncOutBPhSync_OutBPHardLink;
hSync_OutMax <= hSyncOutMaxhSync_OutMaxHardLink;
hSync_OutCounter <= hSyncOutCounterhSync_OutCounterHardLink;
vSyncEnabledvSync_EnabledHardLink <= vSync_Enabled;
vSync_OutVisible <= vSyncOutVisiblevSync_OutVisibleHardLink;
vSync_OutFP <= vSyncOutFPvSync_OutFPHardLink;
vSync_OutSP <= vSyncOutSPvSync_OutSPHardLink;
vSync_OutBP <= vSyncOutBPvSync_OutBPHardLink;
vSync_OutMax <= vSyncOutMaxvSync_OutMaxHardLink;
vSync_OutCounter <= vSyncOutCountervSync_OutCounterHardLink;
end process;
-- [BEGIN USER ARCHITECTURE]
-- [END USER ARCHITECTURE]
end architecture;
