# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do serial_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST\ 231/HW2_serial_adder {C:/Users/carib/CST 231/HW2_serial_adder/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:07 on Feb 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST 231/HW2_serial_adder" C:/Users/carib/CST 231/HW2_serial_adder/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:25:07 on Feb 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST\ 231/HW2_serial_adder {C:/Users/carib/CST 231/HW2_serial_adder/shift_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:07 on Feb 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST 231/HW2_serial_adder" C:/Users/carib/CST 231/HW2_serial_adder/shift_data.v 
# -- Compiling module shift_data
# 
# Top level modules:
# 	shift_data
# End time: 23:25:07 on Feb 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST\ 231/HW2_serial_adder {C:/Users/carib/CST 231/HW2_serial_adder/shift_out.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:07 on Feb 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST 231/HW2_serial_adder" C:/Users/carib/CST 231/HW2_serial_adder/shift_out.v 
# -- Compiling module shift_out
# 
# Top level modules:
# 	shift_out
# End time: 23:25:07 on Feb 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST\ 231/HW2_serial_adder {C:/Users/carib/CST 231/HW2_serial_adder/carry_FF.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:07 on Feb 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST 231/HW2_serial_adder" C:/Users/carib/CST 231/HW2_serial_adder/carry_FF.v 
# -- Compiling module carry_FF
# 
# Top level modules:
# 	carry_FF
# End time: 23:25:07 on Feb 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST\ 231/HW2_serial_adder {C:/Users/carib/CST 231/HW2_serial_adder/adder_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:07 on Feb 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST 231/HW2_serial_adder" C:/Users/carib/CST 231/HW2_serial_adder/adder_controller.v 
# -- Compiling module adder_controller
# 
# Top level modules:
# 	adder_controller
# End time: 23:25:08 on Feb 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST\ 231/HW2_serial_adder {C:/Users/carib/CST 231/HW2_serial_adder/serial_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:08 on Feb 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST 231/HW2_serial_adder" C:/Users/carib/CST 231/HW2_serial_adder/serial_adder.v 
# -- Compiling module serial_adder
# 
# Top level modules:
# 	serial_adder
# End time: 23:25:08 on Feb 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.serial_adder
# vsim work.serial_adder 
# Start time: 23:25:12 on Feb 11,2023
# Loading work.serial_adder
# Loading work.adder_controller
# Loading work.shift_data
# Loading work.full_adder
# Loading work.carry_FF
# Loading work.shift_out
add wave sim:/serial_adder/*
force -freeze sim:/serial_adder/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/serial_adder/reset 0 0
force -freeze sim:/serial_adder/DATAa 0001 0
force -freeze sim:/serial_adder/DATAb 1010 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/serial_adder/clr St1 0
run
run
noforce sim:/serial_adder/clr
restart -f
force -freeze sim:/serial_adder/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/serial_adder/reset 0 0
force -freeze sim:/serial_adder/DATAa 1011 0
force -freeze sim:/serial_adder/DATAb 0001 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
force -freeze sim:/serial_adder/reset St1 0
run
run
run
force -freeze sim:/serial_adder/reset St0 0
force -freeze sim:/serial_adder/DATAa 0101 0
force -freeze sim:/serial_adder/DATAb 0010 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/serial_adder/reset St1 0
run
run
force -freeze sim:/serial_adder/reset St0 0
force -freeze sim:/serial_adder/DATAa 1000 0
force -freeze sim:/serial_adder/DATAb 0011 0
run
run
run
run
run
run
run
run
run
run
# End time: 23:31:51 on Feb 11,2023, Elapsed time: 0:06:39
# Errors: 0, Warnings: 0
