<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable
   filter="soc_system_passthrough.hps_and_fabric_reset"
   showResetDomains="1"
   showClockDomains="0">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Processors and Peripherals/Peripherals,Project,Library,Library/Processors and Peripherals" />
 <window width="1936" height="1056" x="-8" y="-8" />
 <generation synthesis="VHDL" block_symbol_file="0" />
 <hdlexample language="VHDL" />
</preferences>
